// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Tue Apr  5 09:45:43 2022
// Host        : DESKTOP-E85MPAB running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/Epoch/Desktop/ecg/ecg_Arrhythmia.srcs/sources_1/bd/system/ip/system_fc_0_0/system_fc_0_0_sim_netlist.v
// Design      : system_fc_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_fc_0_0,fc,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "fc,Vivado 2019.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module system_fc_0_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_IN_r_AWADDR,
    m_axi_IN_r_AWLEN,
    m_axi_IN_r_AWSIZE,
    m_axi_IN_r_AWBURST,
    m_axi_IN_r_AWLOCK,
    m_axi_IN_r_AWREGION,
    m_axi_IN_r_AWCACHE,
    m_axi_IN_r_AWPROT,
    m_axi_IN_r_AWQOS,
    m_axi_IN_r_AWVALID,
    m_axi_IN_r_AWREADY,
    m_axi_IN_r_WDATA,
    m_axi_IN_r_WSTRB,
    m_axi_IN_r_WLAST,
    m_axi_IN_r_WVALID,
    m_axi_IN_r_WREADY,
    m_axi_IN_r_BRESP,
    m_axi_IN_r_BVALID,
    m_axi_IN_r_BREADY,
    m_axi_IN_r_ARADDR,
    m_axi_IN_r_ARLEN,
    m_axi_IN_r_ARSIZE,
    m_axi_IN_r_ARBURST,
    m_axi_IN_r_ARLOCK,
    m_axi_IN_r_ARREGION,
    m_axi_IN_r_ARCACHE,
    m_axi_IN_r_ARPROT,
    m_axi_IN_r_ARQOS,
    m_axi_IN_r_ARVALID,
    m_axi_IN_r_ARREADY,
    m_axi_IN_r_RDATA,
    m_axi_IN_r_RRESP,
    m_axi_IN_r_RLAST,
    m_axi_IN_r_RVALID,
    m_axi_IN_r_RREADY,
    m_axi_W_AWADDR,
    m_axi_W_AWLEN,
    m_axi_W_AWSIZE,
    m_axi_W_AWBURST,
    m_axi_W_AWLOCK,
    m_axi_W_AWREGION,
    m_axi_W_AWCACHE,
    m_axi_W_AWPROT,
    m_axi_W_AWQOS,
    m_axi_W_AWVALID,
    m_axi_W_AWREADY,
    m_axi_W_WDATA,
    m_axi_W_WSTRB,
    m_axi_W_WLAST,
    m_axi_W_WVALID,
    m_axi_W_WREADY,
    m_axi_W_BRESP,
    m_axi_W_BVALID,
    m_axi_W_BREADY,
    m_axi_W_ARADDR,
    m_axi_W_ARLEN,
    m_axi_W_ARSIZE,
    m_axi_W_ARBURST,
    m_axi_W_ARLOCK,
    m_axi_W_ARREGION,
    m_axi_W_ARCACHE,
    m_axi_W_ARPROT,
    m_axi_W_ARQOS,
    m_axi_W_ARVALID,
    m_axi_W_ARREADY,
    m_axi_W_RDATA,
    m_axi_W_RRESP,
    m_axi_W_RLAST,
    m_axi_W_RVALID,
    m_axi_W_RREADY,
    m_axi_B_AWADDR,
    m_axi_B_AWLEN,
    m_axi_B_AWSIZE,
    m_axi_B_AWBURST,
    m_axi_B_AWLOCK,
    m_axi_B_AWREGION,
    m_axi_B_AWCACHE,
    m_axi_B_AWPROT,
    m_axi_B_AWQOS,
    m_axi_B_AWVALID,
    m_axi_B_AWREADY,
    m_axi_B_WDATA,
    m_axi_B_WSTRB,
    m_axi_B_WLAST,
    m_axi_B_WVALID,
    m_axi_B_WREADY,
    m_axi_B_BRESP,
    m_axi_B_BVALID,
    m_axi_B_BREADY,
    m_axi_B_ARADDR,
    m_axi_B_ARLEN,
    m_axi_B_ARSIZE,
    m_axi_B_ARBURST,
    m_axi_B_ARLOCK,
    m_axi_B_ARREGION,
    m_axi_B_ARCACHE,
    m_axi_B_ARPROT,
    m_axi_B_ARQOS,
    m_axi_B_ARVALID,
    m_axi_B_ARREADY,
    m_axi_B_RDATA,
    m_axi_B_RRESP,
    m_axi_B_RLAST,
    m_axi_B_RVALID,
    m_axi_B_RREADY,
    m_axi_OUT_r_AWADDR,
    m_axi_OUT_r_AWLEN,
    m_axi_OUT_r_AWSIZE,
    m_axi_OUT_r_AWBURST,
    m_axi_OUT_r_AWLOCK,
    m_axi_OUT_r_AWREGION,
    m_axi_OUT_r_AWCACHE,
    m_axi_OUT_r_AWPROT,
    m_axi_OUT_r_AWQOS,
    m_axi_OUT_r_AWVALID,
    m_axi_OUT_r_AWREADY,
    m_axi_OUT_r_WDATA,
    m_axi_OUT_r_WSTRB,
    m_axi_OUT_r_WLAST,
    m_axi_OUT_r_WVALID,
    m_axi_OUT_r_WREADY,
    m_axi_OUT_r_BRESP,
    m_axi_OUT_r_BVALID,
    m_axi_OUT_r_BREADY,
    m_axi_OUT_r_ARADDR,
    m_axi_OUT_r_ARLEN,
    m_axi_OUT_r_ARSIZE,
    m_axi_OUT_r_ARBURST,
    m_axi_OUT_r_ARLOCK,
    m_axi_OUT_r_ARREGION,
    m_axi_OUT_r_ARCACHE,
    m_axi_OUT_r_ARPROT,
    m_axi_OUT_r_ARQOS,
    m_axi_OUT_r_ARVALID,
    m_axi_OUT_r_ARREADY,
    m_axi_OUT_r_RDATA,
    m_axi_OUT_r_RRESP,
    m_axi_OUT_r_RLAST,
    m_axi_OUT_r_RVALID,
    m_axi_OUT_r_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [5:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [5:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axi_IN_r:m_axi_W:m_axi_B:m_axi_OUT_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWADDR" *) output [31:0]m_axi_IN_r_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWLEN" *) output [7:0]m_axi_IN_r_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWSIZE" *) output [2:0]m_axi_IN_r_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWBURST" *) output [1:0]m_axi_IN_r_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWLOCK" *) output [1:0]m_axi_IN_r_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWREGION" *) output [3:0]m_axi_IN_r_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWCACHE" *) output [3:0]m_axi_IN_r_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWPROT" *) output [2:0]m_axi_IN_r_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWQOS" *) output [3:0]m_axi_IN_r_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWVALID" *) output m_axi_IN_r_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r AWREADY" *) input m_axi_IN_r_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r WDATA" *) output [31:0]m_axi_IN_r_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r WSTRB" *) output [3:0]m_axi_IN_r_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r WLAST" *) output m_axi_IN_r_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r WVALID" *) output m_axi_IN_r_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r WREADY" *) input m_axi_IN_r_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r BRESP" *) input [1:0]m_axi_IN_r_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r BVALID" *) input m_axi_IN_r_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r BREADY" *) output m_axi_IN_r_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARADDR" *) output [31:0]m_axi_IN_r_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARLEN" *) output [7:0]m_axi_IN_r_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARSIZE" *) output [2:0]m_axi_IN_r_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARBURST" *) output [1:0]m_axi_IN_r_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARLOCK" *) output [1:0]m_axi_IN_r_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARREGION" *) output [3:0]m_axi_IN_r_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARCACHE" *) output [3:0]m_axi_IN_r_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARPROT" *) output [2:0]m_axi_IN_r_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARQOS" *) output [3:0]m_axi_IN_r_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARVALID" *) output m_axi_IN_r_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r ARREADY" *) input m_axi_IN_r_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r RDATA" *) input [31:0]m_axi_IN_r_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r RRESP" *) input [1:0]m_axi_IN_r_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r RLAST" *) input m_axi_IN_r_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r RVALID" *) input m_axi_IN_r_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_IN_r RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_IN_r, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_IN_r_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W AWADDR" *) output [31:0]m_axi_W_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W AWLEN" *) output [7:0]m_axi_W_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W AWSIZE" *) output [2:0]m_axi_W_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W AWBURST" *) output [1:0]m_axi_W_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W AWLOCK" *) output [1:0]m_axi_W_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W AWREGION" *) output [3:0]m_axi_W_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W AWCACHE" *) output [3:0]m_axi_W_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W AWPROT" *) output [2:0]m_axi_W_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W AWQOS" *) output [3:0]m_axi_W_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W AWVALID" *) output m_axi_W_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W AWREADY" *) input m_axi_W_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W WDATA" *) output [31:0]m_axi_W_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W WSTRB" *) output [3:0]m_axi_W_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W WLAST" *) output m_axi_W_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W WVALID" *) output m_axi_W_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W WREADY" *) input m_axi_W_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W BRESP" *) input [1:0]m_axi_W_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W BVALID" *) input m_axi_W_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W BREADY" *) output m_axi_W_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W ARADDR" *) output [31:0]m_axi_W_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W ARLEN" *) output [7:0]m_axi_W_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W ARSIZE" *) output [2:0]m_axi_W_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W ARBURST" *) output [1:0]m_axi_W_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W ARLOCK" *) output [1:0]m_axi_W_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W ARREGION" *) output [3:0]m_axi_W_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W ARCACHE" *) output [3:0]m_axi_W_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W ARPROT" *) output [2:0]m_axi_W_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W ARQOS" *) output [3:0]m_axi_W_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W ARVALID" *) output m_axi_W_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W ARREADY" *) input m_axi_W_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W RDATA" *) input [31:0]m_axi_W_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W RRESP" *) input [1:0]m_axi_W_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W RLAST" *) input m_axi_W_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W RVALID" *) input m_axi_W_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_W RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_W, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_W_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B AWADDR" *) output [31:0]m_axi_B_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B AWLEN" *) output [7:0]m_axi_B_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B AWSIZE" *) output [2:0]m_axi_B_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B AWBURST" *) output [1:0]m_axi_B_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B AWLOCK" *) output [1:0]m_axi_B_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B AWREGION" *) output [3:0]m_axi_B_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B AWCACHE" *) output [3:0]m_axi_B_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B AWPROT" *) output [2:0]m_axi_B_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B AWQOS" *) output [3:0]m_axi_B_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B AWVALID" *) output m_axi_B_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B AWREADY" *) input m_axi_B_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B WDATA" *) output [31:0]m_axi_B_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B WSTRB" *) output [3:0]m_axi_B_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B WLAST" *) output m_axi_B_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B WVALID" *) output m_axi_B_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B WREADY" *) input m_axi_B_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B BRESP" *) input [1:0]m_axi_B_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B BVALID" *) input m_axi_B_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B BREADY" *) output m_axi_B_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B ARADDR" *) output [31:0]m_axi_B_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B ARLEN" *) output [7:0]m_axi_B_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B ARSIZE" *) output [2:0]m_axi_B_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B ARBURST" *) output [1:0]m_axi_B_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B ARLOCK" *) output [1:0]m_axi_B_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B ARREGION" *) output [3:0]m_axi_B_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B ARCACHE" *) output [3:0]m_axi_B_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B ARPROT" *) output [2:0]m_axi_B_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B ARQOS" *) output [3:0]m_axi_B_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B ARVALID" *) output m_axi_B_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B ARREADY" *) input m_axi_B_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B RDATA" *) input [31:0]m_axi_B_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B RRESP" *) input [1:0]m_axi_B_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B RLAST" *) input m_axi_B_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B RVALID" *) input m_axi_B_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_B RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_B, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_B_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWADDR" *) output [31:0]m_axi_OUT_r_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWLEN" *) output [7:0]m_axi_OUT_r_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWSIZE" *) output [2:0]m_axi_OUT_r_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWBURST" *) output [1:0]m_axi_OUT_r_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWLOCK" *) output [1:0]m_axi_OUT_r_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWREGION" *) output [3:0]m_axi_OUT_r_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWCACHE" *) output [3:0]m_axi_OUT_r_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWPROT" *) output [2:0]m_axi_OUT_r_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWQOS" *) output [3:0]m_axi_OUT_r_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWVALID" *) output m_axi_OUT_r_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWREADY" *) input m_axi_OUT_r_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WDATA" *) output [31:0]m_axi_OUT_r_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WSTRB" *) output [3:0]m_axi_OUT_r_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WLAST" *) output m_axi_OUT_r_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WVALID" *) output m_axi_OUT_r_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WREADY" *) input m_axi_OUT_r_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r BRESP" *) input [1:0]m_axi_OUT_r_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r BVALID" *) input m_axi_OUT_r_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r BREADY" *) output m_axi_OUT_r_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARADDR" *) output [31:0]m_axi_OUT_r_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARLEN" *) output [7:0]m_axi_OUT_r_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARSIZE" *) output [2:0]m_axi_OUT_r_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARBURST" *) output [1:0]m_axi_OUT_r_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARLOCK" *) output [1:0]m_axi_OUT_r_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARREGION" *) output [3:0]m_axi_OUT_r_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARCACHE" *) output [3:0]m_axi_OUT_r_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARPROT" *) output [2:0]m_axi_OUT_r_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARQOS" *) output [3:0]m_axi_OUT_r_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARVALID" *) output m_axi_OUT_r_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARREADY" *) input m_axi_OUT_r_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RDATA" *) input [31:0]m_axi_OUT_r_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RRESP" *) input [1:0]m_axi_OUT_r_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RLAST" *) input m_axi_OUT_r_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RVALID" *) input m_axi_OUT_r_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_OUT_r, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_OUT_r_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_B_ARADDR;
  wire [1:0]m_axi_B_ARBURST;
  wire [3:0]m_axi_B_ARCACHE;
  wire [7:0]m_axi_B_ARLEN;
  wire [1:0]m_axi_B_ARLOCK;
  wire [2:0]m_axi_B_ARPROT;
  wire [3:0]m_axi_B_ARQOS;
  wire m_axi_B_ARREADY;
  wire [3:0]m_axi_B_ARREGION;
  wire [2:0]m_axi_B_ARSIZE;
  wire m_axi_B_ARVALID;
  wire [31:0]m_axi_B_AWADDR;
  wire [1:0]m_axi_B_AWBURST;
  wire [3:0]m_axi_B_AWCACHE;
  wire [7:0]m_axi_B_AWLEN;
  wire [1:0]m_axi_B_AWLOCK;
  wire [2:0]m_axi_B_AWPROT;
  wire [3:0]m_axi_B_AWQOS;
  wire m_axi_B_AWREADY;
  wire [3:0]m_axi_B_AWREGION;
  wire [2:0]m_axi_B_AWSIZE;
  wire m_axi_B_AWVALID;
  wire m_axi_B_BREADY;
  wire [1:0]m_axi_B_BRESP;
  wire m_axi_B_BVALID;
  wire [31:0]m_axi_B_RDATA;
  wire m_axi_B_RLAST;
  wire m_axi_B_RREADY;
  wire [1:0]m_axi_B_RRESP;
  wire m_axi_B_RVALID;
  wire [31:0]m_axi_B_WDATA;
  wire m_axi_B_WLAST;
  wire m_axi_B_WREADY;
  wire [3:0]m_axi_B_WSTRB;
  wire m_axi_B_WVALID;
  wire [31:0]m_axi_IN_r_ARADDR;
  wire [1:0]m_axi_IN_r_ARBURST;
  wire [3:0]m_axi_IN_r_ARCACHE;
  wire [7:0]m_axi_IN_r_ARLEN;
  wire [1:0]m_axi_IN_r_ARLOCK;
  wire [2:0]m_axi_IN_r_ARPROT;
  wire [3:0]m_axi_IN_r_ARQOS;
  wire m_axi_IN_r_ARREADY;
  wire [3:0]m_axi_IN_r_ARREGION;
  wire [2:0]m_axi_IN_r_ARSIZE;
  wire m_axi_IN_r_ARVALID;
  wire [31:0]m_axi_IN_r_AWADDR;
  wire [1:0]m_axi_IN_r_AWBURST;
  wire [3:0]m_axi_IN_r_AWCACHE;
  wire [7:0]m_axi_IN_r_AWLEN;
  wire [1:0]m_axi_IN_r_AWLOCK;
  wire [2:0]m_axi_IN_r_AWPROT;
  wire [3:0]m_axi_IN_r_AWQOS;
  wire m_axi_IN_r_AWREADY;
  wire [3:0]m_axi_IN_r_AWREGION;
  wire [2:0]m_axi_IN_r_AWSIZE;
  wire m_axi_IN_r_AWVALID;
  wire m_axi_IN_r_BREADY;
  wire [1:0]m_axi_IN_r_BRESP;
  wire m_axi_IN_r_BVALID;
  wire [31:0]m_axi_IN_r_RDATA;
  wire m_axi_IN_r_RLAST;
  wire m_axi_IN_r_RREADY;
  wire [1:0]m_axi_IN_r_RRESP;
  wire m_axi_IN_r_RVALID;
  wire [31:0]m_axi_IN_r_WDATA;
  wire m_axi_IN_r_WLAST;
  wire m_axi_IN_r_WREADY;
  wire [3:0]m_axi_IN_r_WSTRB;
  wire m_axi_IN_r_WVALID;
  wire [31:0]m_axi_OUT_r_ARADDR;
  wire [1:0]m_axi_OUT_r_ARBURST;
  wire [3:0]m_axi_OUT_r_ARCACHE;
  wire [7:0]m_axi_OUT_r_ARLEN;
  wire [1:0]m_axi_OUT_r_ARLOCK;
  wire [2:0]m_axi_OUT_r_ARPROT;
  wire [3:0]m_axi_OUT_r_ARQOS;
  wire m_axi_OUT_r_ARREADY;
  wire [3:0]m_axi_OUT_r_ARREGION;
  wire [2:0]m_axi_OUT_r_ARSIZE;
  wire m_axi_OUT_r_ARVALID;
  wire [31:0]m_axi_OUT_r_AWADDR;
  wire [1:0]m_axi_OUT_r_AWBURST;
  wire [3:0]m_axi_OUT_r_AWCACHE;
  wire [7:0]m_axi_OUT_r_AWLEN;
  wire [1:0]m_axi_OUT_r_AWLOCK;
  wire [2:0]m_axi_OUT_r_AWPROT;
  wire [3:0]m_axi_OUT_r_AWQOS;
  wire m_axi_OUT_r_AWREADY;
  wire [3:0]m_axi_OUT_r_AWREGION;
  wire [2:0]m_axi_OUT_r_AWSIZE;
  wire m_axi_OUT_r_AWVALID;
  wire m_axi_OUT_r_BREADY;
  wire [1:0]m_axi_OUT_r_BRESP;
  wire m_axi_OUT_r_BVALID;
  wire [31:0]m_axi_OUT_r_RDATA;
  wire m_axi_OUT_r_RLAST;
  wire m_axi_OUT_r_RREADY;
  wire [1:0]m_axi_OUT_r_RRESP;
  wire m_axi_OUT_r_RVALID;
  wire [31:0]m_axi_OUT_r_WDATA;
  wire m_axi_OUT_r_WLAST;
  wire m_axi_OUT_r_WREADY;
  wire [3:0]m_axi_OUT_r_WSTRB;
  wire m_axi_OUT_r_WVALID;
  wire [31:0]m_axi_W_ARADDR;
  wire [1:0]m_axi_W_ARBURST;
  wire [3:0]m_axi_W_ARCACHE;
  wire [7:0]m_axi_W_ARLEN;
  wire [1:0]m_axi_W_ARLOCK;
  wire [2:0]m_axi_W_ARPROT;
  wire [3:0]m_axi_W_ARQOS;
  wire m_axi_W_ARREADY;
  wire [3:0]m_axi_W_ARREGION;
  wire [2:0]m_axi_W_ARSIZE;
  wire m_axi_W_ARVALID;
  wire [31:0]m_axi_W_AWADDR;
  wire [1:0]m_axi_W_AWBURST;
  wire [3:0]m_axi_W_AWCACHE;
  wire [7:0]m_axi_W_AWLEN;
  wire [1:0]m_axi_W_AWLOCK;
  wire [2:0]m_axi_W_AWPROT;
  wire [3:0]m_axi_W_AWQOS;
  wire m_axi_W_AWREADY;
  wire [3:0]m_axi_W_AWREGION;
  wire [2:0]m_axi_W_AWSIZE;
  wire m_axi_W_AWVALID;
  wire m_axi_W_BREADY;
  wire [1:0]m_axi_W_BRESP;
  wire m_axi_W_BVALID;
  wire [31:0]m_axi_W_RDATA;
  wire m_axi_W_RLAST;
  wire m_axi_W_RREADY;
  wire [1:0]m_axi_W_RRESP;
  wire m_axi_W_RVALID;
  wire [31:0]m_axi_W_WDATA;
  wire m_axi_W_WLAST;
  wire m_axi_W_WREADY;
  wire [3:0]m_axi_W_WSTRB;
  wire m_axi_W_WVALID;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire [1:0]s_axi_CTRL_BRESP;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire [1:0]s_axi_CTRL_RRESP;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]NLW_inst_m_axi_B_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_B_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_B_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_B_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_B_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_B_WUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_IN_r_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_IN_r_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_IN_r_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_IN_r_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_IN_r_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_IN_r_WUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUT_r_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUT_r_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUT_r_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUT_r_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUT_r_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUT_r_WUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_W_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_W_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_W_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_W_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_W_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_W_WUSER_UNCONNECTED;

  (* C_M_AXI_B_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_B_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_B_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_B_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_B_CACHE_VALUE = "3" *) 
  (* C_M_AXI_B_DATA_WIDTH = "32" *) 
  (* C_M_AXI_B_ID_WIDTH = "1" *) 
  (* C_M_AXI_B_PROT_VALUE = "0" *) 
  (* C_M_AXI_B_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_B_USER_VALUE = "0" *) 
  (* C_M_AXI_B_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_B_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_IN_R_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_IN_R_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_IN_R_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_IN_R_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_IN_R_CACHE_VALUE = "3" *) 
  (* C_M_AXI_IN_R_DATA_WIDTH = "32" *) 
  (* C_M_AXI_IN_R_ID_WIDTH = "1" *) 
  (* C_M_AXI_IN_R_PROT_VALUE = "0" *) 
  (* C_M_AXI_IN_R_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_IN_R_USER_VALUE = "0" *) 
  (* C_M_AXI_IN_R_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_IN_R_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_OUT_R_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_OUT_R_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_OUT_R_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_OUT_R_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_OUT_R_CACHE_VALUE = "3" *) 
  (* C_M_AXI_OUT_R_DATA_WIDTH = "32" *) 
  (* C_M_AXI_OUT_R_ID_WIDTH = "1" *) 
  (* C_M_AXI_OUT_R_PROT_VALUE = "0" *) 
  (* C_M_AXI_OUT_R_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_OUT_R_USER_VALUE = "0" *) 
  (* C_M_AXI_OUT_R_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_OUT_R_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_W_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_W_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_W_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_W_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_W_CACHE_VALUE = "3" *) 
  (* C_M_AXI_W_DATA_WIDTH = "32" *) 
  (* C_M_AXI_W_ID_WIDTH = "1" *) 
  (* C_M_AXI_W_PROT_VALUE = "0" *) 
  (* C_M_AXI_W_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_W_USER_VALUE = "0" *) 
  (* C_M_AXI_W_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_W_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "17'b01000000000000000" *) 
  (* ap_ST_fsm_state1 = "17'b00000000000000001" *) 
  (* ap_ST_fsm_state10 = "17'b00000001000000000" *) 
  (* ap_ST_fsm_state11 = "17'b00000010000000000" *) 
  (* ap_ST_fsm_state12 = "17'b00000100000000000" *) 
  (* ap_ST_fsm_state13 = "17'b00001000000000000" *) 
  (* ap_ST_fsm_state14 = "17'b00010000000000000" *) 
  (* ap_ST_fsm_state15 = "17'b00100000000000000" *) 
  (* ap_ST_fsm_state2 = "17'b00000000000000010" *) 
  (* ap_ST_fsm_state26 = "17'b10000000000000000" *) 
  (* ap_ST_fsm_state3 = "17'b00000000000000100" *) 
  (* ap_ST_fsm_state4 = "17'b00000000000001000" *) 
  (* ap_ST_fsm_state5 = "17'b00000000000010000" *) 
  (* ap_ST_fsm_state6 = "17'b00000000000100000" *) 
  (* ap_ST_fsm_state7 = "17'b00000000001000000" *) 
  (* ap_ST_fsm_state8 = "17'b00000000010000000" *) 
  (* ap_ST_fsm_state9 = "17'b00000000100000000" *) 
  system_fc_0_0_fc inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_B_ARADDR(m_axi_B_ARADDR),
        .m_axi_B_ARBURST(m_axi_B_ARBURST),
        .m_axi_B_ARCACHE(m_axi_B_ARCACHE),
        .m_axi_B_ARID(NLW_inst_m_axi_B_ARID_UNCONNECTED[0]),
        .m_axi_B_ARLEN(m_axi_B_ARLEN),
        .m_axi_B_ARLOCK(m_axi_B_ARLOCK),
        .m_axi_B_ARPROT(m_axi_B_ARPROT),
        .m_axi_B_ARQOS(m_axi_B_ARQOS),
        .m_axi_B_ARREADY(m_axi_B_ARREADY),
        .m_axi_B_ARREGION(m_axi_B_ARREGION),
        .m_axi_B_ARSIZE(m_axi_B_ARSIZE),
        .m_axi_B_ARUSER(NLW_inst_m_axi_B_ARUSER_UNCONNECTED[0]),
        .m_axi_B_ARVALID(m_axi_B_ARVALID),
        .m_axi_B_AWADDR(m_axi_B_AWADDR),
        .m_axi_B_AWBURST(m_axi_B_AWBURST),
        .m_axi_B_AWCACHE(m_axi_B_AWCACHE),
        .m_axi_B_AWID(NLW_inst_m_axi_B_AWID_UNCONNECTED[0]),
        .m_axi_B_AWLEN(m_axi_B_AWLEN),
        .m_axi_B_AWLOCK(m_axi_B_AWLOCK),
        .m_axi_B_AWPROT(m_axi_B_AWPROT),
        .m_axi_B_AWQOS(m_axi_B_AWQOS),
        .m_axi_B_AWREADY(m_axi_B_AWREADY),
        .m_axi_B_AWREGION(m_axi_B_AWREGION),
        .m_axi_B_AWSIZE(m_axi_B_AWSIZE),
        .m_axi_B_AWUSER(NLW_inst_m_axi_B_AWUSER_UNCONNECTED[0]),
        .m_axi_B_AWVALID(m_axi_B_AWVALID),
        .m_axi_B_BID(1'b0),
        .m_axi_B_BREADY(m_axi_B_BREADY),
        .m_axi_B_BRESP(m_axi_B_BRESP),
        .m_axi_B_BUSER(1'b0),
        .m_axi_B_BVALID(m_axi_B_BVALID),
        .m_axi_B_RDATA(m_axi_B_RDATA),
        .m_axi_B_RID(1'b0),
        .m_axi_B_RLAST(m_axi_B_RLAST),
        .m_axi_B_RREADY(m_axi_B_RREADY),
        .m_axi_B_RRESP(m_axi_B_RRESP),
        .m_axi_B_RUSER(1'b0),
        .m_axi_B_RVALID(m_axi_B_RVALID),
        .m_axi_B_WDATA(m_axi_B_WDATA),
        .m_axi_B_WID(NLW_inst_m_axi_B_WID_UNCONNECTED[0]),
        .m_axi_B_WLAST(m_axi_B_WLAST),
        .m_axi_B_WREADY(m_axi_B_WREADY),
        .m_axi_B_WSTRB(m_axi_B_WSTRB),
        .m_axi_B_WUSER(NLW_inst_m_axi_B_WUSER_UNCONNECTED[0]),
        .m_axi_B_WVALID(m_axi_B_WVALID),
        .m_axi_IN_r_ARADDR(m_axi_IN_r_ARADDR),
        .m_axi_IN_r_ARBURST(m_axi_IN_r_ARBURST),
        .m_axi_IN_r_ARCACHE(m_axi_IN_r_ARCACHE),
        .m_axi_IN_r_ARID(NLW_inst_m_axi_IN_r_ARID_UNCONNECTED[0]),
        .m_axi_IN_r_ARLEN(m_axi_IN_r_ARLEN),
        .m_axi_IN_r_ARLOCK(m_axi_IN_r_ARLOCK),
        .m_axi_IN_r_ARPROT(m_axi_IN_r_ARPROT),
        .m_axi_IN_r_ARQOS(m_axi_IN_r_ARQOS),
        .m_axi_IN_r_ARREADY(m_axi_IN_r_ARREADY),
        .m_axi_IN_r_ARREGION(m_axi_IN_r_ARREGION),
        .m_axi_IN_r_ARSIZE(m_axi_IN_r_ARSIZE),
        .m_axi_IN_r_ARUSER(NLW_inst_m_axi_IN_r_ARUSER_UNCONNECTED[0]),
        .m_axi_IN_r_ARVALID(m_axi_IN_r_ARVALID),
        .m_axi_IN_r_AWADDR(m_axi_IN_r_AWADDR),
        .m_axi_IN_r_AWBURST(m_axi_IN_r_AWBURST),
        .m_axi_IN_r_AWCACHE(m_axi_IN_r_AWCACHE),
        .m_axi_IN_r_AWID(NLW_inst_m_axi_IN_r_AWID_UNCONNECTED[0]),
        .m_axi_IN_r_AWLEN(m_axi_IN_r_AWLEN),
        .m_axi_IN_r_AWLOCK(m_axi_IN_r_AWLOCK),
        .m_axi_IN_r_AWPROT(m_axi_IN_r_AWPROT),
        .m_axi_IN_r_AWQOS(m_axi_IN_r_AWQOS),
        .m_axi_IN_r_AWREADY(m_axi_IN_r_AWREADY),
        .m_axi_IN_r_AWREGION(m_axi_IN_r_AWREGION),
        .m_axi_IN_r_AWSIZE(m_axi_IN_r_AWSIZE),
        .m_axi_IN_r_AWUSER(NLW_inst_m_axi_IN_r_AWUSER_UNCONNECTED[0]),
        .m_axi_IN_r_AWVALID(m_axi_IN_r_AWVALID),
        .m_axi_IN_r_BID(1'b0),
        .m_axi_IN_r_BREADY(m_axi_IN_r_BREADY),
        .m_axi_IN_r_BRESP(m_axi_IN_r_BRESP),
        .m_axi_IN_r_BUSER(1'b0),
        .m_axi_IN_r_BVALID(m_axi_IN_r_BVALID),
        .m_axi_IN_r_RDATA(m_axi_IN_r_RDATA),
        .m_axi_IN_r_RID(1'b0),
        .m_axi_IN_r_RLAST(m_axi_IN_r_RLAST),
        .m_axi_IN_r_RREADY(m_axi_IN_r_RREADY),
        .m_axi_IN_r_RRESP(m_axi_IN_r_RRESP),
        .m_axi_IN_r_RUSER(1'b0),
        .m_axi_IN_r_RVALID(m_axi_IN_r_RVALID),
        .m_axi_IN_r_WDATA(m_axi_IN_r_WDATA),
        .m_axi_IN_r_WID(NLW_inst_m_axi_IN_r_WID_UNCONNECTED[0]),
        .m_axi_IN_r_WLAST(m_axi_IN_r_WLAST),
        .m_axi_IN_r_WREADY(m_axi_IN_r_WREADY),
        .m_axi_IN_r_WSTRB(m_axi_IN_r_WSTRB),
        .m_axi_IN_r_WUSER(NLW_inst_m_axi_IN_r_WUSER_UNCONNECTED[0]),
        .m_axi_IN_r_WVALID(m_axi_IN_r_WVALID),
        .m_axi_OUT_r_ARADDR(m_axi_OUT_r_ARADDR),
        .m_axi_OUT_r_ARBURST(m_axi_OUT_r_ARBURST),
        .m_axi_OUT_r_ARCACHE(m_axi_OUT_r_ARCACHE),
        .m_axi_OUT_r_ARID(NLW_inst_m_axi_OUT_r_ARID_UNCONNECTED[0]),
        .m_axi_OUT_r_ARLEN(m_axi_OUT_r_ARLEN),
        .m_axi_OUT_r_ARLOCK(m_axi_OUT_r_ARLOCK),
        .m_axi_OUT_r_ARPROT(m_axi_OUT_r_ARPROT),
        .m_axi_OUT_r_ARQOS(m_axi_OUT_r_ARQOS),
        .m_axi_OUT_r_ARREADY(m_axi_OUT_r_ARREADY),
        .m_axi_OUT_r_ARREGION(m_axi_OUT_r_ARREGION),
        .m_axi_OUT_r_ARSIZE(m_axi_OUT_r_ARSIZE),
        .m_axi_OUT_r_ARUSER(NLW_inst_m_axi_OUT_r_ARUSER_UNCONNECTED[0]),
        .m_axi_OUT_r_ARVALID(m_axi_OUT_r_ARVALID),
        .m_axi_OUT_r_AWADDR(m_axi_OUT_r_AWADDR),
        .m_axi_OUT_r_AWBURST(m_axi_OUT_r_AWBURST),
        .m_axi_OUT_r_AWCACHE(m_axi_OUT_r_AWCACHE),
        .m_axi_OUT_r_AWID(NLW_inst_m_axi_OUT_r_AWID_UNCONNECTED[0]),
        .m_axi_OUT_r_AWLEN(m_axi_OUT_r_AWLEN),
        .m_axi_OUT_r_AWLOCK(m_axi_OUT_r_AWLOCK),
        .m_axi_OUT_r_AWPROT(m_axi_OUT_r_AWPROT),
        .m_axi_OUT_r_AWQOS(m_axi_OUT_r_AWQOS),
        .m_axi_OUT_r_AWREADY(m_axi_OUT_r_AWREADY),
        .m_axi_OUT_r_AWREGION(m_axi_OUT_r_AWREGION),
        .m_axi_OUT_r_AWSIZE(m_axi_OUT_r_AWSIZE),
        .m_axi_OUT_r_AWUSER(NLW_inst_m_axi_OUT_r_AWUSER_UNCONNECTED[0]),
        .m_axi_OUT_r_AWVALID(m_axi_OUT_r_AWVALID),
        .m_axi_OUT_r_BID(1'b0),
        .m_axi_OUT_r_BREADY(m_axi_OUT_r_BREADY),
        .m_axi_OUT_r_BRESP(m_axi_OUT_r_BRESP),
        .m_axi_OUT_r_BUSER(1'b0),
        .m_axi_OUT_r_BVALID(m_axi_OUT_r_BVALID),
        .m_axi_OUT_r_RDATA(m_axi_OUT_r_RDATA),
        .m_axi_OUT_r_RID(1'b0),
        .m_axi_OUT_r_RLAST(m_axi_OUT_r_RLAST),
        .m_axi_OUT_r_RREADY(m_axi_OUT_r_RREADY),
        .m_axi_OUT_r_RRESP(m_axi_OUT_r_RRESP),
        .m_axi_OUT_r_RUSER(1'b0),
        .m_axi_OUT_r_RVALID(m_axi_OUT_r_RVALID),
        .m_axi_OUT_r_WDATA(m_axi_OUT_r_WDATA),
        .m_axi_OUT_r_WID(NLW_inst_m_axi_OUT_r_WID_UNCONNECTED[0]),
        .m_axi_OUT_r_WLAST(m_axi_OUT_r_WLAST),
        .m_axi_OUT_r_WREADY(m_axi_OUT_r_WREADY),
        .m_axi_OUT_r_WSTRB(m_axi_OUT_r_WSTRB),
        .m_axi_OUT_r_WUSER(NLW_inst_m_axi_OUT_r_WUSER_UNCONNECTED[0]),
        .m_axi_OUT_r_WVALID(m_axi_OUT_r_WVALID),
        .m_axi_W_ARADDR(m_axi_W_ARADDR),
        .m_axi_W_ARBURST(m_axi_W_ARBURST),
        .m_axi_W_ARCACHE(m_axi_W_ARCACHE),
        .m_axi_W_ARID(NLW_inst_m_axi_W_ARID_UNCONNECTED[0]),
        .m_axi_W_ARLEN(m_axi_W_ARLEN),
        .m_axi_W_ARLOCK(m_axi_W_ARLOCK),
        .m_axi_W_ARPROT(m_axi_W_ARPROT),
        .m_axi_W_ARQOS(m_axi_W_ARQOS),
        .m_axi_W_ARREADY(m_axi_W_ARREADY),
        .m_axi_W_ARREGION(m_axi_W_ARREGION),
        .m_axi_W_ARSIZE(m_axi_W_ARSIZE),
        .m_axi_W_ARUSER(NLW_inst_m_axi_W_ARUSER_UNCONNECTED[0]),
        .m_axi_W_ARVALID(m_axi_W_ARVALID),
        .m_axi_W_AWADDR(m_axi_W_AWADDR),
        .m_axi_W_AWBURST(m_axi_W_AWBURST),
        .m_axi_W_AWCACHE(m_axi_W_AWCACHE),
        .m_axi_W_AWID(NLW_inst_m_axi_W_AWID_UNCONNECTED[0]),
        .m_axi_W_AWLEN(m_axi_W_AWLEN),
        .m_axi_W_AWLOCK(m_axi_W_AWLOCK),
        .m_axi_W_AWPROT(m_axi_W_AWPROT),
        .m_axi_W_AWQOS(m_axi_W_AWQOS),
        .m_axi_W_AWREADY(m_axi_W_AWREADY),
        .m_axi_W_AWREGION(m_axi_W_AWREGION),
        .m_axi_W_AWSIZE(m_axi_W_AWSIZE),
        .m_axi_W_AWUSER(NLW_inst_m_axi_W_AWUSER_UNCONNECTED[0]),
        .m_axi_W_AWVALID(m_axi_W_AWVALID),
        .m_axi_W_BID(1'b0),
        .m_axi_W_BREADY(m_axi_W_BREADY),
        .m_axi_W_BRESP(m_axi_W_BRESP),
        .m_axi_W_BUSER(1'b0),
        .m_axi_W_BVALID(m_axi_W_BVALID),
        .m_axi_W_RDATA(m_axi_W_RDATA),
        .m_axi_W_RID(1'b0),
        .m_axi_W_RLAST(m_axi_W_RLAST),
        .m_axi_W_RREADY(m_axi_W_RREADY),
        .m_axi_W_RRESP(m_axi_W_RRESP),
        .m_axi_W_RUSER(1'b0),
        .m_axi_W_RVALID(m_axi_W_RVALID),
        .m_axi_W_WDATA(m_axi_W_WDATA),
        .m_axi_W_WID(NLW_inst_m_axi_W_WID_UNCONNECTED[0]),
        .m_axi_W_WLAST(m_axi_W_WLAST),
        .m_axi_W_WREADY(m_axi_W_WREADY),
        .m_axi_W_WSTRB(m_axi_W_WSTRB),
        .m_axi_W_WUSER(NLW_inst_m_axi_W_WUSER_UNCONNECTED[0]),
        .m_axi_W_WVALID(m_axi_W_WVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(s_axi_CTRL_BRESP),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(s_axi_CTRL_RRESP),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
endmodule

(* C_M_AXI_B_ADDR_WIDTH = "32" *) (* C_M_AXI_B_ARUSER_WIDTH = "1" *) (* C_M_AXI_B_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_B_BUSER_WIDTH = "1" *) (* C_M_AXI_B_CACHE_VALUE = "3" *) (* C_M_AXI_B_DATA_WIDTH = "32" *) 
(* C_M_AXI_B_ID_WIDTH = "1" *) (* C_M_AXI_B_PROT_VALUE = "0" *) (* C_M_AXI_B_RUSER_WIDTH = "1" *) 
(* C_M_AXI_B_USER_VALUE = "0" *) (* C_M_AXI_B_WSTRB_WIDTH = "4" *) (* C_M_AXI_B_WUSER_WIDTH = "1" *) 
(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_IN_R_ADDR_WIDTH = "32" *) (* C_M_AXI_IN_R_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_IN_R_AWUSER_WIDTH = "1" *) (* C_M_AXI_IN_R_BUSER_WIDTH = "1" *) (* C_M_AXI_IN_R_CACHE_VALUE = "3" *) 
(* C_M_AXI_IN_R_DATA_WIDTH = "32" *) (* C_M_AXI_IN_R_ID_WIDTH = "1" *) (* C_M_AXI_IN_R_PROT_VALUE = "0" *) 
(* C_M_AXI_IN_R_RUSER_WIDTH = "1" *) (* C_M_AXI_IN_R_USER_VALUE = "0" *) (* C_M_AXI_IN_R_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_IN_R_WUSER_WIDTH = "1" *) (* C_M_AXI_OUT_R_ADDR_WIDTH = "32" *) (* C_M_AXI_OUT_R_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_OUT_R_AWUSER_WIDTH = "1" *) (* C_M_AXI_OUT_R_BUSER_WIDTH = "1" *) (* C_M_AXI_OUT_R_CACHE_VALUE = "3" *) 
(* C_M_AXI_OUT_R_DATA_WIDTH = "32" *) (* C_M_AXI_OUT_R_ID_WIDTH = "1" *) (* C_M_AXI_OUT_R_PROT_VALUE = "0" *) 
(* C_M_AXI_OUT_R_RUSER_WIDTH = "1" *) (* C_M_AXI_OUT_R_USER_VALUE = "0" *) (* C_M_AXI_OUT_R_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_OUT_R_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_M_AXI_W_ADDR_WIDTH = "32" *) 
(* C_M_AXI_W_ARUSER_WIDTH = "1" *) (* C_M_AXI_W_AWUSER_WIDTH = "1" *) (* C_M_AXI_W_BUSER_WIDTH = "1" *) 
(* C_M_AXI_W_CACHE_VALUE = "3" *) (* C_M_AXI_W_DATA_WIDTH = "32" *) (* C_M_AXI_W_ID_WIDTH = "1" *) 
(* C_M_AXI_W_PROT_VALUE = "0" *) (* C_M_AXI_W_RUSER_WIDTH = "1" *) (* C_M_AXI_W_USER_VALUE = "0" *) 
(* C_M_AXI_W_WSTRB_WIDTH = "4" *) (* C_M_AXI_W_WUSER_WIDTH = "1" *) (* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "fc" *) (* ap_ST_fsm_pp0_stage0 = "17'b01000000000000000" *) 
(* ap_ST_fsm_state1 = "17'b00000000000000001" *) (* ap_ST_fsm_state10 = "17'b00000001000000000" *) (* ap_ST_fsm_state11 = "17'b00000010000000000" *) 
(* ap_ST_fsm_state12 = "17'b00000100000000000" *) (* ap_ST_fsm_state13 = "17'b00001000000000000" *) (* ap_ST_fsm_state14 = "17'b00010000000000000" *) 
(* ap_ST_fsm_state15 = "17'b00100000000000000" *) (* ap_ST_fsm_state2 = "17'b00000000000000010" *) (* ap_ST_fsm_state26 = "17'b10000000000000000" *) 
(* ap_ST_fsm_state3 = "17'b00000000000000100" *) (* ap_ST_fsm_state4 = "17'b00000000000001000" *) (* ap_ST_fsm_state5 = "17'b00000000000010000" *) 
(* ap_ST_fsm_state6 = "17'b00000000000100000" *) (* ap_ST_fsm_state7 = "17'b00000000001000000" *) (* ap_ST_fsm_state8 = "17'b00000000010000000" *) 
(* ap_ST_fsm_state9 = "17'b00000000100000000" *) (* hls_module = "yes" *) 
module system_fc_0_0_fc
   (ap_clk,
    ap_rst_n,
    m_axi_IN_r_AWVALID,
    m_axi_IN_r_AWREADY,
    m_axi_IN_r_AWADDR,
    m_axi_IN_r_AWID,
    m_axi_IN_r_AWLEN,
    m_axi_IN_r_AWSIZE,
    m_axi_IN_r_AWBURST,
    m_axi_IN_r_AWLOCK,
    m_axi_IN_r_AWCACHE,
    m_axi_IN_r_AWPROT,
    m_axi_IN_r_AWQOS,
    m_axi_IN_r_AWREGION,
    m_axi_IN_r_AWUSER,
    m_axi_IN_r_WVALID,
    m_axi_IN_r_WREADY,
    m_axi_IN_r_WDATA,
    m_axi_IN_r_WSTRB,
    m_axi_IN_r_WLAST,
    m_axi_IN_r_WID,
    m_axi_IN_r_WUSER,
    m_axi_IN_r_ARVALID,
    m_axi_IN_r_ARREADY,
    m_axi_IN_r_ARADDR,
    m_axi_IN_r_ARID,
    m_axi_IN_r_ARLEN,
    m_axi_IN_r_ARSIZE,
    m_axi_IN_r_ARBURST,
    m_axi_IN_r_ARLOCK,
    m_axi_IN_r_ARCACHE,
    m_axi_IN_r_ARPROT,
    m_axi_IN_r_ARQOS,
    m_axi_IN_r_ARREGION,
    m_axi_IN_r_ARUSER,
    m_axi_IN_r_RVALID,
    m_axi_IN_r_RREADY,
    m_axi_IN_r_RDATA,
    m_axi_IN_r_RLAST,
    m_axi_IN_r_RID,
    m_axi_IN_r_RUSER,
    m_axi_IN_r_RRESP,
    m_axi_IN_r_BVALID,
    m_axi_IN_r_BREADY,
    m_axi_IN_r_BRESP,
    m_axi_IN_r_BID,
    m_axi_IN_r_BUSER,
    m_axi_W_AWVALID,
    m_axi_W_AWREADY,
    m_axi_W_AWADDR,
    m_axi_W_AWID,
    m_axi_W_AWLEN,
    m_axi_W_AWSIZE,
    m_axi_W_AWBURST,
    m_axi_W_AWLOCK,
    m_axi_W_AWCACHE,
    m_axi_W_AWPROT,
    m_axi_W_AWQOS,
    m_axi_W_AWREGION,
    m_axi_W_AWUSER,
    m_axi_W_WVALID,
    m_axi_W_WREADY,
    m_axi_W_WDATA,
    m_axi_W_WSTRB,
    m_axi_W_WLAST,
    m_axi_W_WID,
    m_axi_W_WUSER,
    m_axi_W_ARVALID,
    m_axi_W_ARREADY,
    m_axi_W_ARADDR,
    m_axi_W_ARID,
    m_axi_W_ARLEN,
    m_axi_W_ARSIZE,
    m_axi_W_ARBURST,
    m_axi_W_ARLOCK,
    m_axi_W_ARCACHE,
    m_axi_W_ARPROT,
    m_axi_W_ARQOS,
    m_axi_W_ARREGION,
    m_axi_W_ARUSER,
    m_axi_W_RVALID,
    m_axi_W_RREADY,
    m_axi_W_RDATA,
    m_axi_W_RLAST,
    m_axi_W_RID,
    m_axi_W_RUSER,
    m_axi_W_RRESP,
    m_axi_W_BVALID,
    m_axi_W_BREADY,
    m_axi_W_BRESP,
    m_axi_W_BID,
    m_axi_W_BUSER,
    m_axi_B_AWVALID,
    m_axi_B_AWREADY,
    m_axi_B_AWADDR,
    m_axi_B_AWID,
    m_axi_B_AWLEN,
    m_axi_B_AWSIZE,
    m_axi_B_AWBURST,
    m_axi_B_AWLOCK,
    m_axi_B_AWCACHE,
    m_axi_B_AWPROT,
    m_axi_B_AWQOS,
    m_axi_B_AWREGION,
    m_axi_B_AWUSER,
    m_axi_B_WVALID,
    m_axi_B_WREADY,
    m_axi_B_WDATA,
    m_axi_B_WSTRB,
    m_axi_B_WLAST,
    m_axi_B_WID,
    m_axi_B_WUSER,
    m_axi_B_ARVALID,
    m_axi_B_ARREADY,
    m_axi_B_ARADDR,
    m_axi_B_ARID,
    m_axi_B_ARLEN,
    m_axi_B_ARSIZE,
    m_axi_B_ARBURST,
    m_axi_B_ARLOCK,
    m_axi_B_ARCACHE,
    m_axi_B_ARPROT,
    m_axi_B_ARQOS,
    m_axi_B_ARREGION,
    m_axi_B_ARUSER,
    m_axi_B_RVALID,
    m_axi_B_RREADY,
    m_axi_B_RDATA,
    m_axi_B_RLAST,
    m_axi_B_RID,
    m_axi_B_RUSER,
    m_axi_B_RRESP,
    m_axi_B_BVALID,
    m_axi_B_BREADY,
    m_axi_B_BRESP,
    m_axi_B_BID,
    m_axi_B_BUSER,
    m_axi_OUT_r_AWVALID,
    m_axi_OUT_r_AWREADY,
    m_axi_OUT_r_AWADDR,
    m_axi_OUT_r_AWID,
    m_axi_OUT_r_AWLEN,
    m_axi_OUT_r_AWSIZE,
    m_axi_OUT_r_AWBURST,
    m_axi_OUT_r_AWLOCK,
    m_axi_OUT_r_AWCACHE,
    m_axi_OUT_r_AWPROT,
    m_axi_OUT_r_AWQOS,
    m_axi_OUT_r_AWREGION,
    m_axi_OUT_r_AWUSER,
    m_axi_OUT_r_WVALID,
    m_axi_OUT_r_WREADY,
    m_axi_OUT_r_WDATA,
    m_axi_OUT_r_WSTRB,
    m_axi_OUT_r_WLAST,
    m_axi_OUT_r_WID,
    m_axi_OUT_r_WUSER,
    m_axi_OUT_r_ARVALID,
    m_axi_OUT_r_ARREADY,
    m_axi_OUT_r_ARADDR,
    m_axi_OUT_r_ARID,
    m_axi_OUT_r_ARLEN,
    m_axi_OUT_r_ARSIZE,
    m_axi_OUT_r_ARBURST,
    m_axi_OUT_r_ARLOCK,
    m_axi_OUT_r_ARCACHE,
    m_axi_OUT_r_ARPROT,
    m_axi_OUT_r_ARQOS,
    m_axi_OUT_r_ARREGION,
    m_axi_OUT_r_ARUSER,
    m_axi_OUT_r_RVALID,
    m_axi_OUT_r_RREADY,
    m_axi_OUT_r_RDATA,
    m_axi_OUT_r_RLAST,
    m_axi_OUT_r_RID,
    m_axi_OUT_r_RUSER,
    m_axi_OUT_r_RRESP,
    m_axi_OUT_r_BVALID,
    m_axi_OUT_r_BREADY,
    m_axi_OUT_r_BRESP,
    m_axi_OUT_r_BID,
    m_axi_OUT_r_BUSER,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_IN_r_AWVALID;
  input m_axi_IN_r_AWREADY;
  output [31:0]m_axi_IN_r_AWADDR;
  output [0:0]m_axi_IN_r_AWID;
  output [7:0]m_axi_IN_r_AWLEN;
  output [2:0]m_axi_IN_r_AWSIZE;
  output [1:0]m_axi_IN_r_AWBURST;
  output [1:0]m_axi_IN_r_AWLOCK;
  output [3:0]m_axi_IN_r_AWCACHE;
  output [2:0]m_axi_IN_r_AWPROT;
  output [3:0]m_axi_IN_r_AWQOS;
  output [3:0]m_axi_IN_r_AWREGION;
  output [0:0]m_axi_IN_r_AWUSER;
  output m_axi_IN_r_WVALID;
  input m_axi_IN_r_WREADY;
  output [31:0]m_axi_IN_r_WDATA;
  output [3:0]m_axi_IN_r_WSTRB;
  output m_axi_IN_r_WLAST;
  output [0:0]m_axi_IN_r_WID;
  output [0:0]m_axi_IN_r_WUSER;
  output m_axi_IN_r_ARVALID;
  input m_axi_IN_r_ARREADY;
  output [31:0]m_axi_IN_r_ARADDR;
  output [0:0]m_axi_IN_r_ARID;
  output [7:0]m_axi_IN_r_ARLEN;
  output [2:0]m_axi_IN_r_ARSIZE;
  output [1:0]m_axi_IN_r_ARBURST;
  output [1:0]m_axi_IN_r_ARLOCK;
  output [3:0]m_axi_IN_r_ARCACHE;
  output [2:0]m_axi_IN_r_ARPROT;
  output [3:0]m_axi_IN_r_ARQOS;
  output [3:0]m_axi_IN_r_ARREGION;
  output [0:0]m_axi_IN_r_ARUSER;
  input m_axi_IN_r_RVALID;
  output m_axi_IN_r_RREADY;
  input [31:0]m_axi_IN_r_RDATA;
  input m_axi_IN_r_RLAST;
  input [0:0]m_axi_IN_r_RID;
  input [0:0]m_axi_IN_r_RUSER;
  input [1:0]m_axi_IN_r_RRESP;
  input m_axi_IN_r_BVALID;
  output m_axi_IN_r_BREADY;
  input [1:0]m_axi_IN_r_BRESP;
  input [0:0]m_axi_IN_r_BID;
  input [0:0]m_axi_IN_r_BUSER;
  output m_axi_W_AWVALID;
  input m_axi_W_AWREADY;
  output [31:0]m_axi_W_AWADDR;
  output [0:0]m_axi_W_AWID;
  output [7:0]m_axi_W_AWLEN;
  output [2:0]m_axi_W_AWSIZE;
  output [1:0]m_axi_W_AWBURST;
  output [1:0]m_axi_W_AWLOCK;
  output [3:0]m_axi_W_AWCACHE;
  output [2:0]m_axi_W_AWPROT;
  output [3:0]m_axi_W_AWQOS;
  output [3:0]m_axi_W_AWREGION;
  output [0:0]m_axi_W_AWUSER;
  output m_axi_W_WVALID;
  input m_axi_W_WREADY;
  output [31:0]m_axi_W_WDATA;
  output [3:0]m_axi_W_WSTRB;
  output m_axi_W_WLAST;
  output [0:0]m_axi_W_WID;
  output [0:0]m_axi_W_WUSER;
  output m_axi_W_ARVALID;
  input m_axi_W_ARREADY;
  output [31:0]m_axi_W_ARADDR;
  output [0:0]m_axi_W_ARID;
  output [7:0]m_axi_W_ARLEN;
  output [2:0]m_axi_W_ARSIZE;
  output [1:0]m_axi_W_ARBURST;
  output [1:0]m_axi_W_ARLOCK;
  output [3:0]m_axi_W_ARCACHE;
  output [2:0]m_axi_W_ARPROT;
  output [3:0]m_axi_W_ARQOS;
  output [3:0]m_axi_W_ARREGION;
  output [0:0]m_axi_W_ARUSER;
  input m_axi_W_RVALID;
  output m_axi_W_RREADY;
  input [31:0]m_axi_W_RDATA;
  input m_axi_W_RLAST;
  input [0:0]m_axi_W_RID;
  input [0:0]m_axi_W_RUSER;
  input [1:0]m_axi_W_RRESP;
  input m_axi_W_BVALID;
  output m_axi_W_BREADY;
  input [1:0]m_axi_W_BRESP;
  input [0:0]m_axi_W_BID;
  input [0:0]m_axi_W_BUSER;
  output m_axi_B_AWVALID;
  input m_axi_B_AWREADY;
  output [31:0]m_axi_B_AWADDR;
  output [0:0]m_axi_B_AWID;
  output [7:0]m_axi_B_AWLEN;
  output [2:0]m_axi_B_AWSIZE;
  output [1:0]m_axi_B_AWBURST;
  output [1:0]m_axi_B_AWLOCK;
  output [3:0]m_axi_B_AWCACHE;
  output [2:0]m_axi_B_AWPROT;
  output [3:0]m_axi_B_AWQOS;
  output [3:0]m_axi_B_AWREGION;
  output [0:0]m_axi_B_AWUSER;
  output m_axi_B_WVALID;
  input m_axi_B_WREADY;
  output [31:0]m_axi_B_WDATA;
  output [3:0]m_axi_B_WSTRB;
  output m_axi_B_WLAST;
  output [0:0]m_axi_B_WID;
  output [0:0]m_axi_B_WUSER;
  output m_axi_B_ARVALID;
  input m_axi_B_ARREADY;
  output [31:0]m_axi_B_ARADDR;
  output [0:0]m_axi_B_ARID;
  output [7:0]m_axi_B_ARLEN;
  output [2:0]m_axi_B_ARSIZE;
  output [1:0]m_axi_B_ARBURST;
  output [1:0]m_axi_B_ARLOCK;
  output [3:0]m_axi_B_ARCACHE;
  output [2:0]m_axi_B_ARPROT;
  output [3:0]m_axi_B_ARQOS;
  output [3:0]m_axi_B_ARREGION;
  output [0:0]m_axi_B_ARUSER;
  input m_axi_B_RVALID;
  output m_axi_B_RREADY;
  input [31:0]m_axi_B_RDATA;
  input m_axi_B_RLAST;
  input [0:0]m_axi_B_RID;
  input [0:0]m_axi_B_RUSER;
  input [1:0]m_axi_B_RRESP;
  input m_axi_B_BVALID;
  output m_axi_B_BREADY;
  input [1:0]m_axi_B_BRESP;
  input [0:0]m_axi_B_BID;
  input [0:0]m_axi_B_BUSER;
  output m_axi_OUT_r_AWVALID;
  input m_axi_OUT_r_AWREADY;
  output [31:0]m_axi_OUT_r_AWADDR;
  output [0:0]m_axi_OUT_r_AWID;
  output [7:0]m_axi_OUT_r_AWLEN;
  output [2:0]m_axi_OUT_r_AWSIZE;
  output [1:0]m_axi_OUT_r_AWBURST;
  output [1:0]m_axi_OUT_r_AWLOCK;
  output [3:0]m_axi_OUT_r_AWCACHE;
  output [2:0]m_axi_OUT_r_AWPROT;
  output [3:0]m_axi_OUT_r_AWQOS;
  output [3:0]m_axi_OUT_r_AWREGION;
  output [0:0]m_axi_OUT_r_AWUSER;
  output m_axi_OUT_r_WVALID;
  input m_axi_OUT_r_WREADY;
  output [31:0]m_axi_OUT_r_WDATA;
  output [3:0]m_axi_OUT_r_WSTRB;
  output m_axi_OUT_r_WLAST;
  output [0:0]m_axi_OUT_r_WID;
  output [0:0]m_axi_OUT_r_WUSER;
  output m_axi_OUT_r_ARVALID;
  input m_axi_OUT_r_ARREADY;
  output [31:0]m_axi_OUT_r_ARADDR;
  output [0:0]m_axi_OUT_r_ARID;
  output [7:0]m_axi_OUT_r_ARLEN;
  output [2:0]m_axi_OUT_r_ARSIZE;
  output [1:0]m_axi_OUT_r_ARBURST;
  output [1:0]m_axi_OUT_r_ARLOCK;
  output [3:0]m_axi_OUT_r_ARCACHE;
  output [2:0]m_axi_OUT_r_ARPROT;
  output [3:0]m_axi_OUT_r_ARQOS;
  output [3:0]m_axi_OUT_r_ARREGION;
  output [0:0]m_axi_OUT_r_ARUSER;
  input m_axi_OUT_r_RVALID;
  output m_axi_OUT_r_RREADY;
  input [31:0]m_axi_OUT_r_RDATA;
  input m_axi_OUT_r_RLAST;
  input [0:0]m_axi_OUT_r_RID;
  input [0:0]m_axi_OUT_r_RUSER;
  input [1:0]m_axi_OUT_r_RRESP;
  input m_axi_OUT_r_BVALID;
  output m_axi_OUT_r_BREADY;
  input [1:0]m_axi_OUT_r_BRESP;
  input [0:0]m_axi_OUT_r_BID;
  input [0:0]m_axi_OUT_r_BUSER;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [5:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [5:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire B_ARREADY;
  wire B_ARVALID;
  wire [15:0]B_RDATA;
  wire B_RREADY;
  wire \B_addr_reg_660_reg_n_1_[0] ;
  wire \B_addr_reg_660_reg_n_1_[10] ;
  wire \B_addr_reg_660_reg_n_1_[11] ;
  wire \B_addr_reg_660_reg_n_1_[12] ;
  wire \B_addr_reg_660_reg_n_1_[13] ;
  wire \B_addr_reg_660_reg_n_1_[14] ;
  wire \B_addr_reg_660_reg_n_1_[15] ;
  wire \B_addr_reg_660_reg_n_1_[16] ;
  wire \B_addr_reg_660_reg_n_1_[17] ;
  wire \B_addr_reg_660_reg_n_1_[18] ;
  wire \B_addr_reg_660_reg_n_1_[19] ;
  wire \B_addr_reg_660_reg_n_1_[1] ;
  wire \B_addr_reg_660_reg_n_1_[20] ;
  wire \B_addr_reg_660_reg_n_1_[21] ;
  wire \B_addr_reg_660_reg_n_1_[22] ;
  wire \B_addr_reg_660_reg_n_1_[23] ;
  wire \B_addr_reg_660_reg_n_1_[24] ;
  wire \B_addr_reg_660_reg_n_1_[25] ;
  wire \B_addr_reg_660_reg_n_1_[26] ;
  wire \B_addr_reg_660_reg_n_1_[27] ;
  wire \B_addr_reg_660_reg_n_1_[28] ;
  wire \B_addr_reg_660_reg_n_1_[29] ;
  wire \B_addr_reg_660_reg_n_1_[2] ;
  wire \B_addr_reg_660_reg_n_1_[30] ;
  wire \B_addr_reg_660_reg_n_1_[3] ;
  wire \B_addr_reg_660_reg_n_1_[4] ;
  wire \B_addr_reg_660_reg_n_1_[5] ;
  wire \B_addr_reg_660_reg_n_1_[6] ;
  wire \B_addr_reg_660_reg_n_1_[7] ;
  wire \B_addr_reg_660_reg_n_1_[8] ;
  wire \B_addr_reg_660_reg_n_1_[9] ;
  wire IN_addr_read_reg_7120;
  wire [30:0]IN_addr_reg_672;
  wire IN_r_ARVALID;
  wire IN_r_RREADY;
  wire [30:0]OUT_addr_reg_691;
  wire \OUT_addr_reg_691[3]_i_2_n_1 ;
  wire \OUT_addr_reg_691[3]_i_3_n_1 ;
  wire \OUT_addr_reg_691[3]_i_4_n_1 ;
  wire \OUT_addr_reg_691_reg[11]_i_1_n_1 ;
  wire \OUT_addr_reg_691_reg[11]_i_1_n_2 ;
  wire \OUT_addr_reg_691_reg[11]_i_1_n_3 ;
  wire \OUT_addr_reg_691_reg[11]_i_1_n_4 ;
  wire \OUT_addr_reg_691_reg[15]_i_1_n_1 ;
  wire \OUT_addr_reg_691_reg[15]_i_1_n_2 ;
  wire \OUT_addr_reg_691_reg[15]_i_1_n_3 ;
  wire \OUT_addr_reg_691_reg[15]_i_1_n_4 ;
  wire \OUT_addr_reg_691_reg[19]_i_1_n_1 ;
  wire \OUT_addr_reg_691_reg[19]_i_1_n_2 ;
  wire \OUT_addr_reg_691_reg[19]_i_1_n_3 ;
  wire \OUT_addr_reg_691_reg[19]_i_1_n_4 ;
  wire \OUT_addr_reg_691_reg[23]_i_1_n_1 ;
  wire \OUT_addr_reg_691_reg[23]_i_1_n_2 ;
  wire \OUT_addr_reg_691_reg[23]_i_1_n_3 ;
  wire \OUT_addr_reg_691_reg[23]_i_1_n_4 ;
  wire \OUT_addr_reg_691_reg[27]_i_1_n_1 ;
  wire \OUT_addr_reg_691_reg[27]_i_1_n_2 ;
  wire \OUT_addr_reg_691_reg[27]_i_1_n_3 ;
  wire \OUT_addr_reg_691_reg[27]_i_1_n_4 ;
  wire \OUT_addr_reg_691_reg[30]_i_1_n_3 ;
  wire \OUT_addr_reg_691_reg[30]_i_1_n_4 ;
  wire \OUT_addr_reg_691_reg[3]_i_1_n_1 ;
  wire \OUT_addr_reg_691_reg[3]_i_1_n_2 ;
  wire \OUT_addr_reg_691_reg[3]_i_1_n_3 ;
  wire \OUT_addr_reg_691_reg[3]_i_1_n_4 ;
  wire \OUT_addr_reg_691_reg[7]_i_1_n_1 ;
  wire \OUT_addr_reg_691_reg[7]_i_1_n_2 ;
  wire \OUT_addr_reg_691_reg[7]_i_1_n_3 ;
  wire \OUT_addr_reg_691_reg[7]_i_1_n_4 ;
  wire W_ARREADY;
  wire W_RVALID;
  wire \W_addr_reg_666_reg_n_1_[0] ;
  wire \W_addr_reg_666_reg_n_1_[10] ;
  wire \W_addr_reg_666_reg_n_1_[11] ;
  wire \W_addr_reg_666_reg_n_1_[12] ;
  wire \W_addr_reg_666_reg_n_1_[13] ;
  wire \W_addr_reg_666_reg_n_1_[14] ;
  wire \W_addr_reg_666_reg_n_1_[15] ;
  wire \W_addr_reg_666_reg_n_1_[16] ;
  wire \W_addr_reg_666_reg_n_1_[17] ;
  wire \W_addr_reg_666_reg_n_1_[18] ;
  wire \W_addr_reg_666_reg_n_1_[19] ;
  wire \W_addr_reg_666_reg_n_1_[1] ;
  wire \W_addr_reg_666_reg_n_1_[20] ;
  wire \W_addr_reg_666_reg_n_1_[21] ;
  wire \W_addr_reg_666_reg_n_1_[22] ;
  wire \W_addr_reg_666_reg_n_1_[23] ;
  wire \W_addr_reg_666_reg_n_1_[24] ;
  wire \W_addr_reg_666_reg_n_1_[25] ;
  wire \W_addr_reg_666_reg_n_1_[26] ;
  wire \W_addr_reg_666_reg_n_1_[27] ;
  wire \W_addr_reg_666_reg_n_1_[28] ;
  wire \W_addr_reg_666_reg_n_1_[29] ;
  wire \W_addr_reg_666_reg_n_1_[2] ;
  wire \W_addr_reg_666_reg_n_1_[30] ;
  wire \W_addr_reg_666_reg_n_1_[3] ;
  wire \W_addr_reg_666_reg_n_1_[4] ;
  wire \W_addr_reg_666_reg_n_1_[5] ;
  wire \W_addr_reg_666_reg_n_1_[6] ;
  wire \W_addr_reg_666_reg_n_1_[7] ;
  wire \W_addr_reg_666_reg_n_1_[8] ;
  wire \W_addr_reg_666_reg_n_1_[9] ;
  wire [30:0]add_ln203_fu_353_p2;
  wire \ap_CS_fsm[15]_i_2_n_1 ;
  wire \ap_CS_fsm[16]_i_10_n_1 ;
  wire \ap_CS_fsm[16]_i_11_n_1 ;
  wire \ap_CS_fsm[16]_i_12_n_1 ;
  wire \ap_CS_fsm[16]_i_13_n_1 ;
  wire \ap_CS_fsm[16]_i_2_n_1 ;
  wire \ap_CS_fsm[16]_i_3_n_1 ;
  wire \ap_CS_fsm[16]_i_4_n_1 ;
  wire \ap_CS_fsm[16]_i_5_n_1 ;
  wire \ap_CS_fsm[16]_i_6_n_1 ;
  wire \ap_CS_fsm[16]_i_7_n_1 ;
  wire \ap_CS_fsm[16]_i_8_n_1 ;
  wire \ap_CS_fsm[16]_i_9_n_1 ;
  wire \ap_CS_fsm[1]_i_2_n_1 ;
  wire \ap_CS_fsm[1]_i_3_n_1 ;
  wire \ap_CS_fsm[1]_i_4_n_1 ;
  wire \ap_CS_fsm[1]_i_5_n_1 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire \ap_CS_fsm_reg_n_1_[10] ;
  wire \ap_CS_fsm_reg_n_1_[11] ;
  wire \ap_CS_fsm_reg_n_1_[12] ;
  wire \ap_CS_fsm_reg_n_1_[2] ;
  wire \ap_CS_fsm_reg_n_1_[3] ;
  wire \ap_CS_fsm_reg_n_1_[4] ;
  wire \ap_CS_fsm_reg_n_1_[5] ;
  wire \ap_CS_fsm_reg_n_1_[6] ;
  wire \ap_CS_fsm_reg_n_1_[9] ;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [16:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone5_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9_reg_n_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:1]bias_V;
  wire \bus_read/rs_rdata/load_p1 ;
  wire \bus_read/rs_rdata/load_p1_0 ;
  wire \bus_read/rs_rreq/load_p2 ;
  wire fc_IN_r_m_axi_U_n_1;
  wire fc_IN_r_m_axi_U_n_2;
  wire fc_IN_r_m_axi_U_n_3;
  wire fc_IN_r_m_axi_U_n_44;
  wire fc_IN_r_m_axi_U_n_45;
  wire fc_IN_r_m_axi_U_n_46;
  wire fc_IN_r_m_axi_U_n_47;
  wire fc_IN_r_m_axi_U_n_48;
  wire fc_IN_r_m_axi_U_n_49;
  wire fc_IN_r_m_axi_U_n_50;
  wire fc_IN_r_m_axi_U_n_51;
  wire fc_IN_r_m_axi_U_n_52;
  wire fc_IN_r_m_axi_U_n_53;
  wire fc_IN_r_m_axi_U_n_54;
  wire fc_IN_r_m_axi_U_n_55;
  wire fc_IN_r_m_axi_U_n_56;
  wire fc_IN_r_m_axi_U_n_57;
  wire fc_IN_r_m_axi_U_n_58;
  wire fc_IN_r_m_axi_U_n_59;
  wire fc_IN_r_m_axi_U_n_6;
  wire fc_OUT_r_m_axi_U_n_1;
  wire fc_OUT_r_m_axi_U_n_2;
  wire fc_OUT_r_m_axi_U_n_3;
  wire fc_OUT_r_m_axi_U_n_47;
  wire fc_OUT_r_m_axi_U_n_64;
  wire fc_OUT_r_m_axi_U_n_67;
  wire fc_OUT_r_m_axi_U_n_68;
  wire fc_OUT_r_m_axi_U_n_69;
  wire fc_W_m_axi_U_n_10;
  wire fc_W_m_axi_U_n_11;
  wire fc_W_m_axi_U_n_12;
  wire fc_W_m_axi_U_n_13;
  wire fc_W_m_axi_U_n_14;
  wire fc_W_m_axi_U_n_15;
  wire fc_W_m_axi_U_n_16;
  wire fc_W_m_axi_U_n_17;
  wire fc_W_m_axi_U_n_18;
  wire fc_W_m_axi_U_n_19;
  wire fc_W_m_axi_U_n_20;
  wire fc_W_m_axi_U_n_21;
  wire fc_W_m_axi_U_n_22;
  wire fc_W_m_axi_U_n_7;
  wire fc_W_m_axi_U_n_8;
  wire fc_W_m_axi_U_n_9;
  wire fc_mul_mul_16s_16bkb_U1_n_1;
  wire fc_mul_mul_16s_16bkb_U1_n_10;
  wire fc_mul_mul_16s_16bkb_U1_n_11;
  wire fc_mul_mul_16s_16bkb_U1_n_12;
  wire fc_mul_mul_16s_16bkb_U1_n_13;
  wire fc_mul_mul_16s_16bkb_U1_n_14;
  wire fc_mul_mul_16s_16bkb_U1_n_15;
  wire fc_mul_mul_16s_16bkb_U1_n_16;
  wire fc_mul_mul_16s_16bkb_U1_n_17;
  wire fc_mul_mul_16s_16bkb_U1_n_18;
  wire fc_mul_mul_16s_16bkb_U1_n_19;
  wire fc_mul_mul_16s_16bkb_U1_n_2;
  wire fc_mul_mul_16s_16bkb_U1_n_20;
  wire fc_mul_mul_16s_16bkb_U1_n_21;
  wire fc_mul_mul_16s_16bkb_U1_n_22;
  wire fc_mul_mul_16s_16bkb_U1_n_3;
  wire fc_mul_mul_16s_16bkb_U1_n_4;
  wire fc_mul_mul_16s_16bkb_U1_n_8;
  wire fc_mul_mul_16s_16bkb_U1_n_9;
  wire \i_0_reg_232[0]_i_1_n_1 ;
  wire \i_0_reg_232[1]_i_1_n_1 ;
  wire \i_0_reg_232[2]_i_1_n_1 ;
  wire \i_0_reg_232_reg_n_1_[0] ;
  wire \i_0_reg_232_reg_n_1_[1] ;
  wire \i_0_reg_232_reg_n_1_[2] ;
  wire [2:0]i_reg_686;
  wire \icmp_ln12_1_reg_722[0]_i_2_n_1 ;
  wire \icmp_ln12_1_reg_722[0]_i_3_n_1 ;
  wire \icmp_ln12_1_reg_722[0]_i_4_n_1 ;
  wire icmp_ln12_1_reg_722_pp0_iter2_reg;
  wire icmp_ln12_1_reg_722_pp0_iter3_reg;
  wire \icmp_ln12_1_reg_722_pp0_iter7_reg_reg[0]_srl4_n_1 ;
  wire icmp_ln12_1_reg_722_pp0_iter8_reg;
  wire \icmp_ln12_1_reg_722_reg_n_1_[0] ;
  wire icmp_ln12_reg_702_pp0_iter1_reg;
  wire icmp_ln12_reg_702_pp0_iter2_reg;
  wire icmp_ln12_reg_702_pp0_iter3_reg;
  wire \icmp_ln12_reg_702_reg_n_1_[0] ;
  wire [31:1]in_V;
  wire interrupt;
  wire j_0_reg_253;
  wire \j_0_reg_253_reg_n_1_[0] ;
  wire \j_0_reg_253_reg_n_1_[10] ;
  wire \j_0_reg_253_reg_n_1_[11] ;
  wire \j_0_reg_253_reg_n_1_[12] ;
  wire \j_0_reg_253_reg_n_1_[1] ;
  wire \j_0_reg_253_reg_n_1_[2] ;
  wire \j_0_reg_253_reg_n_1_[3] ;
  wire \j_0_reg_253_reg_n_1_[4] ;
  wire \j_0_reg_253_reg_n_1_[5] ;
  wire \j_0_reg_253_reg_n_1_[6] ;
  wire \j_0_reg_253_reg_n_1_[7] ;
  wire \j_0_reg_253_reg_n_1_[8] ;
  wire \j_0_reg_253_reg_n_1_[9] ;
  wire j_reg_7060;
  wire \j_reg_706[0]_i_3_n_1 ;
  wire \j_reg_706[0]_i_4_n_1 ;
  wire \j_reg_706[0]_i_5_n_1 ;
  wire \j_reg_706[0]_i_6_n_1 ;
  wire \j_reg_706[12]_i_2_n_1 ;
  wire \j_reg_706[4]_i_2_n_1 ;
  wire \j_reg_706[4]_i_3_n_1 ;
  wire \j_reg_706[4]_i_4_n_1 ;
  wire \j_reg_706[4]_i_5_n_1 ;
  wire \j_reg_706[8]_i_2_n_1 ;
  wire \j_reg_706[8]_i_3_n_1 ;
  wire \j_reg_706[8]_i_4_n_1 ;
  wire \j_reg_706[8]_i_5_n_1 ;
  wire [12:0]j_reg_706_reg;
  wire \j_reg_706_reg[0]_i_2_n_1 ;
  wire \j_reg_706_reg[0]_i_2_n_2 ;
  wire \j_reg_706_reg[0]_i_2_n_3 ;
  wire \j_reg_706_reg[0]_i_2_n_4 ;
  wire \j_reg_706_reg[0]_i_2_n_5 ;
  wire \j_reg_706_reg[0]_i_2_n_6 ;
  wire \j_reg_706_reg[0]_i_2_n_7 ;
  wire \j_reg_706_reg[0]_i_2_n_8 ;
  wire \j_reg_706_reg[12]_i_1_n_8 ;
  wire \j_reg_706_reg[4]_i_1_n_1 ;
  wire \j_reg_706_reg[4]_i_1_n_2 ;
  wire \j_reg_706_reg[4]_i_1_n_3 ;
  wire \j_reg_706_reg[4]_i_1_n_4 ;
  wire \j_reg_706_reg[4]_i_1_n_5 ;
  wire \j_reg_706_reg[4]_i_1_n_6 ;
  wire \j_reg_706_reg[4]_i_1_n_7 ;
  wire \j_reg_706_reg[4]_i_1_n_8 ;
  wire \j_reg_706_reg[8]_i_1_n_1 ;
  wire \j_reg_706_reg[8]_i_1_n_2 ;
  wire \j_reg_706_reg[8]_i_1_n_3 ;
  wire \j_reg_706_reg[8]_i_1_n_4 ;
  wire \j_reg_706_reg[8]_i_1_n_5 ;
  wire \j_reg_706_reg[8]_i_1_n_6 ;
  wire \j_reg_706_reg[8]_i_1_n_7 ;
  wire \j_reg_706_reg[8]_i_1_n_8 ;
  wire [25:25]lhs_V_fu_398_p3;
  wire [31:2]\^m_axi_B_ARADDR ;
  wire [3:0]\^m_axi_B_ARLEN ;
  wire m_axi_B_ARREADY;
  wire m_axi_B_ARVALID;
  wire [31:0]m_axi_B_RDATA;
  wire m_axi_B_RLAST;
  wire m_axi_B_RREADY;
  wire [1:0]m_axi_B_RRESP;
  wire m_axi_B_RVALID;
  wire [31:2]\^m_axi_IN_r_ARADDR ;
  wire [3:0]\^m_axi_IN_r_ARLEN ;
  wire m_axi_IN_r_ARREADY;
  wire m_axi_IN_r_ARVALID;
  wire [31:0]m_axi_IN_r_RDATA;
  wire m_axi_IN_r_RLAST;
  wire m_axi_IN_r_RREADY;
  wire [1:0]m_axi_IN_r_RRESP;
  wire m_axi_IN_r_RVALID;
  wire [31:2]\^m_axi_OUT_r_AWADDR ;
  wire [3:0]\^m_axi_OUT_r_AWLEN ;
  wire m_axi_OUT_r_AWREADY;
  wire m_axi_OUT_r_AWVALID;
  wire m_axi_OUT_r_BREADY;
  wire m_axi_OUT_r_BVALID;
  wire m_axi_OUT_r_RREADY;
  wire m_axi_OUT_r_RVALID;
  wire [31:0]m_axi_OUT_r_WDATA;
  wire m_axi_OUT_r_WLAST;
  wire m_axi_OUT_r_WREADY;
  wire [3:0]m_axi_OUT_r_WSTRB;
  wire m_axi_OUT_r_WVALID;
  wire [31:2]\^m_axi_W_ARADDR ;
  wire [3:0]\^m_axi_W_ARLEN ;
  wire m_axi_W_ARREADY;
  wire m_axi_W_ARVALID;
  wire [31:0]m_axi_W_RDATA;
  wire m_axi_W_RLAST;
  wire m_axi_W_RREADY;
  wire [1:0]m_axi_W_RRESP;
  wire m_axi_W_RVALID;
  wire [31:1]out_V;
  wire [15:0]p_1_in;
  wire [15:0]p_Val2_s_reg_243;
  wire [30:0]p_cast11_reg_678;
  wire r_V_2_reg_7260;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire select_ln340_1_reg_736;
  wire select_ln340_1_reg_7360;
  wire \select_ln340_1_reg_736[15]_i_15_n_1 ;
  wire \select_ln340_1_reg_736[15]_i_6_n_1 ;
  wire \select_ln340_1_reg_736_reg_n_1_[0] ;
  wire \select_ln340_1_reg_736_reg_n_1_[10] ;
  wire \select_ln340_1_reg_736_reg_n_1_[11] ;
  wire \select_ln340_1_reg_736_reg_n_1_[12] ;
  wire \select_ln340_1_reg_736_reg_n_1_[13] ;
  wire \select_ln340_1_reg_736_reg_n_1_[14] ;
  wire \select_ln340_1_reg_736_reg_n_1_[15] ;
  wire \select_ln340_1_reg_736_reg_n_1_[1] ;
  wire \select_ln340_1_reg_736_reg_n_1_[2] ;
  wire \select_ln340_1_reg_736_reg_n_1_[3] ;
  wire \select_ln340_1_reg_736_reg_n_1_[4] ;
  wire \select_ln340_1_reg_736_reg_n_1_[5] ;
  wire \select_ln340_1_reg_736_reg_n_1_[6] ;
  wire \select_ln340_1_reg_736_reg_n_1_[7] ;
  wire \select_ln340_1_reg_736_reg_n_1_[8] ;
  wire \select_ln340_1_reg_736_reg_n_1_[9] ;
  wire [30:0]tmp_3_reg_655;
  wire tmp_9_fu_524_p3;
  wire [15:15]tmp_V_3_fu_423_p4;
  wire [15:0]tmp_V_reg_697;
  wire [31:1]weight_V;
  wire [3:2]\NLW_OUT_addr_reg_691_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_OUT_addr_reg_691_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_j_reg_706_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_j_reg_706_reg[12]_i_1_O_UNCONNECTED ;

  assign m_axi_B_ARADDR[31:2] = \^m_axi_B_ARADDR [31:2];
  assign m_axi_B_ARADDR[1] = \<const0> ;
  assign m_axi_B_ARADDR[0] = \<const0> ;
  assign m_axi_B_ARBURST[1] = \<const0> ;
  assign m_axi_B_ARBURST[0] = \<const1> ;
  assign m_axi_B_ARCACHE[3] = \<const0> ;
  assign m_axi_B_ARCACHE[2] = \<const0> ;
  assign m_axi_B_ARCACHE[1] = \<const1> ;
  assign m_axi_B_ARCACHE[0] = \<const1> ;
  assign m_axi_B_ARID[0] = \<const0> ;
  assign m_axi_B_ARLEN[7] = \<const0> ;
  assign m_axi_B_ARLEN[6] = \<const0> ;
  assign m_axi_B_ARLEN[5] = \<const0> ;
  assign m_axi_B_ARLEN[4] = \<const0> ;
  assign m_axi_B_ARLEN[3:0] = \^m_axi_B_ARLEN [3:0];
  assign m_axi_B_ARLOCK[1] = \<const0> ;
  assign m_axi_B_ARLOCK[0] = \<const0> ;
  assign m_axi_B_ARPROT[2] = \<const0> ;
  assign m_axi_B_ARPROT[1] = \<const0> ;
  assign m_axi_B_ARPROT[0] = \<const0> ;
  assign m_axi_B_ARQOS[3] = \<const0> ;
  assign m_axi_B_ARQOS[2] = \<const0> ;
  assign m_axi_B_ARQOS[1] = \<const0> ;
  assign m_axi_B_ARQOS[0] = \<const0> ;
  assign m_axi_B_ARREGION[3] = \<const0> ;
  assign m_axi_B_ARREGION[2] = \<const0> ;
  assign m_axi_B_ARREGION[1] = \<const0> ;
  assign m_axi_B_ARREGION[0] = \<const0> ;
  assign m_axi_B_ARSIZE[2] = \<const0> ;
  assign m_axi_B_ARSIZE[1] = \<const1> ;
  assign m_axi_B_ARSIZE[0] = \<const0> ;
  assign m_axi_B_ARUSER[0] = \<const0> ;
  assign m_axi_B_AWADDR[31] = \<const0> ;
  assign m_axi_B_AWADDR[30] = \<const0> ;
  assign m_axi_B_AWADDR[29] = \<const0> ;
  assign m_axi_B_AWADDR[28] = \<const0> ;
  assign m_axi_B_AWADDR[27] = \<const0> ;
  assign m_axi_B_AWADDR[26] = \<const0> ;
  assign m_axi_B_AWADDR[25] = \<const0> ;
  assign m_axi_B_AWADDR[24] = \<const0> ;
  assign m_axi_B_AWADDR[23] = \<const0> ;
  assign m_axi_B_AWADDR[22] = \<const0> ;
  assign m_axi_B_AWADDR[21] = \<const0> ;
  assign m_axi_B_AWADDR[20] = \<const0> ;
  assign m_axi_B_AWADDR[19] = \<const0> ;
  assign m_axi_B_AWADDR[18] = \<const0> ;
  assign m_axi_B_AWADDR[17] = \<const0> ;
  assign m_axi_B_AWADDR[16] = \<const0> ;
  assign m_axi_B_AWADDR[15] = \<const0> ;
  assign m_axi_B_AWADDR[14] = \<const0> ;
  assign m_axi_B_AWADDR[13] = \<const0> ;
  assign m_axi_B_AWADDR[12] = \<const0> ;
  assign m_axi_B_AWADDR[11] = \<const0> ;
  assign m_axi_B_AWADDR[10] = \<const0> ;
  assign m_axi_B_AWADDR[9] = \<const0> ;
  assign m_axi_B_AWADDR[8] = \<const0> ;
  assign m_axi_B_AWADDR[7] = \<const0> ;
  assign m_axi_B_AWADDR[6] = \<const0> ;
  assign m_axi_B_AWADDR[5] = \<const0> ;
  assign m_axi_B_AWADDR[4] = \<const0> ;
  assign m_axi_B_AWADDR[3] = \<const0> ;
  assign m_axi_B_AWADDR[2] = \<const0> ;
  assign m_axi_B_AWADDR[1] = \<const0> ;
  assign m_axi_B_AWADDR[0] = \<const0> ;
  assign m_axi_B_AWBURST[1] = \<const0> ;
  assign m_axi_B_AWBURST[0] = \<const1> ;
  assign m_axi_B_AWCACHE[3] = \<const0> ;
  assign m_axi_B_AWCACHE[2] = \<const0> ;
  assign m_axi_B_AWCACHE[1] = \<const1> ;
  assign m_axi_B_AWCACHE[0] = \<const1> ;
  assign m_axi_B_AWID[0] = \<const0> ;
  assign m_axi_B_AWLEN[7] = \<const0> ;
  assign m_axi_B_AWLEN[6] = \<const0> ;
  assign m_axi_B_AWLEN[5] = \<const0> ;
  assign m_axi_B_AWLEN[4] = \<const0> ;
  assign m_axi_B_AWLEN[3] = \<const0> ;
  assign m_axi_B_AWLEN[2] = \<const0> ;
  assign m_axi_B_AWLEN[1] = \<const0> ;
  assign m_axi_B_AWLEN[0] = \<const0> ;
  assign m_axi_B_AWLOCK[1] = \<const0> ;
  assign m_axi_B_AWLOCK[0] = \<const0> ;
  assign m_axi_B_AWPROT[2] = \<const0> ;
  assign m_axi_B_AWPROT[1] = \<const0> ;
  assign m_axi_B_AWPROT[0] = \<const0> ;
  assign m_axi_B_AWQOS[3] = \<const0> ;
  assign m_axi_B_AWQOS[2] = \<const0> ;
  assign m_axi_B_AWQOS[1] = \<const0> ;
  assign m_axi_B_AWQOS[0] = \<const0> ;
  assign m_axi_B_AWREGION[3] = \<const0> ;
  assign m_axi_B_AWREGION[2] = \<const0> ;
  assign m_axi_B_AWREGION[1] = \<const0> ;
  assign m_axi_B_AWREGION[0] = \<const0> ;
  assign m_axi_B_AWSIZE[2] = \<const0> ;
  assign m_axi_B_AWSIZE[1] = \<const1> ;
  assign m_axi_B_AWSIZE[0] = \<const0> ;
  assign m_axi_B_AWUSER[0] = \<const0> ;
  assign m_axi_B_AWVALID = \<const0> ;
  assign m_axi_B_BREADY = \<const1> ;
  assign m_axi_B_WDATA[31] = \<const0> ;
  assign m_axi_B_WDATA[30] = \<const0> ;
  assign m_axi_B_WDATA[29] = \<const0> ;
  assign m_axi_B_WDATA[28] = \<const0> ;
  assign m_axi_B_WDATA[27] = \<const0> ;
  assign m_axi_B_WDATA[26] = \<const0> ;
  assign m_axi_B_WDATA[25] = \<const0> ;
  assign m_axi_B_WDATA[24] = \<const0> ;
  assign m_axi_B_WDATA[23] = \<const0> ;
  assign m_axi_B_WDATA[22] = \<const0> ;
  assign m_axi_B_WDATA[21] = \<const0> ;
  assign m_axi_B_WDATA[20] = \<const0> ;
  assign m_axi_B_WDATA[19] = \<const0> ;
  assign m_axi_B_WDATA[18] = \<const0> ;
  assign m_axi_B_WDATA[17] = \<const0> ;
  assign m_axi_B_WDATA[16] = \<const0> ;
  assign m_axi_B_WDATA[15] = \<const0> ;
  assign m_axi_B_WDATA[14] = \<const0> ;
  assign m_axi_B_WDATA[13] = \<const0> ;
  assign m_axi_B_WDATA[12] = \<const0> ;
  assign m_axi_B_WDATA[11] = \<const0> ;
  assign m_axi_B_WDATA[10] = \<const0> ;
  assign m_axi_B_WDATA[9] = \<const0> ;
  assign m_axi_B_WDATA[8] = \<const0> ;
  assign m_axi_B_WDATA[7] = \<const0> ;
  assign m_axi_B_WDATA[6] = \<const0> ;
  assign m_axi_B_WDATA[5] = \<const0> ;
  assign m_axi_B_WDATA[4] = \<const0> ;
  assign m_axi_B_WDATA[3] = \<const0> ;
  assign m_axi_B_WDATA[2] = \<const0> ;
  assign m_axi_B_WDATA[1] = \<const0> ;
  assign m_axi_B_WDATA[0] = \<const0> ;
  assign m_axi_B_WID[0] = \<const0> ;
  assign m_axi_B_WLAST = \<const0> ;
  assign m_axi_B_WSTRB[3] = \<const0> ;
  assign m_axi_B_WSTRB[2] = \<const0> ;
  assign m_axi_B_WSTRB[1] = \<const0> ;
  assign m_axi_B_WSTRB[0] = \<const0> ;
  assign m_axi_B_WUSER[0] = \<const0> ;
  assign m_axi_B_WVALID = \<const0> ;
  assign m_axi_IN_r_ARADDR[31:2] = \^m_axi_IN_r_ARADDR [31:2];
  assign m_axi_IN_r_ARADDR[1] = \<const0> ;
  assign m_axi_IN_r_ARADDR[0] = \<const0> ;
  assign m_axi_IN_r_ARBURST[1] = \<const0> ;
  assign m_axi_IN_r_ARBURST[0] = \<const1> ;
  assign m_axi_IN_r_ARCACHE[3] = \<const0> ;
  assign m_axi_IN_r_ARCACHE[2] = \<const0> ;
  assign m_axi_IN_r_ARCACHE[1] = \<const1> ;
  assign m_axi_IN_r_ARCACHE[0] = \<const1> ;
  assign m_axi_IN_r_ARID[0] = \<const0> ;
  assign m_axi_IN_r_ARLEN[7] = \<const0> ;
  assign m_axi_IN_r_ARLEN[6] = \<const0> ;
  assign m_axi_IN_r_ARLEN[5] = \<const0> ;
  assign m_axi_IN_r_ARLEN[4] = \<const0> ;
  assign m_axi_IN_r_ARLEN[3:0] = \^m_axi_IN_r_ARLEN [3:0];
  assign m_axi_IN_r_ARLOCK[1] = \<const0> ;
  assign m_axi_IN_r_ARLOCK[0] = \<const0> ;
  assign m_axi_IN_r_ARPROT[2] = \<const0> ;
  assign m_axi_IN_r_ARPROT[1] = \<const0> ;
  assign m_axi_IN_r_ARPROT[0] = \<const0> ;
  assign m_axi_IN_r_ARQOS[3] = \<const0> ;
  assign m_axi_IN_r_ARQOS[2] = \<const0> ;
  assign m_axi_IN_r_ARQOS[1] = \<const0> ;
  assign m_axi_IN_r_ARQOS[0] = \<const0> ;
  assign m_axi_IN_r_ARREGION[3] = \<const0> ;
  assign m_axi_IN_r_ARREGION[2] = \<const0> ;
  assign m_axi_IN_r_ARREGION[1] = \<const0> ;
  assign m_axi_IN_r_ARREGION[0] = \<const0> ;
  assign m_axi_IN_r_ARSIZE[2] = \<const0> ;
  assign m_axi_IN_r_ARSIZE[1] = \<const1> ;
  assign m_axi_IN_r_ARSIZE[0] = \<const0> ;
  assign m_axi_IN_r_ARUSER[0] = \<const0> ;
  assign m_axi_IN_r_AWADDR[31] = \<const0> ;
  assign m_axi_IN_r_AWADDR[30] = \<const0> ;
  assign m_axi_IN_r_AWADDR[29] = \<const0> ;
  assign m_axi_IN_r_AWADDR[28] = \<const0> ;
  assign m_axi_IN_r_AWADDR[27] = \<const0> ;
  assign m_axi_IN_r_AWADDR[26] = \<const0> ;
  assign m_axi_IN_r_AWADDR[25] = \<const0> ;
  assign m_axi_IN_r_AWADDR[24] = \<const0> ;
  assign m_axi_IN_r_AWADDR[23] = \<const0> ;
  assign m_axi_IN_r_AWADDR[22] = \<const0> ;
  assign m_axi_IN_r_AWADDR[21] = \<const0> ;
  assign m_axi_IN_r_AWADDR[20] = \<const0> ;
  assign m_axi_IN_r_AWADDR[19] = \<const0> ;
  assign m_axi_IN_r_AWADDR[18] = \<const0> ;
  assign m_axi_IN_r_AWADDR[17] = \<const0> ;
  assign m_axi_IN_r_AWADDR[16] = \<const0> ;
  assign m_axi_IN_r_AWADDR[15] = \<const0> ;
  assign m_axi_IN_r_AWADDR[14] = \<const0> ;
  assign m_axi_IN_r_AWADDR[13] = \<const0> ;
  assign m_axi_IN_r_AWADDR[12] = \<const0> ;
  assign m_axi_IN_r_AWADDR[11] = \<const0> ;
  assign m_axi_IN_r_AWADDR[10] = \<const0> ;
  assign m_axi_IN_r_AWADDR[9] = \<const0> ;
  assign m_axi_IN_r_AWADDR[8] = \<const0> ;
  assign m_axi_IN_r_AWADDR[7] = \<const0> ;
  assign m_axi_IN_r_AWADDR[6] = \<const0> ;
  assign m_axi_IN_r_AWADDR[5] = \<const0> ;
  assign m_axi_IN_r_AWADDR[4] = \<const0> ;
  assign m_axi_IN_r_AWADDR[3] = \<const0> ;
  assign m_axi_IN_r_AWADDR[2] = \<const0> ;
  assign m_axi_IN_r_AWADDR[1] = \<const0> ;
  assign m_axi_IN_r_AWADDR[0] = \<const0> ;
  assign m_axi_IN_r_AWBURST[1] = \<const0> ;
  assign m_axi_IN_r_AWBURST[0] = \<const1> ;
  assign m_axi_IN_r_AWCACHE[3] = \<const0> ;
  assign m_axi_IN_r_AWCACHE[2] = \<const0> ;
  assign m_axi_IN_r_AWCACHE[1] = \<const1> ;
  assign m_axi_IN_r_AWCACHE[0] = \<const1> ;
  assign m_axi_IN_r_AWID[0] = \<const0> ;
  assign m_axi_IN_r_AWLEN[7] = \<const0> ;
  assign m_axi_IN_r_AWLEN[6] = \<const0> ;
  assign m_axi_IN_r_AWLEN[5] = \<const0> ;
  assign m_axi_IN_r_AWLEN[4] = \<const0> ;
  assign m_axi_IN_r_AWLEN[3] = \<const0> ;
  assign m_axi_IN_r_AWLEN[2] = \<const0> ;
  assign m_axi_IN_r_AWLEN[1] = \<const0> ;
  assign m_axi_IN_r_AWLEN[0] = \<const0> ;
  assign m_axi_IN_r_AWLOCK[1] = \<const0> ;
  assign m_axi_IN_r_AWLOCK[0] = \<const0> ;
  assign m_axi_IN_r_AWPROT[2] = \<const0> ;
  assign m_axi_IN_r_AWPROT[1] = \<const0> ;
  assign m_axi_IN_r_AWPROT[0] = \<const0> ;
  assign m_axi_IN_r_AWQOS[3] = \<const0> ;
  assign m_axi_IN_r_AWQOS[2] = \<const0> ;
  assign m_axi_IN_r_AWQOS[1] = \<const0> ;
  assign m_axi_IN_r_AWQOS[0] = \<const0> ;
  assign m_axi_IN_r_AWREGION[3] = \<const0> ;
  assign m_axi_IN_r_AWREGION[2] = \<const0> ;
  assign m_axi_IN_r_AWREGION[1] = \<const0> ;
  assign m_axi_IN_r_AWREGION[0] = \<const0> ;
  assign m_axi_IN_r_AWSIZE[2] = \<const0> ;
  assign m_axi_IN_r_AWSIZE[1] = \<const1> ;
  assign m_axi_IN_r_AWSIZE[0] = \<const0> ;
  assign m_axi_IN_r_AWUSER[0] = \<const0> ;
  assign m_axi_IN_r_AWVALID = \<const0> ;
  assign m_axi_IN_r_BREADY = \<const1> ;
  assign m_axi_IN_r_WDATA[31] = \<const0> ;
  assign m_axi_IN_r_WDATA[30] = \<const0> ;
  assign m_axi_IN_r_WDATA[29] = \<const0> ;
  assign m_axi_IN_r_WDATA[28] = \<const0> ;
  assign m_axi_IN_r_WDATA[27] = \<const0> ;
  assign m_axi_IN_r_WDATA[26] = \<const0> ;
  assign m_axi_IN_r_WDATA[25] = \<const0> ;
  assign m_axi_IN_r_WDATA[24] = \<const0> ;
  assign m_axi_IN_r_WDATA[23] = \<const0> ;
  assign m_axi_IN_r_WDATA[22] = \<const0> ;
  assign m_axi_IN_r_WDATA[21] = \<const0> ;
  assign m_axi_IN_r_WDATA[20] = \<const0> ;
  assign m_axi_IN_r_WDATA[19] = \<const0> ;
  assign m_axi_IN_r_WDATA[18] = \<const0> ;
  assign m_axi_IN_r_WDATA[17] = \<const0> ;
  assign m_axi_IN_r_WDATA[16] = \<const0> ;
  assign m_axi_IN_r_WDATA[15] = \<const0> ;
  assign m_axi_IN_r_WDATA[14] = \<const0> ;
  assign m_axi_IN_r_WDATA[13] = \<const0> ;
  assign m_axi_IN_r_WDATA[12] = \<const0> ;
  assign m_axi_IN_r_WDATA[11] = \<const0> ;
  assign m_axi_IN_r_WDATA[10] = \<const0> ;
  assign m_axi_IN_r_WDATA[9] = \<const0> ;
  assign m_axi_IN_r_WDATA[8] = \<const0> ;
  assign m_axi_IN_r_WDATA[7] = \<const0> ;
  assign m_axi_IN_r_WDATA[6] = \<const0> ;
  assign m_axi_IN_r_WDATA[5] = \<const0> ;
  assign m_axi_IN_r_WDATA[4] = \<const0> ;
  assign m_axi_IN_r_WDATA[3] = \<const0> ;
  assign m_axi_IN_r_WDATA[2] = \<const0> ;
  assign m_axi_IN_r_WDATA[1] = \<const0> ;
  assign m_axi_IN_r_WDATA[0] = \<const0> ;
  assign m_axi_IN_r_WID[0] = \<const0> ;
  assign m_axi_IN_r_WLAST = \<const0> ;
  assign m_axi_IN_r_WSTRB[3] = \<const0> ;
  assign m_axi_IN_r_WSTRB[2] = \<const0> ;
  assign m_axi_IN_r_WSTRB[1] = \<const0> ;
  assign m_axi_IN_r_WSTRB[0] = \<const0> ;
  assign m_axi_IN_r_WUSER[0] = \<const0> ;
  assign m_axi_IN_r_WVALID = \<const0> ;
  assign m_axi_OUT_r_ARADDR[31] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[30] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[29] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[28] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[27] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[26] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[25] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[24] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[23] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[22] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[21] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[20] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[19] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[18] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[17] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[16] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[15] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[14] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[13] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[12] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[11] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[10] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[9] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[8] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[7] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[6] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[5] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[4] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[3] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[2] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[1] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[0] = \<const0> ;
  assign m_axi_OUT_r_ARBURST[1] = \<const0> ;
  assign m_axi_OUT_r_ARBURST[0] = \<const1> ;
  assign m_axi_OUT_r_ARCACHE[3] = \<const0> ;
  assign m_axi_OUT_r_ARCACHE[2] = \<const0> ;
  assign m_axi_OUT_r_ARCACHE[1] = \<const1> ;
  assign m_axi_OUT_r_ARCACHE[0] = \<const1> ;
  assign m_axi_OUT_r_ARID[0] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[7] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[6] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[5] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[4] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[3] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[2] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[1] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[0] = \<const0> ;
  assign m_axi_OUT_r_ARLOCK[1] = \<const0> ;
  assign m_axi_OUT_r_ARLOCK[0] = \<const0> ;
  assign m_axi_OUT_r_ARPROT[2] = \<const0> ;
  assign m_axi_OUT_r_ARPROT[1] = \<const0> ;
  assign m_axi_OUT_r_ARPROT[0] = \<const0> ;
  assign m_axi_OUT_r_ARQOS[3] = \<const0> ;
  assign m_axi_OUT_r_ARQOS[2] = \<const0> ;
  assign m_axi_OUT_r_ARQOS[1] = \<const0> ;
  assign m_axi_OUT_r_ARQOS[0] = \<const0> ;
  assign m_axi_OUT_r_ARREGION[3] = \<const0> ;
  assign m_axi_OUT_r_ARREGION[2] = \<const0> ;
  assign m_axi_OUT_r_ARREGION[1] = \<const0> ;
  assign m_axi_OUT_r_ARREGION[0] = \<const0> ;
  assign m_axi_OUT_r_ARSIZE[2] = \<const0> ;
  assign m_axi_OUT_r_ARSIZE[1] = \<const1> ;
  assign m_axi_OUT_r_ARSIZE[0] = \<const0> ;
  assign m_axi_OUT_r_ARUSER[0] = \<const0> ;
  assign m_axi_OUT_r_ARVALID = \<const0> ;
  assign m_axi_OUT_r_AWADDR[31:2] = \^m_axi_OUT_r_AWADDR [31:2];
  assign m_axi_OUT_r_AWADDR[1] = \<const0> ;
  assign m_axi_OUT_r_AWADDR[0] = \<const0> ;
  assign m_axi_OUT_r_AWBURST[1] = \<const0> ;
  assign m_axi_OUT_r_AWBURST[0] = \<const1> ;
  assign m_axi_OUT_r_AWCACHE[3] = \<const0> ;
  assign m_axi_OUT_r_AWCACHE[2] = \<const0> ;
  assign m_axi_OUT_r_AWCACHE[1] = \<const1> ;
  assign m_axi_OUT_r_AWCACHE[0] = \<const1> ;
  assign m_axi_OUT_r_AWID[0] = \<const0> ;
  assign m_axi_OUT_r_AWLEN[7] = \<const0> ;
  assign m_axi_OUT_r_AWLEN[6] = \<const0> ;
  assign m_axi_OUT_r_AWLEN[5] = \<const0> ;
  assign m_axi_OUT_r_AWLEN[4] = \<const0> ;
  assign m_axi_OUT_r_AWLEN[3:0] = \^m_axi_OUT_r_AWLEN [3:0];
  assign m_axi_OUT_r_AWLOCK[1] = \<const0> ;
  assign m_axi_OUT_r_AWLOCK[0] = \<const0> ;
  assign m_axi_OUT_r_AWPROT[2] = \<const0> ;
  assign m_axi_OUT_r_AWPROT[1] = \<const0> ;
  assign m_axi_OUT_r_AWPROT[0] = \<const0> ;
  assign m_axi_OUT_r_AWQOS[3] = \<const0> ;
  assign m_axi_OUT_r_AWQOS[2] = \<const0> ;
  assign m_axi_OUT_r_AWQOS[1] = \<const0> ;
  assign m_axi_OUT_r_AWQOS[0] = \<const0> ;
  assign m_axi_OUT_r_AWREGION[3] = \<const0> ;
  assign m_axi_OUT_r_AWREGION[2] = \<const0> ;
  assign m_axi_OUT_r_AWREGION[1] = \<const0> ;
  assign m_axi_OUT_r_AWREGION[0] = \<const0> ;
  assign m_axi_OUT_r_AWSIZE[2] = \<const0> ;
  assign m_axi_OUT_r_AWSIZE[1] = \<const1> ;
  assign m_axi_OUT_r_AWSIZE[0] = \<const0> ;
  assign m_axi_OUT_r_AWUSER[0] = \<const0> ;
  assign m_axi_OUT_r_WID[0] = \<const0> ;
  assign m_axi_OUT_r_WUSER[0] = \<const0> ;
  assign m_axi_W_ARADDR[31:2] = \^m_axi_W_ARADDR [31:2];
  assign m_axi_W_ARADDR[1] = \<const0> ;
  assign m_axi_W_ARADDR[0] = \<const0> ;
  assign m_axi_W_ARBURST[1] = \<const0> ;
  assign m_axi_W_ARBURST[0] = \<const1> ;
  assign m_axi_W_ARCACHE[3] = \<const0> ;
  assign m_axi_W_ARCACHE[2] = \<const0> ;
  assign m_axi_W_ARCACHE[1] = \<const1> ;
  assign m_axi_W_ARCACHE[0] = \<const1> ;
  assign m_axi_W_ARID[0] = \<const0> ;
  assign m_axi_W_ARLEN[7] = \<const0> ;
  assign m_axi_W_ARLEN[6] = \<const0> ;
  assign m_axi_W_ARLEN[5] = \<const0> ;
  assign m_axi_W_ARLEN[4] = \<const0> ;
  assign m_axi_W_ARLEN[3:0] = \^m_axi_W_ARLEN [3:0];
  assign m_axi_W_ARLOCK[1] = \<const0> ;
  assign m_axi_W_ARLOCK[0] = \<const0> ;
  assign m_axi_W_ARPROT[2] = \<const0> ;
  assign m_axi_W_ARPROT[1] = \<const0> ;
  assign m_axi_W_ARPROT[0] = \<const0> ;
  assign m_axi_W_ARQOS[3] = \<const0> ;
  assign m_axi_W_ARQOS[2] = \<const0> ;
  assign m_axi_W_ARQOS[1] = \<const0> ;
  assign m_axi_W_ARQOS[0] = \<const0> ;
  assign m_axi_W_ARREGION[3] = \<const0> ;
  assign m_axi_W_ARREGION[2] = \<const0> ;
  assign m_axi_W_ARREGION[1] = \<const0> ;
  assign m_axi_W_ARREGION[0] = \<const0> ;
  assign m_axi_W_ARSIZE[2] = \<const0> ;
  assign m_axi_W_ARSIZE[1] = \<const1> ;
  assign m_axi_W_ARSIZE[0] = \<const0> ;
  assign m_axi_W_ARUSER[0] = \<const0> ;
  assign m_axi_W_AWADDR[31] = \<const0> ;
  assign m_axi_W_AWADDR[30] = \<const0> ;
  assign m_axi_W_AWADDR[29] = \<const0> ;
  assign m_axi_W_AWADDR[28] = \<const0> ;
  assign m_axi_W_AWADDR[27] = \<const0> ;
  assign m_axi_W_AWADDR[26] = \<const0> ;
  assign m_axi_W_AWADDR[25] = \<const0> ;
  assign m_axi_W_AWADDR[24] = \<const0> ;
  assign m_axi_W_AWADDR[23] = \<const0> ;
  assign m_axi_W_AWADDR[22] = \<const0> ;
  assign m_axi_W_AWADDR[21] = \<const0> ;
  assign m_axi_W_AWADDR[20] = \<const0> ;
  assign m_axi_W_AWADDR[19] = \<const0> ;
  assign m_axi_W_AWADDR[18] = \<const0> ;
  assign m_axi_W_AWADDR[17] = \<const0> ;
  assign m_axi_W_AWADDR[16] = \<const0> ;
  assign m_axi_W_AWADDR[15] = \<const0> ;
  assign m_axi_W_AWADDR[14] = \<const0> ;
  assign m_axi_W_AWADDR[13] = \<const0> ;
  assign m_axi_W_AWADDR[12] = \<const0> ;
  assign m_axi_W_AWADDR[11] = \<const0> ;
  assign m_axi_W_AWADDR[10] = \<const0> ;
  assign m_axi_W_AWADDR[9] = \<const0> ;
  assign m_axi_W_AWADDR[8] = \<const0> ;
  assign m_axi_W_AWADDR[7] = \<const0> ;
  assign m_axi_W_AWADDR[6] = \<const0> ;
  assign m_axi_W_AWADDR[5] = \<const0> ;
  assign m_axi_W_AWADDR[4] = \<const0> ;
  assign m_axi_W_AWADDR[3] = \<const0> ;
  assign m_axi_W_AWADDR[2] = \<const0> ;
  assign m_axi_W_AWADDR[1] = \<const0> ;
  assign m_axi_W_AWADDR[0] = \<const0> ;
  assign m_axi_W_AWBURST[1] = \<const0> ;
  assign m_axi_W_AWBURST[0] = \<const1> ;
  assign m_axi_W_AWCACHE[3] = \<const0> ;
  assign m_axi_W_AWCACHE[2] = \<const0> ;
  assign m_axi_W_AWCACHE[1] = \<const1> ;
  assign m_axi_W_AWCACHE[0] = \<const1> ;
  assign m_axi_W_AWID[0] = \<const0> ;
  assign m_axi_W_AWLEN[7] = \<const0> ;
  assign m_axi_W_AWLEN[6] = \<const0> ;
  assign m_axi_W_AWLEN[5] = \<const0> ;
  assign m_axi_W_AWLEN[4] = \<const0> ;
  assign m_axi_W_AWLEN[3] = \<const0> ;
  assign m_axi_W_AWLEN[2] = \<const0> ;
  assign m_axi_W_AWLEN[1] = \<const0> ;
  assign m_axi_W_AWLEN[0] = \<const0> ;
  assign m_axi_W_AWLOCK[1] = \<const0> ;
  assign m_axi_W_AWLOCK[0] = \<const0> ;
  assign m_axi_W_AWPROT[2] = \<const0> ;
  assign m_axi_W_AWPROT[1] = \<const0> ;
  assign m_axi_W_AWPROT[0] = \<const0> ;
  assign m_axi_W_AWQOS[3] = \<const0> ;
  assign m_axi_W_AWQOS[2] = \<const0> ;
  assign m_axi_W_AWQOS[1] = \<const0> ;
  assign m_axi_W_AWQOS[0] = \<const0> ;
  assign m_axi_W_AWREGION[3] = \<const0> ;
  assign m_axi_W_AWREGION[2] = \<const0> ;
  assign m_axi_W_AWREGION[1] = \<const0> ;
  assign m_axi_W_AWREGION[0] = \<const0> ;
  assign m_axi_W_AWSIZE[2] = \<const0> ;
  assign m_axi_W_AWSIZE[1] = \<const1> ;
  assign m_axi_W_AWSIZE[0] = \<const0> ;
  assign m_axi_W_AWUSER[0] = \<const0> ;
  assign m_axi_W_AWVALID = \<const0> ;
  assign m_axi_W_BREADY = \<const1> ;
  assign m_axi_W_WDATA[31] = \<const0> ;
  assign m_axi_W_WDATA[30] = \<const0> ;
  assign m_axi_W_WDATA[29] = \<const0> ;
  assign m_axi_W_WDATA[28] = \<const0> ;
  assign m_axi_W_WDATA[27] = \<const0> ;
  assign m_axi_W_WDATA[26] = \<const0> ;
  assign m_axi_W_WDATA[25] = \<const0> ;
  assign m_axi_W_WDATA[24] = \<const0> ;
  assign m_axi_W_WDATA[23] = \<const0> ;
  assign m_axi_W_WDATA[22] = \<const0> ;
  assign m_axi_W_WDATA[21] = \<const0> ;
  assign m_axi_W_WDATA[20] = \<const0> ;
  assign m_axi_W_WDATA[19] = \<const0> ;
  assign m_axi_W_WDATA[18] = \<const0> ;
  assign m_axi_W_WDATA[17] = \<const0> ;
  assign m_axi_W_WDATA[16] = \<const0> ;
  assign m_axi_W_WDATA[15] = \<const0> ;
  assign m_axi_W_WDATA[14] = \<const0> ;
  assign m_axi_W_WDATA[13] = \<const0> ;
  assign m_axi_W_WDATA[12] = \<const0> ;
  assign m_axi_W_WDATA[11] = \<const0> ;
  assign m_axi_W_WDATA[10] = \<const0> ;
  assign m_axi_W_WDATA[9] = \<const0> ;
  assign m_axi_W_WDATA[8] = \<const0> ;
  assign m_axi_W_WDATA[7] = \<const0> ;
  assign m_axi_W_WDATA[6] = \<const0> ;
  assign m_axi_W_WDATA[5] = \<const0> ;
  assign m_axi_W_WDATA[4] = \<const0> ;
  assign m_axi_W_WDATA[3] = \<const0> ;
  assign m_axi_W_WDATA[2] = \<const0> ;
  assign m_axi_W_WDATA[1] = \<const0> ;
  assign m_axi_W_WDATA[0] = \<const0> ;
  assign m_axi_W_WID[0] = \<const0> ;
  assign m_axi_W_WLAST = \<const0> ;
  assign m_axi_W_WSTRB[3] = \<const0> ;
  assign m_axi_W_WSTRB[2] = \<const0> ;
  assign m_axi_W_WSTRB[1] = \<const0> ;
  assign m_axi_W_WSTRB[0] = \<const0> ;
  assign m_axi_W_WUSER[0] = \<const0> ;
  assign m_axi_W_WVALID = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  FDRE \B_addr_reg_660_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[1]),
        .Q(\B_addr_reg_660_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[11]),
        .Q(\B_addr_reg_660_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[12]),
        .Q(\B_addr_reg_660_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[13]),
        .Q(\B_addr_reg_660_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[14]),
        .Q(\B_addr_reg_660_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[15]),
        .Q(\B_addr_reg_660_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[16]),
        .Q(\B_addr_reg_660_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[17]),
        .Q(\B_addr_reg_660_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[18]),
        .Q(\B_addr_reg_660_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[19]),
        .Q(\B_addr_reg_660_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[20]),
        .Q(\B_addr_reg_660_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[2]),
        .Q(\B_addr_reg_660_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[21]),
        .Q(\B_addr_reg_660_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[22]),
        .Q(\B_addr_reg_660_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[23]),
        .Q(\B_addr_reg_660_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[24]),
        .Q(\B_addr_reg_660_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[25]),
        .Q(\B_addr_reg_660_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[26]),
        .Q(\B_addr_reg_660_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[27]),
        .Q(\B_addr_reg_660_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[28]),
        .Q(\B_addr_reg_660_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[29]),
        .Q(\B_addr_reg_660_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[30]),
        .Q(\B_addr_reg_660_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[3]),
        .Q(\B_addr_reg_660_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[31]),
        .Q(\B_addr_reg_660_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[4]),
        .Q(\B_addr_reg_660_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[5]),
        .Q(\B_addr_reg_660_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[6]),
        .Q(\B_addr_reg_660_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[7]),
        .Q(\B_addr_reg_660_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[8]),
        .Q(\B_addr_reg_660_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[9]),
        .Q(\B_addr_reg_660_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \B_addr_reg_660_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(bias_V[10]),
        .Q(\B_addr_reg_660_reg_n_1_[9] ),
        .R(1'b0));
  GND GND
       (.G(\<const0> ));
  FDRE \IN_addr_reg_672_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[1]),
        .Q(IN_addr_reg_672[0]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[11]),
        .Q(IN_addr_reg_672[10]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[12]),
        .Q(IN_addr_reg_672[11]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[13]),
        .Q(IN_addr_reg_672[12]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[14]),
        .Q(IN_addr_reg_672[13]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[15]),
        .Q(IN_addr_reg_672[14]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[16]),
        .Q(IN_addr_reg_672[15]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[17]),
        .Q(IN_addr_reg_672[16]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[18]),
        .Q(IN_addr_reg_672[17]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[19]),
        .Q(IN_addr_reg_672[18]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[20]),
        .Q(IN_addr_reg_672[19]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[2]),
        .Q(IN_addr_reg_672[1]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[21]),
        .Q(IN_addr_reg_672[20]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[22]),
        .Q(IN_addr_reg_672[21]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[23]),
        .Q(IN_addr_reg_672[22]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[24]),
        .Q(IN_addr_reg_672[23]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[25]),
        .Q(IN_addr_reg_672[24]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[26]),
        .Q(IN_addr_reg_672[25]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[27]),
        .Q(IN_addr_reg_672[26]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[28]),
        .Q(IN_addr_reg_672[27]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[29]),
        .Q(IN_addr_reg_672[28]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[30]),
        .Q(IN_addr_reg_672[29]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[3]),
        .Q(IN_addr_reg_672[2]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[31]),
        .Q(IN_addr_reg_672[30]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[4]),
        .Q(IN_addr_reg_672[3]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[5]),
        .Q(IN_addr_reg_672[4]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[6]),
        .Q(IN_addr_reg_672[5]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[7]),
        .Q(IN_addr_reg_672[6]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[8]),
        .Q(IN_addr_reg_672[7]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[9]),
        .Q(IN_addr_reg_672[8]),
        .R(1'b0));
  FDRE \IN_addr_reg_672_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(in_V[10]),
        .Q(IN_addr_reg_672[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \OUT_addr_reg_691[3]_i_2 
       (.I0(\i_0_reg_232_reg_n_1_[2] ),
        .I1(p_cast11_reg_678[2]),
        .O(\OUT_addr_reg_691[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUT_addr_reg_691[3]_i_3 
       (.I0(\i_0_reg_232_reg_n_1_[1] ),
        .I1(p_cast11_reg_678[1]),
        .O(\OUT_addr_reg_691[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUT_addr_reg_691[3]_i_4 
       (.I0(\i_0_reg_232_reg_n_1_[0] ),
        .I1(p_cast11_reg_678[0]),
        .O(\OUT_addr_reg_691[3]_i_4_n_1 ));
  FDRE \OUT_addr_reg_691_reg[0] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[0]),
        .Q(OUT_addr_reg_691[0]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[10] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[10]),
        .Q(OUT_addr_reg_691[10]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[11] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[11]),
        .Q(OUT_addr_reg_691[11]),
        .R(1'b0));
  CARRY4 \OUT_addr_reg_691_reg[11]_i_1 
       (.CI(\OUT_addr_reg_691_reg[7]_i_1_n_1 ),
        .CO({\OUT_addr_reg_691_reg[11]_i_1_n_1 ,\OUT_addr_reg_691_reg[11]_i_1_n_2 ,\OUT_addr_reg_691_reg[11]_i_1_n_3 ,\OUT_addr_reg_691_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln203_fu_353_p2[11:8]),
        .S(p_cast11_reg_678[11:8]));
  FDRE \OUT_addr_reg_691_reg[12] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[12]),
        .Q(OUT_addr_reg_691[12]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[13] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[13]),
        .Q(OUT_addr_reg_691[13]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[14] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[14]),
        .Q(OUT_addr_reg_691[14]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[15] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[15]),
        .Q(OUT_addr_reg_691[15]),
        .R(1'b0));
  CARRY4 \OUT_addr_reg_691_reg[15]_i_1 
       (.CI(\OUT_addr_reg_691_reg[11]_i_1_n_1 ),
        .CO({\OUT_addr_reg_691_reg[15]_i_1_n_1 ,\OUT_addr_reg_691_reg[15]_i_1_n_2 ,\OUT_addr_reg_691_reg[15]_i_1_n_3 ,\OUT_addr_reg_691_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln203_fu_353_p2[15:12]),
        .S(p_cast11_reg_678[15:12]));
  FDRE \OUT_addr_reg_691_reg[16] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[16]),
        .Q(OUT_addr_reg_691[16]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[17] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[17]),
        .Q(OUT_addr_reg_691[17]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[18] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[18]),
        .Q(OUT_addr_reg_691[18]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[19] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[19]),
        .Q(OUT_addr_reg_691[19]),
        .R(1'b0));
  CARRY4 \OUT_addr_reg_691_reg[19]_i_1 
       (.CI(\OUT_addr_reg_691_reg[15]_i_1_n_1 ),
        .CO({\OUT_addr_reg_691_reg[19]_i_1_n_1 ,\OUT_addr_reg_691_reg[19]_i_1_n_2 ,\OUT_addr_reg_691_reg[19]_i_1_n_3 ,\OUT_addr_reg_691_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln203_fu_353_p2[19:16]),
        .S(p_cast11_reg_678[19:16]));
  FDRE \OUT_addr_reg_691_reg[1] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[1]),
        .Q(OUT_addr_reg_691[1]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[20] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[20]),
        .Q(OUT_addr_reg_691[20]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[21] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[21]),
        .Q(OUT_addr_reg_691[21]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[22] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[22]),
        .Q(OUT_addr_reg_691[22]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[23] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[23]),
        .Q(OUT_addr_reg_691[23]),
        .R(1'b0));
  CARRY4 \OUT_addr_reg_691_reg[23]_i_1 
       (.CI(\OUT_addr_reg_691_reg[19]_i_1_n_1 ),
        .CO({\OUT_addr_reg_691_reg[23]_i_1_n_1 ,\OUT_addr_reg_691_reg[23]_i_1_n_2 ,\OUT_addr_reg_691_reg[23]_i_1_n_3 ,\OUT_addr_reg_691_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln203_fu_353_p2[23:20]),
        .S(p_cast11_reg_678[23:20]));
  FDRE \OUT_addr_reg_691_reg[24] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[24]),
        .Q(OUT_addr_reg_691[24]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[25] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[25]),
        .Q(OUT_addr_reg_691[25]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[26] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[26]),
        .Q(OUT_addr_reg_691[26]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[27] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[27]),
        .Q(OUT_addr_reg_691[27]),
        .R(1'b0));
  CARRY4 \OUT_addr_reg_691_reg[27]_i_1 
       (.CI(\OUT_addr_reg_691_reg[23]_i_1_n_1 ),
        .CO({\OUT_addr_reg_691_reg[27]_i_1_n_1 ,\OUT_addr_reg_691_reg[27]_i_1_n_2 ,\OUT_addr_reg_691_reg[27]_i_1_n_3 ,\OUT_addr_reg_691_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln203_fu_353_p2[27:24]),
        .S(p_cast11_reg_678[27:24]));
  FDRE \OUT_addr_reg_691_reg[28] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[28]),
        .Q(OUT_addr_reg_691[28]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[29] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[29]),
        .Q(OUT_addr_reg_691[29]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[2] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[2]),
        .Q(OUT_addr_reg_691[2]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[30] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[30]),
        .Q(OUT_addr_reg_691[30]),
        .R(1'b0));
  CARRY4 \OUT_addr_reg_691_reg[30]_i_1 
       (.CI(\OUT_addr_reg_691_reg[27]_i_1_n_1 ),
        .CO({\NLW_OUT_addr_reg_691_reg[30]_i_1_CO_UNCONNECTED [3:2],\OUT_addr_reg_691_reg[30]_i_1_n_3 ,\OUT_addr_reg_691_reg[30]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_OUT_addr_reg_691_reg[30]_i_1_O_UNCONNECTED [3],add_ln203_fu_353_p2[30:28]}),
        .S({1'b0,p_cast11_reg_678[30:28]}));
  FDRE \OUT_addr_reg_691_reg[3] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[3]),
        .Q(OUT_addr_reg_691[3]),
        .R(1'b0));
  CARRY4 \OUT_addr_reg_691_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\OUT_addr_reg_691_reg[3]_i_1_n_1 ,\OUT_addr_reg_691_reg[3]_i_1_n_2 ,\OUT_addr_reg_691_reg[3]_i_1_n_3 ,\OUT_addr_reg_691_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\i_0_reg_232_reg_n_1_[2] ,\i_0_reg_232_reg_n_1_[1] ,\i_0_reg_232_reg_n_1_[0] }),
        .O(add_ln203_fu_353_p2[3:0]),
        .S({p_cast11_reg_678[3],\OUT_addr_reg_691[3]_i_2_n_1 ,\OUT_addr_reg_691[3]_i_3_n_1 ,\OUT_addr_reg_691[3]_i_4_n_1 }));
  FDRE \OUT_addr_reg_691_reg[4] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[4]),
        .Q(OUT_addr_reg_691[4]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[5] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[5]),
        .Q(OUT_addr_reg_691[5]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[6] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[6]),
        .Q(OUT_addr_reg_691[6]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[7] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[7]),
        .Q(OUT_addr_reg_691[7]),
        .R(1'b0));
  CARRY4 \OUT_addr_reg_691_reg[7]_i_1 
       (.CI(\OUT_addr_reg_691_reg[3]_i_1_n_1 ),
        .CO({\OUT_addr_reg_691_reg[7]_i_1_n_1 ,\OUT_addr_reg_691_reg[7]_i_1_n_2 ,\OUT_addr_reg_691_reg[7]_i_1_n_3 ,\OUT_addr_reg_691_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln203_fu_353_p2[7:4]),
        .S(p_cast11_reg_678[7:4]));
  FDRE \OUT_addr_reg_691_reg[8] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[8]),
        .Q(OUT_addr_reg_691[8]),
        .R(1'b0));
  FDRE \OUT_addr_reg_691_reg[9] 
       (.C(ap_clk),
        .CE(IN_r_ARVALID),
        .D(add_ln203_fu_353_p2[9]),
        .Q(OUT_addr_reg_691[9]),
        .R(1'b0));
  VCC VCC
       (.P(\<const1> ));
  FDRE \W_addr_reg_666_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[1]),
        .Q(\W_addr_reg_666_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[11]),
        .Q(\W_addr_reg_666_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[12]),
        .Q(\W_addr_reg_666_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[13]),
        .Q(\W_addr_reg_666_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[14]),
        .Q(\W_addr_reg_666_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[15]),
        .Q(\W_addr_reg_666_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[16]),
        .Q(\W_addr_reg_666_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[17]),
        .Q(\W_addr_reg_666_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[18]),
        .Q(\W_addr_reg_666_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[19]),
        .Q(\W_addr_reg_666_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[20]),
        .Q(\W_addr_reg_666_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[2]),
        .Q(\W_addr_reg_666_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[21]),
        .Q(\W_addr_reg_666_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[22]),
        .Q(\W_addr_reg_666_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[23]),
        .Q(\W_addr_reg_666_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[24]),
        .Q(\W_addr_reg_666_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[25]),
        .Q(\W_addr_reg_666_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[26]),
        .Q(\W_addr_reg_666_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[27]),
        .Q(\W_addr_reg_666_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[28]),
        .Q(\W_addr_reg_666_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[29]),
        .Q(\W_addr_reg_666_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[30]),
        .Q(\W_addr_reg_666_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[3]),
        .Q(\W_addr_reg_666_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[31]),
        .Q(\W_addr_reg_666_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[4]),
        .Q(\W_addr_reg_666_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[5]),
        .Q(\W_addr_reg_666_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[6]),
        .Q(\W_addr_reg_666_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[7]),
        .Q(\W_addr_reg_666_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[8]),
        .Q(\W_addr_reg_666_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[9]),
        .Q(\W_addr_reg_666_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \W_addr_reg_666_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(weight_V[10]),
        .Q(\W_addr_reg_666_reg_n_1_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[15]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .O(\ap_CS_fsm[15]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[16]_i_10 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .O(\ap_CS_fsm[16]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h5F335FFF)) 
    \ap_CS_fsm[16]_i_11 
       (.I0(j_reg_706_reg[9]),
        .I1(\j_0_reg_253_reg_n_1_[9] ),
        .I2(j_reg_706_reg[7]),
        .I3(\ap_CS_fsm[16]_i_10_n_1 ),
        .I4(\j_0_reg_253_reg_n_1_[7] ),
        .O(\ap_CS_fsm[16]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF77CF47)) 
    \ap_CS_fsm[16]_i_12 
       (.I0(j_reg_706_reg[12]),
        .I1(\ap_CS_fsm[16]_i_10_n_1 ),
        .I2(\j_0_reg_253_reg_n_1_[12] ),
        .I3(j_reg_706_reg[8]),
        .I4(\j_0_reg_253_reg_n_1_[8] ),
        .I5(\ap_CS_fsm[16]_i_13_n_1 ),
        .O(\ap_CS_fsm[16]_i_12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[16]_i_13 
       (.I0(j_reg_706_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I4(\j_0_reg_253_reg_n_1_[3] ),
        .O(\ap_CS_fsm[16]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[16]_i_2 
       (.I0(ap_enable_reg_pp0_iter9_reg_n_1),
        .I1(ap_enable_reg_pp0_iter8),
        .O(\ap_CS_fsm[16]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[16]_i_3 
       (.I0(\ap_CS_fsm[16]_i_4_n_1 ),
        .I1(\ap_CS_fsm[16]_i_5_n_1 ),
        .I2(\ap_CS_fsm[16]_i_6_n_1 ),
        .I3(\ap_CS_fsm[16]_i_7_n_1 ),
        .I4(\ap_CS_fsm[16]_i_8_n_1 ),
        .I5(\ap_CS_fsm[16]_i_9_n_1 ),
        .O(\ap_CS_fsm[16]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \ap_CS_fsm[16]_i_4 
       (.I0(j_reg_706_reg[2]),
        .I1(\ap_CS_fsm[16]_i_10_n_1 ),
        .I2(\j_0_reg_253_reg_n_1_[2] ),
        .I3(j_reg_706_reg[10]),
        .I4(\j_0_reg_253_reg_n_1_[10] ),
        .I5(\ap_CS_fsm[16]_i_11_n_1 ),
        .O(\ap_CS_fsm[16]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[16]_i_5 
       (.I0(j_reg_706_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I4(\j_0_reg_253_reg_n_1_[4] ),
        .O(\ap_CS_fsm[16]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[16]_i_6 
       (.I0(j_reg_706_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I4(\j_0_reg_253_reg_n_1_[5] ),
        .O(\ap_CS_fsm[16]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[16]_i_7 
       (.I0(j_reg_706_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I4(\j_0_reg_253_reg_n_1_[11] ),
        .O(\ap_CS_fsm[16]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \ap_CS_fsm[16]_i_8 
       (.I0(j_reg_706_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I4(\j_0_reg_253_reg_n_1_[6] ),
        .O(\ap_CS_fsm[16]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \ap_CS_fsm[16]_i_9 
       (.I0(\ap_CS_fsm[16]_i_12_n_1 ),
        .I1(j_reg_706_reg[1]),
        .I2(\ap_CS_fsm[16]_i_10_n_1 ),
        .I3(\j_0_reg_253_reg_n_1_[1] ),
        .I4(j_reg_706_reg[0]),
        .I5(\j_0_reg_253_reg_n_1_[0] ),
        .O(\ap_CS_fsm[16]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state26),
        .I4(\ap_CS_fsm[1]_i_4_n_1 ),
        .O(\ap_CS_fsm[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg_n_1_[3] ),
        .I1(\ap_CS_fsm_reg_n_1_[4] ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(\ap_CS_fsm_reg_n_1_[2] ),
        .I4(\ap_CS_fsm[1]_i_5_n_1 ),
        .O(\ap_CS_fsm[1]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg_n_1_[12] ),
        .I1(\ap_CS_fsm_reg_n_1_[11] ),
        .I2(\ap_CS_fsm_reg_n_1_[10] ),
        .I3(\ap_CS_fsm_reg_n_1_[9] ),
        .O(\ap_CS_fsm[1]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg_n_1_[6] ),
        .I3(\ap_CS_fsm_reg_n_1_[5] ),
        .O(\ap_CS_fsm[1]_i_5_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[9] ),
        .Q(\ap_CS_fsm_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[10] ),
        .Q(\ap_CS_fsm_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[11] ),
        .Q(\ap_CS_fsm_reg_n_1_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_RREADY),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_ARVALID),
        .Q(\ap_CS_fsm_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[2] ),
        .Q(\ap_CS_fsm_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[3] ),
        .Q(\ap_CS_fsm_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[4] ),
        .Q(\ap_CS_fsm_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[5] ),
        .Q(\ap_CS_fsm_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(IN_r_ARVALID),
        .Q(\ap_CS_fsm_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fc_OUT_r_m_axi_U_n_64),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fc_OUT_r_m_axi_U_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone5_in),
        .D(ap_enable_reg_pp0_iter1_reg_n_1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone5_in),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone5_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone5_in),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone5_in),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone5_in),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone5_in),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fc_OUT_r_m_axi_U_n_3),
        .Q(ap_enable_reg_pp0_iter9_reg_n_1),
        .R(1'b0));
  system_fc_0_0_fc_B_m_axi fc_B_m_axi_U
       (.B_ARREADY(B_ARREADY),
        .D({B_RREADY,ap_NS_fsm[13],ap_NS_fsm[1]}),
        .E(\bus_read/rs_rreq/load_p2 ),
        .Q({ap_CS_fsm_state14,\ap_CS_fsm_reg_n_1_[12] ,ap_CS_fsm_state2}),
        .W_ARREADY(W_ARREADY),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2_n_1 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_3_n_1 ),
        .\ap_CS_fsm_reg[1]_1 (ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_B_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_B_ARLEN ),
        .\data_p1_reg[15] (B_RDATA),
        .\data_p2_reg[30] ({\B_addr_reg_660_reg_n_1_[30] ,\B_addr_reg_660_reg_n_1_[29] ,\B_addr_reg_660_reg_n_1_[28] ,\B_addr_reg_660_reg_n_1_[27] ,\B_addr_reg_660_reg_n_1_[26] ,\B_addr_reg_660_reg_n_1_[25] ,\B_addr_reg_660_reg_n_1_[24] ,\B_addr_reg_660_reg_n_1_[23] ,\B_addr_reg_660_reg_n_1_[22] ,\B_addr_reg_660_reg_n_1_[21] ,\B_addr_reg_660_reg_n_1_[20] ,\B_addr_reg_660_reg_n_1_[19] ,\B_addr_reg_660_reg_n_1_[18] ,\B_addr_reg_660_reg_n_1_[17] ,\B_addr_reg_660_reg_n_1_[16] ,\B_addr_reg_660_reg_n_1_[15] ,\B_addr_reg_660_reg_n_1_[14] ,\B_addr_reg_660_reg_n_1_[13] ,\B_addr_reg_660_reg_n_1_[12] ,\B_addr_reg_660_reg_n_1_[11] ,\B_addr_reg_660_reg_n_1_[10] ,\B_addr_reg_660_reg_n_1_[9] ,\B_addr_reg_660_reg_n_1_[8] ,\B_addr_reg_660_reg_n_1_[7] ,\B_addr_reg_660_reg_n_1_[6] ,\B_addr_reg_660_reg_n_1_[5] ,\B_addr_reg_660_reg_n_1_[4] ,\B_addr_reg_660_reg_n_1_[3] ,\B_addr_reg_660_reg_n_1_[2] ,\B_addr_reg_660_reg_n_1_[1] ,\B_addr_reg_660_reg_n_1_[0] }),
        .full_n_reg(m_axi_B_RREADY),
        .m_axi_B_ARADDR(\^m_axi_B_ARADDR ),
        .m_axi_B_ARREADY(m_axi_B_ARREADY),
        .m_axi_B_RRESP(m_axi_B_RRESP),
        .m_axi_B_RVALID(m_axi_B_RVALID),
        .mem_reg({m_axi_B_RLAST,m_axi_B_RDATA}));
  system_fc_0_0_fc_CTRL_s_axi fc_CTRL_s_axi_U
       (.D(ap_NS_fsm[0]),
        .E(ap_NS_fsm1),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .Q({ap_CS_fsm_state9,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[0] (\i_0_reg_232_reg_n_1_[0] ),
        .\ap_CS_fsm_reg[0]_0 (\i_0_reg_232_reg_n_1_[2] ),
        .\ap_CS_fsm_reg[0]_1 (\i_0_reg_232_reg_n_1_[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\int_bias_V_reg[31]_0 (bias_V),
        .\int_in_V_reg[31]_0 (in_V),
        .\int_out_V_reg[31]_0 (out_V),
        .\int_weight_V_reg[31]_0 (weight_V),
        .interrupt(interrupt),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
  system_fc_0_0_fc_IN_r_m_axi fc_IN_r_m_axi_U
       (.A({fc_IN_r_m_axi_U_n_44,fc_IN_r_m_axi_U_n_45,fc_IN_r_m_axi_U_n_46,fc_IN_r_m_axi_U_n_47,fc_IN_r_m_axi_U_n_48,fc_IN_r_m_axi_U_n_49,fc_IN_r_m_axi_U_n_50,fc_IN_r_m_axi_U_n_51,fc_IN_r_m_axi_U_n_52,fc_IN_r_m_axi_U_n_53,fc_IN_r_m_axi_U_n_54,fc_IN_r_m_axi_U_n_55,fc_IN_r_m_axi_U_n_56,fc_IN_r_m_axi_U_n_57,fc_IN_r_m_axi_U_n_58,fc_IN_r_m_axi_U_n_59}),
        .D(ap_NS_fsm[8]),
        .IN_r_ARVALID(IN_r_ARVALID),
        .IN_r_RREADY(IN_r_RREADY),
        .Q({ap_CS_fsm_state26,ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .\ap_CS_fsm_reg[8] (fc_IN_r_m_axi_U_n_1),
        .\ap_CS_fsm_reg[8]_0 (fc_IN_r_m_axi_U_n_2),
        .\ap_CS_fsm_reg[8]_1 (fc_IN_r_m_axi_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_IN_r_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_IN_r_ARLEN ),
        .\data_p2_reg[0] (\i_0_reg_232_reg_n_1_[1] ),
        .\data_p2_reg[0]_0 (\i_0_reg_232_reg_n_1_[2] ),
        .\data_p2_reg[0]_1 (\i_0_reg_232_reg_n_1_[0] ),
        .\data_p2_reg[30] (IN_addr_reg_672),
        .full_n_reg(m_axi_IN_r_RREADY),
        .i_reg_686(i_reg_686),
        .\icmp_ln12_reg_702_reg[0] (fc_IN_r_m_axi_U_n_6),
        .load_p1(\bus_read/rs_rdata/load_p1 ),
        .m_axi_IN_r_ARADDR(\^m_axi_IN_r_ARADDR ),
        .m_axi_IN_r_ARREADY(m_axi_IN_r_ARREADY),
        .m_axi_IN_r_RRESP(m_axi_IN_r_RRESP),
        .m_axi_IN_r_RVALID(m_axi_IN_r_RVALID),
        .mem_reg({m_axi_IN_r_RLAST,m_axi_IN_r_RDATA}),
        .mem_reg_i_12__0(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .mem_reg_i_12__0_0(ap_enable_reg_pp0_iter1_reg_n_1),
        .mem_reg_i_12__0_1(W_RVALID));
  system_fc_0_0_fc_OUT_r_m_axi fc_OUT_r_m_axi_U
       (.AWLEN(\^m_axi_OUT_r_AWLEN ),
        .D(ap_NS_fsm[16:15]),
        .E(fc_OUT_r_m_axi_U_n_47),
        .IN_addr_read_reg_7120(IN_addr_read_reg_7120),
        .IN_r_RREADY(IN_r_RREADY),
        .I_WDATA({\select_ln340_1_reg_736_reg_n_1_[14] ,\select_ln340_1_reg_736_reg_n_1_[13] ,\select_ln340_1_reg_736_reg_n_1_[12] ,\select_ln340_1_reg_736_reg_n_1_[11] ,\select_ln340_1_reg_736_reg_n_1_[10] ,\select_ln340_1_reg_736_reg_n_1_[9] ,\select_ln340_1_reg_736_reg_n_1_[8] ,\select_ln340_1_reg_736_reg_n_1_[7] ,\select_ln340_1_reg_736_reg_n_1_[6] ,\select_ln340_1_reg_736_reg_n_1_[5] ,\select_ln340_1_reg_736_reg_n_1_[4] ,\select_ln340_1_reg_736_reg_n_1_[3] ,\select_ln340_1_reg_736_reg_n_1_[2] ,\select_ln340_1_reg_736_reg_n_1_[1] ,\select_ln340_1_reg_736_reg_n_1_[0] }),
        .Q({ap_CS_fsm_pp0_stage0,ap_CS_fsm_state15}),
        .SR(j_0_reg_253),
        .\ap_CS_fsm_reg[15] (fc_OUT_r_m_axi_U_n_64),
        .\ap_CS_fsm_reg[15]_0 (fc_OUT_r_m_axi_U_n_67),
        .\ap_CS_fsm_reg[15]_1 (fc_OUT_r_m_axi_U_n_68),
        .\ap_CS_fsm_reg[15]_2 (fc_OUT_r_m_axi_U_n_69),
        .\ap_CS_fsm_reg[15]_3 (\ap_CS_fsm[15]_i_2_n_1 ),
        .\ap_CS_fsm_reg[15]_4 (\ap_CS_fsm[16]_i_2_n_1 ),
        .ap_block_pp0_stage0_subdone5_in(ap_block_pp0_stage0_subdone5_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_1),
        .ap_enable_reg_pp0_iter1_reg_0(\ap_CS_fsm[16]_i_3_n_1 ),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(fc_OUT_r_m_axi_U_n_1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fc_OUT_r_m_axi_U_n_2),
        .ap_rst_n_1(fc_OUT_r_m_axi_U_n_3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.WVALID_Dummy_reg (m_axi_OUT_r_WVALID),
        .\data_p2_reg[30] (OUT_addr_reg_691),
        .empty_n_reg(ap_enable_reg_pp0_iter9_reg_n_1),
        .empty_n_reg_0(fc_IN_r_m_axi_U_n_6),
        .full_n_reg(m_axi_OUT_r_RREADY),
        .full_n_reg_0(m_axi_OUT_r_BREADY),
        .icmp_ln12_1_reg_722_pp0_iter2_reg(icmp_ln12_1_reg_722_pp0_iter2_reg),
        .icmp_ln12_1_reg_722_pp0_iter3_reg(icmp_ln12_1_reg_722_pp0_iter3_reg),
        .icmp_ln12_1_reg_722_pp0_iter8_reg(icmp_ln12_1_reg_722_pp0_iter8_reg),
        .\icmp_ln12_1_reg_722_reg[0] (\icmp_ln12_1_reg_722[0]_i_2_n_1 ),
        .\icmp_ln12_1_reg_722_reg[0]_0 (\icmp_ln12_1_reg_722_reg_n_1_[0] ),
        .icmp_ln12_reg_702_pp0_iter1_reg(icmp_ln12_reg_702_pp0_iter1_reg),
        .icmp_ln12_reg_702_pp0_iter2_reg(icmp_ln12_reg_702_pp0_iter2_reg),
        .icmp_ln12_reg_702_pp0_iter3_reg(icmp_ln12_reg_702_pp0_iter3_reg),
        .\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] (p_1_in),
        .\j_0_reg_253_reg[0] (\icmp_ln12_reg_702_reg_n_1_[0] ),
        .j_reg_7060(j_reg_7060),
        .m_axi_OUT_r_AWADDR(\^m_axi_OUT_r_AWADDR ),
        .m_axi_OUT_r_AWREADY(m_axi_OUT_r_AWREADY),
        .m_axi_OUT_r_AWVALID(m_axi_OUT_r_AWVALID),
        .m_axi_OUT_r_BVALID(m_axi_OUT_r_BVALID),
        .m_axi_OUT_r_RVALID(m_axi_OUT_r_RVALID),
        .m_axi_OUT_r_WDATA(m_axi_OUT_r_WDATA),
        .m_axi_OUT_r_WLAST(m_axi_OUT_r_WLAST),
        .m_axi_OUT_r_WREADY(m_axi_OUT_r_WREADY),
        .m_axi_OUT_r_WSTRB(m_axi_OUT_r_WSTRB),
        .\p_Val2_s_reg_243_reg[15] (tmp_V_reg_697),
        .\q_tmp_reg[15] (\select_ln340_1_reg_736_reg_n_1_[15] ),
        .r_V_2_reg_7260(r_V_2_reg_7260),
        .select_ln340_1_reg_7360(select_ln340_1_reg_7360),
        .\select_ln340_1_reg_736_reg[0] (fc_mul_mul_16s_16bkb_U1_n_2));
  system_fc_0_0_fc_W_m_axi fc_W_m_axi_U
       (.B({fc_W_m_axi_U_n_7,fc_W_m_axi_U_n_8,fc_W_m_axi_U_n_9,fc_W_m_axi_U_n_10,fc_W_m_axi_U_n_11,fc_W_m_axi_U_n_12,fc_W_m_axi_U_n_13,fc_W_m_axi_U_n_14,fc_W_m_axi_U_n_15,fc_W_m_axi_U_n_16,fc_W_m_axi_U_n_17,fc_W_m_axi_U_n_18,fc_W_m_axi_U_n_19,fc_W_m_axi_U_n_20,fc_W_m_axi_U_n_21,fc_W_m_axi_U_n_22}),
        .B_ARREADY(B_ARREADY),
        .D({m_axi_W_RLAST,m_axi_W_RDATA}),
        .E(\bus_read/rs_rreq/load_p2 ),
        .IN_r_RREADY(IN_r_RREADY),
        .Q(ap_CS_fsm_state2),
        .W_ARREADY(W_ARREADY),
        .\ap_CS_fsm_reg[1] (B_ARVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_W_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_W_ARLEN ),
        .\data_p2_reg[30] ({\W_addr_reg_666_reg_n_1_[30] ,\W_addr_reg_666_reg_n_1_[29] ,\W_addr_reg_666_reg_n_1_[28] ,\W_addr_reg_666_reg_n_1_[27] ,\W_addr_reg_666_reg_n_1_[26] ,\W_addr_reg_666_reg_n_1_[25] ,\W_addr_reg_666_reg_n_1_[24] ,\W_addr_reg_666_reg_n_1_[23] ,\W_addr_reg_666_reg_n_1_[22] ,\W_addr_reg_666_reg_n_1_[21] ,\W_addr_reg_666_reg_n_1_[20] ,\W_addr_reg_666_reg_n_1_[19] ,\W_addr_reg_666_reg_n_1_[18] ,\W_addr_reg_666_reg_n_1_[17] ,\W_addr_reg_666_reg_n_1_[16] ,\W_addr_reg_666_reg_n_1_[15] ,\W_addr_reg_666_reg_n_1_[14] ,\W_addr_reg_666_reg_n_1_[13] ,\W_addr_reg_666_reg_n_1_[12] ,\W_addr_reg_666_reg_n_1_[11] ,\W_addr_reg_666_reg_n_1_[10] ,\W_addr_reg_666_reg_n_1_[9] ,\W_addr_reg_666_reg_n_1_[8] ,\W_addr_reg_666_reg_n_1_[7] ,\W_addr_reg_666_reg_n_1_[6] ,\W_addr_reg_666_reg_n_1_[5] ,\W_addr_reg_666_reg_n_1_[4] ,\W_addr_reg_666_reg_n_1_[3] ,\W_addr_reg_666_reg_n_1_[2] ,\W_addr_reg_666_reg_n_1_[1] ,\W_addr_reg_666_reg_n_1_[0] }),
        .full_n_reg(m_axi_W_RREADY),
        .load_p1(\bus_read/rs_rdata/load_p1_0 ),
        .m_axi_W_ARADDR(\^m_axi_W_ARADDR ),
        .m_axi_W_ARREADY(m_axi_W_ARREADY),
        .m_axi_W_RRESP(m_axi_W_RRESP),
        .m_axi_W_RVALID(m_axi_W_RVALID),
        .\state_reg[0] (W_RVALID));
  system_fc_0_0_fc_mul_mul_16s_16bkb fc_mul_mul_16s_16bkb_U1
       (.A({fc_IN_r_m_axi_U_n_44,fc_IN_r_m_axi_U_n_45,fc_IN_r_m_axi_U_n_46,fc_IN_r_m_axi_U_n_47,fc_IN_r_m_axi_U_n_48,fc_IN_r_m_axi_U_n_49,fc_IN_r_m_axi_U_n_50,fc_IN_r_m_axi_U_n_51,fc_IN_r_m_axi_U_n_52,fc_IN_r_m_axi_U_n_53,fc_IN_r_m_axi_U_n_54,fc_IN_r_m_axi_U_n_55,fc_IN_r_m_axi_U_n_56,fc_IN_r_m_axi_U_n_57,fc_IN_r_m_axi_U_n_58,fc_IN_r_m_axi_U_n_59}),
        .B({fc_W_m_axi_U_n_7,fc_W_m_axi_U_n_8,fc_W_m_axi_U_n_9,fc_W_m_axi_U_n_10,fc_W_m_axi_U_n_11,fc_W_m_axi_U_n_12,fc_W_m_axi_U_n_13,fc_W_m_axi_U_n_14,fc_W_m_axi_U_n_15,fc_W_m_axi_U_n_16,fc_W_m_axi_U_n_17,fc_W_m_axi_U_n_18,fc_W_m_axi_U_n_19,fc_W_m_axi_U_n_20,fc_W_m_axi_U_n_21,fc_W_m_axi_U_n_22}),
        .DI({\select_ln340_1_reg_736[15]_i_15_n_1 ,lhs_V_fu_398_p3}),
        .IN_addr_read_reg_7120(IN_addr_read_reg_7120),
        .I_WDATA({\select_ln340_1_reg_736_reg_n_1_[14] ,\select_ln340_1_reg_736_reg_n_1_[13] ,\select_ln340_1_reg_736_reg_n_1_[12] ,\select_ln340_1_reg_736_reg_n_1_[11] ,\select_ln340_1_reg_736_reg_n_1_[10] ,\select_ln340_1_reg_736_reg_n_1_[9] ,\select_ln340_1_reg_736_reg_n_1_[8] ,\select_ln340_1_reg_736_reg_n_1_[7] ,\select_ln340_1_reg_736_reg_n_1_[6] ,\select_ln340_1_reg_736_reg_n_1_[5] ,\select_ln340_1_reg_736_reg_n_1_[4] ,\select_ln340_1_reg_736_reg_n_1_[3] ,\select_ln340_1_reg_736_reg_n_1_[2] ,\select_ln340_1_reg_736_reg_n_1_[1] ,\select_ln340_1_reg_736_reg_n_1_[0] }),
        .O({fc_mul_mul_16s_16bkb_U1_n_3,fc_mul_mul_16s_16bkb_U1_n_4,tmp_9_fu_524_p3,tmp_V_3_fu_423_p4}),
        .Q(p_Val2_s_reg_243),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .icmp_ln12_reg_702_pp0_iter3_reg(icmp_ln12_reg_702_pp0_iter3_reg),
        .load_p1(\bus_read/rs_rdata/load_p1 ),
        .load_p1_0(\bus_read/rs_rdata/load_p1_0 ),
        .p(fc_mul_mul_16s_16bkb_U1_n_2),
        .r_V_2_reg_7260(r_V_2_reg_7260),
        .select_ln340_1_reg_736(select_ln340_1_reg_736),
        .select_ln340_1_reg_7360(select_ln340_1_reg_7360),
        .\select_ln340_1_reg_736[15]_i_8 (fc_mul_mul_16s_16bkb_U1_n_1),
        .\select_ln340_1_reg_736[15]_i_8_0 (fc_mul_mul_16s_16bkb_U1_n_8),
        .\select_ln340_1_reg_736[15]_i_8_1 (fc_mul_mul_16s_16bkb_U1_n_9),
        .\select_ln340_1_reg_736[15]_i_8_10 (fc_mul_mul_16s_16bkb_U1_n_18),
        .\select_ln340_1_reg_736[15]_i_8_11 (fc_mul_mul_16s_16bkb_U1_n_19),
        .\select_ln340_1_reg_736[15]_i_8_12 (fc_mul_mul_16s_16bkb_U1_n_20),
        .\select_ln340_1_reg_736[15]_i_8_13 (fc_mul_mul_16s_16bkb_U1_n_21),
        .\select_ln340_1_reg_736[15]_i_8_14 (fc_mul_mul_16s_16bkb_U1_n_22),
        .\select_ln340_1_reg_736[15]_i_8_2 (fc_mul_mul_16s_16bkb_U1_n_10),
        .\select_ln340_1_reg_736[15]_i_8_3 (fc_mul_mul_16s_16bkb_U1_n_11),
        .\select_ln340_1_reg_736[15]_i_8_4 (fc_mul_mul_16s_16bkb_U1_n_12),
        .\select_ln340_1_reg_736[15]_i_8_5 (fc_mul_mul_16s_16bkb_U1_n_13),
        .\select_ln340_1_reg_736[15]_i_8_6 (fc_mul_mul_16s_16bkb_U1_n_14),
        .\select_ln340_1_reg_736[15]_i_8_7 (fc_mul_mul_16s_16bkb_U1_n_15),
        .\select_ln340_1_reg_736[15]_i_8_8 (fc_mul_mul_16s_16bkb_U1_n_16),
        .\select_ln340_1_reg_736[15]_i_8_9 (fc_mul_mul_16s_16bkb_U1_n_17),
        .\select_ln340_1_reg_736_reg[15] (\select_ln340_1_reg_736[15]_i_6_n_1 ),
        .\select_ln340_1_reg_736_reg[15]_i_9 (\select_ln340_1_reg_736_reg_n_1_[15] ));
  LUT4 #(
    .INIT(16'hC0CA)) 
    \i_0_reg_232[0]_i_1 
       (.I0(\i_0_reg_232_reg_n_1_[0] ),
        .I1(i_reg_686[0]),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state8),
        .O(\i_0_reg_232[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hC0CA)) 
    \i_0_reg_232[1]_i_1 
       (.I0(\i_0_reg_232_reg_n_1_[1] ),
        .I1(i_reg_686[1]),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state8),
        .O(\i_0_reg_232[1]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hC0CA)) 
    \i_0_reg_232[2]_i_1 
       (.I0(\i_0_reg_232_reg_n_1_[2] ),
        .I1(i_reg_686[2]),
        .I2(ap_CS_fsm_state26),
        .I3(ap_CS_fsm_state8),
        .O(\i_0_reg_232[2]_i_1_n_1 ));
  FDRE \i_0_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_0_reg_232[0]_i_1_n_1 ),
        .Q(\i_0_reg_232_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \i_0_reg_232_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_0_reg_232[1]_i_1_n_1 ),
        .Q(\i_0_reg_232_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \i_0_reg_232_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_0_reg_232[2]_i_1_n_1 ),
        .Q(\i_0_reg_232_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \i_reg_686_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fc_IN_r_m_axi_U_n_3),
        .Q(i_reg_686[0]),
        .R(1'b0));
  FDRE \i_reg_686_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fc_IN_r_m_axi_U_n_2),
        .Q(i_reg_686[1]),
        .R(1'b0));
  FDRE \i_reg_686_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fc_IN_r_m_axi_U_n_1),
        .Q(i_reg_686[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln12_1_reg_722[0]_i_2 
       (.I0(\icmp_ln12_1_reg_722[0]_i_3_n_1 ),
        .I1(j_reg_706_reg[1]),
        .I2(j_reg_706_reg[0]),
        .I3(j_reg_706_reg[3]),
        .I4(j_reg_706_reg[2]),
        .I5(\icmp_ln12_1_reg_722[0]_i_4_n_1 ),
        .O(\icmp_ln12_1_reg_722[0]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \icmp_ln12_1_reg_722[0]_i_3 
       (.I0(j_reg_706_reg[7]),
        .I1(j_reg_706_reg[6]),
        .I2(j_reg_706_reg[5]),
        .I3(j_reg_706_reg[4]),
        .O(\icmp_ln12_1_reg_722[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln12_1_reg_722[0]_i_4 
       (.I0(j_reg_706_reg[9]),
        .I1(j_reg_706_reg[8]),
        .I2(j_reg_706_reg[10]),
        .I3(j_reg_706_reg[11]),
        .I4(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I5(j_reg_706_reg[12]),
        .O(\icmp_ln12_1_reg_722[0]_i_4_n_1 ));
  FDRE \icmp_ln12_1_reg_722_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone5_in),
        .D(\icmp_ln12_1_reg_722_reg_n_1_[0] ),
        .Q(icmp_ln12_1_reg_722_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln12_1_reg_722_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone5_in),
        .D(icmp_ln12_1_reg_722_pp0_iter2_reg),
        .Q(icmp_ln12_1_reg_722_pp0_iter3_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\icmp_ln12_1_reg_722_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\icmp_ln12_1_reg_722_pp0_iter7_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln12_1_reg_722_pp0_iter7_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone5_in),
        .CLK(ap_clk),
        .D(icmp_ln12_1_reg_722_pp0_iter3_reg),
        .Q(\icmp_ln12_1_reg_722_pp0_iter7_reg_reg[0]_srl4_n_1 ));
  FDRE \icmp_ln12_1_reg_722_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone5_in),
        .D(\icmp_ln12_1_reg_722_pp0_iter7_reg_reg[0]_srl4_n_1 ),
        .Q(icmp_ln12_1_reg_722_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln12_1_reg_722_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fc_OUT_r_m_axi_U_n_67),
        .Q(\icmp_ln12_1_reg_722_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \icmp_ln12_reg_702_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fc_OUT_r_m_axi_U_n_69),
        .Q(icmp_ln12_reg_702_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln12_reg_702_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone5_in),
        .D(icmp_ln12_reg_702_pp0_iter1_reg),
        .Q(icmp_ln12_reg_702_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln12_reg_702_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone5_in),
        .D(icmp_ln12_reg_702_pp0_iter2_reg),
        .Q(icmp_ln12_reg_702_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln12_reg_702_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fc_OUT_r_m_axi_U_n_68),
        .Q(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \j_0_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(IN_r_RREADY),
        .D(j_reg_706_reg[0]),
        .Q(\j_0_reg_253_reg_n_1_[0] ),
        .R(j_0_reg_253));
  FDRE \j_0_reg_253_reg[10] 
       (.C(ap_clk),
        .CE(IN_r_RREADY),
        .D(j_reg_706_reg[10]),
        .Q(\j_0_reg_253_reg_n_1_[10] ),
        .R(j_0_reg_253));
  FDRE \j_0_reg_253_reg[11] 
       (.C(ap_clk),
        .CE(IN_r_RREADY),
        .D(j_reg_706_reg[11]),
        .Q(\j_0_reg_253_reg_n_1_[11] ),
        .R(j_0_reg_253));
  FDRE \j_0_reg_253_reg[12] 
       (.C(ap_clk),
        .CE(IN_r_RREADY),
        .D(j_reg_706_reg[12]),
        .Q(\j_0_reg_253_reg_n_1_[12] ),
        .R(j_0_reg_253));
  FDRE \j_0_reg_253_reg[1] 
       (.C(ap_clk),
        .CE(IN_r_RREADY),
        .D(j_reg_706_reg[1]),
        .Q(\j_0_reg_253_reg_n_1_[1] ),
        .R(j_0_reg_253));
  FDRE \j_0_reg_253_reg[2] 
       (.C(ap_clk),
        .CE(IN_r_RREADY),
        .D(j_reg_706_reg[2]),
        .Q(\j_0_reg_253_reg_n_1_[2] ),
        .R(j_0_reg_253));
  FDRE \j_0_reg_253_reg[3] 
       (.C(ap_clk),
        .CE(IN_r_RREADY),
        .D(j_reg_706_reg[3]),
        .Q(\j_0_reg_253_reg_n_1_[3] ),
        .R(j_0_reg_253));
  FDRE \j_0_reg_253_reg[4] 
       (.C(ap_clk),
        .CE(IN_r_RREADY),
        .D(j_reg_706_reg[4]),
        .Q(\j_0_reg_253_reg_n_1_[4] ),
        .R(j_0_reg_253));
  FDRE \j_0_reg_253_reg[5] 
       (.C(ap_clk),
        .CE(IN_r_RREADY),
        .D(j_reg_706_reg[5]),
        .Q(\j_0_reg_253_reg_n_1_[5] ),
        .R(j_0_reg_253));
  FDRE \j_0_reg_253_reg[6] 
       (.C(ap_clk),
        .CE(IN_r_RREADY),
        .D(j_reg_706_reg[6]),
        .Q(\j_0_reg_253_reg_n_1_[6] ),
        .R(j_0_reg_253));
  FDRE \j_0_reg_253_reg[7] 
       (.C(ap_clk),
        .CE(IN_r_RREADY),
        .D(j_reg_706_reg[7]),
        .Q(\j_0_reg_253_reg_n_1_[7] ),
        .R(j_0_reg_253));
  FDRE \j_0_reg_253_reg[8] 
       (.C(ap_clk),
        .CE(IN_r_RREADY),
        .D(j_reg_706_reg[8]),
        .Q(\j_0_reg_253_reg_n_1_[8] ),
        .R(j_0_reg_253));
  FDRE \j_0_reg_253_reg[9] 
       (.C(ap_clk),
        .CE(IN_r_RREADY),
        .D(j_reg_706_reg[9]),
        .Q(\j_0_reg_253_reg_n_1_[9] ),
        .R(j_0_reg_253));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_reg_706[0]_i_3 
       (.I0(j_reg_706_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I4(\j_0_reg_253_reg_n_1_[3] ),
        .O(\j_reg_706[0]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_reg_706[0]_i_4 
       (.I0(j_reg_706_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I4(\j_0_reg_253_reg_n_1_[2] ),
        .O(\j_reg_706[0]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_reg_706[0]_i_5 
       (.I0(j_reg_706_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I4(\j_0_reg_253_reg_n_1_[1] ),
        .O(\j_reg_706[0]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \j_reg_706[0]_i_6 
       (.I0(\j_0_reg_253_reg_n_1_[0] ),
        .I1(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_706_reg[0]),
        .O(\j_reg_706[0]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \j_reg_706[12]_i_2 
       (.I0(\j_0_reg_253_reg_n_1_[12] ),
        .I1(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_706_reg[12]),
        .O(\j_reg_706[12]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \j_reg_706[4]_i_2 
       (.I0(j_reg_706_reg[7]),
        .I1(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\j_0_reg_253_reg_n_1_[7] ),
        .O(\j_reg_706[4]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \j_reg_706[4]_i_3 
       (.I0(\j_0_reg_253_reg_n_1_[6] ),
        .I1(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_706_reg[6]),
        .O(\j_reg_706[4]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_reg_706[4]_i_4 
       (.I0(j_reg_706_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I4(\j_0_reg_253_reg_n_1_[5] ),
        .O(\j_reg_706[4]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_reg_706[4]_i_5 
       (.I0(j_reg_706_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I4(\j_0_reg_253_reg_n_1_[4] ),
        .O(\j_reg_706[4]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_reg_706[8]_i_2 
       (.I0(j_reg_706_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I4(\j_0_reg_253_reg_n_1_[11] ),
        .O(\j_reg_706[8]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_reg_706[8]_i_3 
       (.I0(j_reg_706_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I4(\j_0_reg_253_reg_n_1_[10] ),
        .O(\j_reg_706[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \j_reg_706[8]_i_4 
       (.I0(j_reg_706_reg[9]),
        .I1(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\j_0_reg_253_reg_n_1_[9] ),
        .O(\j_reg_706[8]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \j_reg_706[8]_i_5 
       (.I0(j_reg_706_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(\icmp_ln12_reg_702_reg_n_1_[0] ),
        .I4(\j_0_reg_253_reg_n_1_[8] ),
        .O(\j_reg_706[8]_i_5_n_1 ));
  FDRE \j_reg_706_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_7060),
        .D(\j_reg_706_reg[0]_i_2_n_8 ),
        .Q(j_reg_706_reg[0]),
        .R(1'b0));
  CARRY4 \j_reg_706_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\j_reg_706_reg[0]_i_2_n_1 ,\j_reg_706_reg[0]_i_2_n_2 ,\j_reg_706_reg[0]_i_2_n_3 ,\j_reg_706_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_reg_706_reg[0]_i_2_n_5 ,\j_reg_706_reg[0]_i_2_n_6 ,\j_reg_706_reg[0]_i_2_n_7 ,\j_reg_706_reg[0]_i_2_n_8 }),
        .S({\j_reg_706[0]_i_3_n_1 ,\j_reg_706[0]_i_4_n_1 ,\j_reg_706[0]_i_5_n_1 ,\j_reg_706[0]_i_6_n_1 }));
  FDRE \j_reg_706_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_7060),
        .D(\j_reg_706_reg[8]_i_1_n_6 ),
        .Q(j_reg_706_reg[10]),
        .R(1'b0));
  FDRE \j_reg_706_reg[11] 
       (.C(ap_clk),
        .CE(j_reg_7060),
        .D(\j_reg_706_reg[8]_i_1_n_5 ),
        .Q(j_reg_706_reg[11]),
        .R(1'b0));
  FDRE \j_reg_706_reg[12] 
       (.C(ap_clk),
        .CE(j_reg_7060),
        .D(\j_reg_706_reg[12]_i_1_n_8 ),
        .Q(j_reg_706_reg[12]),
        .R(1'b0));
  CARRY4 \j_reg_706_reg[12]_i_1 
       (.CI(\j_reg_706_reg[8]_i_1_n_1 ),
        .CO(\NLW_j_reg_706_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_reg_706_reg[12]_i_1_O_UNCONNECTED [3:1],\j_reg_706_reg[12]_i_1_n_8 }),
        .S({1'b0,1'b0,1'b0,\j_reg_706[12]_i_2_n_1 }));
  FDRE \j_reg_706_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_7060),
        .D(\j_reg_706_reg[0]_i_2_n_7 ),
        .Q(j_reg_706_reg[1]),
        .R(1'b0));
  FDRE \j_reg_706_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_7060),
        .D(\j_reg_706_reg[0]_i_2_n_6 ),
        .Q(j_reg_706_reg[2]),
        .R(1'b0));
  FDRE \j_reg_706_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_7060),
        .D(\j_reg_706_reg[0]_i_2_n_5 ),
        .Q(j_reg_706_reg[3]),
        .R(1'b0));
  FDRE \j_reg_706_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_7060),
        .D(\j_reg_706_reg[4]_i_1_n_8 ),
        .Q(j_reg_706_reg[4]),
        .R(1'b0));
  CARRY4 \j_reg_706_reg[4]_i_1 
       (.CI(\j_reg_706_reg[0]_i_2_n_1 ),
        .CO({\j_reg_706_reg[4]_i_1_n_1 ,\j_reg_706_reg[4]_i_1_n_2 ,\j_reg_706_reg[4]_i_1_n_3 ,\j_reg_706_reg[4]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_706_reg[4]_i_1_n_5 ,\j_reg_706_reg[4]_i_1_n_6 ,\j_reg_706_reg[4]_i_1_n_7 ,\j_reg_706_reg[4]_i_1_n_8 }),
        .S({\j_reg_706[4]_i_2_n_1 ,\j_reg_706[4]_i_3_n_1 ,\j_reg_706[4]_i_4_n_1 ,\j_reg_706[4]_i_5_n_1 }));
  FDRE \j_reg_706_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_7060),
        .D(\j_reg_706_reg[4]_i_1_n_7 ),
        .Q(j_reg_706_reg[5]),
        .R(1'b0));
  FDRE \j_reg_706_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_7060),
        .D(\j_reg_706_reg[4]_i_1_n_6 ),
        .Q(j_reg_706_reg[6]),
        .R(1'b0));
  FDRE \j_reg_706_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_7060),
        .D(\j_reg_706_reg[4]_i_1_n_5 ),
        .Q(j_reg_706_reg[7]),
        .R(1'b0));
  FDRE \j_reg_706_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_7060),
        .D(\j_reg_706_reg[8]_i_1_n_8 ),
        .Q(j_reg_706_reg[8]),
        .R(1'b0));
  CARRY4 \j_reg_706_reg[8]_i_1 
       (.CI(\j_reg_706_reg[4]_i_1_n_1 ),
        .CO({\j_reg_706_reg[8]_i_1_n_1 ,\j_reg_706_reg[8]_i_1_n_2 ,\j_reg_706_reg[8]_i_1_n_3 ,\j_reg_706_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_706_reg[8]_i_1_n_5 ,\j_reg_706_reg[8]_i_1_n_6 ,\j_reg_706_reg[8]_i_1_n_7 ,\j_reg_706_reg[8]_i_1_n_8 }),
        .S({\j_reg_706[8]_i_2_n_1 ,\j_reg_706[8]_i_3_n_1 ,\j_reg_706[8]_i_4_n_1 ,\j_reg_706[8]_i_5_n_1 }));
  FDRE \j_reg_706_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_7060),
        .D(\j_reg_706_reg[8]_i_1_n_7 ),
        .Q(j_reg_706_reg[9]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[0]),
        .Q(p_Val2_s_reg_243[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[10] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[10]),
        .Q(p_Val2_s_reg_243[10]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[11] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[11]),
        .Q(p_Val2_s_reg_243[11]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[12] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[12]),
        .Q(p_Val2_s_reg_243[12]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[13] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[13]),
        .Q(p_Val2_s_reg_243[13]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[14] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[14]),
        .Q(p_Val2_s_reg_243[14]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[15] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[15]),
        .Q(p_Val2_s_reg_243[15]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[1] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[1]),
        .Q(p_Val2_s_reg_243[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[2] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[2]),
        .Q(p_Val2_s_reg_243[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[3] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[3]),
        .Q(p_Val2_s_reg_243[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[4] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[4]),
        .Q(p_Val2_s_reg_243[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[5] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[5]),
        .Q(p_Val2_s_reg_243[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[6] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[6]),
        .Q(p_Val2_s_reg_243[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[7] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[7]),
        .Q(p_Val2_s_reg_243[7]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[8] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[8]),
        .Q(p_Val2_s_reg_243[8]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_243_reg[9] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_47),
        .D(p_1_in[9]),
        .Q(p_Val2_s_reg_243[9]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[0]),
        .Q(p_cast11_reg_678[0]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[10]),
        .Q(p_cast11_reg_678[10]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[11]),
        .Q(p_cast11_reg_678[11]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[12]),
        .Q(p_cast11_reg_678[12]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[13]),
        .Q(p_cast11_reg_678[13]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[14]),
        .Q(p_cast11_reg_678[14]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[15]),
        .Q(p_cast11_reg_678[15]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[16]),
        .Q(p_cast11_reg_678[16]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[17]),
        .Q(p_cast11_reg_678[17]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[18]),
        .Q(p_cast11_reg_678[18]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[19]),
        .Q(p_cast11_reg_678[19]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[1]),
        .Q(p_cast11_reg_678[1]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[20]),
        .Q(p_cast11_reg_678[20]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[21]),
        .Q(p_cast11_reg_678[21]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[22]),
        .Q(p_cast11_reg_678[22]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[23]),
        .Q(p_cast11_reg_678[23]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[24]),
        .Q(p_cast11_reg_678[24]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[25]),
        .Q(p_cast11_reg_678[25]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[26]),
        .Q(p_cast11_reg_678[26]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[27]),
        .Q(p_cast11_reg_678[27]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[28]),
        .Q(p_cast11_reg_678[28]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[29]),
        .Q(p_cast11_reg_678[29]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[2]),
        .Q(p_cast11_reg_678[2]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[30]),
        .Q(p_cast11_reg_678[30]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[3]),
        .Q(p_cast11_reg_678[3]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[4]),
        .Q(p_cast11_reg_678[4]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[5]),
        .Q(p_cast11_reg_678[5]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[6]),
        .Q(p_cast11_reg_678[6]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[7]),
        .Q(p_cast11_reg_678[7]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[8]),
        .Q(p_cast11_reg_678[8]),
        .R(1'b0));
  FDRE \p_cast11_reg_678_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(tmp_3_reg_655[9]),
        .Q(p_cast11_reg_678[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4575)) 
    \select_ln340_1_reg_736[15]_i_15 
       (.I0(p_Val2_s_reg_243[15]),
        .I1(icmp_ln12_reg_702_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\select_ln340_1_reg_736_reg_n_1_[15] ),
        .O(\select_ln340_1_reg_736[15]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \select_ln340_1_reg_736[15]_i_16 
       (.I0(\select_ln340_1_reg_736_reg_n_1_[15] ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(p_Val2_s_reg_243[15]),
        .O(lhs_V_fu_398_p3));
  LUT4 #(
    .INIT(16'h0001)) 
    \select_ln340_1_reg_736[15]_i_6 
       (.I0(fc_mul_mul_16s_16bkb_U1_n_3),
        .I1(fc_mul_mul_16s_16bkb_U1_n_4),
        .I2(tmp_9_fu_524_p3),
        .I3(tmp_V_3_fu_423_p4),
        .O(\select_ln340_1_reg_736[15]_i_6_n_1 ));
  FDSE \select_ln340_1_reg_736_reg[0] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_8),
        .Q(\select_ln340_1_reg_736_reg_n_1_[0] ),
        .S(select_ln340_1_reg_736));
  FDSE \select_ln340_1_reg_736_reg[10] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_18),
        .Q(\select_ln340_1_reg_736_reg_n_1_[10] ),
        .S(select_ln340_1_reg_736));
  FDSE \select_ln340_1_reg_736_reg[11] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_19),
        .Q(\select_ln340_1_reg_736_reg_n_1_[11] ),
        .S(select_ln340_1_reg_736));
  FDSE \select_ln340_1_reg_736_reg[12] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_20),
        .Q(\select_ln340_1_reg_736_reg_n_1_[12] ),
        .S(select_ln340_1_reg_736));
  FDSE \select_ln340_1_reg_736_reg[13] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_21),
        .Q(\select_ln340_1_reg_736_reg_n_1_[13] ),
        .S(select_ln340_1_reg_736));
  FDSE \select_ln340_1_reg_736_reg[14] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_22),
        .Q(\select_ln340_1_reg_736_reg_n_1_[14] ),
        .S(select_ln340_1_reg_736));
  FDRE \select_ln340_1_reg_736_reg[15] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_1),
        .Q(\select_ln340_1_reg_736_reg_n_1_[15] ),
        .R(select_ln340_1_reg_736));
  FDSE \select_ln340_1_reg_736_reg[1] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_9),
        .Q(\select_ln340_1_reg_736_reg_n_1_[1] ),
        .S(select_ln340_1_reg_736));
  FDSE \select_ln340_1_reg_736_reg[2] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_10),
        .Q(\select_ln340_1_reg_736_reg_n_1_[2] ),
        .S(select_ln340_1_reg_736));
  FDSE \select_ln340_1_reg_736_reg[3] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_11),
        .Q(\select_ln340_1_reg_736_reg_n_1_[3] ),
        .S(select_ln340_1_reg_736));
  FDSE \select_ln340_1_reg_736_reg[4] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_12),
        .Q(\select_ln340_1_reg_736_reg_n_1_[4] ),
        .S(select_ln340_1_reg_736));
  FDSE \select_ln340_1_reg_736_reg[5] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_13),
        .Q(\select_ln340_1_reg_736_reg_n_1_[5] ),
        .S(select_ln340_1_reg_736));
  FDSE \select_ln340_1_reg_736_reg[6] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_14),
        .Q(\select_ln340_1_reg_736_reg_n_1_[6] ),
        .S(select_ln340_1_reg_736));
  FDSE \select_ln340_1_reg_736_reg[7] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_15),
        .Q(\select_ln340_1_reg_736_reg_n_1_[7] ),
        .S(select_ln340_1_reg_736));
  FDSE \select_ln340_1_reg_736_reg[8] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_16),
        .Q(\select_ln340_1_reg_736_reg_n_1_[8] ),
        .S(select_ln340_1_reg_736));
  FDSE \select_ln340_1_reg_736_reg[9] 
       (.C(ap_clk),
        .CE(fc_OUT_r_m_axi_U_n_1),
        .D(fc_mul_mul_16s_16bkb_U1_n_17),
        .Q(\select_ln340_1_reg_736_reg_n_1_[9] ),
        .S(select_ln340_1_reg_736));
  FDRE \tmp_3_reg_655_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[1]),
        .Q(tmp_3_reg_655[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[11]),
        .Q(tmp_3_reg_655[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[12]),
        .Q(tmp_3_reg_655[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[13]),
        .Q(tmp_3_reg_655[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[14]),
        .Q(tmp_3_reg_655[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[15]),
        .Q(tmp_3_reg_655[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[16]),
        .Q(tmp_3_reg_655[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[17]),
        .Q(tmp_3_reg_655[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[18]),
        .Q(tmp_3_reg_655[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[19]),
        .Q(tmp_3_reg_655[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[20]),
        .Q(tmp_3_reg_655[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[2]),
        .Q(tmp_3_reg_655[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[21]),
        .Q(tmp_3_reg_655[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[22]),
        .Q(tmp_3_reg_655[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[23]),
        .Q(tmp_3_reg_655[22]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[24]),
        .Q(tmp_3_reg_655[23]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[25]),
        .Q(tmp_3_reg_655[24]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[26]),
        .Q(tmp_3_reg_655[25]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[27]),
        .Q(tmp_3_reg_655[26]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[28]),
        .Q(tmp_3_reg_655[27]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[29]),
        .Q(tmp_3_reg_655[28]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[30]),
        .Q(tmp_3_reg_655[29]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[3]),
        .Q(tmp_3_reg_655[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[31]),
        .Q(tmp_3_reg_655[30]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[4]),
        .Q(tmp_3_reg_655[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[5]),
        .Q(tmp_3_reg_655[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[6]),
        .Q(tmp_3_reg_655[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[7]),
        .Q(tmp_3_reg_655[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[8]),
        .Q(tmp_3_reg_655[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[9]),
        .Q(tmp_3_reg_655[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_655_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_V[10]),
        .Q(tmp_3_reg_655[9]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[0] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[0]),
        .Q(tmp_V_reg_697[0]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[10] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[10]),
        .Q(tmp_V_reg_697[10]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[11] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[11]),
        .Q(tmp_V_reg_697[11]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[12] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[12]),
        .Q(tmp_V_reg_697[12]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[13] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[13]),
        .Q(tmp_V_reg_697[13]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[14] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[14]),
        .Q(tmp_V_reg_697[14]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[15] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[15]),
        .Q(tmp_V_reg_697[15]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[1] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[1]),
        .Q(tmp_V_reg_697[1]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[2] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[2]),
        .Q(tmp_V_reg_697[2]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[3] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[3]),
        .Q(tmp_V_reg_697[3]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[4] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[4]),
        .Q(tmp_V_reg_697[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[5] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[5]),
        .Q(tmp_V_reg_697[5]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[6] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[6]),
        .Q(tmp_V_reg_697[6]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[7] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[7]),
        .Q(tmp_V_reg_697[7]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[8] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[8]),
        .Q(tmp_V_reg_697[8]),
        .R(1'b0));
  FDRE \tmp_V_reg_697_reg[9] 
       (.C(ap_clk),
        .CE(B_RREADY),
        .D(B_RDATA[9]),
        .Q(tmp_V_reg_697[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fc_B_m_axi" *) 
module system_fc_0_0_fc_B_m_axi
   (E,
    B_ARREADY,
    D,
    full_n_reg,
    m_axi_B_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \data_p1_reg[15] ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    Q,
    W_ARREADY,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    m_axi_B_RVALID,
    ap_rst_n,
    ap_clk,
    ap_rst_n_inv,
    mem_reg,
    m_axi_B_RRESP,
    \data_p2_reg[30] ,
    m_axi_B_ARREADY);
  output [0:0]E;
  output B_ARREADY;
  output [2:0]D;
  output full_n_reg;
  output [29:0]m_axi_B_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [15:0]\data_p1_reg[15] ;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  input [2:0]Q;
  input W_ARREADY;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_1 ;
  input m_axi_B_RVALID;
  input ap_rst_n;
  input ap_clk;
  input ap_rst_n_inv;
  input [32:0]mem_reg;
  input [1:0]m_axi_B_RRESP;
  input [30:0]\data_p2_reg[30] ;
  input m_axi_B_ARREADY;

  wire B_ARREADY;
  wire [2:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire W_ARREADY;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [15:0]\data_p1_reg[15] ;
  wire [30:0]\data_p2_reg[30] ;
  wire full_n_reg;
  wire [29:0]m_axi_B_ARADDR;
  wire m_axi_B_ARREADY;
  wire [1:0]m_axi_B_RRESP;
  wire m_axi_B_RVALID;
  wire [32:0]mem_reg;

  system_fc_0_0_fc_B_m_axi_read bus_read
       (.ARLEN(\could_multi_bursts.arlen_buf_reg[3] ),
        .D(D),
        .E(E),
        .Q(Q),
        .W_ARREADY(W_ARREADY),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\data_p1_reg[15] (\data_p1_reg[15] ),
        .\data_p2_reg[30] (\data_p2_reg[30] ),
        .full_n_reg(full_n_reg),
        .m_axi_B_ARADDR(m_axi_B_ARADDR),
        .m_axi_B_ARREADY(m_axi_B_ARREADY),
        .m_axi_B_RRESP(m_axi_B_RRESP),
        .m_axi_B_RVALID(m_axi_B_RVALID),
        .mem_reg(mem_reg),
        .s_ready_t_reg(B_ARREADY));
endmodule

(* ORIG_REF_NAME = "fc_B_m_axi_buffer" *) 
module system_fc_0_0_fc_B_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    S,
    Q,
    \usedw_reg[6]_0 ,
    empty_n_reg_0,
    \dout_buf_reg[34]_0 ,
    D,
    dout_valid_reg_0,
    DI,
    dout_valid_reg_1,
    ap_clk,
    mem_reg_0,
    m_axi_B_RRESP,
    m_axi_B_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    \dout_buf_reg[34]_1 ,
    \dout_buf_reg[34]_2 ,
    \bus_wide_gen.rdata_valid_t_reg ,
    rdata_ack_t,
    data_vld_reg,
    data_vld_reg_0,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[0]_0 ,
    \bus_wide_gen.data_buf_reg[1] ,
    \bus_wide_gen.data_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[4] ,
    \bus_wide_gen.data_buf_reg[5] ,
    \bus_wide_gen.data_buf_reg[6] ,
    \bus_wide_gen.data_buf_reg[7] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[15]_0 ,
    \bus_wide_gen.data_buf_reg[15]_1 ,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    \bus_wide_gen.rdata_valid_t_reg_1 ,
    \bus_wide_gen.last_split ,
    \usedw_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[6]_0 ;
  output empty_n_reg_0;
  output [16:0]\dout_buf_reg[34]_0 ;
  output [15:0]D;
  output dout_valid_reg_0;
  output [0:0]DI;
  output dout_valid_reg_1;
  input ap_clk;
  input [32:0]mem_reg_0;
  input [1:0]m_axi_B_RRESP;
  input m_axi_B_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input \dout_buf_reg[34]_1 ;
  input \dout_buf_reg[34]_2 ;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input rdata_ack_t;
  input data_vld_reg;
  input data_vld_reg_0;
  input [0:0]\bus_wide_gen.data_buf_reg[0] ;
  input \bus_wide_gen.data_buf_reg[0]_0 ;
  input \bus_wide_gen.data_buf_reg[1] ;
  input \bus_wide_gen.data_buf_reg[2] ;
  input \bus_wide_gen.data_buf_reg[3] ;
  input \bus_wide_gen.data_buf_reg[4] ;
  input \bus_wide_gen.data_buf_reg[5] ;
  input \bus_wide_gen.data_buf_reg[6] ;
  input \bus_wide_gen.data_buf_reg[7] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[15] ;
  input [3:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  input \bus_wide_gen.data_buf_reg[15]_1 ;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input \bus_wide_gen.rdata_valid_t_reg_1 ;
  input \bus_wide_gen.last_split ;
  input [6:0]\usedw_reg[7]_0 ;

  wire [15:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.data_buf[15]_i_4__1_n_1 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[0]_0 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire [3:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  wire \bus_wide_gen.data_buf_reg[15]_1 ;
  wire \bus_wide_gen.data_buf_reg[1] ;
  wire \bus_wide_gen.data_buf_reg[2] ;
  wire \bus_wide_gen.data_buf_reg[3] ;
  wire \bus_wide_gen.data_buf_reg[4] ;
  wire \bus_wide_gen.data_buf_reg[5] ;
  wire \bus_wide_gen.data_buf_reg[6] ;
  wire \bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_1 ;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire \dout_buf[0]_i_1_n_1 ;
  wire \dout_buf[10]_i_1_n_1 ;
  wire \dout_buf[11]_i_1_n_1 ;
  wire \dout_buf[12]_i_1_n_1 ;
  wire \dout_buf[13]_i_1_n_1 ;
  wire \dout_buf[14]_i_1_n_1 ;
  wire \dout_buf[15]_i_1_n_1 ;
  wire \dout_buf[16]_i_1_n_1 ;
  wire \dout_buf[17]_i_1_n_1 ;
  wire \dout_buf[18]_i_1_n_1 ;
  wire \dout_buf[19]_i_1_n_1 ;
  wire \dout_buf[1]_i_1_n_1 ;
  wire \dout_buf[20]_i_1_n_1 ;
  wire \dout_buf[21]_i_1_n_1 ;
  wire \dout_buf[22]_i_1_n_1 ;
  wire \dout_buf[23]_i_1_n_1 ;
  wire \dout_buf[24]_i_1_n_1 ;
  wire \dout_buf[25]_i_1_n_1 ;
  wire \dout_buf[26]_i_1_n_1 ;
  wire \dout_buf[27]_i_1_n_1 ;
  wire \dout_buf[28]_i_1_n_1 ;
  wire \dout_buf[29]_i_1_n_1 ;
  wire \dout_buf[2]_i_1_n_1 ;
  wire \dout_buf[30]_i_1_n_1 ;
  wire \dout_buf[31]_i_1_n_1 ;
  wire \dout_buf[34]_i_2_n_1 ;
  wire \dout_buf[3]_i_1_n_1 ;
  wire \dout_buf[4]_i_1_n_1 ;
  wire \dout_buf[5]_i_1_n_1 ;
  wire \dout_buf[6]_i_1_n_1 ;
  wire \dout_buf[7]_i_1_n_1 ;
  wire \dout_buf[8]_i_1_n_1 ;
  wire \dout_buf[9]_i_1_n_1 ;
  wire [16:0]\dout_buf_reg[34]_0 ;
  wire \dout_buf_reg[34]_1 ;
  wire \dout_buf_reg[34]_2 ;
  wire \dout_buf_reg_n_1_[0] ;
  wire \dout_buf_reg_n_1_[10] ;
  wire \dout_buf_reg_n_1_[11] ;
  wire \dout_buf_reg_n_1_[12] ;
  wire \dout_buf_reg_n_1_[13] ;
  wire \dout_buf_reg_n_1_[14] ;
  wire \dout_buf_reg_n_1_[15] ;
  wire \dout_buf_reg_n_1_[1] ;
  wire \dout_buf_reg_n_1_[2] ;
  wire \dout_buf_reg_n_1_[3] ;
  wire \dout_buf_reg_n_1_[4] ;
  wire \dout_buf_reg_n_1_[5] ;
  wire \dout_buf_reg_n_1_[6] ;
  wire \dout_buf_reg_n_1_[7] ;
  wire \dout_buf_reg_n_1_[8] ;
  wire \dout_buf_reg_n_1_[9] ;
  wire dout_valid_i_1__1_n_1;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1__1_n_1;
  wire empty_n_i_2__4_n_1;
  wire empty_n_i_3__4_n_1;
  wire empty_n_reg_0;
  wire empty_n_reg_n_1;
  wire full_n_i_1__7_n_1;
  wire full_n_i_3__4_n_1;
  wire full_n_reg_0;
  wire [1:0]m_axi_B_RRESP;
  wire m_axi_B_RVALID;
  wire [32:0]mem_reg_0;
  wire mem_reg_i_10__0_n_1;
  wire mem_reg_i_9__1_n_1;
  wire mem_reg_n_33;
  wire mem_reg_n_34;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__1_n_1 ;
  wire \usedw[7]_i_1__1_n_1 ;
  wire [7:6]usedw_reg;
  wire [2:0]\usedw_reg[6]_0 ;
  wire [6:0]\usedw_reg[7]_0 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__1_n_1 ;
  wire \waddr[1]_i_1__1_n_1 ;
  wire \waddr[2]_i_1__1_n_1 ;
  wire \waddr[3]_i_1__1_n_1 ;
  wire \waddr[4]_i_1__1_n_1 ;
  wire \waddr[5]_i_1__1_n_1 ;
  wire \waddr[6]_i_1__1_n_1 ;
  wire \waddr[6]_i_2__1_n_1 ;
  wire \waddr[7]_i_2__1_n_1 ;
  wire \waddr[7]_i_3__1_n_1 ;
  wire \waddr[7]_i_4__1_n_1 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[0]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [0]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[0] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[10]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [10]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[10] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[10] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[11]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [11]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[11] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[11] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[12]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [12]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[12] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[12] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[13]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [13]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[13] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[13] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[14]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [14]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[14] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[14] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[15]_i_2__1 
       (.I0(\dout_buf_reg[34]_0 [15]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[15] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[15] ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \bus_wide_gen.data_buf[15]_i_4__1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf_reg[15]_0 [1]),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [0]),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [3]),
        .I4(\bus_wide_gen.data_buf_reg[15]_0 [2]),
        .I5(\bus_wide_gen.data_buf_reg[15]_1 ),
        .O(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \bus_wide_gen.data_buf[15]_i_5__1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I2(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .I4(rdata_ack_t),
        .O(\bus_wide_gen.first_split ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[1]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [1]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[1] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[2]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [2]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[2] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[2] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[3]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [3]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[3] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[3] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[4]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [4]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[4] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[5]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [5]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[5] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[6]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [6]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[6] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[6] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[7]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [7]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[7] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[7] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[8]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [8]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[8] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[8] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[9]_i_1__1 
       (.I0(\dout_buf_reg[34]_0 [9]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1_n_1 ),
        .I3(\dout_buf_reg_n_1_[9] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[9] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBAF0BABA)) 
    \bus_wide_gen.rdata_valid_t_i_1__1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I4(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(dout_valid_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h28280028AAAAAAAA)) 
    \dout_buf[34]_i_1__1 
       (.I0(empty_n_reg_n_1),
        .I1(\dout_buf_reg[34]_1 ),
        .I2(\dout_buf_reg[34]_2 ),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .I4(rdata_ack_t),
        .I5(beat_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_1 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    dout_valid_i_1__1
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_n_1),
        .O(dout_valid_i_1__1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_1),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFDFDFDF0FD0D0D0)) 
    empty_n_i_1__1
       (.I0(Q[0]),
        .I1(empty_n_i_2__4_n_1),
        .I2(pop),
        .I3(m_axi_B_RVALID),
        .I4(full_n_reg_0),
        .I5(empty_n_reg_n_1),
        .O(empty_n_i_1__1_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__4
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3__4_n_1),
        .O(empty_n_i_2__4_n_1));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__4
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3__4_n_1));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_1),
        .Q(empty_n_reg_n_1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(m_axi_B_RVALID),
        .I4(pop),
        .O(full_n_i_1__7_n_1));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__10
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(full_n_i_3__4_n_1),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__4
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__4_n_1));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_1),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_0[15:0]),
        .DIBDI(mem_reg_0[31:16]),
        .DIPADIP(m_axi_B_RRESP),
        .DIPBDIP({1'b1,mem_reg_0[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_33,mem_reg_n_34}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_B_RVALID,m_axi_B_RVALID,m_axi_B_RVALID,m_axi_B_RVALID}));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    mem_reg_i_10__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(raddr[2]),
        .O(mem_reg_i_10__0_n_1));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    mem_reg_i_1__1
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(raddr[6]),
        .I3(raddr[4]),
        .I4(mem_reg_i_9__1_n_1),
        .I5(pop),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCCCC)) 
    mem_reg_i_2__1
       (.I0(raddr[5]),
        .I1(raddr[6]),
        .I2(raddr[4]),
        .I3(mem_reg_i_10__0_n_1),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    mem_reg_i_3__1
       (.I0(raddr[5]),
        .I1(pop),
        .I2(raddr[3]),
        .I3(mem_reg_i_10__0_n_1),
        .I4(raddr[4]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4__1
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_5__1
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6__1
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7__1
       (.I0(raddr[1]),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8__1
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_9__1
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[3]),
        .O(mem_reg_i_9__1_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__1
       (.I0(Q[5]),
        .I1(usedw_reg[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__1
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__1
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_B_RVALID),
        .I3(full_n_reg_0),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA2A2AAA)) 
    \pout[3]_i_4__1 
       (.I0(data_vld_reg),
        .I1(beat_valid),
        .I2(\dout_buf_reg[34]_0 [16]),
        .I3(\dout_buf_reg[34]_1 ),
        .I4(\dout_buf_reg[34]_2 ),
        .I5(data_vld_reg_0),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \pout[3]_i_6__1 
       (.I0(beat_valid),
        .I1(\dout_buf_reg[34]_0 [16]),
        .O(dout_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[32]),
        .Q(q_tmp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h09000000)) 
    show_ahead_i_1__1
       (.I0(Q[0]),
        .I1(pop),
        .I2(empty_n_i_2__4_n_1),
        .I3(full_n_reg_0),
        .I4(m_axi_B_RVALID),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__1_n_1 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \usedw[7]_i_1__1 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(m_axi_B_RVALID),
        .O(\usedw[7]_i_1__1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_1 ),
        .D(\usedw[0]_i_1__1_n_1 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_1 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_1 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_1 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_1 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_1 ),
        .D(\usedw_reg[7]_0 [4]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_1 ),
        .D(\usedw_reg[7]_0 [5]),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_1 ),
        .D(\usedw_reg[7]_0 [6]),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__1_n_1 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__1_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__1 
       (.I0(m_axi_B_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__1 
       (.I0(\waddr[7]_i_3__1_n_1 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__1_n_1 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__1_n_1 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__1_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_1 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__1_n_1 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__1_n_1 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__1_n_1 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_1 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_1 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_1 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__1_n_1 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_B_m_axi_fifo" *) 
module system_fc_0_0_fc_B_m_axi_fifo
   (fifo_burst_ready,
    SR,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    s_ready_t_reg,
    \start_addr_buf_reg[2] ,
    \end_addr_buf_reg[3] ,
    \end_addr_buf_reg[4] ,
    \start_addr_buf_reg[5] ,
    \end_addr_buf_reg[6] ,
    \start_addr_buf_reg[7] ,
    \start_addr_buf_reg[8] ,
    \start_addr_buf_reg[9] ,
    \start_addr_buf_reg[10] ,
    \end_addr_buf_reg[11] ,
    in,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg_1 ,
    dout_valid_reg,
    \bus_wide_gen.split_cnt_buf ,
    \end_addr_buf_reg[1] ,
    invalid_len_event_reg2_reg,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.last_split ,
    empty_n_reg_0,
    \q_reg[8]_0 ,
    \bus_wide_gen.len_cnt_reg[6] ,
    \q_reg[9]_0 ,
    \q_reg[9]_1 ,
    E,
    \could_multi_bursts.sect_handling_reg_2 ,
    \could_multi_bursts.loop_cnt_reg[1] ,
    rreq_handling_reg,
    rreq_handling_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    CO,
    \bus_wide_gen.data_buf_reg[16] ,
    rdata_ack_t,
    \sect_end_buf_reg[1] ,
    Q,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_end_buf_reg[1]_0 ,
    \could_multi_bursts.sect_handling_reg_3 ,
    \could_multi_bursts.loop_cnt_reg[0] ,
    rreq_handling_reg_1,
    beat_valid,
    invalid_len_event_reg2,
    m_axi_B_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    full_n_reg_0,
    \pout_reg[3] ,
    \pout_reg[3]_0 ,
    \pout_reg[3]_1 ,
    \bus_wide_gen.data_buf[15]_i_4__1 ,
    fifo_rreq_valid,
    fifo_rctl_ready,
    \could_multi_bursts.sect_handling_reg_4 ,
    \q_reg[9]_2 ,
    rreq_handling_reg_2,
    invalid_len_event);
  output fifo_burst_ready;
  output [0:0]SR;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]ap_rst_n_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output [0:0]s_ready_t_reg;
  output \start_addr_buf_reg[2] ;
  output \end_addr_buf_reg[3] ;
  output \end_addr_buf_reg[4] ;
  output \start_addr_buf_reg[5] ;
  output \end_addr_buf_reg[6] ;
  output \start_addr_buf_reg[7] ;
  output \start_addr_buf_reg[8] ;
  output \start_addr_buf_reg[9] ;
  output \start_addr_buf_reg[10] ;
  output \end_addr_buf_reg[11] ;
  output [3:0]in;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg_1 ;
  output dout_valid_reg;
  output \bus_wide_gen.split_cnt_buf ;
  output \end_addr_buf_reg[1] ;
  output invalid_len_event_reg2_reg;
  output \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  output \bus_wide_gen.last_split ;
  output empty_n_reg_0;
  output \q_reg[8]_0 ;
  output \bus_wide_gen.len_cnt_reg[6] ;
  output \q_reg[9]_0 ;
  output [0:0]\q_reg[9]_1 ;
  output [0:0]E;
  output [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  output \could_multi_bursts.loop_cnt_reg[1] ;
  output [0:0]rreq_handling_reg;
  output rreq_handling_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input \bus_wide_gen.data_buf_reg[16] ;
  input rdata_ack_t;
  input [0:0]\sect_end_buf_reg[1] ;
  input [9:0]Q;
  input [10:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input \sect_end_buf_reg[1]_0 ;
  input [9:0]\could_multi_bursts.sect_handling_reg_3 ;
  input \could_multi_bursts.loop_cnt_reg[0] ;
  input rreq_handling_reg_1;
  input beat_valid;
  input invalid_len_event_reg2;
  input m_axi_B_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input full_n_reg_0;
  input \pout_reg[3] ;
  input \pout_reg[3]_0 ;
  input \pout_reg[3]_1 ;
  input [7:0]\bus_wide_gen.data_buf[15]_i_4__1 ;
  input fifo_rreq_valid;
  input fifo_rctl_ready;
  input [5:0]\could_multi_bursts.sect_handling_reg_4 ;
  input [0:0]\q_reg[9]_2 ;
  input rreq_handling_reg_2;
  input invalid_len_event;

  wire [0:0]CO;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire burst_valid;
  wire [7:0]\bus_wide_gen.data_buf[15]_i_4__1 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[6] ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire \bus_wide_gen.tail_split ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.arlen_buf[3]_i_2__1_n_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_3__1_n_1 ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.loop_cnt_reg[1] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  wire [9:0]\could_multi_bursts.sect_handling_reg_3 ;
  wire [5:0]\could_multi_bursts.sect_handling_reg_4 ;
  wire data_vld_i_1__5_n_1;
  wire data_vld_reg_n_1;
  wire dout_valid_reg;
  wire empty_n_i_2__3_n_1;
  wire empty_n_i_5__0_n_1;
  wire empty_n_reg_0;
  wire \end_addr_buf_reg[11] ;
  wire \end_addr_buf_reg[1] ;
  wire \end_addr_buf_reg[3] ;
  wire \end_addr_buf_reg[4] ;
  wire \end_addr_buf_reg[6] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__8_n_1;
  wire full_n_i_2__8_n_1;
  wire full_n_reg_0;
  wire [3:0]in;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_B_ARREADY;
  wire \mem_reg[4][0]_srl5_n_1 ;
  wire \mem_reg[4][1]_srl5_n_1 ;
  wire \mem_reg[4][2]_srl5_n_1 ;
  wire \mem_reg[4][3]_srl5_n_1 ;
  wire \mem_reg[4][8]_srl5_n_1 ;
  wire \mem_reg[4][9]_srl5_n_1 ;
  wire pop0;
  wire \pout[0]_i_1__1_n_1 ;
  wire \pout[1]_i_1__1_n_1 ;
  wire \pout[2]_i_1__1_n_1 ;
  wire \pout[2]_i_2__1_n_1 ;
  wire \pout_reg[3] ;
  wire \pout_reg[3]_0 ;
  wire \pout_reg[3]_1 ;
  wire \pout_reg_n_1_[0] ;
  wire \pout_reg_n_1_[1] ;
  wire \pout_reg_n_1_[2] ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire [0:0]\q_reg[9]_1 ;
  wire [0:0]\q_reg[9]_2 ;
  wire \q_reg_n_1_[0] ;
  wire \q_reg_n_1_[1] ;
  wire \q_reg_n_1_[2] ;
  wire \q_reg_n_1_[3] ;
  wire rdata_ack_t;
  wire [0:0]rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire [0:0]s_ready_t_reg;
  wire [0:0]\sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire [10:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire \start_addr_buf_reg[10] ;
  wire \start_addr_buf_reg[2] ;
  wire \start_addr_buf_reg[5] ;
  wire \start_addr_buf_reg[7] ;
  wire \start_addr_buf_reg[8] ;
  wire \start_addr_buf_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hF200F2F2)) 
    \bus_wide_gen.data_buf[15]_i_1__1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(\q_reg[9]_0 ),
        .I2(beat_valid),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.data_buf_reg[16] ),
        .O(\bus_wide_gen.split_cnt_buf ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \bus_wide_gen.data_buf[15]_i_3__1 
       (.I0(\q_reg[9]_1 ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__1 [1]),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1 [0]),
        .I3(\bus_wide_gen.data_buf[15]_i_4__1 [3]),
        .I4(\bus_wide_gen.data_buf[15]_i_4__1 [2]),
        .I5(\bus_wide_gen.len_cnt_reg[6] ),
        .O(\q_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h75FF0000)) 
    \bus_wide_gen.data_buf[31]_i_1__0 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.data_buf_reg[16] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(\bus_wide_gen.split_cnt_buf ),
        .O(dout_valid_reg));
  LUT6 #(
    .INIT(64'h00000BB0FFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.data_buf_reg[16] ),
        .I2(\bus_wide_gen.tail_split ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(empty_n_i_2__3_n_1),
        .I5(ap_rst_n),
        .O(s_ready_t_reg));
  LUT4 #(
    .INIT(16'h6606)) 
    \bus_wide_gen.len_cnt[7]_i_2__1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I1(\q_reg[8]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] ),
        .I3(rdata_ack_t),
        .O(\bus_wide_gen.last_split ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1__1 
       (.I0(\bus_wide_gen.last_split ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\bus_wide_gen.split_cnt_buf ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I4(ap_rst_n),
        .O(\bus_wide_gen.split_cnt_buf_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1__1 
       (.I0(invalid_len_event_reg2),
        .I1(m_axi_B_ARREADY),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.araddr_buf[31]_i_1__0 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(m_axi_B_ARREADY),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.loop_cnt_reg[0] ),
        .I4(fifo_rctl_ready),
        .O(\could_multi_bursts.next_loop ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3__1 
       (.I0(\could_multi_bursts.sect_handling_reg_4 [1]),
        .I1(\could_multi_bursts.sect_handling_reg_4 [0]),
        .I2(\could_multi_bursts.sect_handling_reg_4 [2]),
        .I3(\could_multi_bursts.sect_handling_reg_4 [3]),
        .I4(\could_multi_bursts.sect_handling_reg_4 [4]),
        .I5(\could_multi_bursts.sect_handling_reg_4 [5]),
        .O(\could_multi_bursts.loop_cnt_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[0]_i_1__1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2__1_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__1_n_1 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[1]_i_1__1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2__1_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__1_n_1 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[2]_i_1__1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2__1_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__1_n_1 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[3]_i_1__1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2__1_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__1_n_1 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_2__1 
       (.I0(\could_multi_bursts.sect_handling_reg_3 [7]),
        .I1(\could_multi_bursts.sect_handling_reg_4 [3]),
        .I2(\could_multi_bursts.sect_handling_reg_4 [4]),
        .I3(\could_multi_bursts.sect_handling_reg_3 [8]),
        .I4(\could_multi_bursts.sect_handling_reg_4 [5]),
        .I5(\could_multi_bursts.sect_handling_reg_3 [9]),
        .O(\could_multi_bursts.arlen_buf[3]_i_2__1_n_1 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_3__1 
       (.I0(\could_multi_bursts.sect_handling_reg_3 [4]),
        .I1(\could_multi_bursts.sect_handling_reg_4 [0]),
        .I2(\could_multi_bursts.sect_handling_reg_4 [1]),
        .I3(\could_multi_bursts.sect_handling_reg_3 [5]),
        .I4(\could_multi_bursts.sect_handling_reg_4 [2]),
        .I5(\could_multi_bursts.sect_handling_reg_3 [6]),
        .O(\could_multi_bursts.arlen_buf[3]_i_3__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(ap_rst_n),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1__2 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2__1_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__1_n_1 ),
        .I2(\could_multi_bursts.loop_cnt_reg[0] ),
        .I3(rreq_handling_reg_1),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__5
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[2] ),
        .I4(\pout[2]_i_2__1_n_1 ),
        .I5(data_vld_reg_n_1),
        .O(data_vld_i_1__5_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_1),
        .Q(data_vld_reg_n_1),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    \dout_buf[34]_i_3__1 
       (.I0(\bus_wide_gen.tail_split ),
        .I1(empty_n_i_2__3_n_1),
        .O(\q_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h5775577555555775)) 
    empty_n_i_1__11
       (.I0(burst_valid),
        .I1(empty_n_i_2__3_n_1),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I3(\bus_wide_gen.tail_split ),
        .I4(\bus_wide_gen.data_buf_reg[16] ),
        .I5(rdata_ack_t),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    empty_n_i_1__4
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    empty_n_i_2__3
       (.I0(\bus_wide_gen.len_cnt_reg[6] ),
        .I1(empty_n_i_5__0_n_1),
        .I2(\q_reg_n_1_[0] ),
        .I3(\bus_wide_gen.data_buf[15]_i_4__1 [0]),
        .I4(\q_reg_n_1_[1] ),
        .I5(\bus_wide_gen.data_buf[15]_i_4__1 [1]),
        .O(empty_n_i_2__3_n_1));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hEF00FFFF)) 
    empty_n_i_2__8
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2__1_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__1_n_1 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[0] ),
        .I4(rreq_handling_reg_1),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_3__3
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(\q_reg[9]_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    empty_n_i_4__1
       (.I0(\bus_wide_gen.data_buf[15]_i_4__1 [6]),
        .I1(\bus_wide_gen.data_buf[15]_i_4__1 [5]),
        .I2(\bus_wide_gen.data_buf[15]_i_4__1 [4]),
        .I3(\bus_wide_gen.data_buf[15]_i_4__1 [7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.len_cnt_reg[6] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_5__0
       (.I0(\q_reg_n_1_[3] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__1 [3]),
        .I2(\q_reg_n_1_[2] ),
        .I3(\bus_wide_gen.data_buf[15]_i_4__1 [2]),
        .O(empty_n_i_5__0_n_1));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_1),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5DDDDDD)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2__8_n_1),
        .I3(data_vld_reg_n_1),
        .I4(\could_multi_bursts.next_loop ),
        .I5(\pout[2]_i_2__1_n_1 ),
        .O(full_n_i_1__8_n_1));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__8
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .O(full_n_i_2__8_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_1),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1__0
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][8]_srl5_i_1__2 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2__1_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__1_n_1 ),
        .I2(\sect_end_buf_reg[1]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1__1 
       (.I0(\q_reg[9]_2 ),
        .I1(\could_multi_bursts.loop_cnt_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'hAA55FF5555A800A8)) 
    \pout[0]_i_1__1 
       (.I0(\pout[2]_i_2__1_n_1 ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[2] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(data_vld_reg_n_1),
        .I5(\pout_reg_n_1_[0] ),
        .O(\pout[0]_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'hFFCC003077FF8800)) 
    \pout[1]_i_1__1 
       (.I0(data_vld_reg_n_1),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\pout_reg_n_1_[2] ),
        .I3(\pout_reg_n_1_[0] ),
        .I4(\pout_reg_n_1_[1] ),
        .I5(\pout[2]_i_2__1_n_1 ),
        .O(\pout[1]_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'hF0F0F0C078F0F0F0)) 
    \pout[2]_i_1__1 
       (.I0(data_vld_reg_n_1),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\pout_reg_n_1_[2] ),
        .I3(\pout_reg_n_1_[0] ),
        .I4(\pout_reg_n_1_[1] ),
        .I5(\pout[2]_i_2__1_n_1 ),
        .O(\pout[2]_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'h00000220AAAAAAAA)) 
    \pout[2]_i_2__1 
       (.I0(data_vld_reg_n_1),
        .I1(full_n_reg_0),
        .I2(\bus_wide_gen.tail_split ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(empty_n_i_2__3_n_1),
        .I5(burst_valid),
        .O(\pout[2]_i_2__1_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFEB0000)) 
    \pout[3]_i_5__1 
       (.I0(full_n_reg_0),
        .I1(\q_reg[8]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I3(\pout_reg[3] ),
        .I4(\pout_reg[3]_0 ),
        .I5(\pout_reg[3]_1 ),
        .O(empty_n_reg_0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_1 ),
        .Q(\pout_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__1_n_1 ),
        .Q(\pout_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__1_n_1 ),
        .Q(\pout_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_1 ),
        .Q(\q_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_1 ),
        .Q(\q_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_1 ),
        .Q(\q_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_1 ),
        .Q(\q_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_1 ),
        .Q(\bus_wide_gen.tail_split ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_1 ),
        .Q(\q_reg[9]_1 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1__1
       (.I0(rreq_handling_reg_1),
        .I1(rreq_handling_reg_2),
        .I2(invalid_len_event),
        .I3(\sect_end_buf_reg[1] ),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7775)) 
    \sect_cnt[19]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(rreq_handling_reg_1),
        .I2(fifo_rreq_valid),
        .I3(rreq_handling_reg_2),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[1]_i_1__1 
       (.I0(\sect_len_buf_reg[9] [0]),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\end_addr_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(Q[0]),
        .I4(\sect_len_buf_reg[9] [1]),
        .I5(\sect_len_buf_reg[9]_0 [0]),
        .O(\start_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [2]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(Q[1]),
        .O(\end_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(Q[2]),
        .O(\end_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(Q[3]),
        .I4(\sect_len_buf_reg[9] [4]),
        .I5(\sect_len_buf_reg[9]_0 [3]),
        .O(\start_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[4]_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(Q[4]),
        .O(\end_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[5]_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(Q[5]),
        .I4(\sect_len_buf_reg[9] [6]),
        .I5(\sect_len_buf_reg[9]_0 [5]),
        .O(\start_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[6]_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(Q[6]),
        .I4(\sect_len_buf_reg[9] [7]),
        .I5(\sect_len_buf_reg[9]_0 [6]),
        .O(\start_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[7]_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(Q[7]),
        .I4(\sect_len_buf_reg[9] [8]),
        .I5(\sect_len_buf_reg[9]_0 [7]),
        .O(\start_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[8]_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(Q[8]),
        .I4(\sect_len_buf_reg[9] [9]),
        .I5(\sect_len_buf_reg[9]_0 [8]),
        .O(\start_addr_buf_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[9]_i_2__1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [10]),
        .I4(\sect_len_buf_reg[9]_0 [9]),
        .I5(Q[9]),
        .O(\end_addr_buf_reg[11] ));
endmodule

(* ORIG_REF_NAME = "fc_B_m_axi_fifo" *) 
module system_fc_0_0_fc_B_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    \q_reg[32]_0 ,
    Q,
    D,
    fifo_rreq_valid_buf_reg,
    empty_n_reg_0,
    S,
    \end_addr_buf_reg[31] ,
    ap_rst_n_inv,
    E,
    ap_clk,
    ap_rst_n,
    \start_addr_reg[1] ,
    \start_addr_reg[1]_0 ,
    \start_addr_reg[1]_1 ,
    \sect_cnt_reg[19] ,
    last_sect_carry__0,
    sect_cnt0,
    \end_addr_buf_reg[31]_0 ,
    data_vld_reg_0,
    last_sect_carry__0_0,
    \q_reg[30]_0 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output \q_reg[32]_0 ;
  output [32:0]Q;
  output [19:0]D;
  output [0:0]fifo_rreq_valid_buf_reg;
  output [0:0]empty_n_reg_0;
  output [1:0]S;
  output [2:0]\end_addr_buf_reg[31] ;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n;
  input \start_addr_reg[1] ;
  input [0:0]\start_addr_reg[1]_0 ;
  input \start_addr_reg[1]_1 ;
  input [19:0]\sect_cnt_reg[19] ;
  input [8:0]last_sect_carry__0;
  input [18:0]sect_cnt0;
  input \end_addr_buf_reg[31]_0 ;
  input [0:0]data_vld_reg_0;
  input [7:0]last_sect_carry__0_0;
  input [30:0]\q_reg[30]_0 ;

  wire [19:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire data_vld_i_1__6_n_1;
  wire [0:0]data_vld_reg_0;
  wire data_vld_reg_n_1;
  wire [0:0]empty_n_reg_0;
  wire [2:0]\end_addr_buf_reg[31] ;
  wire \end_addr_buf_reg[31]_0 ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_i_2_n_1;
  wire [0:0]fifo_rreq_valid_buf_reg;
  wire full_n_i_1__10_n_1;
  wire full_n_i_2__7_n_1;
  wire full_n_i_3__3_n_1;
  wire [8:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_1 ;
  wire \mem_reg[4][10]_srl5_n_1 ;
  wire \mem_reg[4][11]_srl5_n_1 ;
  wire \mem_reg[4][12]_srl5_n_1 ;
  wire \mem_reg[4][13]_srl5_n_1 ;
  wire \mem_reg[4][14]_srl5_n_1 ;
  wire \mem_reg[4][15]_srl5_n_1 ;
  wire \mem_reg[4][16]_srl5_n_1 ;
  wire \mem_reg[4][17]_srl5_n_1 ;
  wire \mem_reg[4][18]_srl5_n_1 ;
  wire \mem_reg[4][19]_srl5_n_1 ;
  wire \mem_reg[4][1]_srl5_n_1 ;
  wire \mem_reg[4][20]_srl5_n_1 ;
  wire \mem_reg[4][21]_srl5_n_1 ;
  wire \mem_reg[4][22]_srl5_n_1 ;
  wire \mem_reg[4][23]_srl5_n_1 ;
  wire \mem_reg[4][24]_srl5_n_1 ;
  wire \mem_reg[4][25]_srl5_n_1 ;
  wire \mem_reg[4][26]_srl5_n_1 ;
  wire \mem_reg[4][27]_srl5_n_1 ;
  wire \mem_reg[4][28]_srl5_n_1 ;
  wire \mem_reg[4][29]_srl5_n_1 ;
  wire \mem_reg[4][2]_srl5_n_1 ;
  wire \mem_reg[4][30]_srl5_n_1 ;
  wire \mem_reg[4][32]_srl5_n_1 ;
  wire \mem_reg[4][34]_srl5_n_1 ;
  wire \mem_reg[4][3]_srl5_n_1 ;
  wire \mem_reg[4][4]_srl5_n_1 ;
  wire \mem_reg[4][5]_srl5_n_1 ;
  wire \mem_reg[4][6]_srl5_n_1 ;
  wire \mem_reg[4][7]_srl5_n_1 ;
  wire \mem_reg[4][8]_srl5_n_1 ;
  wire \mem_reg[4][9]_srl5_n_1 ;
  wire \pout[0]_i_1__1_n_1 ;
  wire \pout[1]_i_1__1_n_1 ;
  wire \pout[2]_i_1__1_n_1 ;
  wire \pout[2]_i_2__2_n_1 ;
  wire \pout_reg_n_1_[0] ;
  wire \pout_reg_n_1_[1] ;
  wire \pout_reg_n_1_[2] ;
  wire push;
  wire [30:0]\q_reg[30]_0 ;
  wire \q_reg[32]_0 ;
  wire rs2f_rreq_ack;
  wire [18:0]sect_cnt0;
  wire [19:0]\sect_cnt_reg[19] ;
  wire \start_addr_reg[1] ;
  wire [0:0]\start_addr_reg[1]_0 ;
  wire \start_addr_reg[1]_1 ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1__1
       (.I0(Q[32]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2__1
       (.I0(Q[31]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \align_len[31]_i_1__0 
       (.I0(fifo_rreq_valid),
        .I1(\start_addr_reg[1]_1 ),
        .I2(\start_addr_reg[1]_0 ),
        .I3(\start_addr_reg[1] ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__6
       (.I0(push),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[2] ),
        .I4(\pout[2]_i_2__2_n_1 ),
        .I5(data_vld_reg_n_1),
        .O(data_vld_i_1__6_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__6_n_1),
        .Q(data_vld_reg_n_1),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_1),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT1 #(
    .INIT(2'h1)) 
    fifo_rreq_valid_buf_i_1__1
       (.I0(fifo_rreq_valid_buf_i_2_n_1),
        .O(fifo_rreq_valid_buf_reg));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hF1F111F1)) 
    fifo_rreq_valid_buf_i_2
       (.I0(\end_addr_buf_reg[31]_0 ),
        .I1(fifo_rreq_valid),
        .I2(\start_addr_reg[1]_1 ),
        .I3(\start_addr_reg[1]_0 ),
        .I4(\start_addr_reg[1] ),
        .O(fifo_rreq_valid_buf_i_2_n_1));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBBBFBFB)) 
    full_n_i_1__10
       (.I0(\pout[2]_i_2__2_n_1 ),
        .I1(ap_rst_n),
        .I2(rs2f_rreq_ack),
        .I3(full_n_i_2__7_n_1),
        .I4(full_n_i_3__3_n_1),
        .I5(\pout_reg_n_1_[2] ),
        .O(full_n_i_1__10_n_1));
  LUT6 #(
    .INIT(64'h75FFFFFFFFFFFFFF)) 
    full_n_i_2__7
       (.I0(push),
        .I1(\start_addr_reg[1] ),
        .I2(\start_addr_reg[1]_0 ),
        .I3(\start_addr_reg[1]_1 ),
        .I4(fifo_rreq_valid),
        .I5(data_vld_reg_n_1),
        .O(full_n_i_2__7_n_1));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__3
       (.I0(\pout_reg_n_1_[0] ),
        .I1(\pout_reg_n_1_[1] ),
        .O(full_n_i_3__3_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_1),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    invalid_len_event_i_1__2
       (.I0(Q[31]),
        .I1(fifo_rreq_valid),
        .I2(Q[32]),
        .O(\q_reg[32]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__1
       (.I0(last_sect_carry__0_0[7]),
        .I1(last_sect_carry__0[8]),
        .I2(last_sect_carry__0_0[6]),
        .I3(last_sect_carry__0[7]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__1
       (.I0(last_sect_carry__0[6]),
        .I1(last_sect_carry__0_0[5]),
        .I2(last_sect_carry__0[4]),
        .I3(last_sect_carry__0_0[3]),
        .I4(last_sect_carry__0_0[4]),
        .I5(last_sect_carry__0[5]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__1
       (.I0(last_sect_carry__0_0[2]),
        .I1(last_sect_carry__0[3]),
        .I2(last_sect_carry__0[1]),
        .I3(last_sect_carry__0_0[0]),
        .I4(last_sect_carry__0[2]),
        .I5(last_sect_carry__0_0[1]),
        .O(\end_addr_buf_reg[31] [0]));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__2 
       (.I0(rs2f_rreq_ack),
        .I1(data_vld_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][34]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_B_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_1 ));
  LUT6 #(
    .INIT(64'hF00FF0FF0EF00E00)) 
    \pout[0]_i_1__1 
       (.I0(\pout_reg_n_1_[1] ),
        .I1(\pout_reg_n_1_[2] ),
        .I2(push),
        .I3(\pout[2]_i_2__2_n_1 ),
        .I4(data_vld_reg_n_1),
        .I5(\pout_reg_n_1_[0] ),
        .O(\pout[0]_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'hDFDFF3F320200C00)) 
    \pout[1]_i_1__1 
       (.I0(data_vld_reg_n_1),
        .I1(\pout[2]_i_2__2_n_1 ),
        .I2(push),
        .I3(\pout_reg_n_1_[2] ),
        .I4(\pout_reg_n_1_[0] ),
        .I5(\pout_reg_n_1_[1] ),
        .O(\pout[1]_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00F300)) 
    \pout[2]_i_1__1 
       (.I0(data_vld_reg_n_1),
        .I1(\pout[2]_i_2__2_n_1 ),
        .I2(push),
        .I3(\pout_reg_n_1_[2] ),
        .I4(\pout_reg_n_1_[0] ),
        .I5(\pout_reg_n_1_[1] ),
        .O(\pout[2]_i_1__1_n_1 ));
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    \pout[2]_i_2__2 
       (.I0(data_vld_reg_n_1),
        .I1(\start_addr_reg[1] ),
        .I2(\start_addr_reg[1]_0 ),
        .I3(\start_addr_reg[1]_1 ),
        .I4(fifo_rreq_valid),
        .O(\pout[2]_i_2__2_n_1 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_1 ),
        .Q(\pout_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__1_n_1 ),
        .Q(\pout_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__1_n_1 ),
        .Q(\pout_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_1 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][10]_srl5_n_1 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][11]_srl5_n_1 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][12]_srl5_n_1 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][13]_srl5_n_1 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][14]_srl5_n_1 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][15]_srl5_n_1 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][16]_srl5_n_1 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][17]_srl5_n_1 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][18]_srl5_n_1 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][19]_srl5_n_1 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_1 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][20]_srl5_n_1 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][21]_srl5_n_1 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][22]_srl5_n_1 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][23]_srl5_n_1 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][24]_srl5_n_1 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][25]_srl5_n_1 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][26]_srl5_n_1 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][27]_srl5_n_1 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][28]_srl5_n_1 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][29]_srl5_n_1 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_1 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][30]_srl5_n_1 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][32]_srl5_n_1 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][34]_srl5_n_1 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][3]_srl5_n_1 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][4]_srl5_n_1 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][5]_srl5_n_1 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][6]_srl5_n_1 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][7]_srl5_n_1 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][8]_srl5_n_1 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][9]_srl5_n_1 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \sect_cnt[0]_i_1__1 
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(last_sect_carry__0[0]),
        .I2(fifo_rreq_valid_buf_i_2_n_1),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(sect_cnt0[9]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(sect_cnt0[10]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(sect_cnt0[11]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(sect_cnt0[12]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(sect_cnt0[13]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(sect_cnt0[14]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(sect_cnt0[15]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(sect_cnt0[16]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(sect_cnt0[17]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [18]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__1 
       (.I0(sect_cnt0[18]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(sect_cnt0[0]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(sect_cnt0[1]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(sect_cnt0[2]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(sect_cnt0[3]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(sect_cnt0[4]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(sect_cnt0[5]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(sect_cnt0[6]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(sect_cnt0[7]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(sect_cnt0[8]),
        .I1(fifo_rreq_valid_buf_i_2_n_1),
        .I2(\sect_cnt_reg[19] [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fc_B_m_axi_fifo" *) 
module system_fc_0_0_fc_B_m_axi_fifo__parameterized1
   (fifo_rctl_ready,
    empty_n_reg_0,
    data_vld_reg_0,
    ap_clk,
    ap_rst_n_inv,
    \pout_reg[3]_0 ,
    ap_rst_n,
    data_vld_reg_1,
    \could_multi_bursts.next_loop ,
    \pout[3]_i_5__1 ,
    fifo_burst_ready,
    m_axi_B_ARREADY,
    \pout[3]_i_5__1_0 ,
    beat_valid,
    empty_n_reg_1,
    E);
  output fifo_rctl_ready;
  output empty_n_reg_0;
  output data_vld_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input \pout_reg[3]_0 ;
  input ap_rst_n;
  input data_vld_reg_1;
  input \could_multi_bursts.next_loop ;
  input \pout[3]_i_5__1 ;
  input fifo_burst_ready;
  input m_axi_B_ARREADY;
  input \pout[3]_i_5__1_0 ;
  input beat_valid;
  input [0:0]empty_n_reg_1;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__7_n_1;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire data_vld_reg_n_1;
  wire empty_n_i_1__5_n_1;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__9_n_1;
  wire full_n_i_2__9_n_1;
  wire m_axi_B_ARREADY;
  wire \pout[0]_i_1__1_n_1 ;
  wire \pout[1]_i_1__1_n_1 ;
  wire \pout[2]_i_1__1_n_1 ;
  wire \pout[3]_i_1__1_n_1 ;
  wire \pout[3]_i_2__1_n_1 ;
  wire \pout[3]_i_3__1_n_1 ;
  wire \pout[3]_i_5__1 ;
  wire \pout[3]_i_5__1_0 ;
  wire [3:0]pout_reg;
  wire \pout_reg[3]_0 ;

  LUT4 #(
    .INIT(16'hFABA)) 
    data_vld_i_1__7
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3__1_n_1 ),
        .I2(data_vld_reg_n_1),
        .I3(data_vld_reg_1),
        .O(data_vld_i_1__7_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__7_n_1),
        .Q(data_vld_reg_n_1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    empty_n_i_1__5
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(empty_n_reg_1),
        .I3(E),
        .I4(data_vld_reg_n_1),
        .O(empty_n_i_1__5_n_1));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_1),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD5FFDDFFDDDDDDDD)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(full_n_i_2__9_n_1),
        .I3(data_vld_reg_1),
        .I4(\could_multi_bursts.next_loop ),
        .I5(data_vld_reg_n_1),
        .O(full_n_i_1__9_n_1));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__9
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .O(full_n_i_2__9_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_1),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \pout[1]_i_1__1 
       (.I0(data_vld_reg_1),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .O(\pout[1]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \pout[2]_i_1__1 
       (.I0(pout_reg[0]),
        .I1(data_vld_reg_1),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(\pout[2]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hA010)) 
    \pout[3]_i_1__1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3__1_n_1 ),
        .I2(data_vld_reg_n_1),
        .I3(data_vld_reg_1),
        .O(\pout[3]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2__1 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(\pout_reg[3]_0 ),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .O(\pout[3]_i_2__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__1 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__1_n_1 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF7FFF7FFF)) 
    \pout[3]_i_7__0 
       (.I0(data_vld_reg_n_1),
        .I1(fifo_rctl_ready),
        .I2(\pout[3]_i_5__1 ),
        .I3(fifo_burst_ready),
        .I4(m_axi_B_ARREADY),
        .I5(\pout[3]_i_5__1_0 ),
        .O(data_vld_reg_0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_1 ),
        .D(\pout[0]_i_1__1_n_1 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_1 ),
        .D(\pout[1]_i_1__1_n_1 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_1 ),
        .D(\pout[2]_i_1__1_n_1 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_1 ),
        .D(\pout[3]_i_2__1_n_1 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_B_m_axi_read" *) 
module system_fc_0_0_fc_B_m_axi_read
   (E,
    s_ready_t_reg,
    D,
    full_n_reg,
    m_axi_B_ARADDR,
    ARLEN,
    \data_p1_reg[15] ,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    Q,
    W_ARREADY,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    m_axi_B_RVALID,
    ap_rst_n,
    ap_clk,
    ap_rst_n_inv,
    mem_reg,
    m_axi_B_RRESP,
    \data_p2_reg[30] ,
    m_axi_B_ARREADY);
  output [0:0]E;
  output s_ready_t_reg;
  output [2:0]D;
  output full_n_reg;
  output [29:0]m_axi_B_ARADDR;
  output [3:0]ARLEN;
  output [15:0]\data_p1_reg[15] ;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input [2:0]Q;
  input W_ARREADY;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_1 ;
  input m_axi_B_RVALID;
  input ap_rst_n;
  input ap_clk;
  input ap_rst_n_inv;
  input [32:0]mem_reg;
  input [1:0]m_axi_B_RRESP;
  input [30:0]\data_p2_reg[30] ;
  input m_axi_B_ARREADY;

  wire [3:0]ARLEN;
  wire [2:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire W_ARREADY;
  wire align_len;
  wire [31:1]align_len0;
  wire align_len0_carry_n_1;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire align_len0_carry_n_4;
  wire \align_len_reg_n_1_[1] ;
  wire \align_len_reg_n_1_[2] ;
  wire \align_len_reg_n_1_[31] ;
  wire \align_len_reg_n_1_[3] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2__1_n_1 ;
  wire \beat_len_buf_reg[2]_i_1__1_n_1 ;
  wire \beat_len_buf_reg[2]_i_1__1_n_2 ;
  wire \beat_len_buf_reg[2]_i_1__1_n_3 ;
  wire \beat_len_buf_reg[2]_i_1__1_n_4 ;
  wire \beat_len_buf_reg[6]_i_1__1_n_1 ;
  wire \beat_len_buf_reg[6]_i_1__1_n_2 ;
  wire \beat_len_buf_reg[6]_i_1__1_n_3 ;
  wire \beat_len_buf_reg[6]_i_1__1_n_4 ;
  wire \beat_len_buf_reg[9]_i_1__1_n_3 ;
  wire \beat_len_buf_reg[9]_i_1__1_n_4 ;
  wire beat_valid;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_3;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_4;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_5;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_6;
  wire \bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf_reg_n_1_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[9] ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_4__1_n_1 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_1 ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_1_[0] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3__1_n_1 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4__1_n_1 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5__1_n_1 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3__1_n_1 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4__1_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_4 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_1 ;
  wire [31:2]data1;
  wire [15:0]\data_p1_reg[15] ;
  wire [30:0]\data_p2_reg[30] ;
  wire [34:34]data_pack;
  wire [31:1]end_addr;
  wire \end_addr_buf_reg_n_1_[10] ;
  wire \end_addr_buf_reg_n_1_[11] ;
  wire \end_addr_buf_reg_n_1_[1] ;
  wire \end_addr_buf_reg_n_1_[2] ;
  wire \end_addr_buf_reg_n_1_[3] ;
  wire \end_addr_buf_reg_n_1_[4] ;
  wire \end_addr_buf_reg_n_1_[5] ;
  wire \end_addr_buf_reg_n_1_[6] ;
  wire \end_addr_buf_reg_n_1_[7] ;
  wire \end_addr_buf_reg_n_1_[8] ;
  wire \end_addr_buf_reg_n_1_[9] ;
  wire end_addr_carry__0_i_1__1_n_1;
  wire end_addr_carry__0_i_2__1_n_1;
  wire end_addr_carry__0_i_3__1_n_1;
  wire end_addr_carry__0_i_4__1_n_1;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__1_i_1__1_n_1;
  wire end_addr_carry__1_i_2__1_n_1;
  wire end_addr_carry__1_i_3__1_n_1;
  wire end_addr_carry__1_i_4__1_n_1;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__2_i_1__1_n_1;
  wire end_addr_carry__2_i_2__1_n_1;
  wire end_addr_carry__2_i_3__1_n_1;
  wire end_addr_carry__2_i_4__1_n_1;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__3_i_1__1_n_1;
  wire end_addr_carry__3_i_2__1_n_1;
  wire end_addr_carry__3_i_3__1_n_1;
  wire end_addr_carry__3_i_4__1_n_1;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__4_i_1__1_n_1;
  wire end_addr_carry__4_i_2__1_n_1;
  wire end_addr_carry__4_i_3__1_n_1;
  wire end_addr_carry__4_i_4__1_n_1;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__5_i_1__1_n_1;
  wire end_addr_carry__5_i_2__1_n_1;
  wire end_addr_carry__5_i_3__1_n_1;
  wire end_addr_carry__5_i_4__1_n_1;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__6_i_1__1_n_1;
  wire end_addr_carry__6_i_2__1_n_1;
  wire end_addr_carry__6_i_3__1_n_1;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry__6_n_4;
  wire end_addr_carry_i_1__1_n_1;
  wire end_addr_carry_i_2__1_n_1;
  wire end_addr_carry_i_3__1_n_1;
  wire end_addr_carry_i_4__1_n_1;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire fifo_burst_ready;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_3;
  wire fifo_rctl_ready;
  wire [34:32]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_1;
  wire first_sect;
  wire first_sect_carry__0_i_1__1_n_1;
  wire first_sect_carry__0_i_2__1_n_1;
  wire first_sect_carry__0_i_3__1_n_1;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry_i_1__1_n_1;
  wire first_sect_carry_i_2__1_n_1;
  wire first_sect_carry_i_3__1_n_1;
  wire first_sect_carry_i_4__1_n_1;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire full_n_reg;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry_i_1__1_n_1;
  wire last_sect_carry_i_2__1_n_1;
  wire last_sect_carry_i_3__1_n_1;
  wire last_sect_carry_i_4__1_n_1;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire [29:0]m_axi_B_ARADDR;
  wire m_axi_B_ARREADY;
  wire [1:0]m_axi_B_RRESP;
  wire m_axi_B_RVALID;
  wire [32:0]mem_reg;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_21_in;
  wire pop0;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_1;
  wire rs2f_rreq_ack;
  wire [30:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire rs_rdata_n_4;
  wire s_ready_t_reg;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_1_[10] ;
  wire \sect_addr_buf_reg_n_1_[11] ;
  wire \sect_addr_buf_reg_n_1_[12] ;
  wire \sect_addr_buf_reg_n_1_[13] ;
  wire \sect_addr_buf_reg_n_1_[14] ;
  wire \sect_addr_buf_reg_n_1_[15] ;
  wire \sect_addr_buf_reg_n_1_[16] ;
  wire \sect_addr_buf_reg_n_1_[17] ;
  wire \sect_addr_buf_reg_n_1_[18] ;
  wire \sect_addr_buf_reg_n_1_[19] ;
  wire \sect_addr_buf_reg_n_1_[1] ;
  wire \sect_addr_buf_reg_n_1_[20] ;
  wire \sect_addr_buf_reg_n_1_[21] ;
  wire \sect_addr_buf_reg_n_1_[22] ;
  wire \sect_addr_buf_reg_n_1_[23] ;
  wire \sect_addr_buf_reg_n_1_[24] ;
  wire \sect_addr_buf_reg_n_1_[25] ;
  wire \sect_addr_buf_reg_n_1_[26] ;
  wire \sect_addr_buf_reg_n_1_[27] ;
  wire \sect_addr_buf_reg_n_1_[28] ;
  wire \sect_addr_buf_reg_n_1_[29] ;
  wire \sect_addr_buf_reg_n_1_[2] ;
  wire \sect_addr_buf_reg_n_1_[30] ;
  wire \sect_addr_buf_reg_n_1_[31] ;
  wire \sect_addr_buf_reg_n_1_[3] ;
  wire \sect_addr_buf_reg_n_1_[4] ;
  wire \sect_addr_buf_reg_n_1_[5] ;
  wire \sect_addr_buf_reg_n_1_[6] ;
  wire \sect_addr_buf_reg_n_1_[7] ;
  wire \sect_addr_buf_reg_n_1_[8] ;
  wire \sect_addr_buf_reg_n_1_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire \sect_cnt_reg_n_1_[0] ;
  wire \sect_cnt_reg_n_1_[10] ;
  wire \sect_cnt_reg_n_1_[11] ;
  wire \sect_cnt_reg_n_1_[12] ;
  wire \sect_cnt_reg_n_1_[13] ;
  wire \sect_cnt_reg_n_1_[14] ;
  wire \sect_cnt_reg_n_1_[15] ;
  wire \sect_cnt_reg_n_1_[16] ;
  wire \sect_cnt_reg_n_1_[17] ;
  wire \sect_cnt_reg_n_1_[18] ;
  wire \sect_cnt_reg_n_1_[19] ;
  wire \sect_cnt_reg_n_1_[1] ;
  wire \sect_cnt_reg_n_1_[2] ;
  wire \sect_cnt_reg_n_1_[3] ;
  wire \sect_cnt_reg_n_1_[4] ;
  wire \sect_cnt_reg_n_1_[5] ;
  wire \sect_cnt_reg_n_1_[6] ;
  wire \sect_cnt_reg_n_1_[7] ;
  wire \sect_cnt_reg_n_1_[8] ;
  wire \sect_cnt_reg_n_1_[9] ;
  wire \sect_end_buf_reg_n_1_[1] ;
  wire \sect_len_buf_reg_n_1_[0] ;
  wire \sect_len_buf_reg_n_1_[1] ;
  wire \sect_len_buf_reg_n_1_[2] ;
  wire \sect_len_buf_reg_n_1_[3] ;
  wire \sect_len_buf_reg_n_1_[4] ;
  wire \sect_len_buf_reg_n_1_[5] ;
  wire \sect_len_buf_reg_n_1_[6] ;
  wire \sect_len_buf_reg_n_1_[7] ;
  wire \sect_len_buf_reg_n_1_[8] ;
  wire \sect_len_buf_reg_n_1_[9] ;
  wire \start_addr_buf_reg_n_1_[10] ;
  wire \start_addr_buf_reg_n_1_[11] ;
  wire \start_addr_buf_reg_n_1_[1] ;
  wire \start_addr_buf_reg_n_1_[2] ;
  wire \start_addr_buf_reg_n_1_[3] ;
  wire \start_addr_buf_reg_n_1_[4] ;
  wire \start_addr_buf_reg_n_1_[5] ;
  wire \start_addr_buf_reg_n_1_[6] ;
  wire \start_addr_buf_reg_n_1_[7] ;
  wire \start_addr_buf_reg_n_1_[8] ;
  wire \start_addr_buf_reg_n_1_[9] ;
  wire \start_addr_reg_n_1_[10] ;
  wire \start_addr_reg_n_1_[11] ;
  wire \start_addr_reg_n_1_[12] ;
  wire \start_addr_reg_n_1_[13] ;
  wire \start_addr_reg_n_1_[14] ;
  wire \start_addr_reg_n_1_[15] ;
  wire \start_addr_reg_n_1_[16] ;
  wire \start_addr_reg_n_1_[17] ;
  wire \start_addr_reg_n_1_[18] ;
  wire \start_addr_reg_n_1_[19] ;
  wire \start_addr_reg_n_1_[1] ;
  wire \start_addr_reg_n_1_[20] ;
  wire \start_addr_reg_n_1_[21] ;
  wire \start_addr_reg_n_1_[22] ;
  wire \start_addr_reg_n_1_[23] ;
  wire \start_addr_reg_n_1_[24] ;
  wire \start_addr_reg_n_1_[25] ;
  wire \start_addr_reg_n_1_[26] ;
  wire \start_addr_reg_n_1_[27] ;
  wire \start_addr_reg_n_1_[28] ;
  wire \start_addr_reg_n_1_[29] ;
  wire \start_addr_reg_n_1_[2] ;
  wire \start_addr_reg_n_1_[30] ;
  wire \start_addr_reg_n_1_[31] ;
  wire \start_addr_reg_n_1_[3] ;
  wire \start_addr_reg_n_1_[4] ;
  wire \start_addr_reg_n_1_[5] ;
  wire \start_addr_reg_n_1_[6] ;
  wire \start_addr_reg_n_1_[7] ;
  wire \start_addr_reg_n_1_[8] ;
  wire \start_addr_reg_n_1_[9] ;
  wire [5:0]usedw_reg;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:0]NLW_align_len0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_align_len0_carry__0_O_UNCONNECTED;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1__1_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1__1_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__1_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_1,align_len0_carry_n_2,align_len0_carry_n_3,align_len0_carry_n_4}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[34],1'b0,fifo_rreq_data[32],1'b0}),
        .O({align_len0[3:1],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_59,1'b1,fifo_rreq_n_60,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_1),
        .CO(NLW_align_len0_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_align_len0_carry__0_O_UNCONNECTED[3:1],align_len0[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[1]),
        .Q(\align_len_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_1_[31] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2__1 
       (.I0(\align_len_reg_n_1_[1] ),
        .I1(\start_addr_reg_n_1_[1] ),
        .O(\beat_len_buf[2]_i_2__1_n_1 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1__1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1__1_n_1 ,\beat_len_buf_reg[2]_i_1__1_n_2 ,\beat_len_buf_reg[2]_i_1__1_n_3 ,\beat_len_buf_reg[2]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_1_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1__1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[3] ,\align_len_reg_n_1_[2] ,\beat_len_buf[2]_i_2__1_n_1 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1__1 
       (.CI(\beat_len_buf_reg[2]_i_1__1_n_1 ),
        .CO({\beat_len_buf_reg[6]_i_1__1_n_1 ,\beat_len_buf_reg[6]_i_1__1_n_2 ,\beat_len_buf_reg[6]_i_1__1_n_3 ,\beat_len_buf_reg[6]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1__1 
       (.CI(\beat_len_buf_reg[6]_i_1__1_n_1 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1__1_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1__1_n_3 ,\beat_len_buf_reg[9]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1__1_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] }));
  system_fc_0_0_fc_B_m_axi_buffer__parameterized0 buff_rdata
       (.D({buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49}),
        .DI(buff_rdata_n_51),
        .Q(usedw_reg),
        .S({buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf1 ),
        .\bus_wide_gen.data_buf_reg[0]_0 (\bus_wide_gen.data_buf_reg_n_1_[16] ),
        .\bus_wide_gen.data_buf_reg[10] (\bus_wide_gen.data_buf_reg_n_1_[26] ),
        .\bus_wide_gen.data_buf_reg[11] (\bus_wide_gen.data_buf_reg_n_1_[27] ),
        .\bus_wide_gen.data_buf_reg[12] (\bus_wide_gen.data_buf_reg_n_1_[28] ),
        .\bus_wide_gen.data_buf_reg[13] (\bus_wide_gen.data_buf_reg_n_1_[29] ),
        .\bus_wide_gen.data_buf_reg[14] (\bus_wide_gen.data_buf_reg_n_1_[30] ),
        .\bus_wide_gen.data_buf_reg[15] (\bus_wide_gen.data_buf_reg_n_1_[31] ),
        .\bus_wide_gen.data_buf_reg[15]_0 (\bus_wide_gen.len_cnt_reg [3:0]),
        .\bus_wide_gen.data_buf_reg[15]_1 (\bus_wide_gen.fifo_burst_n_32 ),
        .\bus_wide_gen.data_buf_reg[1] (\bus_wide_gen.data_buf_reg_n_1_[17] ),
        .\bus_wide_gen.data_buf_reg[2] (\bus_wide_gen.data_buf_reg_n_1_[18] ),
        .\bus_wide_gen.data_buf_reg[3] (\bus_wide_gen.data_buf_reg_n_1_[19] ),
        .\bus_wide_gen.data_buf_reg[4] (\bus_wide_gen.data_buf_reg_n_1_[20] ),
        .\bus_wide_gen.data_buf_reg[5] (\bus_wide_gen.data_buf_reg_n_1_[21] ),
        .\bus_wide_gen.data_buf_reg[6] (\bus_wide_gen.data_buf_reg_n_1_[22] ),
        .\bus_wide_gen.data_buf_reg[7] (\bus_wide_gen.data_buf_reg_n_1_[23] ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf_reg_n_1_[24] ),
        .\bus_wide_gen.data_buf_reg[9] (\bus_wide_gen.data_buf_reg_n_1_[25] ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.split_cnt_buf_reg_n_1_[0] ),
        .\bus_wide_gen.rdata_valid_t_reg_1 (\bus_wide_gen.fifo_burst_n_33 ),
        .data_vld_reg(fifo_rctl_n_2),
        .data_vld_reg_0(rs_rdata_n_4),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33}),
        .\dout_buf_reg[34]_1 (\bus_wide_gen.fifo_burst_n_6 ),
        .\dout_buf_reg[34]_2 (\bus_wide_gen.fifo_burst_n_31 ),
        .dout_valid_reg_0(buff_rdata_n_50),
        .dout_valid_reg_1(buff_rdata_n_52),
        .empty_n_reg_0(buff_rdata_n_16),
        .full_n_reg_0(full_n_reg),
        .m_axi_B_RRESP(m_axi_B_RRESP),
        .m_axi_B_RVALID(m_axi_B_RVALID),
        .mem_reg_0(mem_reg),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[6]_0 ({buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}),
        .\usedw_reg[7]_0 ({p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8}));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_49),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_39),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_38),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_37),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_36),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_35),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_34),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_33),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[16] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_32),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[17] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[18] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[19] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_48),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[20] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[21] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[22] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[23] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_47),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_46),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_45),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_44),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_43),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_42),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_41),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_40),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[9] ),
        .R(1'b0));
  system_fc_0_0_fc_B_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.CO(first_sect),
        .E(pop0),
        .Q({\start_addr_buf_reg_n_1_[11] ,\start_addr_buf_reg_n_1_[10] ,\start_addr_buf_reg_n_1_[9] ,\start_addr_buf_reg_n_1_[8] ,\start_addr_buf_reg_n_1_[7] ,\start_addr_buf_reg_n_1_[6] ,\start_addr_buf_reg_n_1_[5] ,\start_addr_buf_reg_n_1_[4] ,\start_addr_buf_reg_n_1_[3] ,\start_addr_buf_reg_n_1_[2] }),
        .SR(\bus_wide_gen.fifo_burst_n_2 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_4 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf[15]_i_4__1 (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[6] (\bus_wide_gen.fifo_burst_n_32 ),
        .\bus_wide_gen.split_cnt_buf (\bus_wide_gen.split_cnt_buf ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_6 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.fifo_burst_n_28 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.split_cnt_buf_reg_n_1_[0] ),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.loop_cnt_reg[0] (\could_multi_bursts.sect_handling_reg_n_1 ),
        .\could_multi_bursts.loop_cnt_reg[1] (\bus_wide_gen.fifo_burst_n_37 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_3 ),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_wide_gen.fifo_burst_n_5 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_wide_gen.fifo_burst_n_23 ),
        .\could_multi_bursts.sect_handling_reg_2 (p_21_in),
        .\could_multi_bursts.sect_handling_reg_3 ({\sect_len_buf_reg_n_1_[9] ,\sect_len_buf_reg_n_1_[8] ,\sect_len_buf_reg_n_1_[7] ,\sect_len_buf_reg_n_1_[6] ,\sect_len_buf_reg_n_1_[5] ,\sect_len_buf_reg_n_1_[4] ,\sect_len_buf_reg_n_1_[3] ,\sect_len_buf_reg_n_1_[2] ,\sect_len_buf_reg_n_1_[1] ,\sect_len_buf_reg_n_1_[0] }),
        .\could_multi_bursts.sect_handling_reg_4 (\could_multi_bursts.loop_cnt_reg ),
        .dout_valid_reg(\bus_wide_gen.fifo_burst_n_24 ),
        .empty_n_reg_0(\bus_wide_gen.fifo_burst_n_30 ),
        .\end_addr_buf_reg[11] (\bus_wide_gen.fifo_burst_n_17 ),
        .\end_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_26 ),
        .\end_addr_buf_reg[3] (\bus_wide_gen.fifo_burst_n_9 ),
        .\end_addr_buf_reg[4] (\bus_wide_gen.fifo_burst_n_10 ),
        .\end_addr_buf_reg[6] (\bus_wide_gen.fifo_burst_n_12 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .full_n_reg_0(rs_rdata_n_4),
        .in(arlen_tmp),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(\bus_wide_gen.fifo_burst_n_27 ),
        .m_axi_B_ARREADY(m_axi_B_ARREADY),
        .\pout_reg[3] (buff_rdata_n_50),
        .\pout_reg[3]_0 (fifo_rctl_n_2),
        .\pout_reg[3]_1 (fifo_rctl_n_3),
        .\q_reg[8]_0 (\bus_wide_gen.fifo_burst_n_31 ),
        .\q_reg[9]_0 (\bus_wide_gen.fifo_burst_n_33 ),
        .\q_reg[9]_1 (\bus_wide_gen.data_buf1 ),
        .\q_reg[9]_2 (\sect_addr_buf_reg_n_1_[1] ),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(\bus_wide_gen.fifo_burst_n_38 ),
        .rreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_39 ),
        .rreq_handling_reg_1(rreq_handling_reg_n_1),
        .rreq_handling_reg_2(fifo_rreq_valid_buf_reg_n_1),
        .s_ready_t_reg(\bus_wide_gen.fifo_burst_n_7 ),
        .\sect_end_buf_reg[1] (last_sect),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_1_[1] ),
        .\sect_len_buf_reg[9] ({\end_addr_buf_reg_n_1_[11] ,\end_addr_buf_reg_n_1_[10] ,\end_addr_buf_reg_n_1_[9] ,\end_addr_buf_reg_n_1_[8] ,\end_addr_buf_reg_n_1_[7] ,\end_addr_buf_reg_n_1_[6] ,\end_addr_buf_reg_n_1_[5] ,\end_addr_buf_reg_n_1_[4] ,\end_addr_buf_reg_n_1_[3] ,\end_addr_buf_reg_n_1_[2] ,\end_addr_buf_reg_n_1_[1] }),
        .\sect_len_buf_reg[9]_0 (beat_len_buf),
        .\start_addr_buf_reg[10] (\bus_wide_gen.fifo_burst_n_16 ),
        .\start_addr_buf_reg[2] (\bus_wide_gen.fifo_burst_n_8 ),
        .\start_addr_buf_reg[5] (\bus_wide_gen.fifo_burst_n_11 ),
        .\start_addr_buf_reg[7] (\bus_wide_gen.fifo_burst_n_13 ),
        .\start_addr_buf_reg[8] (\bus_wide_gen.fifo_burst_n_14 ),
        .\start_addr_buf_reg[9] (\bus_wide_gen.fifo_burst_n_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [4]),
        .I1(\bus_wide_gen.len_cnt_reg [2]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4__1_n_1 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3__1 
       (.I0(\bus_wide_gen.len_cnt_reg [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4__1_n_1 ),
        .I2(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_4__1 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_4__1_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_52),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2__1 
       (.I0(\sect_addr_buf_reg_n_1_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3__1 
       (.I0(m_axi_B_ARADDR[2]),
        .I1(ARLEN[0]),
        .I2(ARLEN[1]),
        .I3(ARLEN[2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3__1_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4__1 
       (.I0(m_axi_B_ARADDR[1]),
        .I1(ARLEN[1]),
        .I2(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4__1_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5__1 
       (.I0(m_axi_B_ARADDR[0]),
        .I1(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3__1 
       (.I0(m_axi_B_ARADDR[4]),
        .I1(ARLEN[2]),
        .I2(ARLEN[1]),
        .I3(ARLEN[0]),
        .I4(ARLEN[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3__1_n_1 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4__1 
       (.I0(m_axi_B_ARADDR[3]),
        .I1(ARLEN[2]),
        .I2(ARLEN[1]),
        .I3(ARLEN[0]),
        .I4(ARLEN[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1__1 
       (.I0(\sect_addr_buf_reg_n_1_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_37 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_B_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_B_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_B_ARADDR[10]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2__1 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_B_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_B_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_B_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_B_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_B_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_B_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2__1 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2__1_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_B_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_B_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_B_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_B_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_B_ARADDR[18]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2__1 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2__1_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_B_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_B_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_B_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_B_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_B_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2__1 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2__1_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_B_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_B_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_B_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_B_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_B_ARADDR[26]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2__1 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2__1_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_B_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_B_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_B_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_B_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_B_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2__1_n_1 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_3 ,\could_multi_bursts.araddr_buf_reg[31]_i_4__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4__0_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_B_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_B_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_B_ARADDR[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_4 }),
        .CYINIT(1'b0),
        .DI({m_axi_B_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__1_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3__1_n_1 ,\could_multi_bursts.araddr_buf[4]_i_4__1_n_1 ,\could_multi_bursts.araddr_buf[4]_i_5__1_n_1 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_B_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_B_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_B_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_B_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2__1 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2__1_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__1_n_4 }),
        .CYINIT(1'b0),
        .DI(m_axi_B_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_B_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3__1_n_1 ,\could_multi_bursts.araddr_buf[8]_i_4__1_n_1 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_B_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(ARLEN[3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_1 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1__1 
       (.I0(\start_addr_reg_n_1_[1] ),
        .I1(\align_len_reg_n_1_[1] ),
        .O(end_addr[1]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[4] ,\start_addr_reg_n_1_[3] ,\start_addr_reg_n_1_[2] ,\start_addr_reg_n_1_[1] }),
        .O({end_addr[4:2],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__1_n_1,end_addr_carry_i_2__1_n_1,end_addr_carry_i_3__1_n_1,end_addr_carry_i_4__1_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_1),
        .CO({end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[8] ,\start_addr_reg_n_1_[7] ,\start_addr_reg_n_1_[6] ,\start_addr_reg_n_1_[5] }),
        .O(end_addr[8:5]),
        .S({end_addr_carry__0_i_1__1_n_1,end_addr_carry__0_i_2__1_n_1,end_addr_carry__0_i_3__1_n_1,end_addr_carry__0_i_4__1_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__1
       (.I0(\start_addr_reg_n_1_[8] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_1__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__1
       (.I0(\start_addr_reg_n_1_[7] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_2__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__1
       (.I0(\start_addr_reg_n_1_[6] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_3__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__1
       (.I0(\start_addr_reg_n_1_[5] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_4__1_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_1),
        .CO({end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[12] ,\start_addr_reg_n_1_[11] ,\start_addr_reg_n_1_[10] ,\start_addr_reg_n_1_[9] }),
        .O(end_addr[12:9]),
        .S({end_addr_carry__1_i_1__1_n_1,end_addr_carry__1_i_2__1_n_1,end_addr_carry__1_i_3__1_n_1,end_addr_carry__1_i_4__1_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__1
       (.I0(\start_addr_reg_n_1_[12] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_1__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__1
       (.I0(\start_addr_reg_n_1_[11] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_2__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__1
       (.I0(\start_addr_reg_n_1_[10] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_3__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__1
       (.I0(\start_addr_reg_n_1_[9] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_4__1_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_1),
        .CO({end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[16] ,\start_addr_reg_n_1_[15] ,\start_addr_reg_n_1_[14] ,\start_addr_reg_n_1_[13] }),
        .O(end_addr[16:13]),
        .S({end_addr_carry__2_i_1__1_n_1,end_addr_carry__2_i_2__1_n_1,end_addr_carry__2_i_3__1_n_1,end_addr_carry__2_i_4__1_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__1
       (.I0(\start_addr_reg_n_1_[16] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_1__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__1
       (.I0(\start_addr_reg_n_1_[15] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_2__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__1
       (.I0(\start_addr_reg_n_1_[14] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_3__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__1
       (.I0(\start_addr_reg_n_1_[13] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_4__1_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_1),
        .CO({end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[20] ,\start_addr_reg_n_1_[19] ,\start_addr_reg_n_1_[18] ,\start_addr_reg_n_1_[17] }),
        .O(end_addr[20:17]),
        .S({end_addr_carry__3_i_1__1_n_1,end_addr_carry__3_i_2__1_n_1,end_addr_carry__3_i_3__1_n_1,end_addr_carry__3_i_4__1_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__1
       (.I0(\start_addr_reg_n_1_[20] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_1__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__1
       (.I0(\start_addr_reg_n_1_[19] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_2__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__1
       (.I0(\start_addr_reg_n_1_[18] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_3__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__1
       (.I0(\start_addr_reg_n_1_[17] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_4__1_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_1),
        .CO({end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[24] ,\start_addr_reg_n_1_[23] ,\start_addr_reg_n_1_[22] ,\start_addr_reg_n_1_[21] }),
        .O(end_addr[24:21]),
        .S({end_addr_carry__4_i_1__1_n_1,end_addr_carry__4_i_2__1_n_1,end_addr_carry__4_i_3__1_n_1,end_addr_carry__4_i_4__1_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__1
       (.I0(\start_addr_reg_n_1_[24] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_1__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__1
       (.I0(\start_addr_reg_n_1_[23] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_2__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__1
       (.I0(\start_addr_reg_n_1_[22] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_3__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__1
       (.I0(\start_addr_reg_n_1_[21] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_4__1_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_1),
        .CO({end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[28] ,\start_addr_reg_n_1_[27] ,\start_addr_reg_n_1_[26] ,\start_addr_reg_n_1_[25] }),
        .O(end_addr[28:25]),
        .S({end_addr_carry__5_i_1__1_n_1,end_addr_carry__5_i_2__1_n_1,end_addr_carry__5_i_3__1_n_1,end_addr_carry__5_i_4__1_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__1
       (.I0(\start_addr_reg_n_1_[28] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_1__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__1
       (.I0(\start_addr_reg_n_1_[27] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_2__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__1
       (.I0(\start_addr_reg_n_1_[26] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_3__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__1
       (.I0(\start_addr_reg_n_1_[25] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_4__1_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_1),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:2],end_addr_carry__6_n_3,end_addr_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_1_[30] ,\start_addr_reg_n_1_[29] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3],end_addr[31:29]}),
        .S({1'b0,end_addr_carry__6_i_1__1_n_1,end_addr_carry__6_i_2__1_n_1,end_addr_carry__6_i_3__1_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__1
       (.I0(\align_len_reg_n_1_[31] ),
        .I1(\start_addr_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_1__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__1
       (.I0(\start_addr_reg_n_1_[30] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_2__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3__1
       (.I0(\start_addr_reg_n_1_[29] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_3__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__1
       (.I0(\start_addr_reg_n_1_[4] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry_i_1__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__1
       (.I0(\start_addr_reg_n_1_[3] ),
        .I1(\align_len_reg_n_1_[3] ),
        .O(end_addr_carry_i_2__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__1
       (.I0(\start_addr_reg_n_1_[2] ),
        .I1(\align_len_reg_n_1_[2] ),
        .O(end_addr_carry_i_3__1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__1
       (.I0(\start_addr_reg_n_1_[1] ),
        .I1(\align_len_reg_n_1_[1] ),
        .O(end_addr_carry_i_4__1_n_1));
  system_fc_0_0_fc_B_m_axi_fifo__parameterized1 fifo_rctl
       (.E(\bus_wide_gen.last_split ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_vld_reg_0(fifo_rctl_n_3),
        .data_vld_reg_1(buff_rdata_n_16),
        .empty_n_reg_0(fifo_rctl_n_2),
        .empty_n_reg_1(data_pack),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_B_ARREADY(m_axi_B_ARREADY),
        .\pout[3]_i_5__1 (\could_multi_bursts.sect_handling_reg_n_1 ),
        .\pout[3]_i_5__1_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\pout_reg[3]_0 (\bus_wide_gen.fifo_burst_n_30 ));
  system_fc_0_0_fc_B_m_axi_fifo__parameterized0 fifo_rreq
       (.D({fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56}),
        .E(pop0),
        .Q({fifo_rreq_data[34],fifo_rreq_data[32],fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36}),
        .S({fifo_rreq_n_59,fifo_rreq_n_60}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_vld_reg_0(rs2f_rreq_valid),
        .empty_n_reg_0(align_len),
        .\end_addr_buf_reg[31] ({fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63}),
        .\end_addr_buf_reg[31]_0 (fifo_rreq_valid_buf_reg_n_1),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(next_rreq),
        .last_sect_carry__0({\sect_cnt_reg_n_1_[19] ,\sect_cnt_reg_n_1_[18] ,\sect_cnt_reg_n_1_[17] ,\sect_cnt_reg_n_1_[16] ,\sect_cnt_reg_n_1_[15] ,\sect_cnt_reg_n_1_[14] ,\sect_cnt_reg_n_1_[13] ,\sect_cnt_reg_n_1_[12] ,\sect_cnt_reg_n_1_[0] }),
        .last_sect_carry__0_0(p_0_in0_in[19:12]),
        .\q_reg[30]_0 (rs2f_rreq_data),
        .\q_reg[32]_0 (fifo_rreq_n_3),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[19] ({\start_addr_reg_n_1_[31] ,\start_addr_reg_n_1_[30] ,\start_addr_reg_n_1_[29] ,\start_addr_reg_n_1_[28] ,\start_addr_reg_n_1_[27] ,\start_addr_reg_n_1_[26] ,\start_addr_reg_n_1_[25] ,\start_addr_reg_n_1_[24] ,\start_addr_reg_n_1_[23] ,\start_addr_reg_n_1_[22] ,\start_addr_reg_n_1_[21] ,\start_addr_reg_n_1_[20] ,\start_addr_reg_n_1_[19] ,\start_addr_reg_n_1_[18] ,\start_addr_reg_n_1_[17] ,\start_addr_reg_n_1_[16] ,\start_addr_reg_n_1_[15] ,\start_addr_reg_n_1_[14] ,\start_addr_reg_n_1_[13] ,\start_addr_reg_n_1_[12] }),
        .\start_addr_reg[1] (\bus_wide_gen.fifo_burst_n_3 ),
        .\start_addr_reg[1]_0 (last_sect),
        .\start_addr_reg[1]_1 (rreq_handling_reg_n_1));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_1),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__1_n_1,first_sect_carry_i_2__1_n_1,first_sect_carry_i_3__1_n_1,first_sect_carry_i_4__1_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_1),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_3,first_sect_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__1_n_1,first_sect_carry__0_i_2__1_n_1,first_sect_carry__0_i_3__1_n_1}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__1
       (.I0(p_0_in_0[19]),
        .I1(\sect_cnt_reg_n_1_[19] ),
        .I2(p_0_in_0[18]),
        .I3(\sect_cnt_reg_n_1_[18] ),
        .O(first_sect_carry__0_i_1__1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__1
       (.I0(\sect_cnt_reg_n_1_[15] ),
        .I1(p_0_in_0[15]),
        .I2(\sect_cnt_reg_n_1_[16] ),
        .I3(p_0_in_0[16]),
        .I4(p_0_in_0[17]),
        .I5(\sect_cnt_reg_n_1_[17] ),
        .O(first_sect_carry__0_i_2__1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__1
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_1_[14] ),
        .I2(\sect_cnt_reg_n_1_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_1_[13] ),
        .I5(p_0_in_0[13]),
        .O(first_sect_carry__0_i_3__1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__1
       (.I0(p_0_in_0[11]),
        .I1(\sect_cnt_reg_n_1_[11] ),
        .I2(\sect_cnt_reg_n_1_[10] ),
        .I3(p_0_in_0[10]),
        .I4(\sect_cnt_reg_n_1_[9] ),
        .I5(p_0_in_0[9]),
        .O(first_sect_carry_i_1__1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__1
       (.I0(\sect_cnt_reg_n_1_[8] ),
        .I1(p_0_in_0[8]),
        .I2(\sect_cnt_reg_n_1_[6] ),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[7]),
        .I5(\sect_cnt_reg_n_1_[7] ),
        .O(first_sect_carry_i_2__1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__1
       (.I0(p_0_in_0[5]),
        .I1(\sect_cnt_reg_n_1_[5] ),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_1_[4] ),
        .I5(p_0_in_0[4]),
        .O(first_sect_carry_i_3__1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__1
       (.I0(\sect_cnt_reg_n_1_[2] ),
        .I1(p_0_in_0[2]),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[1]),
        .I5(\sect_cnt_reg_n_1_[1] ),
        .O(first_sect_carry_i_4__1_n_1));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_3),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__1_n_1,last_sect_carry_i_2__1_n_1,last_sect_carry_i_3__1_n_1,last_sect_carry_i_4__1_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_1),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_3,last_sect_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__1
       (.I0(p_0_in0_in[11]),
        .I1(\sect_cnt_reg_n_1_[11] ),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_1_[10] ),
        .I5(p_0_in0_in[10]),
        .O(last_sect_carry_i_1__1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__1
       (.I0(\sect_cnt_reg_n_1_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_1_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_1_[8] ),
        .O(last_sect_carry_i_2__1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__1
       (.I0(p_0_in0_in[5]),
        .I1(\sect_cnt_reg_n_1_[5] ),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_1_[4] ),
        .I5(p_0_in0_in[4]),
        .O(last_sect_carry_i_3__1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__1
       (.I0(\sect_cnt_reg_n_1_[0] ),
        .I1(p_0_in0_in[0]),
        .I2(\sect_cnt_reg_n_1_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_1_[2] ),
        .O(last_sect_carry_i_4__1_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_51}),
        .O({p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8}),
        .S({buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_1),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_3,p_0_out_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry__0_n_8}),
        .S({1'b0,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(rreq_handling_reg_n_1),
        .R(ap_rst_n_inv));
  system_fc_0_0_fc_B_m_axi_reg_slice__parameterized0 rs_rdata
       (.D(D[2:1]),
        .Q(Q[2:1]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.rdata_valid_t_reg (rs_rdata_n_4),
        .\data_p1_reg[15]_0 (\data_p1_reg[15] ),
        .\data_p2_reg[15]_0 ({\bus_wide_gen.data_buf_reg_n_1_[15] ,\bus_wide_gen.data_buf_reg_n_1_[14] ,\bus_wide_gen.data_buf_reg_n_1_[13] ,\bus_wide_gen.data_buf_reg_n_1_[12] ,\bus_wide_gen.data_buf_reg_n_1_[11] ,\bus_wide_gen.data_buf_reg_n_1_[10] ,\bus_wide_gen.data_buf_reg_n_1_[9] ,\bus_wide_gen.data_buf_reg_n_1_[8] ,\bus_wide_gen.data_buf_reg_n_1_[7] ,\bus_wide_gen.data_buf_reg_n_1_[6] ,\bus_wide_gen.data_buf_reg_n_1_[5] ,\bus_wide_gen.data_buf_reg_n_1_[4] ,\bus_wide_gen.data_buf_reg_n_1_[3] ,\bus_wide_gen.data_buf_reg_n_1_[2] ,\bus_wide_gen.data_buf_reg_n_1_[1] ,\bus_wide_gen.data_buf_reg_n_1_[0] }),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_wide_gen.rdata_valid_t_reg_n_1 ));
  system_fc_0_0_fc_B_m_axi_reg_slice rs_rreq
       (.D(D[0]),
        .E(E),
        .Q(Q[0]),
        .W_ARREADY(W_ARREADY),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[30]_0 (rs2f_rreq_data),
        .\data_p2_reg[30]_0 (\data_p2_reg[30] ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0]_0 (rs2f_rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[5] ),
        .O(sect_addr[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_1_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_1_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_1_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_1_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_1_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_1_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_1_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_1_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_1_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_1_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_1_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_1_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_1_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_1_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_1_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_1_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_1_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_1_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_1_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_1_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_1_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_1_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_1_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_1_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_1_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_1_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_1_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_1_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_1_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_1_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_1_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4}),
        .CYINIT(\sect_cnt_reg_n_1_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_1_[4] ,\sect_cnt_reg_n_1_[3] ,\sect_cnt_reg_n_1_[2] ,\sect_cnt_reg_n_1_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_1),
        .CO({sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_1_[8] ,\sect_cnt_reg_n_1_[7] ,\sect_cnt_reg_n_1_[6] ,\sect_cnt_reg_n_1_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_1),
        .CO({sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_1_[12] ,\sect_cnt_reg_n_1_[11] ,\sect_cnt_reg_n_1_[10] ,\sect_cnt_reg_n_1_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_1),
        .CO({sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_1_[16] ,\sect_cnt_reg_n_1_[15] ,\sect_cnt_reg_n_1_[14] ,\sect_cnt_reg_n_1_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_1),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_1_[19] ,\sect_cnt_reg_n_1_[18] ,\sect_cnt_reg_n_1_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_56),
        .Q(\sect_cnt_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_46),
        .Q(\sect_cnt_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_45),
        .Q(\sect_cnt_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_44),
        .Q(\sect_cnt_reg_n_1_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_43),
        .Q(\sect_cnt_reg_n_1_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_42),
        .Q(\sect_cnt_reg_n_1_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_41),
        .Q(\sect_cnt_reg_n_1_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_40),
        .Q(\sect_cnt_reg_n_1_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_39),
        .Q(\sect_cnt_reg_n_1_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_38),
        .Q(\sect_cnt_reg_n_1_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_37),
        .Q(\sect_cnt_reg_n_1_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_55),
        .Q(\sect_cnt_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_54),
        .Q(\sect_cnt_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_53),
        .Q(\sect_cnt_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_52),
        .Q(\sect_cnt_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_51),
        .Q(\sect_cnt_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_50),
        .Q(\sect_cnt_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_49),
        .Q(\sect_cnt_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_48),
        .Q(\sect_cnt_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_38 ),
        .D(fifo_rreq_n_47),
        .Q(\sect_cnt_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\sect_end_buf_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\sect_len_buf_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\sect_len_buf_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\sect_len_buf_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\sect_len_buf_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\sect_len_buf_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\sect_len_buf_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\sect_len_buf_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\sect_len_buf_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\sect_len_buf_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_5 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\sect_len_buf_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[10] ),
        .Q(\start_addr_buf_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[11] ),
        .Q(\start_addr_buf_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[12] ),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[13] ),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[14] ),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[15] ),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[16] ),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[17] ),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[18] ),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[19] ),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[1] ),
        .Q(\start_addr_buf_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[20] ),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[21] ),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[22] ),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[23] ),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[24] ),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[25] ),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[26] ),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[27] ),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[28] ),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[29] ),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[2] ),
        .Q(\start_addr_buf_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[30] ),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[31] ),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[3] ),
        .Q(\start_addr_buf_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[4] ),
        .Q(\start_addr_buf_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[5] ),
        .Q(\start_addr_buf_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[6] ),
        .Q(\start_addr_buf_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[7] ),
        .Q(\start_addr_buf_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[8] ),
        .Q(\start_addr_buf_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[9] ),
        .Q(\start_addr_buf_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_27),
        .Q(\start_addr_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_26),
        .Q(\start_addr_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_25),
        .Q(\start_addr_reg_n_1_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_24),
        .Q(\start_addr_reg_n_1_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_23),
        .Q(\start_addr_reg_n_1_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_22),
        .Q(\start_addr_reg_n_1_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_21),
        .Q(\start_addr_reg_n_1_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_20),
        .Q(\start_addr_reg_n_1_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_19),
        .Q(\start_addr_reg_n_1_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_18),
        .Q(\start_addr_reg_n_1_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_17),
        .Q(\start_addr_reg_n_1_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_16),
        .Q(\start_addr_reg_n_1_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_15),
        .Q(\start_addr_reg_n_1_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_14),
        .Q(\start_addr_reg_n_1_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_13),
        .Q(\start_addr_reg_n_1_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_12),
        .Q(\start_addr_reg_n_1_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_11),
        .Q(\start_addr_reg_n_1_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_10),
        .Q(\start_addr_reg_n_1_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_9),
        .Q(\start_addr_reg_n_1_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_8),
        .Q(\start_addr_reg_n_1_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_7),
        .Q(\start_addr_reg_n_1_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_6),
        .Q(\start_addr_reg_n_1_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_31),
        .Q(\start_addr_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_30),
        .Q(\start_addr_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_29),
        .Q(\start_addr_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_28),
        .Q(\start_addr_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_B_m_axi_reg_slice" *) 
module system_fc_0_0_fc_B_m_axi_reg_slice
   (s_ready_t_reg_0,
    E,
    D,
    \state_reg[0]_0 ,
    \data_p1_reg[30]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    W_ARREADY,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    rs2f_rreq_ack,
    \data_p2_reg[30]_0 );
  output s_ready_t_reg_0;
  output [0:0]E;
  output [0:0]D;
  output [0:0]\state_reg[0]_0 ;
  output [30:0]\data_p1_reg[30]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input W_ARREADY;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[1]_1 ;
  input rs2f_rreq_ack;
  input [30:0]\data_p2_reg[30]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire W_ARREADY;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__1_n_1 ;
  wire \data_p1[10]_i_1__1_n_1 ;
  wire \data_p1[11]_i_1__1_n_1 ;
  wire \data_p1[12]_i_1__1_n_1 ;
  wire \data_p1[13]_i_1__1_n_1 ;
  wire \data_p1[14]_i_1__1_n_1 ;
  wire \data_p1[15]_i_1__2_n_1 ;
  wire \data_p1[16]_i_1__1_n_1 ;
  wire \data_p1[17]_i_1__1_n_1 ;
  wire \data_p1[18]_i_1__1_n_1 ;
  wire \data_p1[19]_i_1__1_n_1 ;
  wire \data_p1[1]_i_1__1_n_1 ;
  wire \data_p1[20]_i_1__1_n_1 ;
  wire \data_p1[21]_i_1__1_n_1 ;
  wire \data_p1[22]_i_1__1_n_1 ;
  wire \data_p1[23]_i_1__1_n_1 ;
  wire \data_p1[24]_i_1__1_n_1 ;
  wire \data_p1[25]_i_1__1_n_1 ;
  wire \data_p1[26]_i_1__1_n_1 ;
  wire \data_p1[27]_i_1__1_n_1 ;
  wire \data_p1[28]_i_1__1_n_1 ;
  wire \data_p1[29]_i_1__1_n_1 ;
  wire \data_p1[2]_i_1__1_n_1 ;
  wire \data_p1[30]_i_2__1_n_1 ;
  wire \data_p1[3]_i_1__1_n_1 ;
  wire \data_p1[4]_i_1__1_n_1 ;
  wire \data_p1[5]_i_1__1_n_1 ;
  wire \data_p1[6]_i_1__1_n_1 ;
  wire \data_p1[7]_i_1__1_n_1 ;
  wire \data_p1[8]_i_1__1_n_1 ;
  wire \data_p1[9]_i_1__1_n_1 ;
  wire [30:0]\data_p1_reg[30]_0 ;
  wire [30:0]data_p2;
  wire [30:0]\data_p2_reg[30]_0 ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__3_n_1;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_1 ;
  wire \state[1]_i_1__3_n_1 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h000000000080FF00)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(W_ARREADY),
        .I2(Q),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(rs2f_rreq_ack),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0080FF80007F0080)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(W_ARREADY),
        .I2(Q),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF08888888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(s_ready_t_reg_0),
        .I3(W_ARREADY),
        .I4(Q),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'h4D40404040404040)) 
    \data_p1[30]_i_1__1 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .I4(W_ARREADY),
        .I5(Q),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_2__1 
       (.I0(\data_p2_reg[30]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_2__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg[30]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__1_n_1 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_2__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_1 ),
        .Q(\data_p1_reg[30]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[30]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(Q),
        .I2(W_ARREADY),
        .O(E));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[30]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(W_ARREADY),
        .I2(Q),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFAAAAAAFF2AFF)) 
    s_ready_t_i_1__3
       (.I0(s_ready_t_reg_0),
        .I1(W_ARREADY),
        .I2(Q),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__3_n_1));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_1),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \state[0]_i_1__3 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(Q),
        .I4(W_ARREADY),
        .I5(s_ready_t_reg_0),
        .O(\state[0]_i_1__3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    \state[1]_i_1__3 
       (.I0(Q),
        .I1(W_ARREADY),
        .I2(s_ready_t_reg_0),
        .I3(state),
        .I4(\state_reg[0]_0 ),
        .I5(rs2f_rreq_ack),
        .O(\state[1]_i_1__3_n_1 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_1 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_1 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_B_m_axi_reg_slice" *) 
module system_fc_0_0_fc_B_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    D,
    \bus_wide_gen.rdata_valid_t_reg ,
    \data_p1_reg[15]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    s_ready_t_reg_0,
    \data_p2_reg[15]_0 );
  output rdata_ack_t;
  output [1:0]D;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output [15:0]\data_p1_reg[15]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input s_ready_t_reg_0;
  input [15:0]\data_p2_reg[15]_0 ;

  wire B_RVALID;
  wire [1:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__2_n_1 ;
  wire \data_p1[10]_i_1__2_n_1 ;
  wire \data_p1[11]_i_1__2_n_1 ;
  wire \data_p1[12]_i_1__2_n_1 ;
  wire \data_p1[13]_i_1__2_n_1 ;
  wire \data_p1[14]_i_1__2_n_1 ;
  wire \data_p1[15]_i_2_n_1 ;
  wire \data_p1[1]_i_1__2_n_1 ;
  wire \data_p1[2]_i_1__2_n_1 ;
  wire \data_p1[3]_i_1__2_n_1 ;
  wire \data_p1[4]_i_1__2_n_1 ;
  wire \data_p1[5]_i_1__2_n_1 ;
  wire \data_p1[6]_i_1__2_n_1 ;
  wire \data_p1[7]_i_1__2_n_1 ;
  wire \data_p1[8]_i_1__2_n_1 ;
  wire \data_p1[9]_i_1__2_n_1 ;
  wire [15:0]\data_p1_reg[15]_0 ;
  wire [15:0]\data_p2_reg[15]_0 ;
  wire \data_p2_reg_n_1_[0] ;
  wire \data_p2_reg_n_1_[10] ;
  wire \data_p2_reg_n_1_[11] ;
  wire \data_p2_reg_n_1_[12] ;
  wire \data_p2_reg_n_1_[13] ;
  wire \data_p2_reg_n_1_[14] ;
  wire \data_p2_reg_n_1_[15] ;
  wire \data_p2_reg_n_1_[1] ;
  wire \data_p2_reg_n_1_[2] ;
  wire \data_p2_reg_n_1_[3] ;
  wire \data_p2_reg_n_1_[4] ;
  wire \data_p2_reg_n_1_[5] ;
  wire \data_p2_reg_n_1_[6] ;
  wire \data_p2_reg_n_1_[7] ;
  wire \data_p2_reg_n_1_[8] ;
  wire \data_p2_reg_n_1_[9] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__4_n_1;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_1 ;
  wire \state[1]_i_1__4_n_1 ;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h002C2C2C)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(B_RVALID),
        .I4(Q[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0CF8030803080308)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(B_RVALID),
        .I5(Q[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(B_RVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[1]),
        .I1(B_RVALID),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[0] ),
        .O(\data_p1[0]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[10] ),
        .O(\data_p1[10]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[11] ),
        .O(\data_p1[11]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[12] ),
        .O(\data_p1[12]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[13] ),
        .O(\data_p1[13]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[14] ),
        .O(\data_p1[14]_i_1__2_n_1 ));
  LUT5 #(
    .INIT(32'h40D54000)) 
    \data_p1[15]_i_1__1 
       (.I0(state__0[1]),
        .I1(Q[1]),
        .I2(B_RVALID),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_2 
       (.I0(\data_p2_reg[15]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[15] ),
        .O(\data_p1[15]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[1] ),
        .O(\data_p1[1]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[2] ),
        .O(\data_p1[2]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[3] ),
        .O(\data_p1[3]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[4] ),
        .O(\data_p1[4]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[5] ),
        .O(\data_p1[5]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[6] ),
        .O(\data_p1[6]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[7] ),
        .O(\data_p1[7]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[8] ),
        .O(\data_p1[8]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg[15]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[9] ),
        .O(\data_p1[9]_i_1__2_n_1 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_2_n_1 ),
        .Q(\data_p1_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_1 ),
        .Q(\data_p1_reg[15]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[15]_i_1__1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [0]),
        .Q(\data_p2_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [10]),
        .Q(\data_p2_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [11]),
        .Q(\data_p2_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [12]),
        .Q(\data_p2_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [13]),
        .Q(\data_p2_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [14]),
        .Q(\data_p2_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [15]),
        .Q(\data_p2_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [1]),
        .Q(\data_p2_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [2]),
        .Q(\data_p2_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [3]),
        .Q(\data_p2_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [4]),
        .Q(\data_p2_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [5]),
        .Q(\data_p2_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [6]),
        .Q(\data_p2_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [7]),
        .Q(\data_p2_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [8]),
        .Q(\data_p2_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[15]_0 [9]),
        .Q(\data_p2_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pout[2]_i_3 
       (.I0(s_ready_t_reg_0),
        .I1(rdata_ack_t),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT6 #(
    .INIT(64'hFFFFF77730003333)) 
    s_ready_t_i_1__4
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(B_RVALID),
        .I3(Q[1]),
        .I4(state__0[0]),
        .I5(rdata_ack_t),
        .O(s_ready_t_i_1__4_n_1));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_1),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__4 
       (.I0(Q[1]),
        .I1(B_RVALID),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__4 
       (.I0(s_ready_t_reg_0),
        .I1(state),
        .I2(B_RVALID),
        .I3(Q[1]),
        .O(\state[1]_i_1__4_n_1 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_1 ),
        .Q(B_RVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_1 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_CTRL_s_axi" *) 
module system_fc_0_0_fc_CTRL_s_axi
   (\FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CTRL_BVALID,
    D,
    \int_weight_V_reg[31]_0 ,
    \int_out_V_reg[31]_0 ,
    \int_bias_V_reg[31]_0 ,
    \int_in_V_reg[31]_0 ,
    s_axi_CTRL_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    interrupt,
    E,
    s_axi_CTRL_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    Q,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_AWADDR);
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CTRL_BVALID;
  output [0:0]D;
  output [30:0]\int_weight_V_reg[31]_0 ;
  output [30:0]\int_out_V_reg[31]_0 ;
  output [30:0]\int_bias_V_reg[31]_0 ;
  output [30:0]\int_in_V_reg[31]_0 ;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output interrupt;
  output [0:0]E;
  output [31:0]s_axi_CTRL_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_BREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input [1:0]Q;
  input \ap_CS_fsm_reg[0] ;
  input \ap_CS_fsm_reg[0]_0 ;
  input \ap_CS_fsm_reg[0]_1 ;
  input [5:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_RREADY;
  input s_axi_CTRL_ARVALID;
  input [5:0]s_axi_CTRL_AWADDR;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_1 ;
  wire \FSM_onehot_rstate[2]_i_1_n_1 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_1 ;
  wire \FSM_onehot_wstate[2]_i_1_n_1 ;
  wire \FSM_onehot_wstate[3]_i_1_n_1 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire int_ap_done;
  wire int_ap_done_i_1_n_1;
  wire int_ap_done_i_2_n_1;
  wire int_ap_done_i_3_n_1;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_1;
  wire int_auto_restart;
  wire int_auto_restart_i_1_n_1;
  wire [31:0]int_bias_V0;
  wire \int_bias_V[31]_i_1_n_1 ;
  wire \int_bias_V[31]_i_3_n_1 ;
  wire [30:0]\int_bias_V_reg[31]_0 ;
  wire \int_bias_V_reg_n_1_[0] ;
  wire int_gie_i_1_n_1;
  wire int_gie_i_2_n_1;
  wire int_gie_reg_n_1;
  wire \int_ier[0]_i_1_n_1 ;
  wire \int_ier[1]_i_1_n_1 ;
  wire \int_ier[1]_i_2_n_1 ;
  wire \int_ier_reg_n_1_[0] ;
  wire [31:0]int_in_V0;
  wire [30:0]\int_in_V_reg[31]_0 ;
  wire \int_in_V_reg_n_1_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_1 ;
  wire \int_isr[1]_i_1_n_1 ;
  wire \int_isr_reg_n_1_[0] ;
  wire [31:0]int_out_V0;
  wire \int_out_V[31]_i_1_n_1 ;
  wire [30:0]\int_out_V_reg[31]_0 ;
  wire \int_out_V_reg_n_1_[0] ;
  wire [31:0]int_weight_V0;
  wire \int_weight_V[31]_i_1_n_1 ;
  wire [30:0]\int_weight_V_reg[31]_0 ;
  wire \int_weight_V_reg_n_1_[0] ;
  wire interrupt;
  wire p_0_in;
  wire p_0_in0;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_1 ;
  wire \rdata[0]_i_3_n_1 ;
  wire \rdata[0]_i_4_n_1 ;
  wire \rdata[10]_i_1_n_1 ;
  wire \rdata[11]_i_1_n_1 ;
  wire \rdata[12]_i_1_n_1 ;
  wire \rdata[13]_i_1_n_1 ;
  wire \rdata[14]_i_1_n_1 ;
  wire \rdata[15]_i_1_n_1 ;
  wire \rdata[16]_i_1_n_1 ;
  wire \rdata[17]_i_1_n_1 ;
  wire \rdata[18]_i_1_n_1 ;
  wire \rdata[19]_i_1_n_1 ;
  wire \rdata[1]_i_2_n_1 ;
  wire \rdata[1]_i_3_n_1 ;
  wire \rdata[1]_i_4_n_1 ;
  wire \rdata[20]_i_1_n_1 ;
  wire \rdata[21]_i_1_n_1 ;
  wire \rdata[22]_i_1_n_1 ;
  wire \rdata[23]_i_1_n_1 ;
  wire \rdata[24]_i_1_n_1 ;
  wire \rdata[25]_i_1_n_1 ;
  wire \rdata[26]_i_1_n_1 ;
  wire \rdata[27]_i_1_n_1 ;
  wire \rdata[28]_i_1_n_1 ;
  wire \rdata[29]_i_1_n_1 ;
  wire \rdata[2]_i_2_n_1 ;
  wire \rdata[2]_i_3_n_1 ;
  wire \rdata[30]_i_1_n_1 ;
  wire \rdata[31]_i_1_n_1 ;
  wire \rdata[31]_i_3_n_1 ;
  wire \rdata[3]_i_2_n_1 ;
  wire \rdata[3]_i_3_n_1 ;
  wire \rdata[4]_i_1_n_1 ;
  wire \rdata[5]_i_1_n_1 ;
  wire \rdata[6]_i_1_n_1 ;
  wire \rdata[7]_i_2_n_1 ;
  wire \rdata[7]_i_3_n_1 ;
  wire \rdata[8]_i_1_n_1 ;
  wire \rdata[9]_i_1_n_1 ;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire waddr;
  wire \waddr_reg_n_1_[0] ;
  wire \waddr_reg_n_1_[1] ;
  wire \waddr_reg_n_1_[2] ;
  wire \waddr_reg_n_1_[3] ;
  wire \waddr_reg_n_1_[4] ;
  wire \waddr_reg_n_1_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h8FDD)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_RVALID),
        .I1(s_axi_CTRL_RREADY),
        .I2(s_axi_CTRL_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_1 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_1 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_1 ),
        .Q(s_axi_CTRL_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF353035)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_CTRL_BVALID),
        .I4(s_axi_CTRL_BREADY),
        .O(\FSM_onehot_wstate[1]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_WVALID),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_1 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_1 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_1 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_1 ),
        .Q(s_axi_CTRL_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IN_addr_reg_672[30]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(E));
  LUT6 #(
    .INIT(64'h2222222272222222)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[0]_1 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFF0000)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_1),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(ar_hs),
        .I3(int_ap_done_i_3_n_1),
        .I4(ap_done),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .O(int_ap_done_i_2_n_1));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .O(int_ap_done_i_3_n_1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_1),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_ready_i_1
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .O(ap_done));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(int_auto_restart),
        .I1(ap_done),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_1));
  LUT5 #(
    .INIT(32'h00000200)) 
    int_ap_start_i_2
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_1 ),
        .I2(\waddr_reg_n_1_[4] ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(\waddr_reg_n_1_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_1),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\waddr_reg_n_1_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_1_[4] ),
        .I4(\int_ier[1]_i_2_n_1 ),
        .I5(int_auto_restart),
        .O(int_auto_restart_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_1),
        .Q(int_auto_restart),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[0]_i_1 
       (.I0(\int_bias_V_reg_n_1_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_bias_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[10]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_bias_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[11]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_bias_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[12]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_bias_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[13]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_bias_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[14]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_bias_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[15]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_bias_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[16]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(int_bias_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[17]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(int_bias_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[18]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(int_bias_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[19]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(int_bias_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[1]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_bias_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[20]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(int_bias_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[21]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(int_bias_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[22]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(int_bias_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[23]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(int_bias_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[24]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [23]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(int_bias_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[25]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(int_bias_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[26]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(int_bias_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[27]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(int_bias_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[28]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(int_bias_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[29]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(int_bias_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[2]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_bias_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[30]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(int_bias_V0[30]));
  LUT5 #(
    .INIT(32'h00000100)) 
    \int_bias_V[31]_i_1 
       (.I0(\int_bias_V[31]_i_3_n_1 ),
        .I1(\waddr_reg_n_1_[4] ),
        .I2(\waddr_reg_n_1_[2] ),
        .I3(\waddr_reg_n_1_[5] ),
        .I4(\waddr_reg_n_1_[3] ),
        .O(\int_bias_V[31]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[31]_i_2 
       (.I0(\int_bias_V_reg[31]_0 [30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(int_bias_V0[31]));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \int_bias_V[31]_i_3 
       (.I0(\waddr_reg_n_1_[1] ),
        .I1(\waddr_reg_n_1_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CTRL_WVALID),
        .O(\int_bias_V[31]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[3]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_bias_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[4]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_bias_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[5]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_bias_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[6]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_bias_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[7]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_bias_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[8]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_bias_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bias_V[9]_i_1 
       (.I0(\int_bias_V_reg[31]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_bias_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[0]),
        .Q(\int_bias_V_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[10]),
        .Q(\int_bias_V_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[11]),
        .Q(\int_bias_V_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[12]),
        .Q(\int_bias_V_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[13]),
        .Q(\int_bias_V_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[14]),
        .Q(\int_bias_V_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[15]),
        .Q(\int_bias_V_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[16]),
        .Q(\int_bias_V_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[17]),
        .Q(\int_bias_V_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[18]),
        .Q(\int_bias_V_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[19]),
        .Q(\int_bias_V_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[1]),
        .Q(\int_bias_V_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[20]),
        .Q(\int_bias_V_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[21]),
        .Q(\int_bias_V_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[22]),
        .Q(\int_bias_V_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[23]),
        .Q(\int_bias_V_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[24]),
        .Q(\int_bias_V_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[25]),
        .Q(\int_bias_V_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[26]),
        .Q(\int_bias_V_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[27]),
        .Q(\int_bias_V_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[28]),
        .Q(\int_bias_V_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[29]),
        .Q(\int_bias_V_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[2]),
        .Q(\int_bias_V_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[30]),
        .Q(\int_bias_V_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[31]),
        .Q(\int_bias_V_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[3]),
        .Q(\int_bias_V_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[4]),
        .Q(\int_bias_V_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[5]),
        .Q(\int_bias_V_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[6]),
        .Q(\int_bias_V_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[7]),
        .Q(\int_bias_V_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[8]),
        .Q(\int_bias_V_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bias_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_bias_V[31]_i_1_n_1 ),
        .D(int_bias_V0[9]),
        .Q(\int_bias_V_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_1_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(int_gie_i_2_n_1),
        .I4(int_gie_reg_n_1),
        .O(int_gie_i_1_n_1));
  LUT4 #(
    .INIT(16'h0002)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_1_[2] ),
        .I1(\waddr_reg_n_1_[4] ),
        .I2(\waddr_reg_n_1_[5] ),
        .I3(\int_bias_V[31]_i_3_n_1 ),
        .O(int_gie_i_2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_1),
        .Q(int_gie_reg_n_1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_1_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_1_[4] ),
        .I4(\int_ier[1]_i_2_n_1 ),
        .I5(\int_ier_reg_n_1_[0] ),
        .O(\int_ier[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(\waddr_reg_n_1_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_1_[4] ),
        .I4(\int_ier[1]_i_2_n_1 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_1_[1] ),
        .I1(\waddr_reg_n_1_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CTRL_WVALID),
        .I4(\waddr_reg_n_1_[5] ),
        .I5(\waddr_reg_n_1_[2] ),
        .O(\int_ier[1]_i_2_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_1 ),
        .Q(\int_ier_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_1 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[0]_i_1 
       (.I0(\int_in_V_reg_n_1_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_in_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[10]_i_1 
       (.I0(\int_in_V_reg[31]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_in_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[11]_i_1 
       (.I0(\int_in_V_reg[31]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_in_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[12]_i_1 
       (.I0(\int_in_V_reg[31]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_in_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[13]_i_1 
       (.I0(\int_in_V_reg[31]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_in_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[14]_i_1 
       (.I0(\int_in_V_reg[31]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_in_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[15]_i_1 
       (.I0(\int_in_V_reg[31]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_in_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[16]_i_1 
       (.I0(\int_in_V_reg[31]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(int_in_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[17]_i_1 
       (.I0(\int_in_V_reg[31]_0 [16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(int_in_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[18]_i_1 
       (.I0(\int_in_V_reg[31]_0 [17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(int_in_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[19]_i_1 
       (.I0(\int_in_V_reg[31]_0 [18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(int_in_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[1]_i_1 
       (.I0(\int_in_V_reg[31]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_in_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[20]_i_1 
       (.I0(\int_in_V_reg[31]_0 [19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(int_in_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[21]_i_1 
       (.I0(\int_in_V_reg[31]_0 [20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(int_in_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[22]_i_1 
       (.I0(\int_in_V_reg[31]_0 [21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(int_in_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[23]_i_1 
       (.I0(\int_in_V_reg[31]_0 [22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(int_in_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[24]_i_1 
       (.I0(\int_in_V_reg[31]_0 [23]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(int_in_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[25]_i_1 
       (.I0(\int_in_V_reg[31]_0 [24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(int_in_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[26]_i_1 
       (.I0(\int_in_V_reg[31]_0 [25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(int_in_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[27]_i_1 
       (.I0(\int_in_V_reg[31]_0 [26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(int_in_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[28]_i_1 
       (.I0(\int_in_V_reg[31]_0 [27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(int_in_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[29]_i_1 
       (.I0(\int_in_V_reg[31]_0 [28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(int_in_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[2]_i_1 
       (.I0(\int_in_V_reg[31]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_in_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[30]_i_1 
       (.I0(\int_in_V_reg[31]_0 [29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(int_in_V0[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_in_V[31]_i_1 
       (.I0(\waddr_reg_n_1_[3] ),
        .I1(\waddr_reg_n_1_[4] ),
        .I2(\int_ier[1]_i_2_n_1 ),
        .O(p_0_in0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[31]_i_2 
       (.I0(\int_in_V_reg[31]_0 [30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(int_in_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[3]_i_1 
       (.I0(\int_in_V_reg[31]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_in_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[4]_i_1 
       (.I0(\int_in_V_reg[31]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_in_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[5]_i_1 
       (.I0(\int_in_V_reg[31]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_in_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[6]_i_1 
       (.I0(\int_in_V_reg[31]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_in_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[7]_i_1 
       (.I0(\int_in_V_reg[31]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_in_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[8]_i_1 
       (.I0(\int_in_V_reg[31]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_in_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_V[9]_i_1 
       (.I0(\int_in_V_reg[31]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_in_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[0]),
        .Q(\int_in_V_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[10]),
        .Q(\int_in_V_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[11]),
        .Q(\int_in_V_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[12]),
        .Q(\int_in_V_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[13]),
        .Q(\int_in_V_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[14]),
        .Q(\int_in_V_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[15]),
        .Q(\int_in_V_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[16]),
        .Q(\int_in_V_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[17]),
        .Q(\int_in_V_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[18]),
        .Q(\int_in_V_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[19]),
        .Q(\int_in_V_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[1]),
        .Q(\int_in_V_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[20]),
        .Q(\int_in_V_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[21]),
        .Q(\int_in_V_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[22]),
        .Q(\int_in_V_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[23]),
        .Q(\int_in_V_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[24]),
        .Q(\int_in_V_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[25]),
        .Q(\int_in_V_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[26]),
        .Q(\int_in_V_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[27]),
        .Q(\int_in_V_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[28]),
        .Q(\int_in_V_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[29]),
        .Q(\int_in_V_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[2]),
        .Q(\int_in_V_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[30]),
        .Q(\int_in_V_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[31]),
        .Q(\int_in_V_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[3]),
        .Q(\int_in_V_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[4]),
        .Q(\int_in_V_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[5]),
        .Q(\int_in_V_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[6]),
        .Q(\int_in_V_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[7]),
        .Q(\int_in_V_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[8]),
        .Q(\int_in_V_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_V_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_in_V0[9]),
        .Q(\int_in_V_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr6_out),
        .I2(ap_done),
        .I3(\int_ier_reg_n_1_[0] ),
        .I4(\int_isr_reg_n_1_[0] ),
        .O(\int_isr[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\waddr_reg_n_1_[3] ),
        .I2(\int_bias_V[31]_i_3_n_1 ),
        .I3(\waddr_reg_n_1_[5] ),
        .I4(\waddr_reg_n_1_[4] ),
        .I5(\waddr_reg_n_1_[2] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr6_out),
        .I2(ap_done),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_1 ),
        .Q(\int_isr_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_1 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[0]_i_1 
       (.I0(\int_out_V_reg_n_1_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_out_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[10]_i_1 
       (.I0(\int_out_V_reg[31]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_out_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[11]_i_1 
       (.I0(\int_out_V_reg[31]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_out_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[12]_i_1 
       (.I0(\int_out_V_reg[31]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_out_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[13]_i_1 
       (.I0(\int_out_V_reg[31]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_out_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[14]_i_1 
       (.I0(\int_out_V_reg[31]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_out_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[15]_i_1 
       (.I0(\int_out_V_reg[31]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_out_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[16]_i_1 
       (.I0(\int_out_V_reg[31]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(int_out_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[17]_i_1 
       (.I0(\int_out_V_reg[31]_0 [16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(int_out_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[18]_i_1 
       (.I0(\int_out_V_reg[31]_0 [17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(int_out_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[19]_i_1 
       (.I0(\int_out_V_reg[31]_0 [18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(int_out_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[1]_i_1 
       (.I0(\int_out_V_reg[31]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_out_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[20]_i_1 
       (.I0(\int_out_V_reg[31]_0 [19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(int_out_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[21]_i_1 
       (.I0(\int_out_V_reg[31]_0 [20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(int_out_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[22]_i_1 
       (.I0(\int_out_V_reg[31]_0 [21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(int_out_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[23]_i_1 
       (.I0(\int_out_V_reg[31]_0 [22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(int_out_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[24]_i_1 
       (.I0(\int_out_V_reg[31]_0 [23]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(int_out_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[25]_i_1 
       (.I0(\int_out_V_reg[31]_0 [24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(int_out_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[26]_i_1 
       (.I0(\int_out_V_reg[31]_0 [25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(int_out_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[27]_i_1 
       (.I0(\int_out_V_reg[31]_0 [26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(int_out_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[28]_i_1 
       (.I0(\int_out_V_reg[31]_0 [27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(int_out_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[29]_i_1 
       (.I0(\int_out_V_reg[31]_0 [28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(int_out_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[2]_i_1 
       (.I0(\int_out_V_reg[31]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_out_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[30]_i_1 
       (.I0(\int_out_V_reg[31]_0 [29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(int_out_V0[30]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_out_V[31]_i_1 
       (.I0(\waddr_reg_n_1_[3] ),
        .I1(\int_bias_V[31]_i_3_n_1 ),
        .I2(\waddr_reg_n_1_[4] ),
        .I3(\waddr_reg_n_1_[2] ),
        .I4(\waddr_reg_n_1_[5] ),
        .O(\int_out_V[31]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[31]_i_2 
       (.I0(\int_out_V_reg[31]_0 [30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(int_out_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[3]_i_1 
       (.I0(\int_out_V_reg[31]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_out_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[4]_i_1 
       (.I0(\int_out_V_reg[31]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_out_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[5]_i_1 
       (.I0(\int_out_V_reg[31]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_out_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[6]_i_1 
       (.I0(\int_out_V_reg[31]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_out_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[7]_i_1 
       (.I0(\int_out_V_reg[31]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_out_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[8]_i_1 
       (.I0(\int_out_V_reg[31]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_out_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_V[9]_i_1 
       (.I0(\int_out_V_reg[31]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_out_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[0]),
        .Q(\int_out_V_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[10]),
        .Q(\int_out_V_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[11]),
        .Q(\int_out_V_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[12]),
        .Q(\int_out_V_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[13]),
        .Q(\int_out_V_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[14]),
        .Q(\int_out_V_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[15]),
        .Q(\int_out_V_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[16]),
        .Q(\int_out_V_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[17]),
        .Q(\int_out_V_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[18]),
        .Q(\int_out_V_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[19]),
        .Q(\int_out_V_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[1]),
        .Q(\int_out_V_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[20]),
        .Q(\int_out_V_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[21]),
        .Q(\int_out_V_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[22]),
        .Q(\int_out_V_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[23]),
        .Q(\int_out_V_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[24]),
        .Q(\int_out_V_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[25]),
        .Q(\int_out_V_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[26]),
        .Q(\int_out_V_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[27]),
        .Q(\int_out_V_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[28]),
        .Q(\int_out_V_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[29]),
        .Q(\int_out_V_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[2]),
        .Q(\int_out_V_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[30]),
        .Q(\int_out_V_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[31]),
        .Q(\int_out_V_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[3]),
        .Q(\int_out_V_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[4]),
        .Q(\int_out_V_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[5]),
        .Q(\int_out_V_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[6]),
        .Q(\int_out_V_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[7]),
        .Q(\int_out_V_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[8]),
        .Q(\int_out_V_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_V[31]_i_1_n_1 ),
        .D(int_out_V0[9]),
        .Q(\int_out_V_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[0]_i_1 
       (.I0(\int_weight_V_reg_n_1_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_weight_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[10]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_weight_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[11]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_weight_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[12]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_weight_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[13]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_weight_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[14]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_weight_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[15]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_weight_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[16]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(int_weight_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[17]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(int_weight_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[18]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(int_weight_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[19]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(int_weight_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[1]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_weight_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[20]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(int_weight_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[21]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(int_weight_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[22]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(int_weight_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[23]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(int_weight_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[24]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [23]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(int_weight_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[25]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(int_weight_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[26]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(int_weight_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[27]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(int_weight_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[28]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(int_weight_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[29]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(int_weight_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[2]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_weight_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[30]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(int_weight_V0[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_weight_V[31]_i_1 
       (.I0(\waddr_reg_n_1_[4] ),
        .I1(\waddr_reg_n_1_[3] ),
        .I2(\int_ier[1]_i_2_n_1 ),
        .O(\int_weight_V[31]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[31]_i_2 
       (.I0(\int_weight_V_reg[31]_0 [30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(int_weight_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[3]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_weight_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[4]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_weight_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[5]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_weight_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[6]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_weight_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[7]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_weight_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[8]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_weight_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weight_V[9]_i_1 
       (.I0(\int_weight_V_reg[31]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_weight_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[0]),
        .Q(\int_weight_V_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[10]),
        .Q(\int_weight_V_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[11]),
        .Q(\int_weight_V_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[12]),
        .Q(\int_weight_V_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[13]),
        .Q(\int_weight_V_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[14]),
        .Q(\int_weight_V_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[15]),
        .Q(\int_weight_V_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[16]),
        .Q(\int_weight_V_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[17]),
        .Q(\int_weight_V_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[18]),
        .Q(\int_weight_V_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[19]),
        .Q(\int_weight_V_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[1]),
        .Q(\int_weight_V_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[20]),
        .Q(\int_weight_V_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[21]),
        .Q(\int_weight_V_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[22]),
        .Q(\int_weight_V_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[23]),
        .Q(\int_weight_V_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[24]),
        .Q(\int_weight_V_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[25]),
        .Q(\int_weight_V_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[26]),
        .Q(\int_weight_V_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[27]),
        .Q(\int_weight_V_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[28]),
        .Q(\int_weight_V_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[29]),
        .Q(\int_weight_V_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[2]),
        .Q(\int_weight_V_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[30]),
        .Q(\int_weight_V_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[31]),
        .Q(\int_weight_V_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[3]),
        .Q(\int_weight_V_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[4]),
        .Q(\int_weight_V_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[5]),
        .Q(\int_weight_V_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[6]),
        .Q(\int_weight_V_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[7]),
        .Q(\int_weight_V_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[8]),
        .Q(\int_weight_V_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weight_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_weight_V[31]_i_1_n_1 ),
        .D(int_weight_V0[9]),
        .Q(\int_weight_V_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_1_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_1),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h000000000000FF40)) 
    \rdata[0]_i_1 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\rdata[0]_i_2_n_1 ),
        .I3(\rdata[0]_i_3_n_1 ),
        .I4(s_axi_CTRL_ARADDR[1]),
        .I5(s_axi_CTRL_ARADDR[0]),
        .O(rdata[0]));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_1_[0] ),
        .I1(\int_weight_V_reg_n_1_[0] ),
        .I2(\int_out_V_reg_n_1_[0] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hA0A000008888FF00)) 
    \rdata[0]_i_3 
       (.I0(int_ap_done_i_3_n_1),
        .I1(int_gie_reg_n_1),
        .I2(\int_isr_reg_n_1_[0] ),
        .I3(\rdata[0]_i_4_n_1 ),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[0]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[0]_i_4 
       (.I0(ap_start),
        .I1(\int_in_V_reg_n_1_[0] ),
        .I2(\int_bias_V_reg_n_1_[0] ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[0]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[10]_i_1 
       (.I0(\int_in_V_reg[31]_0 [9]),
        .I1(\int_weight_V_reg[31]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [9]),
        .I5(\int_out_V_reg[31]_0 [9]),
        .O(\rdata[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[11]_i_1 
       (.I0(\int_in_V_reg[31]_0 [10]),
        .I1(\int_weight_V_reg[31]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [10]),
        .I5(\int_out_V_reg[31]_0 [10]),
        .O(\rdata[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[12]_i_1 
       (.I0(\int_in_V_reg[31]_0 [11]),
        .I1(\int_weight_V_reg[31]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [11]),
        .I5(\int_out_V_reg[31]_0 [11]),
        .O(\rdata[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[13]_i_1 
       (.I0(\int_in_V_reg[31]_0 [12]),
        .I1(\int_weight_V_reg[31]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [12]),
        .I5(\int_out_V_reg[31]_0 [12]),
        .O(\rdata[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[14]_i_1 
       (.I0(\int_in_V_reg[31]_0 [13]),
        .I1(\int_weight_V_reg[31]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [13]),
        .I5(\int_out_V_reg[31]_0 [13]),
        .O(\rdata[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[15]_i_1 
       (.I0(\int_in_V_reg[31]_0 [14]),
        .I1(\int_weight_V_reg[31]_0 [14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [14]),
        .I5(\int_out_V_reg[31]_0 [14]),
        .O(\rdata[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[16]_i_1 
       (.I0(\int_in_V_reg[31]_0 [15]),
        .I1(\int_weight_V_reg[31]_0 [15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [15]),
        .I5(\int_out_V_reg[31]_0 [15]),
        .O(\rdata[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[17]_i_1 
       (.I0(\int_in_V_reg[31]_0 [16]),
        .I1(\int_weight_V_reg[31]_0 [16]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [16]),
        .I5(\int_out_V_reg[31]_0 [16]),
        .O(\rdata[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[18]_i_1 
       (.I0(\int_in_V_reg[31]_0 [17]),
        .I1(\int_weight_V_reg[31]_0 [17]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [17]),
        .I5(\int_out_V_reg[31]_0 [17]),
        .O(\rdata[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[19]_i_1 
       (.I0(\int_in_V_reg[31]_0 [18]),
        .I1(\int_weight_V_reg[31]_0 [18]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [18]),
        .I5(\int_out_V_reg[31]_0 [18]),
        .O(\rdata[19]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_1 ),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hF0000000CCCCAAAA)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_3_n_1 ),
        .I1(\rdata[1]_i_4_n_1 ),
        .I2(int_ap_done_i_3_n_1),
        .I3(p_1_in),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_3 
       (.I0(int_ap_done),
        .I1(\int_in_V_reg[31]_0 [0]),
        .I2(\int_bias_V_reg[31]_0 [0]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[1]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_4 
       (.I0(p_0_in),
        .I1(\int_weight_V_reg[31]_0 [0]),
        .I2(\int_out_V_reg[31]_0 [0]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[1]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[20]_i_1 
       (.I0(\int_in_V_reg[31]_0 [19]),
        .I1(\int_weight_V_reg[31]_0 [19]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [19]),
        .I5(\int_out_V_reg[31]_0 [19]),
        .O(\rdata[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[21]_i_1 
       (.I0(\int_in_V_reg[31]_0 [20]),
        .I1(\int_weight_V_reg[31]_0 [20]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [20]),
        .I5(\int_out_V_reg[31]_0 [20]),
        .O(\rdata[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[22]_i_1 
       (.I0(\int_in_V_reg[31]_0 [21]),
        .I1(\int_weight_V_reg[31]_0 [21]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [21]),
        .I5(\int_out_V_reg[31]_0 [21]),
        .O(\rdata[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[23]_i_1 
       (.I0(\int_in_V_reg[31]_0 [22]),
        .I1(\int_weight_V_reg[31]_0 [22]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [22]),
        .I5(\int_out_V_reg[31]_0 [22]),
        .O(\rdata[23]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[24]_i_1 
       (.I0(\int_in_V_reg[31]_0 [23]),
        .I1(\int_weight_V_reg[31]_0 [23]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [23]),
        .I5(\int_out_V_reg[31]_0 [23]),
        .O(\rdata[24]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[25]_i_1 
       (.I0(\int_in_V_reg[31]_0 [24]),
        .I1(\int_weight_V_reg[31]_0 [24]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [24]),
        .I5(\int_out_V_reg[31]_0 [24]),
        .O(\rdata[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[26]_i_1 
       (.I0(\int_in_V_reg[31]_0 [25]),
        .I1(\int_weight_V_reg[31]_0 [25]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [25]),
        .I5(\int_out_V_reg[31]_0 [25]),
        .O(\rdata[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[27]_i_1 
       (.I0(\int_in_V_reg[31]_0 [26]),
        .I1(\int_weight_V_reg[31]_0 [26]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [26]),
        .I5(\int_out_V_reg[31]_0 [26]),
        .O(\rdata[27]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[28]_i_1 
       (.I0(\int_in_V_reg[31]_0 [27]),
        .I1(\int_weight_V_reg[31]_0 [27]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [27]),
        .I5(\int_out_V_reg[31]_0 [27]),
        .O(\rdata[28]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[29]_i_1 
       (.I0(\int_in_V_reg[31]_0 [28]),
        .I1(\int_weight_V_reg[31]_0 [28]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [28]),
        .I5(\int_out_V_reg[31]_0 [28]),
        .O(\rdata[29]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_1 ),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hAAFAEAAAAAAAEAAA)) 
    \rdata[2]_i_2 
       (.I0(\rdata[2]_i_3_n_1 ),
        .I1(\int_weight_V_reg[31]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_out_V_reg[31]_0 [1]),
        .O(\rdata[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[2]_i_3 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_bias_V_reg[31]_0 [1]),
        .I3(\int_in_V_reg[31]_0 [1]),
        .I4(int_ap_idle),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[30]_i_1 
       (.I0(\int_in_V_reg[31]_0 [29]),
        .I1(\int_weight_V_reg[31]_0 [29]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [29]),
        .I5(\int_out_V_reg[31]_0 [29]),
        .O(\rdata[30]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEFEFF00000000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(ar_hs),
        .O(\rdata[31]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[31]_i_3 
       (.I0(\int_in_V_reg[31]_0 [30]),
        .I1(\int_weight_V_reg[31]_0 [30]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [30]),
        .I5(\int_out_V_reg[31]_0 [30]),
        .O(\rdata[31]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_1 ),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hAAFAEAAAAAAAEAAA)) 
    \rdata[3]_i_2 
       (.I0(\rdata[3]_i_3_n_1 ),
        .I1(\int_weight_V_reg[31]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_out_V_reg[31]_0 [2]),
        .O(\rdata[3]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[3]_i_3 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_bias_V_reg[31]_0 [2]),
        .I3(\int_in_V_reg[31]_0 [2]),
        .I4(int_ap_ready),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[4]_i_1 
       (.I0(\int_in_V_reg[31]_0 [3]),
        .I1(\int_weight_V_reg[31]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [3]),
        .I5(\int_out_V_reg[31]_0 [3]),
        .O(\rdata[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[5]_i_1 
       (.I0(\int_in_V_reg[31]_0 [4]),
        .I1(\int_weight_V_reg[31]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [4]),
        .I5(\int_out_V_reg[31]_0 [4]),
        .O(\rdata[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[6]_i_1 
       (.I0(\int_in_V_reg[31]_0 [5]),
        .I1(\int_weight_V_reg[31]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [5]),
        .I5(\int_out_V_reg[31]_0 [5]),
        .O(\rdata[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_1 ),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hAAFAEAAAAAAAEAAA)) 
    \rdata[7]_i_2 
       (.I0(\rdata[7]_i_3_n_1 ),
        .I1(\int_weight_V_reg[31]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_out_V_reg[31]_0 [6]),
        .O(\rdata[7]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[7]_i_3 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_bias_V_reg[31]_0 [6]),
        .I3(\int_in_V_reg[31]_0 [6]),
        .I4(int_auto_restart),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[8]_i_1 
       (.I0(\int_in_V_reg[31]_0 [7]),
        .I1(\int_weight_V_reg[31]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [7]),
        .I5(\int_out_V_reg[31]_0 [7]),
        .O(\rdata[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[9]_i_1 
       (.I0(\int_in_V_reg[31]_0 [8]),
        .I1(\int_weight_V_reg[31]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_bias_V_reg[31]_0 [8]),
        .I5(\int_out_V_reg[31]_0 [8]),
        .O(\rdata[9]_i_1_n_1 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_1 ),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[31]_i_1_n_1 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_1 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata[31]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__3 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_1_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fc_IN_r_m_axi" *) 
module system_fc_0_0_fc_IN_r_m_axi
   (\ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    IN_r_ARVALID,
    D,
    \icmp_ln12_reg_702_reg[0] ,
    full_n_reg,
    m_axi_IN_r_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    load_p1,
    A,
    Q,
    \data_p2_reg[0] ,
    \data_p2_reg[0]_0 ,
    \data_p2_reg[0]_1 ,
    i_reg_686,
    mem_reg_i_12__0,
    mem_reg_i_12__0_0,
    mem_reg_i_12__0_1,
    m_axi_IN_r_RVALID,
    ap_rst_n,
    ap_clk,
    ap_rst_n_inv,
    mem_reg,
    m_axi_IN_r_RRESP,
    \data_p2_reg[30] ,
    m_axi_IN_r_ARREADY,
    IN_r_RREADY);
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[8]_1 ;
  output IN_r_ARVALID;
  output [0:0]D;
  output \icmp_ln12_reg_702_reg[0] ;
  output full_n_reg;
  output [29:0]m_axi_IN_r_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output load_p1;
  output [15:0]A;
  input [2:0]Q;
  input \data_p2_reg[0] ;
  input \data_p2_reg[0]_0 ;
  input \data_p2_reg[0]_1 ;
  input [2:0]i_reg_686;
  input mem_reg_i_12__0;
  input mem_reg_i_12__0_0;
  input [0:0]mem_reg_i_12__0_1;
  input m_axi_IN_r_RVALID;
  input ap_rst_n;
  input ap_clk;
  input ap_rst_n_inv;
  input [32:0]mem_reg;
  input [1:0]m_axi_IN_r_RRESP;
  input [30:0]\data_p2_reg[30] ;
  input m_axi_IN_r_ARREADY;
  input IN_r_RREADY;

  wire [15:0]A;
  wire [0:0]D;
  wire IN_r_ARVALID;
  wire IN_r_RREADY;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[0]_1 ;
  wire [30:0]\data_p2_reg[30] ;
  wire full_n_reg;
  wire [2:0]i_reg_686;
  wire \icmp_ln12_reg_702_reg[0] ;
  wire load_p1;
  wire [29:0]m_axi_IN_r_ARADDR;
  wire m_axi_IN_r_ARREADY;
  wire [1:0]m_axi_IN_r_RRESP;
  wire m_axi_IN_r_RVALID;
  wire [32:0]mem_reg;
  wire mem_reg_i_12__0;
  wire mem_reg_i_12__0_0;
  wire [0:0]mem_reg_i_12__0_1;

  system_fc_0_0_fc_IN_r_m_axi_read bus_read
       (.A(A),
        .ARLEN(\could_multi_bursts.arlen_buf_reg[3] ),
        .D(D),
        .IN_r_RREADY(IN_r_RREADY),
        .Q(Q),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_1 (\ap_CS_fsm_reg[8]_1 ),
        .\ap_CS_fsm_reg[8]_2 (IN_r_ARVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\data_p2_reg[0] (\data_p2_reg[0] ),
        .\data_p2_reg[0]_0 (\data_p2_reg[0]_0 ),
        .\data_p2_reg[0]_1 (\data_p2_reg[0]_1 ),
        .\data_p2_reg[30] (\data_p2_reg[30] ),
        .full_n_reg(full_n_reg),
        .i_reg_686(i_reg_686),
        .\icmp_ln12_reg_702_reg[0] (\icmp_ln12_reg_702_reg[0] ),
        .load_p1(load_p1),
        .m_axi_IN_r_ARADDR(m_axi_IN_r_ARADDR),
        .m_axi_IN_r_ARREADY(m_axi_IN_r_ARREADY),
        .m_axi_IN_r_RRESP(m_axi_IN_r_RRESP),
        .m_axi_IN_r_RVALID(m_axi_IN_r_RVALID),
        .mem_reg(mem_reg),
        .mem_reg_i_12__0(mem_reg_i_12__0),
        .mem_reg_i_12__0_0(mem_reg_i_12__0_0),
        .mem_reg_i_12__0_1(mem_reg_i_12__0_1));
endmodule

(* ORIG_REF_NAME = "fc_IN_r_m_axi_buffer" *) 
module system_fc_0_0_fc_IN_r_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    S,
    Q,
    \usedw_reg[6]_0 ,
    D,
    \dout_buf_reg[34]_0 ,
    dout_valid_reg_0,
    DI,
    empty_n_reg_0,
    ap_clk,
    mem_reg_0,
    m_axi_IN_r_RRESP,
    m_axi_IN_r_RVALID,
    ap_rst_n_inv,
    pop,
    ap_rst_n,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[0]_0 ,
    \bus_wide_gen.data_buf_reg[0]_1 ,
    \bus_wide_gen.data_buf_reg[1] ,
    \bus_wide_gen.data_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[4] ,
    \bus_wide_gen.data_buf_reg[5] ,
    \bus_wide_gen.data_buf_reg[6] ,
    \bus_wide_gen.data_buf_reg[7] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[15]_0 ,
    \bus_wide_gen.data_buf_reg[15]_1 ,
    \bus_wide_gen.data_buf_reg[15]_2 ,
    rdata_ack_t,
    \bus_wide_gen.last_split ,
    E,
    \usedw_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[6]_0 ;
  output [15:0]D;
  output [16:0]\dout_buf_reg[34]_0 ;
  output dout_valid_reg_0;
  output [0:0]DI;
  output empty_n_reg_0;
  input ap_clk;
  input [32:0]mem_reg_0;
  input [1:0]m_axi_IN_r_RRESP;
  input m_axi_IN_r_RVALID;
  input ap_rst_n_inv;
  input pop;
  input ap_rst_n;
  input [0:0]\bus_wide_gen.data_buf_reg[0] ;
  input \bus_wide_gen.data_buf_reg[0]_0 ;
  input \bus_wide_gen.data_buf_reg[0]_1 ;
  input \bus_wide_gen.data_buf_reg[1] ;
  input \bus_wide_gen.data_buf_reg[2] ;
  input \bus_wide_gen.data_buf_reg[3] ;
  input \bus_wide_gen.data_buf_reg[4] ;
  input \bus_wide_gen.data_buf_reg[5] ;
  input \bus_wide_gen.data_buf_reg[6] ;
  input \bus_wide_gen.data_buf_reg[7] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[15] ;
  input \bus_wide_gen.data_buf_reg[15]_0 ;
  input \bus_wide_gen.data_buf_reg[15]_1 ;
  input \bus_wide_gen.data_buf_reg[15]_2 ;
  input rdata_ack_t;
  input \bus_wide_gen.last_split ;
  input [0:0]E;
  input [6:0]\usedw_reg[7]_0 ;

  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire [0:0]\bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[0]_0 ;
  wire \bus_wide_gen.data_buf_reg[0]_1 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[15]_0 ;
  wire \bus_wide_gen.data_buf_reg[15]_1 ;
  wire \bus_wide_gen.data_buf_reg[15]_2 ;
  wire \bus_wide_gen.data_buf_reg[1] ;
  wire \bus_wide_gen.data_buf_reg[2] ;
  wire \bus_wide_gen.data_buf_reg[3] ;
  wire \bus_wide_gen.data_buf_reg[4] ;
  wire \bus_wide_gen.data_buf_reg[5] ;
  wire \bus_wide_gen.data_buf_reg[6] ;
  wire \bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_split ;
  wire \dout_buf[0]_i_1_n_1 ;
  wire \dout_buf[10]_i_1_n_1 ;
  wire \dout_buf[11]_i_1_n_1 ;
  wire \dout_buf[12]_i_1_n_1 ;
  wire \dout_buf[13]_i_1_n_1 ;
  wire \dout_buf[14]_i_1_n_1 ;
  wire \dout_buf[15]_i_1_n_1 ;
  wire \dout_buf[16]_i_1_n_1 ;
  wire \dout_buf[17]_i_1_n_1 ;
  wire \dout_buf[18]_i_1_n_1 ;
  wire \dout_buf[19]_i_1_n_1 ;
  wire \dout_buf[1]_i_1_n_1 ;
  wire \dout_buf[20]_i_1_n_1 ;
  wire \dout_buf[21]_i_1_n_1 ;
  wire \dout_buf[22]_i_1_n_1 ;
  wire \dout_buf[23]_i_1_n_1 ;
  wire \dout_buf[24]_i_1_n_1 ;
  wire \dout_buf[25]_i_1_n_1 ;
  wire \dout_buf[26]_i_1_n_1 ;
  wire \dout_buf[27]_i_1_n_1 ;
  wire \dout_buf[28]_i_1_n_1 ;
  wire \dout_buf[29]_i_1_n_1 ;
  wire \dout_buf[2]_i_1_n_1 ;
  wire \dout_buf[30]_i_1_n_1 ;
  wire \dout_buf[31]_i_1_n_1 ;
  wire \dout_buf[34]_i_2_n_1 ;
  wire \dout_buf[3]_i_1_n_1 ;
  wire \dout_buf[4]_i_1_n_1 ;
  wire \dout_buf[5]_i_1_n_1 ;
  wire \dout_buf[6]_i_1_n_1 ;
  wire \dout_buf[7]_i_1_n_1 ;
  wire \dout_buf[8]_i_1_n_1 ;
  wire \dout_buf[9]_i_1_n_1 ;
  wire [16:0]\dout_buf_reg[34]_0 ;
  wire \dout_buf_reg_n_1_[0] ;
  wire \dout_buf_reg_n_1_[10] ;
  wire \dout_buf_reg_n_1_[11] ;
  wire \dout_buf_reg_n_1_[12] ;
  wire \dout_buf_reg_n_1_[13] ;
  wire \dout_buf_reg_n_1_[14] ;
  wire \dout_buf_reg_n_1_[15] ;
  wire \dout_buf_reg_n_1_[1] ;
  wire \dout_buf_reg_n_1_[2] ;
  wire \dout_buf_reg_n_1_[3] ;
  wire \dout_buf_reg_n_1_[4] ;
  wire \dout_buf_reg_n_1_[5] ;
  wire \dout_buf_reg_n_1_[6] ;
  wire \dout_buf_reg_n_1_[7] ;
  wire \dout_buf_reg_n_1_[8] ;
  wire \dout_buf_reg_n_1_[9] ;
  wire dout_valid_i_1_n_1;
  wire dout_valid_reg_0;
  wire empty_n_i_1_n_1;
  wire empty_n_i_2__0_n_1;
  wire empty_n_i_3__0_n_1;
  wire empty_n_reg_0;
  wire full_n_i_1_n_1;
  wire full_n_i_3__1_n_1;
  wire full_n_reg_0;
  wire [1:0]m_axi_IN_r_RRESP;
  wire m_axi_IN_r_RVALID;
  wire [32:0]mem_reg_0;
  wire mem_reg_i_9_n_1;
  wire mem_reg_n_33;
  wire mem_reg_n_34;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1_n_1 ;
  wire [7:6]usedw_reg;
  wire [2:0]\usedw_reg[6]_0 ;
  wire [6:0]\usedw_reg[7]_0 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_1 ;
  wire \waddr[1]_i_1_n_1 ;
  wire \waddr[2]_i_1_n_1 ;
  wire \waddr[3]_i_1_n_1 ;
  wire \waddr[4]_i_1_n_1 ;
  wire \waddr[5]_i_1_n_1 ;
  wire \waddr[6]_i_1_n_1 ;
  wire \waddr[6]_i_2_n_1 ;
  wire \waddr[7]_i_2_n_1 ;
  wire \waddr[7]_i_3_n_1 ;
  wire \waddr[7]_i_4_n_1 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\dout_buf_reg[34]_0 [0]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[0] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[0]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\dout_buf_reg[34]_0 [10]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[10] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[10] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\dout_buf_reg[34]_0 [11]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[11] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[11] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\dout_buf_reg[34]_0 [12]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[12] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[12] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\dout_buf_reg[34]_0 [13]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[13] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[13] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\dout_buf_reg[34]_0 [14]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[14] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[14] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\dout_buf_reg[34]_0 [15]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[15] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[15] ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.data_buf_reg[15]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15]_2 ),
        .I4(rdata_ack_t),
        .O(\bus_wide_gen.first_split ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\dout_buf_reg[34]_0 [1]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[1] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\dout_buf_reg[34]_0 [2]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[2] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[2] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\dout_buf_reg[34]_0 [3]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[3] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[3] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\dout_buf_reg[34]_0 [4]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[4] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\dout_buf_reg[34]_0 [5]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[5] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\dout_buf_reg[34]_0 [6]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[6] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[6] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\dout_buf_reg[34]_0 [7]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[7] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[7] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\dout_buf_reg[34]_0 [8]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[8] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[8] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\dout_buf_reg[34]_0 [9]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\dout_buf_reg_n_1_[9] ),
        .I4(\bus_wide_gen.first_split ),
        .I5(\bus_wide_gen.data_buf_reg[9] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_1 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_1 ),
        .Q(\dout_buf_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    dout_valid_i_1
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_0),
        .O(dout_valid_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_1),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFDFDFDF0FD0D0D0)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2__0_n_1),
        .I2(pop),
        .I3(m_axi_IN_r_RVALID),
        .I4(full_n_reg_0),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3__0_n_1),
        .O(empty_n_i_2__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_1),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(m_axi_IN_r_RVALID),
        .I4(pop),
        .O(full_n_i_1_n_1));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__2
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(full_n_i_3__1_n_1),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__1_n_1));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_1),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_0[15:0]),
        .DIBDI(mem_reg_0[31:16]),
        .DIPADIP(m_axi_IN_r_RRESP),
        .DIPBDIP({1'b1,mem_reg_0[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_33,mem_reg_n_34}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_IN_r_RVALID,m_axi_IN_r_RVALID,m_axi_IN_r_RVALID,m_axi_IN_r_RVALID}));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(raddr[6]),
        .I3(pop),
        .I4(mem_reg_i_9_n_1),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_2
       (.I0(mem_reg_i_9_n_1),
        .I1(raddr[5]),
        .I2(pop),
        .I3(raddr[6]),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_9_n_1),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_5
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_9
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .O(mem_reg_i_9_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(usedw_reg[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_IN_r_RVALID),
        .I3(full_n_reg_0),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \pout[3]_i_4 
       (.I0(beat_valid),
        .I1(\dout_buf_reg[34]_0 [16]),
        .O(dout_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[32]),
        .Q(q_tmp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h09000000)) 
    show_ahead_i_1
       (.I0(Q[0]),
        .I1(pop),
        .I2(empty_n_i_2__0_n_1),
        .I3(full_n_reg_0),
        .I4(m_axi_IN_r_RVALID),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1_n_1 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[7]_0 [0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[7]_0 [1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[7]_0 [2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[7]_0 [3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[7]_0 [4]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[7]_0 [5]),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[7]_0 [6]),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_1 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_IN_r_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_1 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_1 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_1 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_1 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_1 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_1 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_1 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_1 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_1 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_1 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_IN_r_m_axi_fifo" *) 
module system_fc_0_0_fc_IN_r_m_axi_fifo
   (fifo_burst_ready,
    SR,
    \could_multi_bursts.sect_handling_reg ,
    E,
    ap_rst_n_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    \q_reg[8]_0 ,
    \end_addr_buf_reg[2] ,
    \start_addr_buf_reg[3] ,
    \start_addr_buf_reg[4] ,
    \start_addr_buf_reg[5] ,
    \start_addr_buf_reg[6] ,
    \start_addr_buf_reg[7] ,
    \end_addr_buf_reg[8] ,
    \start_addr_buf_reg[9] ,
    \start_addr_buf_reg[10] ,
    \end_addr_buf_reg[11] ,
    in,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg_1 ,
    dout_valid_reg,
    \bus_wide_gen.split_cnt_buf ,
    \end_addr_buf_reg[1] ,
    invalid_len_event_reg2_reg,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \bus_wide_gen.last_split ,
    full_n_reg_0,
    pop,
    empty_n_reg_0,
    empty_n_reg_1,
    \bus_wide_gen.rdata_valid_t_reg ,
    \q_reg[9]_0 ,
    \q_reg[9]_1 ,
    rreq_handling_reg,
    D,
    next_rreq,
    \could_multi_bursts.sect_handling_reg_2 ,
    \could_multi_bursts.loop_cnt_reg[1] ,
    rreq_handling_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    rreq_handling_reg_1,
    CO,
    fifo_rreq_valid,
    \sect_addr_buf_reg[1] ,
    rdata_ack_t,
    \bus_wide_gen.data_buf_reg[16] ,
    Q,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_end_buf_reg[1] ,
    \could_multi_bursts.sect_handling_reg_3 ,
    \could_multi_bursts.loop_cnt_reg[0] ,
    beat_valid,
    invalid_len_event_reg2,
    m_axi_IN_r_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \dout_buf_reg[0] ,
    \usedw_reg[7] ,
    m_axi_IN_r_RVALID,
    \dout_buf_reg[0]_0 ,
    \pout_reg[2]_0 ,
    \pout_reg[2]_1 ,
    \pout_reg[2]_2 ,
    empty_n_i_2_0,
    \sect_cnt_reg[19] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    rreq_handling_reg_2,
    fifo_rctl_ready,
    \could_multi_bursts.sect_handling_reg_4 ,
    \q_reg[9]_2 ,
    invalid_len_event);
  output fifo_burst_ready;
  output [0:0]SR;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]E;
  output [0:0]ap_rst_n_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]\q_reg[8]_0 ;
  output \end_addr_buf_reg[2] ;
  output \start_addr_buf_reg[3] ;
  output \start_addr_buf_reg[4] ;
  output \start_addr_buf_reg[5] ;
  output \start_addr_buf_reg[6] ;
  output \start_addr_buf_reg[7] ;
  output \end_addr_buf_reg[8] ;
  output \start_addr_buf_reg[9] ;
  output \start_addr_buf_reg[10] ;
  output \end_addr_buf_reg[11] ;
  output [3:0]in;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg_1 ;
  output dout_valid_reg;
  output \bus_wide_gen.split_cnt_buf ;
  output \end_addr_buf_reg[1] ;
  output invalid_len_event_reg2_reg;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output \bus_wide_gen.last_split ;
  output [0:0]full_n_reg_0;
  output pop;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output [0:0]\q_reg[9]_0 ;
  output \q_reg[9]_1 ;
  output [0:0]rreq_handling_reg;
  output [19:0]D;
  output next_rreq;
  output [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  output \could_multi_bursts.loop_cnt_reg[1] ;
  output rreq_handling_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input rreq_handling_reg_1;
  input [0:0]CO;
  input fifo_rreq_valid;
  input [0:0]\sect_addr_buf_reg[1] ;
  input rdata_ack_t;
  input \bus_wide_gen.data_buf_reg[16] ;
  input [10:0]Q;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input \sect_end_buf_reg[1] ;
  input [9:0]\could_multi_bursts.sect_handling_reg_3 ;
  input \could_multi_bursts.loop_cnt_reg[0] ;
  input beat_valid;
  input invalid_len_event_reg2;
  input m_axi_IN_r_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \dout_buf_reg[0] ;
  input \usedw_reg[7] ;
  input m_axi_IN_r_RVALID;
  input \dout_buf_reg[0]_0 ;
  input \pout_reg[2]_0 ;
  input \pout_reg[2]_1 ;
  input \pout_reg[2]_2 ;
  input [7:0]empty_n_i_2_0;
  input [19:0]\sect_cnt_reg[19] ;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input rreq_handling_reg_2;
  input fifo_rctl_ready;
  input [5:0]\could_multi_bursts.sect_handling_reg_4 ;
  input [0:0]\q_reg[9]_2 ;
  input invalid_len_event;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire burst_valid;
  wire \bus_wide_gen.data_buf[15]_i_6_n_1 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.tail_split ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.arlen_buf[3]_i_2_n_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_3_n_1 ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.loop_cnt_reg[1] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  wire [9:0]\could_multi_bursts.sect_handling_reg_3 ;
  wire [5:0]\could_multi_bursts.sect_handling_reg_4 ;
  wire data_vld_i_1_n_1;
  wire data_vld_reg_n_1;
  wire \dout_buf_reg[0] ;
  wire \dout_buf_reg[0]_0 ;
  wire dout_valid_reg;
  wire [7:0]empty_n_i_2_0;
  wire empty_n_i_2_n_1;
  wire empty_n_i_3_n_1;
  wire empty_n_i_4_n_1;
  wire empty_n_i_5_n_1;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire \end_addr_buf_reg[11] ;
  wire \end_addr_buf_reg[1] ;
  wire \end_addr_buf_reg[2] ;
  wire \end_addr_buf_reg[8] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__0_n_1;
  wire full_n_i_2__0_n_1;
  wire [0:0]full_n_reg_0;
  wire [3:0]in;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_IN_r_ARREADY;
  wire m_axi_IN_r_RVALID;
  wire \mem_reg[4][0]_srl5_n_1 ;
  wire \mem_reg[4][1]_srl5_n_1 ;
  wire \mem_reg[4][2]_srl5_n_1 ;
  wire \mem_reg[4][3]_srl5_n_1 ;
  wire \mem_reg[4][8]_srl5_n_1 ;
  wire \mem_reg[4][9]_srl5_n_1 ;
  wire next_rreq;
  wire pop;
  wire pop0;
  wire \pout[0]_i_1_n_1 ;
  wire \pout[1]_i_1_n_1 ;
  wire \pout[2]_i_1_n_1 ;
  wire \pout[2]_i_2_n_1 ;
  wire \pout[3]_i_6_n_1 ;
  wire \pout_reg[2]_0 ;
  wire \pout_reg[2]_1 ;
  wire \pout_reg[2]_2 ;
  wire \pout_reg_n_1_[0] ;
  wire \pout_reg_n_1_[1] ;
  wire \pout_reg_n_1_[2] ;
  wire [0:0]\q_reg[8]_0 ;
  wire [0:0]\q_reg[9]_0 ;
  wire \q_reg[9]_1 ;
  wire [0:0]\q_reg[9]_2 ;
  wire \q_reg_n_1_[0] ;
  wire \q_reg_n_1_[1] ;
  wire \q_reg_n_1_[2] ;
  wire \q_reg_n_1_[3] ;
  wire rdata_ack_t;
  wire [0:0]rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire \sect_end_buf_reg[1] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire \start_addr_buf_reg[10] ;
  wire \start_addr_buf_reg[3] ;
  wire \start_addr_buf_reg[4] ;
  wire \start_addr_buf_reg[5] ;
  wire \start_addr_buf_reg[6] ;
  wire \start_addr_buf_reg[7] ;
  wire \start_addr_buf_reg[9] ;
  wire \usedw_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h5D00)) 
    \align_len[31]_i_1__1 
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(fifo_rreq_valid),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hF200F2F2)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\q_reg[9]_1 ),
        .I2(beat_valid),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.data_buf_reg[16] ),
        .O(\bus_wide_gen.split_cnt_buf ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\q_reg[9]_0 ),
        .I1(empty_n_i_2_0[1]),
        .I2(empty_n_i_2_0[0]),
        .I3(empty_n_i_2_0[3]),
        .I4(empty_n_i_2_0[2]),
        .I5(empty_n_i_4_n_1),
        .O(\q_reg[9]_1 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(\bus_wide_gen.data_buf_reg[16] ),
        .I1(rdata_ack_t),
        .I2(\q_reg[9]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.data_buf[15]_i_6_n_1 ),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \bus_wide_gen.data_buf[15]_i_6 
       (.I0(empty_n_i_4_n_1),
        .I1(empty_n_i_2_0[2]),
        .I2(empty_n_i_2_0[3]),
        .I3(empty_n_i_2_0[0]),
        .I4(empty_n_i_2_0[1]),
        .O(\bus_wide_gen.data_buf[15]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h75FF0000)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.data_buf_reg[16] ),
        .I3(empty_n_i_3_n_1),
        .I4(\bus_wide_gen.split_cnt_buf ),
        .O(dout_valid_reg));
  LUT6 #(
    .INIT(64'h00006606FFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_1__0 
       (.I0(empty_n_i_3_n_1),
        .I1(\bus_wide_gen.tail_split ),
        .I2(\bus_wide_gen.data_buf_reg[16] ),
        .I3(rdata_ack_t),
        .I4(empty_n_i_2_n_1),
        .I5(ap_rst_n),
        .O(\q_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h000BBBB0)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.data_buf_reg[16] ),
        .I2(\bus_wide_gen.tail_split ),
        .I3(empty_n_i_2_n_1),
        .I4(empty_n_i_3_n_1),
        .O(\bus_wide_gen.last_split ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.last_split ),
        .I1(empty_n_i_3_n_1),
        .I2(\bus_wide_gen.split_cnt_buf ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(m_axi_IN_r_ARREADY),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(m_axi_IN_r_ARREADY),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.loop_cnt_reg[0] ),
        .I4(fifo_rctl_ready),
        .O(\could_multi_bursts.next_loop ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.sect_handling_reg_4 [1]),
        .I1(\could_multi_bursts.sect_handling_reg_4 [0]),
        .I2(\could_multi_bursts.sect_handling_reg_4 [2]),
        .I3(\could_multi_bursts.sect_handling_reg_4 [3]),
        .I4(\could_multi_bursts.sect_handling_reg_4 [4]),
        .I5(\could_multi_bursts.sect_handling_reg_4 [5]),
        .O(\could_multi_bursts.loop_cnt_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_1 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [0]),
        .O(in[0]));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_1 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_1 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_1 ),
        .I2(\could_multi_bursts.sect_handling_reg_3 [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.sect_handling_reg_3 [7]),
        .I1(\could_multi_bursts.sect_handling_reg_4 [3]),
        .I2(\could_multi_bursts.sect_handling_reg_4 [5]),
        .I3(\could_multi_bursts.sect_handling_reg_3 [9]),
        .I4(\could_multi_bursts.sect_handling_reg_4 [4]),
        .I5(\could_multi_bursts.sect_handling_reg_3 [8]),
        .O(\could_multi_bursts.arlen_buf[3]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.sect_handling_reg_3 [4]),
        .I1(\could_multi_bursts.sect_handling_reg_4 [0]),
        .I2(\could_multi_bursts.sect_handling_reg_4 [1]),
        .I3(\could_multi_bursts.sect_handling_reg_3 [5]),
        .I4(\could_multi_bursts.sect_handling_reg_4 [2]),
        .I5(\could_multi_bursts.sect_handling_reg_3 [6]),
        .O(\could_multi_bursts.arlen_buf[3]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_1 ),
        .I2(\could_multi_bursts.loop_cnt_reg[0] ),
        .I3(rreq_handling_reg_1),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[2] ),
        .I4(\pout[2]_i_2_n_1 ),
        .I5(data_vld_reg_n_1),
        .O(data_vld_i_1_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_1),
        .Q(data_vld_reg_n_1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00022220AAAAAAAA)) 
    \dout_buf[34]_i_1 
       (.I0(\dout_buf_reg[0]_0 ),
        .I1(\dout_buf_reg[0] ),
        .I2(\bus_wide_gen.tail_split ),
        .I3(empty_n_i_2_n_1),
        .I4(empty_n_i_3_n_1),
        .I5(beat_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    empty_n_i_1
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .O(rreq_handling_reg));
  LUT6 #(
    .INIT(64'h5555757775775555)) 
    empty_n_i_1__10
       (.I0(burst_valid),
        .I1(empty_n_i_2_n_1),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(\bus_wide_gen.tail_split ),
        .I5(empty_n_i_3_n_1),
        .O(pop0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    empty_n_i_2
       (.I0(empty_n_i_4_n_1),
        .I1(empty_n_i_5_n_1),
        .I2(\q_reg_n_1_[0] ),
        .I3(empty_n_i_2_0[0]),
        .I4(\q_reg_n_1_[1] ),
        .I5(empty_n_i_2_0[1]),
        .O(empty_n_i_2_n_1));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hEF00FFFF)) 
    empty_n_i_2__7
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_1 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[0] ),
        .I4(rreq_handling_reg_1),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h1)) 
    empty_n_i_3
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\q_reg[9]_1 ),
        .O(empty_n_i_3_n_1));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    empty_n_i_4
       (.I0(empty_n_i_2_0[6]),
        .I1(empty_n_i_2_0[5]),
        .I2(empty_n_i_2_0[4]),
        .I3(empty_n_i_2_0[7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(empty_n_i_4_n_1));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_5
       (.I0(\q_reg_n_1_[3] ),
        .I1(empty_n_i_2_0[3]),
        .I2(\q_reg_n_1_[2] ),
        .I3(empty_n_i_2_0[2]),
        .O(empty_n_i_5_n_1));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_1),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    fifo_rreq_valid_buf_i_1
       (.I0(rreq_handling_reg_1),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(rreq_handling_reg_2),
        .I4(fifo_rreq_valid),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5DDDDDD)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2__0_n_1),
        .I3(data_vld_reg_n_1),
        .I4(\could_multi_bursts.next_loop ),
        .I5(\pout[2]_i_2_n_1 ),
        .O(full_n_i_1__0_n_1));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__0
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .O(full_n_i_2__0_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAA8A8A8A8AA)) 
    full_n_i_3
       (.I0(\pout_reg[2]_1 ),
        .I1(\pout_reg[2]_0 ),
        .I2(\dout_buf_reg[0] ),
        .I3(\bus_wide_gen.tail_split ),
        .I4(empty_n_i_2_n_1),
        .I5(empty_n_i_3_n_1),
        .O(empty_n_reg_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_1),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][8]_srl5_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_1 ),
        .I2(\sect_end_buf_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\q_reg[9]_2 ),
        .I1(\could_multi_bursts.loop_cnt_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'hAA55FF5555A800A8)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2_n_1 ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[2] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(data_vld_reg_n_1),
        .I5(\pout_reg_n_1_[0] ),
        .O(\pout[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFCC003077FF8800)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_1),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\pout_reg_n_1_[2] ),
        .I3(\pout_reg_n_1_[0] ),
        .I4(\pout_reg_n_1_[1] ),
        .I5(\pout[2]_i_2_n_1 ),
        .O(\pout[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF0F0F0C078F0F0F0)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_1),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\pout_reg_n_1_[2] ),
        .I3(\pout_reg_n_1_[0] ),
        .I4(\pout_reg_n_1_[1] ),
        .I5(\pout[2]_i_2_n_1 ),
        .O(\pout[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h00000028AAAAAAAA)) 
    \pout[2]_i_2 
       (.I0(data_vld_reg_n_1),
        .I1(empty_n_i_3_n_1),
        .I2(\bus_wide_gen.tail_split ),
        .I3(\dout_buf_reg[0] ),
        .I4(empty_n_i_2_n_1),
        .I5(burst_valid),
        .O(\pout[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFF60000)) 
    \pout[3]_i_5 
       (.I0(empty_n_i_3_n_1),
        .I1(\pout[3]_i_6_n_1 ),
        .I2(\dout_buf_reg[0] ),
        .I3(\pout_reg[2]_0 ),
        .I4(\pout_reg[2]_1 ),
        .I5(\pout_reg[2]_2 ),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \pout[3]_i_6 
       (.I0(\bus_wide_gen.tail_split ),
        .I1(empty_n_i_2_n_1),
        .O(\pout[3]_i_6_n_1 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_1 ),
        .Q(\q_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_1 ),
        .Q(\q_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_1 ),
        .Q(\q_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_1 ),
        .Q(\q_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_1 ),
        .Q(\bus_wide_gen.tail_split ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_1 ),
        .Q(\q_reg[9]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_1),
        .I1(rreq_handling_reg_2),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .O(rreq_handling_reg_0));
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_addr_buf_reg[1] ),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\sect_cnt_reg[19] [11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\sect_cnt_reg[19] [12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\sect_cnt_reg[19] [14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\sect_cnt_reg[19] [15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\sect_cnt_reg[19] [17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(\sect_cnt_reg[19] [19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\sect_cnt_reg[19] [2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\sect_cnt_reg[19] [3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\sect_cnt_reg[19] [5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\sect_cnt_reg[19] [8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\sect_cnt_reg[19] [9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[1]_i_1 
       (.I0(Q[0]),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(\sect_end_buf_reg[1] ),
        .O(\end_addr_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hCFC1FFF10F013F31)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(Q[1]),
        .I4(\sect_len_buf_reg[9] [0]),
        .I5(\sect_len_buf_reg[9]_0 [0]),
        .O(\end_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(Q[2]),
        .I5(\sect_len_buf_reg[9]_0 [1]),
        .O(\start_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9] [2]),
        .I4(Q[3]),
        .I5(\sect_len_buf_reg[9]_0 [2]),
        .O(\start_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(Q[4]),
        .I5(\sect_len_buf_reg[9]_0 [3]),
        .O(\start_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(Q[5]),
        .I5(\sect_len_buf_reg[9]_0 [4]),
        .O(\start_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(Q[6]),
        .I5(\sect_len_buf_reg[9]_0 [5]),
        .O(\start_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(Q[7]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(\sect_len_buf_reg[9] [6]),
        .O(\end_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(Q[8]),
        .I5(\sect_len_buf_reg[9]_0 [7]),
        .O(\start_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9] [8]),
        .I4(Q[9]),
        .I5(\sect_len_buf_reg[9]_0 [8]),
        .O(\start_addr_buf_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(\sect_addr_buf_reg[1] ),
        .I3(Q[10]),
        .I4(\sect_len_buf_reg[9]_0 [9]),
        .I5(\sect_len_buf_reg[9] [9]),
        .O(\end_addr_buf_reg[11] ));
  LUT3 #(
    .INIT(8'h6A)) 
    \usedw[7]_i_1 
       (.I0(pop),
        .I1(\usedw_reg[7] ),
        .I2(m_axi_IN_r_RVALID),
        .O(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "fc_IN_r_m_axi_fifo" *) 
module system_fc_0_0_fc_IN_r_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    empty_n_reg_0,
    S,
    \q_reg[44]_0 ,
    \q_reg[39]_0 ,
    \end_addr_buf_reg[31] ,
    invalid_len_event0,
    ap_rst_n_inv,
    E,
    ap_clk,
    \sect_cnt_reg[19] ,
    \sect_cnt_reg[19]_0 ,
    \sect_cnt_reg[19]_1 ,
    ap_rst_n,
    CO,
    Q,
    last_sect_carry__0,
    last_sect_carry__0_0,
    \q_reg[30]_0 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [0:0]empty_n_reg_0;
  output [1:0]S;
  output [34:0]\q_reg[44]_0 ;
  output [1:0]\q_reg[39]_0 ;
  output [2:0]\end_addr_buf_reg[31] ;
  output invalid_len_event0;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;
  input \sect_cnt_reg[19] ;
  input \sect_cnt_reg[19]_0 ;
  input \sect_cnt_reg[19]_1 ;
  input ap_rst_n;
  input [0:0]CO;
  input [0:0]Q;
  input [7:0]last_sect_carry__0;
  input [7:0]last_sect_carry__0_0;
  input [30:0]\q_reg[30]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire data_vld_i_1__0_n_1;
  wire data_vld_reg_n_1;
  wire [0:0]empty_n_reg_0;
  wire [2:0]\end_addr_buf_reg[31] ;
  wire fifo_rreq_valid;
  wire full_n_i_1__2_n_1;
  wire full_n_i_2_n_1;
  wire full_n_i_3__0_n_1;
  wire full_n_i_4_n_1;
  wire invalid_len_event0;
  wire [7:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_1 ;
  wire \mem_reg[4][10]_srl5_n_1 ;
  wire \mem_reg[4][11]_srl5_n_1 ;
  wire \mem_reg[4][12]_srl5_n_1 ;
  wire \mem_reg[4][13]_srl5_n_1 ;
  wire \mem_reg[4][14]_srl5_n_1 ;
  wire \mem_reg[4][15]_srl5_n_1 ;
  wire \mem_reg[4][16]_srl5_n_1 ;
  wire \mem_reg[4][17]_srl5_n_1 ;
  wire \mem_reg[4][18]_srl5_n_1 ;
  wire \mem_reg[4][19]_srl5_n_1 ;
  wire \mem_reg[4][1]_srl5_n_1 ;
  wire \mem_reg[4][20]_srl5_n_1 ;
  wire \mem_reg[4][21]_srl5_n_1 ;
  wire \mem_reg[4][22]_srl5_n_1 ;
  wire \mem_reg[4][23]_srl5_n_1 ;
  wire \mem_reg[4][24]_srl5_n_1 ;
  wire \mem_reg[4][25]_srl5_n_1 ;
  wire \mem_reg[4][26]_srl5_n_1 ;
  wire \mem_reg[4][27]_srl5_n_1 ;
  wire \mem_reg[4][28]_srl5_n_1 ;
  wire \mem_reg[4][29]_srl5_n_1 ;
  wire \mem_reg[4][2]_srl5_n_1 ;
  wire \mem_reg[4][30]_srl5_n_1 ;
  wire \mem_reg[4][38]_srl5_n_1 ;
  wire \mem_reg[4][39]_srl5_n_1 ;
  wire \mem_reg[4][3]_srl5_n_1 ;
  wire \mem_reg[4][41]_srl5_n_1 ;
  wire \mem_reg[4][44]_srl5_n_1 ;
  wire \mem_reg[4][4]_srl5_n_1 ;
  wire \mem_reg[4][5]_srl5_n_1 ;
  wire \mem_reg[4][6]_srl5_n_1 ;
  wire \mem_reg[4][7]_srl5_n_1 ;
  wire \mem_reg[4][8]_srl5_n_1 ;
  wire \mem_reg[4][9]_srl5_n_1 ;
  wire \pout[0]_i_1_n_1 ;
  wire \pout[1]_i_1_n_1 ;
  wire \pout[2]_i_1_n_1 ;
  wire \pout[2]_i_2__0_n_1 ;
  wire \pout_reg_n_1_[0] ;
  wire \pout_reg_n_1_[1] ;
  wire \pout_reg_n_1_[2] ;
  wire push;
  wire [30:0]\q_reg[30]_0 ;
  wire [1:0]\q_reg[39]_0 ;
  wire [34:0]\q_reg[44]_0 ;
  wire rs2f_rreq_ack;
  wire \sect_cnt_reg[19] ;
  wire \sect_cnt_reg[19]_0 ;
  wire \sect_cnt_reg[19]_1 ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\q_reg[44]_0 [34]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\q_reg[44]_0 [33]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[44]_0 [32]),
        .O(\q_reg[39]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\q_reg[44]_0 [31]),
        .O(\q_reg[39]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[2] ),
        .I4(full_n_i_2_n_1),
        .I5(data_vld_reg_n_1),
        .O(data_vld_i_1__0_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_1),
        .Q(data_vld_reg_n_1),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_1),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__2
       (.I0(full_n_i_2_n_1),
        .I1(ap_rst_n),
        .I2(rs2f_rreq_ack),
        .I3(\pout_reg_n_1_[2] ),
        .I4(full_n_i_3__0_n_1),
        .I5(full_n_i_4_n_1),
        .O(full_n_i_1__2_n_1));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    full_n_i_2
       (.I0(data_vld_reg_n_1),
        .I1(\sect_cnt_reg[19]_1 ),
        .I2(CO),
        .I3(\sect_cnt_reg[19]_0 ),
        .I4(fifo_rreq_valid),
        .O(full_n_i_2_n_1));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__0
       (.I0(\pout_reg_n_1_[0] ),
        .I1(\pout_reg_n_1_[1] ),
        .O(full_n_i_3__0_n_1));
  LUT6 #(
    .INIT(64'hB000000000000000)) 
    full_n_i_4
       (.I0(\sect_cnt_reg[19]_1 ),
        .I1(CO),
        .I2(\sect_cnt_reg[19]_0 ),
        .I3(fifo_rreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_1),
        .O(full_n_i_4_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_1),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000004)) 
    invalid_len_event_i_1
       (.I0(\q_reg[44]_0 [32]),
        .I1(fifo_rreq_valid),
        .I2(\q_reg[44]_0 [33]),
        .I3(\q_reg[44]_0 [31]),
        .I4(\q_reg[44]_0 [34]),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(last_sect_carry__0_0[7]),
        .I1(last_sect_carry__0[7]),
        .I2(last_sect_carry__0_0[6]),
        .I3(last_sect_carry__0[6]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(last_sect_carry__0_0[5]),
        .I1(last_sect_carry__0[5]),
        .I2(last_sect_carry__0[4]),
        .I3(last_sect_carry__0_0[4]),
        .I4(last_sect_carry__0[3]),
        .I5(last_sect_carry__0_0[3]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(last_sect_carry__0[0]),
        .I1(last_sect_carry__0_0[0]),
        .I2(last_sect_carry__0[1]),
        .I3(last_sect_carry__0_0[1]),
        .I4(last_sect_carry__0_0[2]),
        .I5(last_sect_carry__0[2]),
        .O(\end_addr_buf_reg[31] [0]));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][38]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][39]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][41]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][44]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_IN_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_1 ));
  LUT6 #(
    .INIT(64'h7777BBBB88884440)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2__0_n_1 ),
        .I1(data_vld_reg_n_1),
        .I2(\pout_reg_n_1_[1] ),
        .I3(\pout_reg_n_1_[2] ),
        .I4(push),
        .I5(\pout_reg_n_1_[0] ),
        .O(\pout[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h5FA0FF00FA04FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_1_[2] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[1] ),
        .I4(data_vld_reg_n_1),
        .I5(\pout[2]_i_2__0_n_1 ),
        .O(\pout[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC8CCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_1_[2] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[1] ),
        .I4(data_vld_reg_n_1),
        .I5(\pout[2]_i_2__0_n_1 ),
        .O(\pout[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \pout[2]_i_2__0 
       (.I0(fifo_rreq_valid),
        .I1(\sect_cnt_reg[19]_0 ),
        .I2(CO),
        .I3(\sect_cnt_reg[19]_1 ),
        .O(\pout[2]_i_2__0_n_1 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][10]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][11]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][12]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][13]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][14]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][15]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][16]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][17]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][18]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][19]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][20]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][21]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][22]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][23]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][24]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][25]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][26]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][27]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][28]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][29]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][30]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][38]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][39]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][3]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][41]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][44]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][4]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][5]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][6]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][7]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][8]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][9]_srl5_n_1 ),
        .Q(\q_reg[44]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1__1 
       (.I0(fifo_rreq_valid),
        .I1(\sect_cnt_reg[19] ),
        .I2(\sect_cnt_reg[19]_0 ),
        .I3(\sect_cnt_reg[19]_1 ),
        .O(empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "fc_IN_r_m_axi_fifo" *) 
module system_fc_0_0_fc_IN_r_m_axi_fifo__parameterized1
   (fifo_rctl_ready,
    empty_n_reg_0,
    data_vld_reg_0,
    ap_clk,
    ap_rst_n_inv,
    \pout_reg[2]_0 ,
    ap_rst_n,
    full_n_reg_0,
    \could_multi_bursts.next_loop ,
    \bus_wide_gen.last_split ,
    data_vld_reg_1,
    \pout[3]_i_5 ,
    fifo_burst_ready,
    m_axi_IN_r_ARREADY,
    \pout[3]_i_5_0 ,
    beat_valid,
    empty_n_reg_1);
  output fifo_rctl_ready;
  output empty_n_reg_0;
  output data_vld_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input \pout_reg[2]_0 ;
  input ap_rst_n;
  input full_n_reg_0;
  input \could_multi_bursts.next_loop ;
  input \bus_wide_gen.last_split ;
  input data_vld_reg_1;
  input \pout[3]_i_5 ;
  input fifo_burst_ready;
  input m_axi_IN_r_ARREADY;
  input \pout[3]_i_5_0 ;
  input beat_valid;
  input [0:0]empty_n_reg_1;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__1_n_1;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire data_vld_reg_n_1;
  wire empty_n_i_1__0_n_1;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__1_n_1;
  wire full_n_i_2__1_n_1;
  wire full_n_reg_0;
  wire m_axi_IN_r_ARREADY;
  wire \pout[0]_i_1_n_1 ;
  wire \pout[1]_i_1_n_1 ;
  wire \pout[2]_i_1_n_1 ;
  wire \pout[3]_i_1_n_1 ;
  wire \pout[3]_i_2_n_1 ;
  wire \pout[3]_i_3_n_1 ;
  wire \pout[3]_i_5 ;
  wire \pout[3]_i_5_0 ;
  wire [3:0]pout_reg;
  wire \pout_reg[2]_0 ;

  LUT6 #(
    .INIT(64'hFAFABAFABABABABA)) 
    data_vld_i_1__1
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_1 ),
        .I2(data_vld_reg_n_1),
        .I3(\bus_wide_gen.last_split ),
        .I4(data_vld_reg_1),
        .I5(empty_n_reg_0),
        .O(data_vld_i_1__1_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_1),
        .Q(data_vld_reg_n_1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    empty_n_i_1__0
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(empty_n_reg_1),
        .I3(\bus_wide_gen.last_split ),
        .I4(data_vld_reg_n_1),
        .O(empty_n_i_1__0_n_1));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_1),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD5FFDDFFDDDDDDDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(full_n_i_2__1_n_1),
        .I3(full_n_reg_0),
        .I4(\could_multi_bursts.next_loop ),
        .I5(data_vld_reg_n_1),
        .O(full_n_i_1__1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__1
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .O(full_n_i_2__1_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_1),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \pout[1]_i_1 
       (.I0(\pout_reg[2]_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \pout[2]_i_1 
       (.I0(pout_reg[0]),
        .I1(\pout_reg[2]_0 ),
        .I2(pout_reg[2]),
        .I3(pout_reg[1]),
        .O(\pout[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hA0A010A010101010)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_1 ),
        .I2(data_vld_reg_n_1),
        .I3(\bus_wide_gen.last_split ),
        .I4(data_vld_reg_1),
        .I5(empty_n_reg_0),
        .O(\pout[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(\pout_reg[2]_0 ),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .O(\pout[3]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF7FFF7FFF)) 
    \pout[3]_i_7 
       (.I0(data_vld_reg_n_1),
        .I1(fifo_rctl_ready),
        .I2(\pout[3]_i_5 ),
        .I3(fifo_burst_ready),
        .I4(m_axi_IN_r_ARREADY),
        .I5(\pout[3]_i_5_0 ),
        .O(data_vld_reg_0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_1 ),
        .D(\pout[0]_i_1_n_1 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_1 ),
        .D(\pout[1]_i_1_n_1 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_1 ),
        .D(\pout[2]_i_1_n_1 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_1 ),
        .D(\pout[3]_i_2_n_1 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_IN_r_m_axi_read" *) 
module system_fc_0_0_fc_IN_r_m_axi_read
   (\ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[8]_2 ,
    D,
    \icmp_ln12_reg_702_reg[0] ,
    full_n_reg,
    m_axi_IN_r_ARADDR,
    ARLEN,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    load_p1,
    A,
    Q,
    \data_p2_reg[0] ,
    \data_p2_reg[0]_0 ,
    \data_p2_reg[0]_1 ,
    i_reg_686,
    mem_reg_i_12__0,
    mem_reg_i_12__0_0,
    mem_reg_i_12__0_1,
    m_axi_IN_r_RVALID,
    ap_rst_n,
    ap_clk,
    ap_rst_n_inv,
    mem_reg,
    m_axi_IN_r_RRESP,
    \data_p2_reg[30] ,
    m_axi_IN_r_ARREADY,
    IN_r_RREADY);
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[8]_1 ;
  output \ap_CS_fsm_reg[8]_2 ;
  output [0:0]D;
  output \icmp_ln12_reg_702_reg[0] ;
  output full_n_reg;
  output [29:0]m_axi_IN_r_ARADDR;
  output [3:0]ARLEN;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output load_p1;
  output [15:0]A;
  input [2:0]Q;
  input \data_p2_reg[0] ;
  input \data_p2_reg[0]_0 ;
  input \data_p2_reg[0]_1 ;
  input [2:0]i_reg_686;
  input mem_reg_i_12__0;
  input mem_reg_i_12__0_0;
  input [0:0]mem_reg_i_12__0_1;
  input m_axi_IN_r_RVALID;
  input ap_rst_n;
  input ap_clk;
  input ap_rst_n_inv;
  input [32:0]mem_reg;
  input [1:0]m_axi_IN_r_RRESP;
  input [30:0]\data_p2_reg[30] ;
  input m_axi_IN_r_ARREADY;
  input IN_r_RREADY;

  wire [15:0]A;
  wire [3:0]ARLEN;
  wire [0:0]D;
  wire IN_r_RREADY;
  wire [2:0]Q;
  wire [31:6]align_len0;
  wire align_len0_carry__0_n_1;
  wire align_len0_carry__0_n_2;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__0_n_4;
  wire align_len0_carry_n_1;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire align_len0_carry_n_4;
  wire \align_len_reg_n_1_[10] ;
  wire \align_len_reg_n_1_[12] ;
  wire \align_len_reg_n_1_[13] ;
  wire \align_len_reg_n_1_[31] ;
  wire \align_len_reg_n_1_[6] ;
  wire \align_len_reg_n_1_[7] ;
  wire \align_len_reg_n_1_[8] ;
  wire \align_len_reg_n_1_[9] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg[8]_2 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2_n_1 ;
  wire \beat_len_buf_reg[2]_i_1_n_1 ;
  wire \beat_len_buf_reg[2]_i_1_n_2 ;
  wire \beat_len_buf_reg[2]_i_1_n_3 ;
  wire \beat_len_buf_reg[2]_i_1_n_4 ;
  wire \beat_len_buf_reg[6]_i_1_n_1 ;
  wire \beat_len_buf_reg[6]_i_1_n_2 ;
  wire \beat_len_buf_reg[6]_i_1_n_3 ;
  wire \beat_len_buf_reg[6]_i_1_n_4 ;
  wire \beat_len_buf_reg[9]_i_1_n_3 ;
  wire \beat_len_buf_reg[9]_i_1_n_4 ;
  wire beat_valid;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_3;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_4;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_5;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_6;
  wire \bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf_reg_n_1_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[9] ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_47 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.fifo_burst_n_49 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_50 ;
  wire \bus_wide_gen.fifo_burst_n_51 ;
  wire \bus_wide_gen.fifo_burst_n_52 ;
  wire \bus_wide_gen.fifo_burst_n_53 ;
  wire \bus_wide_gen.fifo_burst_n_54 ;
  wire \bus_wide_gen.fifo_burst_n_55 ;
  wire \bus_wide_gen.fifo_burst_n_56 ;
  wire \bus_wide_gen.fifo_burst_n_57 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_60 ;
  wire \bus_wide_gen.fifo_burst_n_61 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_1 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_1 ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_1_[0] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_1 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_1 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_1 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_1 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_1 ;
  wire [31:2]data1;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[0]_1 ;
  wire [30:0]\data_p2_reg[30] ;
  wire [34:34]data_pack;
  wire [31:1]end_addr;
  wire \end_addr_buf_reg_n_1_[10] ;
  wire \end_addr_buf_reg_n_1_[11] ;
  wire \end_addr_buf_reg_n_1_[1] ;
  wire \end_addr_buf_reg_n_1_[2] ;
  wire \end_addr_buf_reg_n_1_[3] ;
  wire \end_addr_buf_reg_n_1_[4] ;
  wire \end_addr_buf_reg_n_1_[5] ;
  wire \end_addr_buf_reg_n_1_[6] ;
  wire \end_addr_buf_reg_n_1_[7] ;
  wire \end_addr_buf_reg_n_1_[8] ;
  wire \end_addr_buf_reg_n_1_[9] ;
  wire end_addr_carry__0_i_1_n_1;
  wire end_addr_carry__0_i_2_n_1;
  wire end_addr_carry__0_i_3_n_1;
  wire end_addr_carry__0_i_4_n_1;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__1_i_1_n_1;
  wire end_addr_carry__1_i_2_n_1;
  wire end_addr_carry__1_i_3_n_1;
  wire end_addr_carry__1_i_4_n_1;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__2_i_1_n_1;
  wire end_addr_carry__2_i_2_n_1;
  wire end_addr_carry__2_i_3_n_1;
  wire end_addr_carry__2_i_4_n_1;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__3_i_1_n_1;
  wire end_addr_carry__3_i_2_n_1;
  wire end_addr_carry__3_i_3_n_1;
  wire end_addr_carry__3_i_4_n_1;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__4_i_1_n_1;
  wire end_addr_carry__4_i_2_n_1;
  wire end_addr_carry__4_i_3_n_1;
  wire end_addr_carry__4_i_4_n_1;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__5_i_1_n_1;
  wire end_addr_carry__5_i_2_n_1;
  wire end_addr_carry__5_i_3_n_1;
  wire end_addr_carry__5_i_4_n_1;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__6_i_1_n_1;
  wire end_addr_carry__6_i_2_n_1;
  wire end_addr_carry__6_i_3_n_1;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry__6_n_4;
  wire end_addr_carry_i_1_n_1;
  wire end_addr_carry_i_2_n_1;
  wire end_addr_carry_i_3_n_1;
  wire end_addr_carry_i_4_n_1;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire fifo_burst_ready;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_3;
  wire fifo_rctl_ready;
  wire [44:38]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_5;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_1;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_1;
  wire first_sect_carry__0_i_2_n_1;
  wire first_sect_carry__0_i_3_n_1;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry_i_1_n_1;
  wire first_sect_carry_i_2_n_1;
  wire first_sect_carry_i_3_n_1;
  wire first_sect_carry_i_4_n_1;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire full_n_reg;
  wire [2:0]i_reg_686;
  wire \icmp_ln12_reg_702_reg[0] ;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry_i_1_n_1;
  wire last_sect_carry_i_2_n_1;
  wire last_sect_carry_i_3_n_1;
  wire last_sect_carry_i_4_n_1;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire load_p1;
  wire [29:0]m_axi_IN_r_ARADDR;
  wire m_axi_IN_r_ARREADY;
  wire [1:0]m_axi_IN_r_RRESP;
  wire m_axi_IN_r_RVALID;
  wire [32:0]mem_reg;
  wire mem_reg_i_12__0;
  wire mem_reg_i_12__0_0;
  wire [0:0]mem_reg_i_12__0_1;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_21_in;
  wire pop;
  wire pop0;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_1;
  wire rs2f_rreq_ack;
  wire [30:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire rs_rdata_n_21;
  wire rs_rdata_n_3;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_1_[10] ;
  wire \sect_addr_buf_reg_n_1_[11] ;
  wire \sect_addr_buf_reg_n_1_[12] ;
  wire \sect_addr_buf_reg_n_1_[13] ;
  wire \sect_addr_buf_reg_n_1_[14] ;
  wire \sect_addr_buf_reg_n_1_[15] ;
  wire \sect_addr_buf_reg_n_1_[16] ;
  wire \sect_addr_buf_reg_n_1_[17] ;
  wire \sect_addr_buf_reg_n_1_[18] ;
  wire \sect_addr_buf_reg_n_1_[19] ;
  wire \sect_addr_buf_reg_n_1_[1] ;
  wire \sect_addr_buf_reg_n_1_[20] ;
  wire \sect_addr_buf_reg_n_1_[21] ;
  wire \sect_addr_buf_reg_n_1_[22] ;
  wire \sect_addr_buf_reg_n_1_[23] ;
  wire \sect_addr_buf_reg_n_1_[24] ;
  wire \sect_addr_buf_reg_n_1_[25] ;
  wire \sect_addr_buf_reg_n_1_[26] ;
  wire \sect_addr_buf_reg_n_1_[27] ;
  wire \sect_addr_buf_reg_n_1_[28] ;
  wire \sect_addr_buf_reg_n_1_[29] ;
  wire \sect_addr_buf_reg_n_1_[2] ;
  wire \sect_addr_buf_reg_n_1_[30] ;
  wire \sect_addr_buf_reg_n_1_[31] ;
  wire \sect_addr_buf_reg_n_1_[3] ;
  wire \sect_addr_buf_reg_n_1_[4] ;
  wire \sect_addr_buf_reg_n_1_[5] ;
  wire \sect_addr_buf_reg_n_1_[6] ;
  wire \sect_addr_buf_reg_n_1_[7] ;
  wire \sect_addr_buf_reg_n_1_[8] ;
  wire \sect_addr_buf_reg_n_1_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire \sect_cnt_reg_n_1_[0] ;
  wire \sect_cnt_reg_n_1_[10] ;
  wire \sect_cnt_reg_n_1_[11] ;
  wire \sect_cnt_reg_n_1_[12] ;
  wire \sect_cnt_reg_n_1_[13] ;
  wire \sect_cnt_reg_n_1_[14] ;
  wire \sect_cnt_reg_n_1_[15] ;
  wire \sect_cnt_reg_n_1_[16] ;
  wire \sect_cnt_reg_n_1_[17] ;
  wire \sect_cnt_reg_n_1_[18] ;
  wire \sect_cnt_reg_n_1_[19] ;
  wire \sect_cnt_reg_n_1_[1] ;
  wire \sect_cnt_reg_n_1_[2] ;
  wire \sect_cnt_reg_n_1_[3] ;
  wire \sect_cnt_reg_n_1_[4] ;
  wire \sect_cnt_reg_n_1_[5] ;
  wire \sect_cnt_reg_n_1_[6] ;
  wire \sect_cnt_reg_n_1_[7] ;
  wire \sect_cnt_reg_n_1_[8] ;
  wire \sect_cnt_reg_n_1_[9] ;
  wire \sect_end_buf_reg_n_1_[1] ;
  wire \sect_len_buf_reg_n_1_[0] ;
  wire \sect_len_buf_reg_n_1_[1] ;
  wire \sect_len_buf_reg_n_1_[2] ;
  wire \sect_len_buf_reg_n_1_[3] ;
  wire \sect_len_buf_reg_n_1_[4] ;
  wire \sect_len_buf_reg_n_1_[5] ;
  wire \sect_len_buf_reg_n_1_[6] ;
  wire \sect_len_buf_reg_n_1_[7] ;
  wire \sect_len_buf_reg_n_1_[8] ;
  wire \sect_len_buf_reg_n_1_[9] ;
  wire \start_addr_buf_reg_n_1_[10] ;
  wire \start_addr_buf_reg_n_1_[11] ;
  wire \start_addr_buf_reg_n_1_[1] ;
  wire \start_addr_buf_reg_n_1_[2] ;
  wire \start_addr_buf_reg_n_1_[3] ;
  wire \start_addr_buf_reg_n_1_[4] ;
  wire \start_addr_buf_reg_n_1_[5] ;
  wire \start_addr_buf_reg_n_1_[6] ;
  wire \start_addr_buf_reg_n_1_[7] ;
  wire \start_addr_buf_reg_n_1_[8] ;
  wire \start_addr_buf_reg_n_1_[9] ;
  wire \start_addr_reg_n_1_[10] ;
  wire \start_addr_reg_n_1_[11] ;
  wire \start_addr_reg_n_1_[12] ;
  wire \start_addr_reg_n_1_[13] ;
  wire \start_addr_reg_n_1_[14] ;
  wire \start_addr_reg_n_1_[15] ;
  wire \start_addr_reg_n_1_[16] ;
  wire \start_addr_reg_n_1_[17] ;
  wire \start_addr_reg_n_1_[18] ;
  wire \start_addr_reg_n_1_[19] ;
  wire \start_addr_reg_n_1_[1] ;
  wire \start_addr_reg_n_1_[20] ;
  wire \start_addr_reg_n_1_[21] ;
  wire \start_addr_reg_n_1_[22] ;
  wire \start_addr_reg_n_1_[23] ;
  wire \start_addr_reg_n_1_[24] ;
  wire \start_addr_reg_n_1_[25] ;
  wire \start_addr_reg_n_1_[26] ;
  wire \start_addr_reg_n_1_[27] ;
  wire \start_addr_reg_n_1_[28] ;
  wire \start_addr_reg_n_1_[29] ;
  wire \start_addr_reg_n_1_[2] ;
  wire \start_addr_reg_n_1_[30] ;
  wire \start_addr_reg_n_1_[31] ;
  wire \start_addr_reg_n_1_[3] ;
  wire \start_addr_reg_n_1_[4] ;
  wire \start_addr_reg_n_1_[5] ;
  wire \start_addr_reg_n_1_[6] ;
  wire \start_addr_reg_n_1_[7] ;
  wire \start_addr_reg_n_1_[8] ;
  wire \start_addr_reg_n_1_[9] ;
  wire [5:0]usedw_reg;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:0]NLW_align_len0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_align_len0_carry__1_O_UNCONNECTED;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_1,align_len0_carry_n_2,align_len0_carry_n_3,align_len0_carry_n_4}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[39:38],1'b0,1'b0}),
        .O({align_len0[8:6],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_41,fifo_rreq_n_42,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_1),
        .CO({align_len0_carry__0_n_1,align_len0_carry__0_n_2,align_len0_carry__0_n_3,align_len0_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[44],1'b0,fifo_rreq_data[41],1'b0}),
        .O({align_len0[13:12],align_len0[10:9]}),
        .S({fifo_rreq_n_4,1'b1,fifo_rreq_n_5,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_1),
        .CO(NLW_align_len0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_align_len0_carry__1_O_UNCONNECTED[3:1],align_len0[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_1_[12] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_1_[13] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_1_[31] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2 
       (.I0(\align_len_reg_n_1_[6] ),
        .I1(\start_addr_reg_n_1_[1] ),
        .O(\beat_len_buf[2]_i_2_n_1 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1_n_1 ,\beat_len_buf_reg[2]_i_1_n_2 ,\beat_len_buf_reg[2]_i_1_n_3 ,\beat_len_buf_reg[2]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_1_[6] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_1_[6] ,\align_len_reg_n_1_[6] ,\align_len_reg_n_1_[6] ,\beat_len_buf[2]_i_2_n_1 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1 
       (.CI(\beat_len_buf_reg[2]_i_1_n_1 ),
        .CO({\beat_len_buf_reg[6]_i_1_n_1 ,\beat_len_buf_reg[6]_i_1_n_2 ,\beat_len_buf_reg[6]_i_1_n_3 ,\beat_len_buf_reg[6]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_1_[8] ,\align_len_reg_n_1_[7] ,\align_len_reg_n_1_[6] ,\align_len_reg_n_1_[6] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[6]_i_1_n_1 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1_n_3 ,\beat_len_buf_reg[9]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_1_[12] ,\align_len_reg_n_1_[10] ,\align_len_reg_n_1_[9] }));
  system_fc_0_0_fc_IN_r_m_axi_buffer__parameterized0 buff_rdata
       (.D({buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31}),
        .DI(buff_rdata_n_50),
        .E(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(usedw_reg),
        .S({buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf1 ),
        .\bus_wide_gen.data_buf_reg[0]_0 (\bus_wide_gen.fifo_burst_n_34 ),
        .\bus_wide_gen.data_buf_reg[0]_1 (\bus_wide_gen.data_buf_reg_n_1_[16] ),
        .\bus_wide_gen.data_buf_reg[10] (\bus_wide_gen.data_buf_reg_n_1_[26] ),
        .\bus_wide_gen.data_buf_reg[11] (\bus_wide_gen.data_buf_reg_n_1_[27] ),
        .\bus_wide_gen.data_buf_reg[12] (\bus_wide_gen.data_buf_reg_n_1_[28] ),
        .\bus_wide_gen.data_buf_reg[13] (\bus_wide_gen.data_buf_reg_n_1_[29] ),
        .\bus_wide_gen.data_buf_reg[14] (\bus_wide_gen.data_buf_reg_n_1_[30] ),
        .\bus_wide_gen.data_buf_reg[15] (\bus_wide_gen.data_buf_reg_n_1_[31] ),
        .\bus_wide_gen.data_buf_reg[15]_0 (\bus_wide_gen.split_cnt_buf_reg_n_1_[0] ),
        .\bus_wide_gen.data_buf_reg[15]_1 (\bus_wide_gen.fifo_burst_n_36 ),
        .\bus_wide_gen.data_buf_reg[15]_2 (\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .\bus_wide_gen.data_buf_reg[1] (\bus_wide_gen.data_buf_reg_n_1_[17] ),
        .\bus_wide_gen.data_buf_reg[2] (\bus_wide_gen.data_buf_reg_n_1_[18] ),
        .\bus_wide_gen.data_buf_reg[3] (\bus_wide_gen.data_buf_reg_n_1_[19] ),
        .\bus_wide_gen.data_buf_reg[4] (\bus_wide_gen.data_buf_reg_n_1_[20] ),
        .\bus_wide_gen.data_buf_reg[5] (\bus_wide_gen.data_buf_reg_n_1_[21] ),
        .\bus_wide_gen.data_buf_reg[6] (\bus_wide_gen.data_buf_reg_n_1_[22] ),
        .\bus_wide_gen.data_buf_reg[7] (\bus_wide_gen.data_buf_reg_n_1_[23] ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf_reg_n_1_[24] ),
        .\bus_wide_gen.data_buf_reg[9] (\bus_wide_gen.data_buf_reg_n_1_[25] ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48}),
        .dout_valid_reg_0(buff_rdata_n_49),
        .empty_n_reg_0(buff_rdata_n_51),
        .full_n_reg_0(full_n_reg),
        .m_axi_IN_r_RRESP(m_axi_IN_r_RRESP),
        .m_axi_IN_r_RVALID(m_axi_IN_r_RVALID),
        .mem_reg_0(mem_reg),
        .pop(pop),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[6]_0 ({buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}),
        .\usedw_reg[7]_0 ({p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8}));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_48),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[16] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_47),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[17] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_46),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[18] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_45),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[19] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_44),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[20] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_43),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[21] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_42),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[22] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_41),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[23] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_40),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_39),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_38),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_37),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_36),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_35),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_34),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_33),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[9] ),
        .R(1'b0));
  system_fc_0_0_fc_IN_r_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.CO(last_sect),
        .D({\bus_wide_gen.fifo_burst_n_38 ,\bus_wide_gen.fifo_burst_n_39 ,\bus_wide_gen.fifo_burst_n_40 ,\bus_wide_gen.fifo_burst_n_41 ,\bus_wide_gen.fifo_burst_n_42 ,\bus_wide_gen.fifo_burst_n_43 ,\bus_wide_gen.fifo_burst_n_44 ,\bus_wide_gen.fifo_burst_n_45 ,\bus_wide_gen.fifo_burst_n_46 ,\bus_wide_gen.fifo_burst_n_47 ,\bus_wide_gen.fifo_burst_n_48 ,\bus_wide_gen.fifo_burst_n_49 ,\bus_wide_gen.fifo_burst_n_50 ,\bus_wide_gen.fifo_burst_n_51 ,\bus_wide_gen.fifo_burst_n_52 ,\bus_wide_gen.fifo_burst_n_53 ,\bus_wide_gen.fifo_burst_n_54 ,\bus_wide_gen.fifo_burst_n_55 ,\bus_wide_gen.fifo_burst_n_56 ,\bus_wide_gen.fifo_burst_n_57 }),
        .E(\bus_wide_gen.fifo_burst_n_4 ),
        .Q({\end_addr_buf_reg_n_1_[11] ,\end_addr_buf_reg_n_1_[10] ,\end_addr_buf_reg_n_1_[9] ,\end_addr_buf_reg_n_1_[8] ,\end_addr_buf_reg_n_1_[7] ,\end_addr_buf_reg_n_1_[6] ,\end_addr_buf_reg_n_1_[5] ,\end_addr_buf_reg_n_1_[4] ,\end_addr_buf_reg_n_1_[3] ,\end_addr_buf_reg_n_1_[2] ,\end_addr_buf_reg_n_1_[1] }),
        .SR(\bus_wide_gen.fifo_burst_n_2 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_5 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.fifo_burst_n_34 ),
        .\bus_wide_gen.split_cnt_buf (\bus_wide_gen.split_cnt_buf ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_28 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_1_[0] ),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.loop_cnt_reg[0] (\could_multi_bursts.sect_handling_reg_n_1 ),
        .\could_multi_bursts.loop_cnt_reg[1] (\bus_wide_gen.fifo_burst_n_60 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_3 ),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_wide_gen.fifo_burst_n_6 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_wide_gen.fifo_burst_n_23 ),
        .\could_multi_bursts.sect_handling_reg_2 (p_21_in),
        .\could_multi_bursts.sect_handling_reg_3 ({\sect_len_buf_reg_n_1_[9] ,\sect_len_buf_reg_n_1_[8] ,\sect_len_buf_reg_n_1_[7] ,\sect_len_buf_reg_n_1_[6] ,\sect_len_buf_reg_n_1_[5] ,\sect_len_buf_reg_n_1_[4] ,\sect_len_buf_reg_n_1_[3] ,\sect_len_buf_reg_n_1_[2] ,\sect_len_buf_reg_n_1_[1] ,\sect_len_buf_reg_n_1_[0] }),
        .\could_multi_bursts.sect_handling_reg_4 (\could_multi_bursts.loop_cnt_reg ),
        .\dout_buf_reg[0] (rs_rdata_n_3),
        .\dout_buf_reg[0]_0 (buff_rdata_n_51),
        .dout_valid_reg(\bus_wide_gen.fifo_burst_n_24 ),
        .empty_n_i_2_0(\bus_wide_gen.len_cnt_reg ),
        .empty_n_reg_0(\bus_wide_gen.fifo_burst_n_32 ),
        .empty_n_reg_1(\bus_wide_gen.fifo_burst_n_33 ),
        .\end_addr_buf_reg[11] (\bus_wide_gen.fifo_burst_n_17 ),
        .\end_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_26 ),
        .\end_addr_buf_reg[2] (\bus_wide_gen.fifo_burst_n_8 ),
        .\end_addr_buf_reg[8] (\bus_wide_gen.fifo_burst_n_14 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .full_n_reg_0(\bus_wide_gen.fifo_burst_n_30 ),
        .in(arlen_tmp),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(\bus_wide_gen.fifo_burst_n_27 ),
        .m_axi_IN_r_ARREADY(m_axi_IN_r_ARREADY),
        .m_axi_IN_r_RVALID(m_axi_IN_r_RVALID),
        .next_rreq(next_rreq),
        .pop(pop),
        .\pout_reg[2]_0 (buff_rdata_n_49),
        .\pout_reg[2]_1 (fifo_rctl_n_2),
        .\pout_reg[2]_2 (fifo_rctl_n_3),
        .\q_reg[8]_0 (\bus_wide_gen.fifo_burst_n_7 ),
        .\q_reg[9]_0 (\bus_wide_gen.data_buf1 ),
        .\q_reg[9]_1 (\bus_wide_gen.fifo_burst_n_36 ),
        .\q_reg[9]_2 (\sect_addr_buf_reg_n_1_[1] ),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(pop0),
        .rreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_61 ),
        .rreq_handling_reg_1(rreq_handling_reg_n_1),
        .rreq_handling_reg_2(fifo_rreq_valid_buf_reg_n_1),
        .\sect_addr_buf_reg[1] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_1_[0] ),
        .\sect_cnt_reg[19] ({\start_addr_reg_n_1_[31] ,\start_addr_reg_n_1_[30] ,\start_addr_reg_n_1_[29] ,\start_addr_reg_n_1_[28] ,\start_addr_reg_n_1_[27] ,\start_addr_reg_n_1_[26] ,\start_addr_reg_n_1_[25] ,\start_addr_reg_n_1_[24] ,\start_addr_reg_n_1_[23] ,\start_addr_reg_n_1_[22] ,\start_addr_reg_n_1_[21] ,\start_addr_reg_n_1_[20] ,\start_addr_reg_n_1_[19] ,\start_addr_reg_n_1_[18] ,\start_addr_reg_n_1_[17] ,\start_addr_reg_n_1_[16] ,\start_addr_reg_n_1_[15] ,\start_addr_reg_n_1_[14] ,\start_addr_reg_n_1_[13] ,\start_addr_reg_n_1_[12] }),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_1_[1] ),
        .\sect_len_buf_reg[9] ({\start_addr_buf_reg_n_1_[11] ,\start_addr_buf_reg_n_1_[10] ,\start_addr_buf_reg_n_1_[9] ,\start_addr_buf_reg_n_1_[8] ,\start_addr_buf_reg_n_1_[7] ,\start_addr_buf_reg_n_1_[6] ,\start_addr_buf_reg_n_1_[5] ,\start_addr_buf_reg_n_1_[4] ,\start_addr_buf_reg_n_1_[3] ,\start_addr_buf_reg_n_1_[2] }),
        .\sect_len_buf_reg[9]_0 (beat_len_buf),
        .\start_addr_buf_reg[10] (\bus_wide_gen.fifo_burst_n_16 ),
        .\start_addr_buf_reg[3] (\bus_wide_gen.fifo_burst_n_9 ),
        .\start_addr_buf_reg[4] (\bus_wide_gen.fifo_burst_n_10 ),
        .\start_addr_buf_reg[5] (\bus_wide_gen.fifo_burst_n_11 ),
        .\start_addr_buf_reg[6] (\bus_wide_gen.fifo_burst_n_12 ),
        .\start_addr_buf_reg[7] (\bus_wide_gen.fifo_burst_n_13 ),
        .\start_addr_buf_reg[9] (\bus_wide_gen.fifo_burst_n_15 ),
        .\usedw_reg[7] (full_n_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [4]),
        .I1(\bus_wide_gen.len_cnt_reg [2]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4_n_1 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4_n_1 ),
        .I2(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_rdata_n_21),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_1_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_IN_r_ARADDR[2]),
        .I1(ARLEN[0]),
        .I2(ARLEN[1]),
        .I3(ARLEN[2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_IN_r_ARADDR[1]),
        .I1(ARLEN[1]),
        .I2(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_IN_r_ARADDR[0]),
        .I1(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_IN_r_ARADDR[4]),
        .I1(ARLEN[2]),
        .I2(ARLEN[1]),
        .I3(ARLEN[0]),
        .I4(ARLEN[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_IN_r_ARADDR[3]),
        .I1(ARLEN[2]),
        .I2(ARLEN[1]),
        .I3(ARLEN[0]),
        .I4(ARLEN[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_60 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_IN_r_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_IN_r_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_IN_r_ARADDR[10]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_IN_r_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_IN_r_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_IN_r_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_IN_r_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_IN_r_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_IN_r_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_IN_r_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_IN_r_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_IN_r_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_IN_r_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_IN_r_ARADDR[18]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_IN_r_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_IN_r_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_IN_r_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_IN_r_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_IN_r_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_IN_r_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_IN_r_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_IN_r_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_IN_r_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_IN_r_ARADDR[26]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_IN_r_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_IN_r_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_IN_r_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_IN_r_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_IN_r_ARADDR[29]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_5_n_3 ,\could_multi_bursts.araddr_buf_reg[31]_i_5_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_IN_r_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_IN_r_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_IN_r_ARADDR[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({m_axi_IN_r_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_1 ,\could_multi_bursts.araddr_buf[4]_i_4_n_1 ,\could_multi_bursts.araddr_buf[4]_i_5_n_1 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_IN_r_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_IN_r_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_IN_r_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_IN_r_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI(m_axi_IN_r_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_IN_r_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_1 ,\could_multi_bursts.araddr_buf[8]_i_4_n_1 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_IN_r_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(ARLEN[3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_1 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1 
       (.I0(\start_addr_reg_n_1_[1] ),
        .I1(\align_len_reg_n_1_[6] ),
        .O(end_addr[1]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[4] ,\start_addr_reg_n_1_[3] ,\start_addr_reg_n_1_[2] ,\start_addr_reg_n_1_[1] }),
        .O({end_addr[4:2],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_1,end_addr_carry_i_2_n_1,end_addr_carry_i_3_n_1,end_addr_carry_i_4_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_1),
        .CO({end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[8] ,\start_addr_reg_n_1_[7] ,\start_addr_reg_n_1_[6] ,\start_addr_reg_n_1_[5] }),
        .O(end_addr[8:5]),
        .S({end_addr_carry__0_i_1_n_1,end_addr_carry__0_i_2_n_1,end_addr_carry__0_i_3_n_1,end_addr_carry__0_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_1_[8] ),
        .I1(\align_len_reg_n_1_[8] ),
        .O(end_addr_carry__0_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_1_[7] ),
        .I1(\align_len_reg_n_1_[7] ),
        .O(end_addr_carry__0_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_1_[6] ),
        .I1(\align_len_reg_n_1_[6] ),
        .O(end_addr_carry__0_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_1_[5] ),
        .I1(\align_len_reg_n_1_[6] ),
        .O(end_addr_carry__0_i_4_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_1),
        .CO({end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[12] ,\start_addr_reg_n_1_[11] ,\start_addr_reg_n_1_[10] ,\start_addr_reg_n_1_[9] }),
        .O(end_addr[12:9]),
        .S({end_addr_carry__1_i_1_n_1,end_addr_carry__1_i_2_n_1,end_addr_carry__1_i_3_n_1,end_addr_carry__1_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_1_[12] ),
        .I1(\align_len_reg_n_1_[12] ),
        .O(end_addr_carry__1_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_1_[11] ),
        .I1(\align_len_reg_n_1_[12] ),
        .O(end_addr_carry__1_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_1_[10] ),
        .I1(\align_len_reg_n_1_[10] ),
        .O(end_addr_carry__1_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_1_[9] ),
        .I1(\align_len_reg_n_1_[9] ),
        .O(end_addr_carry__1_i_4_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_1),
        .CO({end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[16] ,\start_addr_reg_n_1_[15] ,\start_addr_reg_n_1_[14] ,\start_addr_reg_n_1_[13] }),
        .O(end_addr[16:13]),
        .S({end_addr_carry__2_i_1_n_1,end_addr_carry__2_i_2_n_1,end_addr_carry__2_i_3_n_1,end_addr_carry__2_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_1_[16] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_1_[15] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_1_[14] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_1_[13] ),
        .I1(\align_len_reg_n_1_[13] ),
        .O(end_addr_carry__2_i_4_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_1),
        .CO({end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[20] ,\start_addr_reg_n_1_[19] ,\start_addr_reg_n_1_[18] ,\start_addr_reg_n_1_[17] }),
        .O(end_addr[20:17]),
        .S({end_addr_carry__3_i_1_n_1,end_addr_carry__3_i_2_n_1,end_addr_carry__3_i_3_n_1,end_addr_carry__3_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_1_[20] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_1_[19] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_1_[18] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_1_[17] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_4_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_1),
        .CO({end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[24] ,\start_addr_reg_n_1_[23] ,\start_addr_reg_n_1_[22] ,\start_addr_reg_n_1_[21] }),
        .O(end_addr[24:21]),
        .S({end_addr_carry__4_i_1_n_1,end_addr_carry__4_i_2_n_1,end_addr_carry__4_i_3_n_1,end_addr_carry__4_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_1_[24] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_1_[23] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_1_[22] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_1_[21] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_4_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_1),
        .CO({end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[28] ,\start_addr_reg_n_1_[27] ,\start_addr_reg_n_1_[26] ,\start_addr_reg_n_1_[25] }),
        .O(end_addr[28:25]),
        .S({end_addr_carry__5_i_1_n_1,end_addr_carry__5_i_2_n_1,end_addr_carry__5_i_3_n_1,end_addr_carry__5_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_1_[28] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_1_[27] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_1_[26] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_1_[25] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_4_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_1),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:2],end_addr_carry__6_n_3,end_addr_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_1_[30] ,\start_addr_reg_n_1_[29] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3],end_addr[31:29]}),
        .S({1'b0,end_addr_carry__6_i_1_n_1,end_addr_carry__6_i_2_n_1,end_addr_carry__6_i_3_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\align_len_reg_n_1_[31] ),
        .I1(\start_addr_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_1_[30] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3
       (.I0(\start_addr_reg_n_1_[29] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_1_[4] ),
        .I1(\align_len_reg_n_1_[6] ),
        .O(end_addr_carry_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_1_[3] ),
        .I1(\align_len_reg_n_1_[6] ),
        .O(end_addr_carry_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_1_[2] ),
        .I1(\align_len_reg_n_1_[6] ),
        .O(end_addr_carry_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_1_[1] ),
        .I1(\align_len_reg_n_1_[6] ),
        .O(end_addr_carry_i_4_n_1));
  system_fc_0_0_fc_IN_r_m_axi_fifo__parameterized1 fifo_rctl
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_vld_reg_0(fifo_rctl_n_3),
        .data_vld_reg_1(buff_rdata_n_49),
        .empty_n_reg_0(fifo_rctl_n_2),
        .empty_n_reg_1(data_pack),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .full_n_reg_0(\bus_wide_gen.fifo_burst_n_33 ),
        .m_axi_IN_r_ARREADY(m_axi_IN_r_ARREADY),
        .\pout[3]_i_5 (\could_multi_bursts.sect_handling_reg_n_1 ),
        .\pout[3]_i_5_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\pout_reg[2]_0 (\bus_wide_gen.fifo_burst_n_32 ));
  system_fc_0_0_fc_IN_r_m_axi_fifo__parameterized0 fifo_rreq
       (.CO(last_sect),
        .E(pop0),
        .Q(rs2f_rreq_valid),
        .S({fifo_rreq_n_4,fifo_rreq_n_5}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(fifo_rreq_n_3),
        .\end_addr_buf_reg[31] ({fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45}),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__0({\sect_cnt_reg_n_1_[19] ,\sect_cnt_reg_n_1_[18] ,\sect_cnt_reg_n_1_[17] ,\sect_cnt_reg_n_1_[16] ,\sect_cnt_reg_n_1_[15] ,\sect_cnt_reg_n_1_[14] ,\sect_cnt_reg_n_1_[13] ,\sect_cnt_reg_n_1_[12] }),
        .last_sect_carry__0_0(p_0_in0_in[19:12]),
        .\q_reg[30]_0 (rs2f_rreq_data),
        .\q_reg[39]_0 ({fifo_rreq_n_41,fifo_rreq_n_42}),
        .\q_reg[44]_0 ({fifo_rreq_data[44],fifo_rreq_data[41],fifo_rreq_data[39:38],fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[19] (fifo_rreq_valid_buf_reg_n_1),
        .\sect_cnt_reg[19]_0 (rreq_handling_reg_n_1),
        .\sect_cnt_reg[19]_1 (\bus_wide_gen.fifo_burst_n_3 ));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_1),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_1,first_sect_carry_i_2_n_1,first_sect_carry_i_3_n_1,first_sect_carry_i_4_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_1),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_3,first_sect_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_1,first_sect_carry__0_i_2_n_1,first_sect_carry__0_i_3_n_1}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[19]),
        .I1(\sect_cnt_reg_n_1_[19] ),
        .I2(p_0_in_0[18]),
        .I3(\sect_cnt_reg_n_1_[18] ),
        .O(first_sect_carry__0_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(p_0_in_0[17]),
        .I1(\sect_cnt_reg_n_1_[17] ),
        .I2(\sect_cnt_reg_n_1_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_1_[16] ),
        .I5(p_0_in_0[16]),
        .O(first_sect_carry__0_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_1_[14] ),
        .I1(p_0_in_0[14]),
        .I2(\sect_cnt_reg_n_1_[12] ),
        .I3(p_0_in_0[12]),
        .I4(p_0_in_0[13]),
        .I5(\sect_cnt_reg_n_1_[13] ),
        .O(first_sect_carry__0_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(p_0_in_0[11]),
        .I1(\sect_cnt_reg_n_1_[11] ),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .I3(p_0_in_0[9]),
        .I4(\sect_cnt_reg_n_1_[10] ),
        .I5(p_0_in_0[10]),
        .O(first_sect_carry_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_1_[8] ),
        .I1(p_0_in_0[8]),
        .I2(\sect_cnt_reg_n_1_[6] ),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[7]),
        .I5(\sect_cnt_reg_n_1_[7] ),
        .O(first_sect_carry_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_1_[3] ),
        .I1(p_0_in_0[3]),
        .I2(\sect_cnt_reg_n_1_[4] ),
        .I3(p_0_in_0[4]),
        .I4(p_0_in_0[5]),
        .I5(\sect_cnt_reg_n_1_[5] ),
        .O(first_sect_carry_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_1_[2] ),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_1_[1] ),
        .I5(p_0_in_0[1]),
        .O(first_sect_carry_i_4_n_1));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_1,last_sect_carry_i_2_n_1,last_sect_carry_i_3_n_1,last_sect_carry_i_4_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_1),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_3,last_sect_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[11]),
        .I1(\sect_cnt_reg_n_1_[11] ),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_1_[10] ),
        .I5(p_0_in0_in[10]),
        .O(last_sect_carry_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_1_[6] ),
        .I1(p_0_in0_in[6]),
        .I2(\sect_cnt_reg_n_1_[7] ),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_1_[8] ),
        .O(last_sect_carry_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_1_[5] ),
        .I1(p_0_in0_in[5]),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[4]),
        .I5(\sect_cnt_reg_n_1_[4] ),
        .O(last_sect_carry_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_1_[2] ),
        .I2(\sect_cnt_reg_n_1_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(\sect_cnt_reg_n_1_[0] ),
        .I5(p_0_in0_in[0]),
        .O(last_sect_carry_i_4_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_50}),
        .O({p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8}),
        .S({buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_1),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_3,p_0_out_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry__0_n_8}),
        .S({1'b0,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_61 ),
        .Q(rreq_handling_reg_n_1),
        .R(ap_rst_n_inv));
  system_fc_0_0_fc_IN_r_m_axi_reg_slice__parameterized0 rs_rdata
       (.A(A),
        .D({\bus_wide_gen.data_buf_reg_n_1_[15] ,\bus_wide_gen.data_buf_reg_n_1_[14] ,\bus_wide_gen.data_buf_reg_n_1_[13] ,\bus_wide_gen.data_buf_reg_n_1_[12] ,\bus_wide_gen.data_buf_reg_n_1_[11] ,\bus_wide_gen.data_buf_reg_n_1_[10] ,\bus_wide_gen.data_buf_reg_n_1_[9] ,\bus_wide_gen.data_buf_reg_n_1_[8] ,\bus_wide_gen.data_buf_reg_n_1_[7] ,\bus_wide_gen.data_buf_reg_n_1_[6] ,\bus_wide_gen.data_buf_reg_n_1_[5] ,\bus_wide_gen.data_buf_reg_n_1_[4] ,\bus_wide_gen.data_buf_reg_n_1_[3] ,\bus_wide_gen.data_buf_reg_n_1_[2] ,\bus_wide_gen.data_buf_reg_n_1_[1] ,\bus_wide_gen.data_buf_reg_n_1_[0] }),
        .IN_r_RREADY(IN_r_RREADY),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.rdata_valid_t_reg (rs_rdata_n_3),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.fifo_burst_n_36 ),
        .\bus_wide_gen.rdata_valid_t_reg_1 (\bus_wide_gen.split_cnt_buf_reg_n_1_[0] ),
        .\icmp_ln12_reg_702_reg[0] (\icmp_ln12_reg_702_reg[0] ),
        .load_p1(load_p1),
        .mem_reg_i_12__0(mem_reg_i_12__0),
        .mem_reg_i_12__0_0(mem_reg_i_12__0_0),
        .mem_reg_i_12__0_1(mem_reg_i_12__0_1),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(rs_rdata_n_21),
        .s_ready_t_reg_1(\bus_wide_gen.rdata_valid_t_reg_n_1 ));
  system_fc_0_0_fc_IN_r_m_axi_reg_slice rs_rreq
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_1 (\ap_CS_fsm_reg[8]_1 ),
        .\ap_CS_fsm_reg[8]_2 (\ap_CS_fsm_reg[8]_2 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[30]_0 (rs2f_rreq_data),
        .\data_p2_reg[0]_0 (\data_p2_reg[0] ),
        .\data_p2_reg[0]_1 (\data_p2_reg[0]_0 ),
        .\data_p2_reg[0]_2 (\data_p2_reg[0]_1 ),
        .\data_p2_reg[30]_0 (\data_p2_reg[30] ),
        .i_reg_686(i_reg_686),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\state_reg[0]_0 (rs2f_rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[5] ),
        .O(sect_addr[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_1_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_1_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_1_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_1_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_1_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_1_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_1_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_1_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_1_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_1_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_1_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_1_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_1_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_1_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_1_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_1_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_1_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_1_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_1_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_1_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_1_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_1_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_1_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_1_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_1_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_1_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_1_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_1_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_1_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_1_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_1_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4}),
        .CYINIT(\sect_cnt_reg_n_1_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_1_[4] ,\sect_cnt_reg_n_1_[3] ,\sect_cnt_reg_n_1_[2] ,\sect_cnt_reg_n_1_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_1),
        .CO({sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_1_[8] ,\sect_cnt_reg_n_1_[7] ,\sect_cnt_reg_n_1_[6] ,\sect_cnt_reg_n_1_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_1),
        .CO({sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_1_[12] ,\sect_cnt_reg_n_1_[11] ,\sect_cnt_reg_n_1_[10] ,\sect_cnt_reg_n_1_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_1),
        .CO({sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_1_[16] ,\sect_cnt_reg_n_1_[15] ,\sect_cnt_reg_n_1_[14] ,\sect_cnt_reg_n_1_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_1),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_1_[19] ,\sect_cnt_reg_n_1_[18] ,\sect_cnt_reg_n_1_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_57 ),
        .Q(\sect_cnt_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_47 ),
        .Q(\sect_cnt_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(\sect_cnt_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(\sect_cnt_reg_n_1_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_44 ),
        .Q(\sect_cnt_reg_n_1_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(\sect_cnt_reg_n_1_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\sect_cnt_reg_n_1_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_41 ),
        .Q(\sect_cnt_reg_n_1_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_40 ),
        .Q(\sect_cnt_reg_n_1_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\sect_cnt_reg_n_1_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\sect_cnt_reg_n_1_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_56 ),
        .Q(\sect_cnt_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_55 ),
        .Q(\sect_cnt_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_54 ),
        .Q(\sect_cnt_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_53 ),
        .Q(\sect_cnt_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_52 ),
        .Q(\sect_cnt_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_51 ),
        .Q(\sect_cnt_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_50 ),
        .Q(\sect_cnt_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_49 ),
        .Q(\sect_cnt_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_48 ),
        .Q(\sect_cnt_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\sect_end_buf_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\sect_len_buf_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\sect_len_buf_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\sect_len_buf_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\sect_len_buf_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\sect_len_buf_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\sect_len_buf_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\sect_len_buf_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\sect_len_buf_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\sect_len_buf_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\sect_len_buf_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[10] ),
        .Q(\start_addr_buf_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[11] ),
        .Q(\start_addr_buf_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[12] ),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[13] ),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[14] ),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[15] ),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[16] ),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[17] ),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[18] ),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[19] ),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[1] ),
        .Q(\start_addr_buf_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[20] ),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[21] ),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[22] ),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[23] ),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[24] ),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[25] ),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[26] ),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[27] ),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[28] ),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[29] ),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[2] ),
        .Q(\start_addr_buf_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[30] ),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[31] ),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[3] ),
        .Q(\start_addr_buf_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[4] ),
        .Q(\start_addr_buf_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[5] ),
        .Q(\start_addr_buf_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[6] ),
        .Q(\start_addr_buf_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[7] ),
        .Q(\start_addr_buf_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[8] ),
        .Q(\start_addr_buf_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[9] ),
        .Q(\start_addr_buf_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_31),
        .Q(\start_addr_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_30),
        .Q(\start_addr_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_29),
        .Q(\start_addr_reg_n_1_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_28),
        .Q(\start_addr_reg_n_1_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_27),
        .Q(\start_addr_reg_n_1_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_26),
        .Q(\start_addr_reg_n_1_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_25),
        .Q(\start_addr_reg_n_1_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_24),
        .Q(\start_addr_reg_n_1_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_23),
        .Q(\start_addr_reg_n_1_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_22),
        .Q(\start_addr_reg_n_1_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_21),
        .Q(\start_addr_reg_n_1_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_20),
        .Q(\start_addr_reg_n_1_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_19),
        .Q(\start_addr_reg_n_1_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_18),
        .Q(\start_addr_reg_n_1_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_17),
        .Q(\start_addr_reg_n_1_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_16),
        .Q(\start_addr_reg_n_1_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_15),
        .Q(\start_addr_reg_n_1_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_14),
        .Q(\start_addr_reg_n_1_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_13),
        .Q(\start_addr_reg_n_1_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_12),
        .Q(\start_addr_reg_n_1_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_11),
        .Q(\start_addr_reg_n_1_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_10),
        .Q(\start_addr_reg_n_1_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_4 ),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_IN_r_m_axi_reg_slice" *) 
module system_fc_0_0_fc_IN_r_m_axi_reg_slice
   (\ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[8]_2 ,
    D,
    \state_reg[0]_0 ,
    \data_p1_reg[30]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \data_p2_reg[0]_0 ,
    \data_p2_reg[0]_1 ,
    \data_p2_reg[0]_2 ,
    i_reg_686,
    rs2f_rreq_ack,
    \data_p2_reg[30]_0 );
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[8]_1 ;
  output \ap_CS_fsm_reg[8]_2 ;
  output [0:0]D;
  output [0:0]\state_reg[0]_0 ;
  output [30:0]\data_p1_reg[30]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]Q;
  input \data_p2_reg[0]_0 ;
  input \data_p2_reg[0]_1 ;
  input \data_p2_reg[0]_2 ;
  input [2:0]i_reg_686;
  input rs2f_rreq_ack;
  input [30:0]\data_p2_reg[30]_0 ;

  wire [0:0]D;
  wire IN_r_ARREADY;
  wire [2:0]Q;
  wire \ap_CS_fsm[8]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg[8]_2 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_1 ;
  wire \data_p1[10]_i_1_n_1 ;
  wire \data_p1[11]_i_1_n_1 ;
  wire \data_p1[12]_i_1_n_1 ;
  wire \data_p1[13]_i_1_n_1 ;
  wire \data_p1[14]_i_1_n_1 ;
  wire \data_p1[15]_i_1_n_1 ;
  wire \data_p1[16]_i_1_n_1 ;
  wire \data_p1[17]_i_1_n_1 ;
  wire \data_p1[18]_i_1_n_1 ;
  wire \data_p1[19]_i_1_n_1 ;
  wire \data_p1[1]_i_1_n_1 ;
  wire \data_p1[20]_i_1_n_1 ;
  wire \data_p1[21]_i_1_n_1 ;
  wire \data_p1[22]_i_1_n_1 ;
  wire \data_p1[23]_i_1_n_1 ;
  wire \data_p1[24]_i_1_n_1 ;
  wire \data_p1[25]_i_1_n_1 ;
  wire \data_p1[26]_i_1_n_1 ;
  wire \data_p1[27]_i_1_n_1 ;
  wire \data_p1[28]_i_1_n_1 ;
  wire \data_p1[29]_i_1_n_1 ;
  wire \data_p1[2]_i_1_n_1 ;
  wire \data_p1[30]_i_2_n_1 ;
  wire \data_p1[3]_i_1_n_1 ;
  wire \data_p1[4]_i_1_n_1 ;
  wire \data_p1[5]_i_1_n_1 ;
  wire \data_p1[6]_i_1_n_1 ;
  wire \data_p1[7]_i_1_n_1 ;
  wire \data_p1[8]_i_1_n_1 ;
  wire \data_p1[9]_i_1_n_1 ;
  wire [30:0]\data_p1_reg[30]_0 ;
  wire [30:0]data_p2;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[0]_1 ;
  wire \data_p2_reg[0]_2 ;
  wire [30:0]\data_p2_reg[30]_0 ;
  wire [2:0]i_reg_686;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1_n_1;
  wire [1:1]state;
  wire \state[0]_i_1_n_1 ;
  wire \state[1]_i_1_n_1 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\ap_CS_fsm_reg[8]_2 ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_rreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(IN_r_ARREADY),
        .I1(\ap_CS_fsm_reg[8]_2 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\ap_CS_fsm[8]_i_2_n_1 ),
        .I3(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h5515)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(IN_r_ARREADY),
        .I1(\data_p2_reg[0]_2 ),
        .I2(\data_p2_reg[0]_1 ),
        .I3(\data_p2_reg[0]_0 ),
        .O(\ap_CS_fsm[8]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h8AAA0000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[1]),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p2_reg[0]_1 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(IN_r_ARREADY),
        .O(\ap_CS_fsm_reg[8]_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg[30]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg[30]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg[30]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg[30]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg[30]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg[30]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg[30]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg[30]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg[30]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg[30]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg[30]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg[30]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg[30]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg[30]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg[30]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg[30]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg[30]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg[30]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg[30]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg[30]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg[30]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg[30]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg[30]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[30]_i_1 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(\ap_CS_fsm_reg[8]_2 ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_2 
       (.I0(\data_p2_reg[30]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg[30]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg[30]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg[30]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg[30]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg[30]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg[30]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg[30]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1_n_1 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_2_n_1 ),
        .Q(\data_p1_reg[30]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_1 ),
        .Q(\data_p1_reg[30]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA2A0000)) 
    \data_p2[30]_i_1 
       (.I0(IN_r_ARREADY),
        .I1(\data_p2_reg[0]_2 ),
        .I2(\data_p2_reg[0]_1 ),
        .I3(\data_p2_reg[0]_0 ),
        .I4(Q[1]),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55FFDFFF00AA0000)) 
    \i_reg_686[0]_i_1 
       (.I0(Q[1]),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p2_reg[0]_1 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(IN_r_ARREADY),
        .I5(i_reg_686[0]),
        .O(\ap_CS_fsm_reg[8]_1 ));
  LUT6 #(
    .INIT(64'h77DDFFFF22882000)) 
    \i_reg_686[1]_i_1 
       (.I0(Q[1]),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p2_reg[0]_1 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(IN_r_ARREADY),
        .I5(i_reg_686[1]),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h7DF5FFFF28A02000)) 
    \i_reg_686[2]_i_1 
       (.I0(Q[1]),
        .I1(\data_p2_reg[0]_0 ),
        .I2(\data_p2_reg[0]_1 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(IN_r_ARREADY),
        .I5(i_reg_686[2]),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1
       (.I0(\ap_CS_fsm_reg[8]_2 ),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(IN_r_ARREADY),
        .O(s_ready_t_i_1_n_1));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_1),
        .Q(IN_r_ARREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(\ap_CS_fsm_reg[8]_2 ),
        .I4(IN_r_ARREADY),
        .O(\state[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1 
       (.I0(\ap_CS_fsm_reg[8]_2 ),
        .I1(state),
        .I2(\state_reg[0]_0 ),
        .I3(rs2f_rreq_ack),
        .O(\state[1]_i_1_n_1 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_1 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_1 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_IN_r_m_axi_reg_slice" *) 
module system_fc_0_0_fc_IN_r_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \icmp_ln12_reg_702_reg[0] ,
    \bus_wide_gen.rdata_valid_t_reg ,
    load_p1,
    A,
    s_ready_t_reg_0,
    ap_rst_n_inv,
    ap_clk,
    mem_reg_i_12__0,
    mem_reg_i_12__0_0,
    mem_reg_i_12__0_1,
    s_ready_t_reg_1,
    IN_r_RREADY,
    D,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    \bus_wide_gen.rdata_valid_t_reg_1 ,
    beat_valid);
  output rdata_ack_t;
  output \icmp_ln12_reg_702_reg[0] ;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output load_p1;
  output [15:0]A;
  output s_ready_t_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input mem_reg_i_12__0;
  input mem_reg_i_12__0_0;
  input [0:0]mem_reg_i_12__0_1;
  input s_ready_t_reg_1;
  input IN_r_RREADY;
  input [15:0]D;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input \bus_wide_gen.rdata_valid_t_reg_1 ;
  input beat_valid;

  wire [15:0]A;
  wire [15:0]D;
  wire IN_r_RREADY;
  wire IN_r_RVALID;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_1 ;
  wire \data_p2_reg_n_1_[0] ;
  wire \data_p2_reg_n_1_[10] ;
  wire \data_p2_reg_n_1_[11] ;
  wire \data_p2_reg_n_1_[12] ;
  wire \data_p2_reg_n_1_[13] ;
  wire \data_p2_reg_n_1_[14] ;
  wire \data_p2_reg_n_1_[15] ;
  wire \data_p2_reg_n_1_[1] ;
  wire \data_p2_reg_n_1_[2] ;
  wire \data_p2_reg_n_1_[3] ;
  wire \data_p2_reg_n_1_[4] ;
  wire \data_p2_reg_n_1_[5] ;
  wire \data_p2_reg_n_1_[6] ;
  wire \data_p2_reg_n_1_[7] ;
  wire \data_p2_reg_n_1_[8] ;
  wire \data_p2_reg_n_1_[9] ;
  wire \icmp_ln12_reg_702_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire mem_reg_i_12__0;
  wire mem_reg_i_12__0_0;
  wire [0:0]mem_reg_i_12__0_1;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_1;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_1 ;
  wire \state[1]_i_1__0_n_1 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(s_ready_t_reg_1),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(IN_r_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(IN_r_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFCFF4C44)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_1),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I4(beat_valid),
        .O(s_ready_t_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[15]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_1),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[0]),
        .Q(\data_p2_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[10]),
        .Q(\data_p2_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[11]),
        .Q(\data_p2_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[12]),
        .Q(\data_p2_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[13]),
        .Q(\data_p2_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[14]),
        .Q(\data_p2_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[15]),
        .Q(\data_p2_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[1]),
        .Q(\data_p2_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[2]),
        .Q(\data_p2_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[3]),
        .Q(\data_p2_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[4]),
        .Q(\data_p2_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[5]),
        .Q(\data_p2_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[6]),
        .Q(\data_p2_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[7]),
        .Q(\data_p2_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[8]),
        .Q(\data_p2_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[9]),
        .Q(\data_p2_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[34]_i_3 
       (.I0(s_ready_t_reg_1),
        .I1(rdata_ack_t),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT4 #(
    .INIT(16'h0444)) 
    mem_reg_i_14__0
       (.I0(mem_reg_i_12__0),
        .I1(mem_reg_i_12__0_0),
        .I2(IN_r_RVALID),
        .I3(mem_reg_i_12__0_1),
        .O(\icmp_ln12_reg_702_reg[0] ));
  LUT4 #(
    .INIT(16'h4D40)) 
    p_i_1
       (.I0(state__0[1]),
        .I1(IN_r_RREADY),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_1),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_21
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[15] ),
        .O(A[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_22
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[14] ),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_23
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[13] ),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_24
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[12] ),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_25
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[11] ),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_26
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[10] ),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_27
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[9] ),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_28
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[8] ),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_29
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[7] ),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_30
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[6] ),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_31
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[5] ),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_32
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[4] ),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_33
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[3] ),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_34
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[2] ),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_35
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[1] ),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_36
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_1_[0] ),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_1),
        .I1(state__0[1]),
        .I2(IN_r_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_1));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_1),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(IN_r_RREADY),
        .I1(IN_r_RVALID),
        .I2(state),
        .I3(s_ready_t_reg_1),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(s_ready_t_reg_1),
        .I1(state),
        .I2(IN_r_RVALID),
        .I3(IN_r_RREADY),
        .O(\state[1]_i_1__0_n_1 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_1 ),
        .Q(IN_r_RVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_1 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_OUT_r_m_axi" *) 
module system_fc_0_0_fc_OUT_r_m_axi
   (ap_enable_reg_pp0_iter3_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    select_ln340_1_reg_7360,
    r_V_2_reg_7260,
    SR,
    IN_r_RREADY,
    ap_block_pp0_stage0_subdone5_in,
    D,
    \bus_wide_gen.WVALID_Dummy_reg ,
    full_n_reg,
    m_axi_OUT_r_AWADDR,
    AWLEN,
    E,
    \icmp_ln12_reg_702_pp0_iter3_reg_reg[0] ,
    \ap_CS_fsm_reg[15] ,
    j_reg_7060,
    IN_addr_read_reg_7120,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[15]_2 ,
    m_axi_OUT_r_WDATA,
    m_axi_OUT_r_WSTRB,
    m_axi_OUT_r_AWVALID,
    full_n_reg_0,
    m_axi_OUT_r_WLAST,
    ap_enable_reg_pp0_iter3,
    icmp_ln12_reg_702_pp0_iter2_reg,
    \select_ln340_1_reg_736_reg[0] ,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg_0,
    empty_n_reg,
    ap_enable_reg_pp0_iter8,
    Q,
    ap_enable_reg_pp0_iter4,
    icmp_ln12_1_reg_722_pp0_iter3_reg,
    icmp_ln12_reg_702_pp0_iter1_reg,
    icmp_ln12_1_reg_722_pp0_iter2_reg,
    \j_0_reg_253_reg[0] ,
    \ap_CS_fsm_reg[15]_3 ,
    \ap_CS_fsm_reg[15]_4 ,
    empty_n_reg_0,
    icmp_ln12_1_reg_722_pp0_iter8_reg,
    m_axi_OUT_r_WREADY,
    m_axi_OUT_r_RVALID,
    icmp_ln12_reg_702_pp0_iter3_reg,
    \q_tmp_reg[15] ,
    \p_Val2_s_reg_243_reg[15] ,
    I_WDATA,
    \icmp_ln12_1_reg_722_reg[0] ,
    \icmp_ln12_1_reg_722_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    \data_p2_reg[30] ,
    m_axi_OUT_r_AWREADY,
    m_axi_OUT_r_BVALID);
  output ap_enable_reg_pp0_iter3_reg;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output select_ln340_1_reg_7360;
  output r_V_2_reg_7260;
  output [0:0]SR;
  output IN_r_RREADY;
  output ap_block_pp0_stage0_subdone5_in;
  output [1:0]D;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output full_n_reg;
  output [29:0]m_axi_OUT_r_AWADDR;
  output [3:0]AWLEN;
  output [0:0]E;
  output [15:0]\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] ;
  output \ap_CS_fsm_reg[15] ;
  output j_reg_7060;
  output IN_addr_read_reg_7120;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[15]_2 ;
  output [31:0]m_axi_OUT_r_WDATA;
  output [3:0]m_axi_OUT_r_WSTRB;
  output m_axi_OUT_r_AWVALID;
  output full_n_reg_0;
  output m_axi_OUT_r_WLAST;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln12_reg_702_pp0_iter2_reg;
  input \select_ln340_1_reg_736_reg[0] ;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg_0;
  input empty_n_reg;
  input ap_enable_reg_pp0_iter8;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter4;
  input icmp_ln12_1_reg_722_pp0_iter3_reg;
  input icmp_ln12_reg_702_pp0_iter1_reg;
  input icmp_ln12_1_reg_722_pp0_iter2_reg;
  input \j_0_reg_253_reg[0] ;
  input \ap_CS_fsm_reg[15]_3 ;
  input \ap_CS_fsm_reg[15]_4 ;
  input empty_n_reg_0;
  input icmp_ln12_1_reg_722_pp0_iter8_reg;
  input m_axi_OUT_r_WREADY;
  input m_axi_OUT_r_RVALID;
  input icmp_ln12_reg_702_pp0_iter3_reg;
  input \q_tmp_reg[15] ;
  input [15:0]\p_Val2_s_reg_243_reg[15] ;
  input [14:0]I_WDATA;
  input \icmp_ln12_1_reg_722_reg[0] ;
  input \icmp_ln12_1_reg_722_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [30:0]\data_p2_reg[30] ;
  input m_axi_OUT_r_AWREADY;
  input m_axi_OUT_r_BVALID;

  wire [3:0]AWLEN;
  wire AWVALID_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire IN_addr_read_reg_7120;
  wire IN_r_RREADY;
  wire [14:0]I_WDATA;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[15]_2 ;
  wire \ap_CS_fsm_reg[15]_3 ;
  wire \ap_CS_fsm_reg[15]_4 ;
  wire ap_block_pp0_stage0_subdone5_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire bus_write_n_72;
  wire bus_write_n_73;
  wire [30:0]\data_p2_reg[30] ;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire full_n_reg;
  wire full_n_reg_0;
  wire icmp_ln12_1_reg_722_pp0_iter2_reg;
  wire icmp_ln12_1_reg_722_pp0_iter3_reg;
  wire icmp_ln12_1_reg_722_pp0_iter8_reg;
  wire \icmp_ln12_1_reg_722_reg[0] ;
  wire \icmp_ln12_1_reg_722_reg[0]_0 ;
  wire icmp_ln12_reg_702_pp0_iter1_reg;
  wire icmp_ln12_reg_702_pp0_iter2_reg;
  wire icmp_ln12_reg_702_pp0_iter3_reg;
  wire [15:0]\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] ;
  wire \j_0_reg_253_reg[0] ;
  wire j_reg_7060;
  wire [29:0]m_axi_OUT_r_AWADDR;
  wire m_axi_OUT_r_AWREADY;
  wire m_axi_OUT_r_AWVALID;
  wire m_axi_OUT_r_BVALID;
  wire m_axi_OUT_r_RVALID;
  wire [31:0]m_axi_OUT_r_WDATA;
  wire m_axi_OUT_r_WLAST;
  wire m_axi_OUT_r_WREADY;
  wire [3:0]m_axi_OUT_r_WSTRB;
  wire [1:0]p_0_in__1;
  wire [15:0]\p_Val2_s_reg_243_reg[15] ;
  wire \q_tmp_reg[15] ;
  wire r_V_2_reg_7260;
  wire select_ln340_1_reg_7360;
  wire \select_ln340_1_reg_736_reg[0] ;
  wire [1:0]throttl_cnt_reg;
  wire wreq_throttl_n_4;
  wire wreq_throttl_n_5;
  wire wreq_throttl_n_6;
  wire wreq_throttl_n_7;

  system_fc_0_0_fc_OUT_r_m_axi_read bus_read
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg(full_n_reg),
        .m_axi_OUT_r_RVALID(m_axi_OUT_r_RVALID));
  system_fc_0_0_fc_OUT_r_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({\q_tmp_reg[15] ,I_WDATA}),
        .E(E),
        .IN_addr_read_reg_7120(IN_addr_read_reg_7120),
        .IN_r_RREADY(IN_r_RREADY),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[15] (D),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[15]_1 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[15]_2 (\ap_CS_fsm_reg[15]_1 ),
        .\ap_CS_fsm_reg[15]_3 (\ap_CS_fsm_reg[15]_2 ),
        .\ap_CS_fsm_reg[15]_4 (\ap_CS_fsm_reg[15]_3 ),
        .\ap_CS_fsm_reg[15]_5 (\ap_CS_fsm_reg[15]_4 ),
        .ap_block_pp0_stage0_subdone5_in(ap_block_pp0_stage0_subdone5_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (\bus_wide_gen.WVALID_Dummy_reg ),
        .\bus_wide_gen.WVALID_Dummy_reg_1 (bus_write_n_72),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (bus_write_n_73),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (wreq_throttl_n_5),
        .\could_multi_bursts.awlen_buf_reg[1]_0 (p_0_in__1),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (AWLEN),
        .\could_multi_bursts.loop_cnt_reg[0]_0 (wreq_throttl_n_7),
        .\could_multi_bursts.loop_cnt_reg[0]_1 (wreq_throttl_n_4),
        .\data_p2_reg[30] (\data_p2_reg[30] ),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .full_n_reg(full_n_reg_0),
        .icmp_ln12_1_reg_722_pp0_iter2_reg(icmp_ln12_1_reg_722_pp0_iter2_reg),
        .icmp_ln12_1_reg_722_pp0_iter3_reg(icmp_ln12_1_reg_722_pp0_iter3_reg),
        .icmp_ln12_1_reg_722_pp0_iter8_reg(icmp_ln12_1_reg_722_pp0_iter8_reg),
        .\icmp_ln12_1_reg_722_reg[0] (\icmp_ln12_1_reg_722_reg[0] ),
        .\icmp_ln12_1_reg_722_reg[0]_0 (\icmp_ln12_1_reg_722_reg[0]_0 ),
        .icmp_ln12_reg_702_pp0_iter1_reg(icmp_ln12_reg_702_pp0_iter1_reg),
        .icmp_ln12_reg_702_pp0_iter2_reg(icmp_ln12_reg_702_pp0_iter2_reg),
        .icmp_ln12_reg_702_pp0_iter3_reg(icmp_ln12_reg_702_pp0_iter3_reg),
        .\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] (\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] ),
        .\j_0_reg_253_reg[0] (\j_0_reg_253_reg[0] ),
        .j_reg_7060(j_reg_7060),
        .m_axi_OUT_r_AWADDR(m_axi_OUT_r_AWADDR),
        .m_axi_OUT_r_AWREADY(m_axi_OUT_r_AWREADY),
        .m_axi_OUT_r_BVALID(m_axi_OUT_r_BVALID),
        .m_axi_OUT_r_WDATA(m_axi_OUT_r_WDATA),
        .m_axi_OUT_r_WLAST(m_axi_OUT_r_WLAST),
        .m_axi_OUT_r_WREADY(m_axi_OUT_r_WREADY),
        .m_axi_OUT_r_WSTRB(m_axi_OUT_r_WSTRB),
        .\p_Val2_s_reg_243_reg[15] (\p_Val2_s_reg_243_reg[15] ),
        .r_V_2_reg_7260(r_V_2_reg_7260),
        .select_ln340_1_reg_7360(select_ln340_1_reg_7360),
        .\select_ln340_1_reg_736_reg[0] (\select_ln340_1_reg_736_reg[0] ),
        .\throttl_cnt_reg[1] (throttl_cnt_reg),
        .\throttl_cnt_reg[7] (wreq_throttl_n_6));
  system_fc_0_0_fc_OUT_r_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[3:2]),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in__1),
        .E(bus_write_n_72),
        .Q(throttl_cnt_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_OUT_r_AWREADY(m_axi_OUT_r_AWREADY),
        .m_axi_OUT_r_AWREADY_0(wreq_throttl_n_5),
        .m_axi_OUT_r_AWVALID(m_axi_OUT_r_AWVALID),
        .\throttl_cnt_reg[1]_0 (wreq_throttl_n_4),
        .\throttl_cnt_reg[2]_0 (bus_write_n_73),
        .\throttl_cnt_reg[4]_0 (wreq_throttl_n_6),
        .\throttl_cnt_reg[6]_0 (wreq_throttl_n_7));
endmodule

(* ORIG_REF_NAME = "fc_OUT_r_m_axi_buffer" *) 
module system_fc_0_0_fc_OUT_r_m_axi_buffer
   (OUT_r_WREADY,
    data_valid,
    S,
    Q,
    \usedw_reg[6]_0 ,
    E,
    dout_valid_reg_0,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    DI,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \bus_wide_gen.strb_buf_reg[1] ,
    \bus_wide_gen.strb_buf_reg[0] ,
    \bus_wide_gen.strb_buf_reg[3] ,
    \bus_wide_gen.strb_buf_reg[2] ,
    \dout_buf_reg[15]_0 ,
    ap_clk,
    D,
    WEA,
    ap_rst_n_inv,
    push,
    ap_rst_n,
    m_axi_OUT_r_WREADY,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.pad_oh_reg_reg[1]_1 ,
    \bus_wide_gen.data_buf_reg[16]_0 ,
    burst_valid,
    m_axi_OUT_r_WSTRB,
    SR,
    \bus_wide_gen.strb_buf_reg[3]_0 ,
    \usedw_reg[7]_0 );
  output OUT_r_WREADY;
  output data_valid;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[6]_0 ;
  output [0:0]E;
  output dout_valid_reg_0;
  output [0:0]\bus_wide_gen.pad_oh_reg_reg[1] ;
  output [0:0]DI;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output \bus_wide_gen.strb_buf_reg[1] ;
  output \bus_wide_gen.strb_buf_reg[0] ;
  output \bus_wide_gen.strb_buf_reg[3] ;
  output \bus_wide_gen.strb_buf_reg[2] ;
  output [15:0]\dout_buf_reg[15]_0 ;
  input ap_clk;
  input [15:0]D;
  input [0:0]WEA;
  input ap_rst_n_inv;
  input push;
  input ap_rst_n;
  input m_axi_OUT_r_WREADY;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  input \bus_wide_gen.data_buf_reg[16]_0 ;
  input burst_valid;
  input [3:0]m_axi_OUT_r_WSTRB;
  input [0:0]SR;
  input [0:0]\bus_wide_gen.strb_buf_reg[3]_0 ;
  input [6:0]\usedw_reg[7]_0 ;

  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire OUT_r_WREADY;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[16]_0 ;
  wire [0:0]\bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  wire \bus_wide_gen.strb_buf_reg[0] ;
  wire \bus_wide_gen.strb_buf_reg[1] ;
  wire \bus_wide_gen.strb_buf_reg[2] ;
  wire \bus_wide_gen.strb_buf_reg[3] ;
  wire [0:0]\bus_wide_gen.strb_buf_reg[3]_0 ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_1 ;
  wire \dout_buf[10]_i_1_n_1 ;
  wire \dout_buf[11]_i_1_n_1 ;
  wire \dout_buf[12]_i_1_n_1 ;
  wire \dout_buf[13]_i_1_n_1 ;
  wire \dout_buf[14]_i_1_n_1 ;
  wire \dout_buf[15]_i_1_n_1 ;
  wire \dout_buf[16]_i_1_n_1 ;
  wire \dout_buf[17]_i_1_n_1 ;
  wire \dout_buf[1]_i_1_n_1 ;
  wire \dout_buf[2]_i_1_n_1 ;
  wire \dout_buf[3]_i_1_n_1 ;
  wire \dout_buf[4]_i_1_n_1 ;
  wire \dout_buf[5]_i_1_n_1 ;
  wire \dout_buf[6]_i_1_n_1 ;
  wire \dout_buf[7]_i_1_n_1 ;
  wire \dout_buf[8]_i_1_n_1 ;
  wire \dout_buf[9]_i_1_n_1 ;
  wire [15:0]\dout_buf_reg[15]_0 ;
  wire dout_valid_i_1__2_n_1;
  wire dout_valid_reg_0;
  wire empty_n_i_1_n_1;
  wire empty_n_i_2__5_n_1;
  wire empty_n_i_3__5_n_1;
  wire empty_n_reg_n_1;
  wire full_n_i_1__11_n_1;
  wire full_n_i_3__7_n_1;
  wire m_axi_OUT_r_WREADY;
  wire [3:0]m_axi_OUT_r_WSTRB;
  wire mem_reg_i_10__1_n_1;
  wire mem_reg_i_11__0_n_1;
  wire p_1_in;
  wire pop;
  wire push;
  wire [17:0]q_buf;
  wire [17:0]q_tmp;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_1 ;
  wire \raddr[3]_i_1_n_1 ;
  wire \raddr[4]_i_1_n_1 ;
  wire \raddr[7]_i_2_n_1 ;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire [1:0]tmp_strb;
  wire \usedw[0]_i_1__2_n_1 ;
  wire \usedw[7]_i_1__2_n_1 ;
  wire [7:6]usedw_reg;
  wire [2:0]\usedw_reg[6]_0 ;
  wire [6:0]\usedw_reg[7]_0 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__2_n_1 ;
  wire \waddr[1]_i_1__2_n_1 ;
  wire \waddr[2]_i_1__2_n_1 ;
  wire \waddr[3]_i_1__2_n_1 ;
  wire \waddr[4]_i_1__2_n_1 ;
  wire \waddr[5]_i_1__2_n_1 ;
  wire \waddr[6]_i_1__2_n_1 ;
  wire \waddr[6]_i_2__2_n_1 ;
  wire \waddr[7]_i_2__2_n_1 ;
  wire \waddr[7]_i_3__2_n_1 ;
  wire \waddr[7]_i_4__2_n_1 ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[15]_i_2__2 
       (.I0(dout_valid_reg_0),
        .I1(m_axi_OUT_r_WREADY),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[15]_i_4__2 
       (.I0(data_valid),
        .I1(\bus_wide_gen.data_buf_reg[16] ),
        .O(dout_valid_reg_0));
  LUT6 #(
    .INIT(64'hE0000000E000E000)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I1(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I2(data_valid),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(m_axi_OUT_r_WREADY),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\bus_wide_gen.pad_oh_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hAEFFFFFFA2000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(dout_valid_reg_0),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(m_axi_OUT_r_WREADY),
        .I3(burst_valid),
        .I4(data_valid),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(m_axi_OUT_r_WSTRB[0]),
        .I1(E),
        .I2(tmp_strb[0]),
        .I3(ap_rst_n),
        .I4(SR),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(m_axi_OUT_r_WSTRB[1]),
        .I1(E),
        .I2(tmp_strb[1]),
        .I3(ap_rst_n),
        .I4(SR),
        .O(\bus_wide_gen.strb_buf_reg[1] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(m_axi_OUT_r_WSTRB[2]),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(tmp_strb[0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.strb_buf_reg[3]_0 ),
        .O(\bus_wide_gen.strb_buf_reg[2] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(m_axi_OUT_r_WSTRB[3]),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(tmp_strb[1]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.strb_buf_reg[3]_0 ),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_1 ),
        .Q(tmp_strb[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_1 ),
        .Q(tmp_strb[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_1 ),
        .Q(\dout_buf_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF08AA)) 
    dout_valid_i_1__2
       (.I0(data_valid),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(m_axi_OUT_r_WREADY),
        .I3(burst_valid),
        .I4(empty_n_reg_n_1),
        .O(dout_valid_i_1__2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__2_n_1),
        .Q(data_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2__5_n_1),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_1),
        .O(empty_n_i_1_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__5
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3__5_n_1),
        .O(empty_n_i_2__5_n_1));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__5
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3__5_n_1));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_1),
        .Q(empty_n_reg_n_1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(push),
        .I3(pop),
        .I4(OUT_r_WREADY),
        .O(full_n_i_1__11_n_1));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__14
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(full_n_i_3__7_n_1),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__7
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__7_n_1));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_1),
        .Q(OUT_r_WREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(q_buf[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(q_buf[17:16]),
        .ENARDEN(OUT_r_WREADY),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_10__1
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_10__1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_11__0
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_11__0_n_1));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_1__2
       (.I0(mem_reg_i_10__1_n_1),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2__2
       (.I0(raddr[6]),
        .I1(mem_reg_i_10__1_n_1),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3__2
       (.I0(raddr[5]),
        .I1(mem_reg_i_11__0_n_1),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4__2
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5__2
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6__2
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7__2
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h55959999AAAAAAAA)) 
    mem_reg_i_8__2
       (.I0(raddr[0]),
        .I1(data_valid),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I3(m_axi_OUT_r_WREADY),
        .I4(burst_valid),
        .I5(empty_n_reg_n_1),
        .O(rnext[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__2
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__2
       (.I0(Q[5]),
        .I1(usedw_reg[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__3
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__3
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__3
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_5__2
       (.I0(Q[1]),
        .I1(pop),
        .I2(push),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_1),
        .I1(burst_valid),
        .I2(m_axi_OUT_r_WREADY),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I4(data_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'h9A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_i_10__1_n_1),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_1 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_1 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_1 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_1 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h0900)) 
    show_ahead_i_1__2
       (.I0(Q[0]),
        .I1(pop),
        .I2(empty_n_i_2__5_n_1),
        .I3(push),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__2 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__2_n_1 ));
  LUT6 #(
    .INIT(64'h08AAFFFFF7550000)) 
    \usedw[7]_i_1__2 
       (.I0(data_valid),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(m_axi_OUT_r_WREADY),
        .I3(burst_valid),
        .I4(empty_n_reg_n_1),
        .I5(push),
        .O(\usedw[7]_i_1__2_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_1 ),
        .D(\usedw[0]_i_1__2_n_1 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_1 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_1 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_1 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_1 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_1 ),
        .D(\usedw_reg[7]_0 [4]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_1 ),
        .D(\usedw_reg[7]_0 [5]),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__2_n_1 ),
        .D(\usedw_reg[7]_0 [6]),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__2 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__2 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__2 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__2 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__2_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__2 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__2_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__2 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__2_n_1 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__2_n_1 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__2 
       (.I0(\waddr[7]_i_3__2_n_1 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__2_n_1 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__2_n_1 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__2_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__2_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__2_n_1 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__2_n_1 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__2_n_1 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__2_n_1 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__2_n_1 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__2_n_1 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__2_n_1 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__2_n_1 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_OUT_r_m_axi_buffer" *) 
module system_fc_0_0_fc_OUT_r_m_axi_buffer__parameterized0
   (full_n_reg_0,
    S,
    Q,
    \usedw_reg[6]_0 ,
    ap_rst_n_0,
    DI,
    dout_valid_reg_0,
    ap_rst_n_inv,
    ap_clk,
    m_axi_OUT_r_RVALID,
    ap_rst_n,
    dout_valid_reg_1,
    rdata_ack_t,
    dout_valid_reg_2,
    D);
  output full_n_reg_0;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[6]_0 ;
  output ap_rst_n_0;
  output [0:0]DI;
  output dout_valid_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axi_OUT_r_RVALID;
  input ap_rst_n;
  input dout_valid_reg_1;
  input rdata_ack_t;
  input dout_valid_reg_2;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire dout_valid_i_1__3_n_1;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire dout_valid_reg_2;
  wire empty_n_i_1__2_n_1;
  wire empty_n_i_2__6_n_1;
  wire empty_n_i_3__6_n_1;
  wire empty_n_reg_n_1;
  wire full_n_i_1__12_n_1;
  wire full_n_i_2__15_n_1;
  wire full_n_i_3__8_n_1;
  wire full_n_reg_0;
  wire m_axi_OUT_r_RVALID;
  wire pop;
  wire rdata_ack_t;
  wire \usedw[0]_i_1__3_n_1 ;
  wire \usedw[7]_i_1__3_n_1 ;
  wire [7:6]usedw_reg;
  wire [2:0]\usedw_reg[6]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hEF22)) 
    \bus_wide_gen.rdata_valid_t_i_1__2 
       (.I0(beat_valid),
        .I1(dout_valid_reg_2),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h00A08808)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(dout_valid_reg_2),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hFFFF08AA)) 
    dout_valid_i_1__3
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_2),
        .I4(empty_n_reg_n_1),
        .O(dout_valid_i_1__3_n_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__3_n_1),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1__2
       (.I0(empty_n_i_2__6_n_1),
        .I1(empty_n_i_3__6_n_1),
        .I2(pop),
        .I3(m_axi_OUT_r_RVALID),
        .I4(full_n_reg_0),
        .I5(empty_n_reg_n_1),
        .O(empty_n_i_1__2_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__6
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(empty_n_i_2__6_n_1));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__6
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[1]),
        .O(empty_n_i_3__6_n_1));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_1),
        .Q(empty_n_reg_n_1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD55FF55)) 
    full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(full_n_i_2__15_n_1),
        .I2(full_n_i_3__8_n_1),
        .I3(full_n_reg_0),
        .I4(m_axi_OUT_r_RVALID),
        .I5(pop),
        .O(full_n_i_1__12_n_1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__15
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(full_n_i_2__15_n_1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__8
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(full_n_i_3__8_n_1));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    full_n_i_4__2
       (.I0(empty_n_reg_n_1),
        .I1(dout_valid_reg_2),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .I4(beat_valid),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_1),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__3
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__3
       (.I0(Q[5]),
        .I1(usedw_reg[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__2
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__2
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__2
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__2
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__3
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_OUT_r_RVALID),
        .I3(full_n_reg_0),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__3 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__3_n_1 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \usedw[7]_i_1__3 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(m_axi_OUT_r_RVALID),
        .O(\usedw[7]_i_1__3_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_1 ),
        .D(\usedw[0]_i_1__3_n_1 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_1 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_1 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_1 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_1 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_1 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_1 ),
        .D(D[5]),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__3_n_1 ),
        .D(D[6]),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_OUT_r_m_axi_fifo" *) 
module system_fc_0_0_fc_OUT_r_m_axi_fifo
   (burst_valid,
    SR,
    ap_rst_n_0,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n_1,
    \could_multi_bursts.next_loop ,
    \sect_len_buf_reg[7] ,
    \could_multi_bursts.sect_handling_reg_0 ,
    \end_addr_buf_reg[2] ,
    \end_addr_buf_reg[3] ,
    \start_addr_buf_reg[4] ,
    \start_addr_buf_reg[5] ,
    \start_addr_buf_reg[6] ,
    \start_addr_buf_reg[7] ,
    \start_addr_buf_reg[8] ,
    \start_addr_buf_reg[9] ,
    \start_addr_buf_reg[10] ,
    \start_addr_buf_reg[11] ,
    invalid_len_event_reg2_reg,
    m_axi_OUT_r_WREADY_0,
    E,
    \bus_wide_gen.len_cnt_reg[7] ,
    m_axi_OUT_r_WREADY_1,
    D,
    next_wreq,
    \could_multi_bursts.sect_handling_reg_1 ,
    in,
    \could_multi_bursts.loop_cnt_reg[1] ,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg_2 ,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    \bus_wide_gen.WLAST_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    \end_addr_buf_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \bus_wide_gen.WVALID_Dummy_reg_1 ,
    m_axi_OUT_r_WREADY,
    data_valid,
    CO,
    \could_multi_bursts.sect_handling_reg_3 ,
    wreq_handling_reg_0,
    \sect_end_buf_reg[1] ,
    Q,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    invalid_len_event_reg2,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.loop_cnt_reg[0] ,
    full_n_reg_0,
    \bus_wide_gen.len_cnt_reg[0] ,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.len_cnt_reg[0]_0 ,
    \sect_cnt_reg[19] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    wreq_handling_reg_1,
    fifo_wreq_valid,
    m_axi_OUT_r_AWREADY,
    \could_multi_bursts.loop_cnt_reg[0]_0 ,
    \could_multi_bursts.loop_cnt_reg[0]_1 ,
    fifo_resp_ready,
    \could_multi_bursts.awlen_buf[3]_i_2_0 ,
    \sect_end_buf_reg[1]_0 ,
    \could_multi_bursts.awaddr_buf_reg[31] ,
    \q_reg[9]_0 ,
    m_axi_OUT_r_WLAST,
    \could_multi_bursts.last_sect_buf_reg_0 );
  output burst_valid;
  output [0:0]SR;
  output [0:0]ap_rst_n_0;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.next_loop ;
  output \sect_len_buf_reg[7] ;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output \end_addr_buf_reg[2] ;
  output \end_addr_buf_reg[3] ;
  output \start_addr_buf_reg[4] ;
  output \start_addr_buf_reg[5] ;
  output \start_addr_buf_reg[6] ;
  output \start_addr_buf_reg[7] ;
  output \start_addr_buf_reg[8] ;
  output \start_addr_buf_reg[9] ;
  output \start_addr_buf_reg[10] ;
  output \start_addr_buf_reg[11] ;
  output invalid_len_event_reg2_reg;
  output [0:0]m_axi_OUT_r_WREADY_0;
  output [0:0]E;
  output \bus_wide_gen.len_cnt_reg[7] ;
  output [0:0]m_axi_OUT_r_WREADY_1;
  output [19:0]D;
  output next_wreq;
  output [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  output [3:0]in;
  output \could_multi_bursts.loop_cnt_reg[1] ;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg_2 ;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output \bus_wide_gen.WVALID_Dummy_reg_0 ;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output \end_addr_buf_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input \bus_wide_gen.WVALID_Dummy_reg_1 ;
  input m_axi_OUT_r_WREADY;
  input data_valid;
  input [0:0]CO;
  input \could_multi_bursts.sect_handling_reg_3 ;
  input wreq_handling_reg_0;
  input [0:0]\sect_end_buf_reg[1] ;
  input [10:0]Q;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input invalid_len_event_reg2;
  input \could_multi_bursts.AWVALID_Dummy_reg ;
  input \could_multi_bursts.loop_cnt_reg[0] ;
  input full_n_reg_0;
  input \bus_wide_gen.len_cnt_reg[0] ;
  input \bus_wide_gen.first_pad_reg ;
  input [7:0]\bus_wide_gen.len_cnt_reg[0]_0 ;
  input [19:0]\sect_cnt_reg[19] ;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input wreq_handling_reg_1;
  input fifo_wreq_valid;
  input m_axi_OUT_r_AWREADY;
  input \could_multi_bursts.loop_cnt_reg[0]_0 ;
  input \could_multi_bursts.loop_cnt_reg[0]_1 ;
  input fifo_resp_ready;
  input [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  input \sect_end_buf_reg[1]_0 ;
  input [5:0]\could_multi_bursts.awaddr_buf_reg[31] ;
  input [0:0]\q_reg[9]_0 ;
  input m_axi_OUT_r_WLAST;
  input \could_multi_bursts.last_sect_buf_reg_0 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_i_3_n_1 ;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire \bus_wide_gen.WVALID_Dummy_reg_1 ;
  wire [9:8]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[15]_i_3__2_n_1 ;
  wire \bus_wide_gen.data_buf[31]_i_3_n_1 ;
  wire \bus_wide_gen.data_buf[31]_i_5_n_1 ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_1 ;
  wire \bus_wide_gen.data_buf[31]_i_7_n_1 ;
  wire \bus_wide_gen.data_buf[31]_i_8_n_1 ;
  wire \bus_wide_gen.data_buf[31]_i_9_n_1 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.len_cnt[7]_i_4__2_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[0]_0 ;
  wire \bus_wide_gen.len_cnt_reg[7] ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_4_n_1 ;
  wire [5:0]\could_multi_bursts.awaddr_buf_reg[31] ;
  wire [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_1 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_1 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.loop_cnt_reg[0]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[0]_1 ;
  wire \could_multi_bursts.loop_cnt_reg[1] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire \could_multi_bursts.sect_handling_reg_3 ;
  wire data_valid;
  wire data_vld_i_1__8_n_1;
  wire data_vld_reg_n_1;
  wire \end_addr_buf_reg[1] ;
  wire \end_addr_buf_reg[2] ;
  wire \end_addr_buf_reg[3] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__13_n_1;
  wire full_n_i_2__13_n_1;
  wire full_n_reg_0;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_OUT_r_AWREADY;
  wire m_axi_OUT_r_WLAST;
  wire m_axi_OUT_r_WREADY;
  wire [0:0]m_axi_OUT_r_WREADY_0;
  wire [0:0]m_axi_OUT_r_WREADY_1;
  wire \mem_reg[4][0]_srl5_n_1 ;
  wire \mem_reg[4][1]_srl5_n_1 ;
  wire \mem_reg[4][2]_srl5_n_1 ;
  wire \mem_reg[4][3]_srl5_n_1 ;
  wire \mem_reg[4][8]_srl5_n_1 ;
  wire \mem_reg[4][9]_srl5_n_1 ;
  wire next_burst;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1__2_n_1 ;
  wire \pout[0]_i_2_n_1 ;
  wire \pout[1]_i_1__2_n_1 ;
  wire \pout[2]_i_1__2_n_1 ;
  wire \pout[2]_i_2__3_n_1 ;
  wire \pout_reg_n_1_[0] ;
  wire \pout_reg_n_1_[1] ;
  wire \pout_reg_n_1_[2] ;
  wire push;
  wire [3:0]q;
  wire [0:0]\q_reg[9]_0 ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [0:0]\sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[7] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire \start_addr_buf_reg[10] ;
  wire \start_addr_buf_reg[11] ;
  wire \start_addr_buf_reg[4] ;
  wire \start_addr_buf_reg[5] ;
  wire \start_addr_buf_reg[6] ;
  wire \start_addr_buf_reg[7] ;
  wire \start_addr_buf_reg[8] ;
  wire \start_addr_buf_reg[9] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_OUT_r_WLAST),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_1 ),
        .I2(m_axi_OUT_r_WREADY),
        .I3(next_burst),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h0000A808)) 
    \bus_wide_gen.WLAST_Dummy_i_2 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4__2_n_1 ),
        .I1(full_n_reg_0),
        .I2(\bus_wide_gen.burst_pack [8]),
        .I3(\bus_wide_gen.WLAST_Dummy_i_3_n_1 ),
        .I4(\bus_wide_gen.data_buf[31]_i_5_n_1 ),
        .O(next_burst));
  LUT4 #(
    .INIT(16'h8880)) 
    \bus_wide_gen.WLAST_Dummy_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg[7] ),
        .I1(data_valid),
        .I2(\bus_wide_gen.first_pad_reg ),
        .I3(\bus_wide_gen.len_cnt_reg[0] ),
        .O(\bus_wide_gen.WLAST_Dummy_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_1 ),
        .I1(m_axi_OUT_r_WREADY),
        .I2(E),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[15]_i_1__2 
       (.I0(\bus_wide_gen.data_buf[15]_i_3__2_n_1 ),
        .I1(m_axi_OUT_r_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_1 ),
        .O(m_axi_OUT_r_WREADY_1));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \bus_wide_gen.data_buf[15]_i_3__2 
       (.I0(\bus_wide_gen.len_cnt_reg[0]_0 [4]),
        .I1(\bus_wide_gen.len_cnt_reg[0]_0 [5]),
        .I2(\bus_wide_gen.len_cnt_reg[0]_0 [6]),
        .I3(\bus_wide_gen.len_cnt_reg[0]_0 [7]),
        .I4(\bus_wide_gen.data_buf[31]_i_6_n_1 ),
        .O(\bus_wide_gen.data_buf[15]_i_3__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[31]_i_1__1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3_n_1 ),
        .I1(m_axi_OUT_r_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_1 ),
        .O(m_axi_OUT_r_WREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(\bus_wide_gen.burst_pack [8]),
        .I1(\bus_wide_gen.data_buf[31]_i_5_n_1 ),
        .O(\bus_wide_gen.data_buf[31]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(\bus_wide_gen.data_buf[31]_i_6_n_1 ),
        .I1(\bus_wide_gen.len_cnt_reg[0]_0 [7]),
        .I2(\bus_wide_gen.len_cnt_reg[0]_0 [6]),
        .I3(\bus_wide_gen.len_cnt_reg[0]_0 [5]),
        .I4(\bus_wide_gen.len_cnt_reg[0]_0 [4]),
        .I5(\bus_wide_gen.first_pad_reg ),
        .O(\bus_wide_gen.len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBFBFFFF)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\bus_wide_gen.data_buf[31]_i_7_n_1 ),
        .I1(\bus_wide_gen.data_buf[31]_i_8_n_1 ),
        .I2(q[0]),
        .I3(\bus_wide_gen.len_cnt_reg[0]_0 [0]),
        .I4(burst_valid),
        .I5(\bus_wide_gen.data_buf[31]_i_9_n_1 ),
        .O(\bus_wide_gen.data_buf[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg[0]_0 [1]),
        .I1(\bus_wide_gen.len_cnt_reg[0]_0 [0]),
        .I2(burst_valid),
        .I3(\bus_wide_gen.burst_pack [9]),
        .I4(\bus_wide_gen.len_cnt_reg[0]_0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg[0]_0 [3]),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h2FF2)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(\bus_wide_gen.len_cnt_reg[0]_0 [3]),
        .I1(q[3]),
        .I2(q[2]),
        .I3(\bus_wide_gen.len_cnt_reg[0]_0 [2]),
        .O(\bus_wide_gen.data_buf[31]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.data_buf[31]_i_8 
       (.I0(\bus_wide_gen.len_cnt_reg[0]_0 [7]),
        .I1(\bus_wide_gen.len_cnt_reg[0]_0 [6]),
        .I2(\bus_wide_gen.len_cnt_reg[0]_0 [5]),
        .I3(\bus_wide_gen.len_cnt_reg[0]_0 [4]),
        .O(\bus_wide_gen.data_buf[31]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \bus_wide_gen.data_buf[31]_i_9 
       (.I0(q[3]),
        .I1(\bus_wide_gen.len_cnt_reg[0]_0 [3]),
        .I2(q[1]),
        .I3(\bus_wide_gen.len_cnt_reg[0]_0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg[0]_0 [0]),
        .I5(q[0]),
        .O(\bus_wide_gen.data_buf[31]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAEFFFFFFA2000000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(E),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_1 ),
        .I2(m_axi_OUT_r_WREADY),
        .I3(burst_valid),
        .I4(data_valid),
        .I5(\bus_wide_gen.first_pad_reg ),
        .O(\bus_wide_gen.WVALID_Dummy_reg_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'h00F0E00000000000)) 
    \bus_wide_gen.len_cnt[7]_i_2__2 
       (.I0(\bus_wide_gen.len_cnt_reg[0] ),
        .I1(\bus_wide_gen.first_pad_reg ),
        .I2(data_valid),
        .I3(\bus_wide_gen.len_cnt_reg[7] ),
        .I4(\bus_wide_gen.data_buf[31]_i_3_n_1 ),
        .I5(\bus_wide_gen.len_cnt[7]_i_4__2_n_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \bus_wide_gen.len_cnt[7]_i_4__2 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_1 ),
        .I1(m_axi_OUT_r_WREADY),
        .I2(burst_valid),
        .I3(data_valid),
        .O(\bus_wide_gen.len_cnt[7]_i_4__2_n_1 ));
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[0] ),
        .I4(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  LUT5 #(
    .INIT(32'h0000555D)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg[0] ),
        .I1(m_axi_OUT_r_AWREADY),
        .I2(\could_multi_bursts.loop_cnt_reg[0]_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg[0]_1 ),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_4_n_1 ),
        .O(\could_multi_bursts.next_loop ));
  LUT3 #(
    .INIT(8'h7F)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(fifo_burst_ready),
        .I1(\could_multi_bursts.sect_handling_reg_3 ),
        .I2(fifo_resp_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf_reg[31] [1]),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] [0]),
        .I2(\could_multi_bursts.awaddr_buf_reg[31] [2]),
        .I3(\could_multi_bursts.awaddr_buf_reg[31] [3]),
        .I4(\could_multi_bursts.awaddr_buf_reg[31] [4]),
        .I5(\could_multi_bursts.awaddr_buf_reg[31] [5]),
        .O(\could_multi_bursts.loop_cnt_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [0]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [1]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [2]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [3]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_1 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_1 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [7]),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] [3]),
        .I2(\could_multi_bursts.awaddr_buf_reg[31] [5]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [9]),
        .I4(\could_multi_bursts.awaddr_buf_reg[31] [4]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [8]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [4]),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] [0]),
        .I2(\could_multi_bursts.awaddr_buf_reg[31] [1]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [5]),
        .I4(\could_multi_bursts.awaddr_buf_reg[31] [2]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\sect_end_buf_reg[1] ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1__2 
       (.I0(ap_rst_n),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_3 ),
        .I1(wreq_handling_reg_0),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\sect_len_buf_reg[7] ),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  LUT6 #(
    .INIT(64'h4F44FF444F444F44)) 
    data_vld_i_1__8
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\pout[0]_i_2_n_1 ),
        .I3(data_vld_reg_n_1),
        .I4(next_burst),
        .I5(burst_valid),
        .O(data_vld_i_1__8_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__8_n_1),
        .Q(data_vld_reg_n_1),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__6
       (.I0(next_burst),
        .I1(burst_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_1),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_0),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(wreq_handling_reg_1),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    fifo_wreq_valid_buf_i_2
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\sect_len_buf_reg[7] ),
        .I2(\could_multi_bursts.sect_handling_reg_3 ),
        .I3(wreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hD5DDDDDDFFFFDDDD)) 
    full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2__13_n_1),
        .I3(push),
        .I4(data_vld_reg_n_1),
        .I5(\pout[2]_i_2__3_n_1 ),
        .O(full_n_i_1__13_n_1));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__13
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .O(full_n_i_2__13_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_1),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1__1
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1__3 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(invalid_len_event_reg2),
        .O(push));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\sect_end_buf_reg[1]_0 ),
        .I1(\sect_len_buf_reg[7] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1__2 
       (.I0(\q_reg[9]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'hDFDFFF2F202000D0)) 
    \pout[0]_i_1__2 
       (.I0(burst_valid),
        .I1(next_burst),
        .I2(data_vld_reg_n_1),
        .I3(\pout[0]_i_2_n_1 ),
        .I4(push),
        .I5(\pout_reg_n_1_[0] ),
        .O(\pout[0]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \pout[0]_i_2 
       (.I0(\pout_reg_n_1_[1] ),
        .I1(\pout_reg_n_1_[0] ),
        .I2(\pout_reg_n_1_[2] ),
        .O(\pout[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h5FA0FF00FA04FF00)) 
    \pout[1]_i_1__2 
       (.I0(push),
        .I1(\pout_reg_n_1_[2] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[1] ),
        .I4(data_vld_reg_n_1),
        .I5(\pout[2]_i_2__3_n_1 ),
        .O(\pout[1]_i_1__2_n_1 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC8CCCC)) 
    \pout[2]_i_1__2 
       (.I0(push),
        .I1(\pout_reg_n_1_[2] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[1] ),
        .I4(data_vld_reg_n_1),
        .I5(\pout[2]_i_2__3_n_1 ),
        .O(\pout[2]_i_1__2_n_1 ));
  LUT6 #(
    .INIT(64'h8A888AAAAAAAAAAA)) 
    \pout[2]_i_2__3 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.data_buf[31]_i_5_n_1 ),
        .I2(\bus_wide_gen.WLAST_Dummy_i_3_n_1 ),
        .I3(\bus_wide_gen.burst_pack [8]),
        .I4(full_n_reg_0),
        .I5(\bus_wide_gen.len_cnt[7]_i_4__2_n_1 ),
        .O(\pout[2]_i_2__3_n_1 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__2_n_1 ),
        .Q(\pout_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__2_n_1 ),
        .Q(\pout_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__2_n_1 ),
        .Q(\pout_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_1 ),
        .Q(q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_1 ),
        .Q(q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_1 ),
        .Q(q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_1 ),
        .Q(q[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_1 ),
        .Q(\bus_wide_gen.burst_pack [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_1 ),
        .Q(\bus_wide_gen.burst_pack [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1__2 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__2 
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__2 
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__2 
       (.I0(\sect_cnt_reg[19] [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__2 
       (.I0(\sect_cnt_reg[19] [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__2 
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__2 
       (.I0(\sect_cnt_reg[19] [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__2 
       (.I0(\sect_cnt_reg[19] [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__2 
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__2 
       (.I0(\sect_cnt_reg[19] [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__2 
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__2 
       (.I0(\sect_cnt_reg[19] [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__2 
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__2 
       (.I0(\sect_cnt_reg[19] [2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__2 
       (.I0(\sect_cnt_reg[19] [3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__2 
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__2 
       (.I0(\sect_cnt_reg[19] [5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__2 
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__2 
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__2 
       (.I0(\sect_cnt_reg[19] [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__2 
       (.I0(\sect_cnt_reg[19] [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hEF23)) 
    \sect_end_buf[1]_i_1__2 
       (.I0(Q[0]),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\end_addr_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hF5A15501FFAB5F0B)) 
    \sect_len_buf[0]_i_1__2 
       (.I0(CO),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(Q[1]),
        .I4(\sect_len_buf_reg[9] [0]),
        .I5(\sect_len_buf_reg[9]_0 [0]),
        .O(\end_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF5A15501FFAB5F0B)) 
    \sect_len_buf[1]_i_1__2 
       (.I0(CO),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(Q[2]),
        .I4(\sect_len_buf_reg[9] [1]),
        .I5(\sect_len_buf_reg[9]_0 [1]),
        .O(\end_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF5FFA1AB555F010B)) 
    \sect_len_buf[2]_i_1__2 
       (.I0(CO),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9]_0 [2]),
        .I4(Q[3]),
        .I5(\sect_len_buf_reg[9] [2]),
        .O(\start_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF5FFA1AB555F010B)) 
    \sect_len_buf[3]_i_1__2 
       (.I0(CO),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9]_0 [3]),
        .I4(Q[4]),
        .I5(\sect_len_buf_reg[9] [3]),
        .O(\start_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF5FFA1AB555F010B)) 
    \sect_len_buf[4]_i_1__2 
       (.I0(CO),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9]_0 [4]),
        .I4(Q[5]),
        .I5(\sect_len_buf_reg[9] [4]),
        .O(\start_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF5FFA1AB555F010B)) 
    \sect_len_buf[5]_i_1__2 
       (.I0(CO),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9]_0 [5]),
        .I4(Q[6]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\start_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF5FFA1AB555F010B)) 
    \sect_len_buf[6]_i_1__2 
       (.I0(CO),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9]_0 [6]),
        .I4(Q[7]),
        .I5(\sect_len_buf_reg[9] [6]),
        .O(\start_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hF5FFA1AB555F010B)) 
    \sect_len_buf[7]_i_1__2 
       (.I0(CO),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9]_0 [7]),
        .I4(Q[8]),
        .I5(\sect_len_buf_reg[9] [7]),
        .O(\start_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF5FFA1AB555F010B)) 
    \sect_len_buf[8]_i_1__2 
       (.I0(CO),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9]_0 [8]),
        .I4(Q[9]),
        .I5(\sect_len_buf_reg[9] [8]),
        .O(\start_addr_buf_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'hF5FFA1AB555F010B)) 
    \sect_len_buf[9]_i_2__2 
       (.I0(CO),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\sect_len_buf_reg[9]_0 [9]),
        .I4(Q[10]),
        .I5(\sect_len_buf_reg[9] [9]),
        .O(\start_addr_buf_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(wreq_handling_reg_1),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "fc_OUT_r_m_axi_fifo" *) 
module system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    E,
    SR,
    Q,
    empty_n_reg_0,
    empty_n_reg_1,
    S,
    \q_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \sect_cnt_reg[19] ,
    \q_reg[0]_0 ,
    \align_len_reg[31] ,
    \q_reg[0]_1 ,
    ap_rst_n,
    \pout_reg[2]_0 ,
    \could_multi_bursts.next_loop ,
    \q_reg[0]_2 ,
    \q_reg[0]_3 ,
    last_sect_carry__0,
    last_sect_carry__0_0,
    \q_reg[30]_0 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]E;
  output [0:0]SR;
  output [31:0]Q;
  output [0:0]empty_n_reg_0;
  output empty_n_reg_1;
  output [2:0]S;
  output [0:0]\q_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \sect_cnt_reg[19] ;
  input \q_reg[0]_0 ;
  input \align_len_reg[31] ;
  input [0:0]\q_reg[0]_1 ;
  input ap_rst_n;
  input [0:0]\pout_reg[2]_0 ;
  input \could_multi_bursts.next_loop ;
  input \q_reg[0]_2 ;
  input \q_reg[0]_3 ;
  input [7:0]last_sect_carry__0;
  input [7:0]last_sect_carry__0_0;
  input [30:0]\q_reg[30]_0 ;

  wire [0:0]E;
  wire [31:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire \align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__9_n_1;
  wire data_vld_reg_n_1;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire fifo_wreq_valid;
  wire full_n_i_1__14_n_1;
  wire full_n_i_2__11_n_1;
  wire full_n_i_3__5_n_1;
  wire full_n_i_4__0_n_1;
  wire [7:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_1 ;
  wire \mem_reg[4][10]_srl5_n_1 ;
  wire \mem_reg[4][11]_srl5_n_1 ;
  wire \mem_reg[4][12]_srl5_n_1 ;
  wire \mem_reg[4][13]_srl5_n_1 ;
  wire \mem_reg[4][14]_srl5_n_1 ;
  wire \mem_reg[4][15]_srl5_n_1 ;
  wire \mem_reg[4][16]_srl5_n_1 ;
  wire \mem_reg[4][17]_srl5_n_1 ;
  wire \mem_reg[4][18]_srl5_n_1 ;
  wire \mem_reg[4][19]_srl5_n_1 ;
  wire \mem_reg[4][1]_srl5_n_1 ;
  wire \mem_reg[4][20]_srl5_n_1 ;
  wire \mem_reg[4][21]_srl5_n_1 ;
  wire \mem_reg[4][22]_srl5_n_1 ;
  wire \mem_reg[4][23]_srl5_n_1 ;
  wire \mem_reg[4][24]_srl5_n_1 ;
  wire \mem_reg[4][25]_srl5_n_1 ;
  wire \mem_reg[4][26]_srl5_n_1 ;
  wire \mem_reg[4][27]_srl5_n_1 ;
  wire \mem_reg[4][28]_srl5_n_1 ;
  wire \mem_reg[4][29]_srl5_n_1 ;
  wire \mem_reg[4][2]_srl5_n_1 ;
  wire \mem_reg[4][30]_srl5_n_1 ;
  wire \mem_reg[4][32]_srl5_n_1 ;
  wire \mem_reg[4][3]_srl5_n_1 ;
  wire \mem_reg[4][4]_srl5_n_1 ;
  wire \mem_reg[4][5]_srl5_n_1 ;
  wire \mem_reg[4][6]_srl5_n_1 ;
  wire \mem_reg[4][7]_srl5_n_1 ;
  wire \mem_reg[4][8]_srl5_n_1 ;
  wire \mem_reg[4][9]_srl5_n_1 ;
  wire pop0;
  wire \pout[0]_i_1_n_1 ;
  wire \pout[1]_i_1_n_1 ;
  wire \pout[2]_i_1_n_1 ;
  wire \pout[2]_i_2__4_n_1 ;
  wire \pout[2]_i_3__0_n_1 ;
  wire \pout[2]_i_4_n_1 ;
  wire [0:0]\pout_reg[2]_0 ;
  wire \pout_reg_n_1_[0] ;
  wire \pout_reg_n_1_[1] ;
  wire \pout_reg_n_1_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire [0:0]\q_reg[0]_1 ;
  wire \q_reg[0]_2 ;
  wire \q_reg[0]_3 ;
  wire [30:0]\q_reg[30]_0 ;
  wire [0:0]\q_reg[32]_0 ;
  wire rs2f_wreq_ack;
  wire \sect_cnt_reg[19] ;

  LUT6 #(
    .INIT(64'h000020AAFFFFFFFF)) 
    \align_len[31]_i_1__2 
       (.I0(fifo_wreq_valid),
        .I1(\align_len_reg[31] ),
        .I2(\q_reg[0]_1 ),
        .I3(\q_reg[0]_0 ),
        .I4(Q[31]),
        .I5(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h20AA)) 
    \align_len[31]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(\align_len_reg[31] ),
        .I2(\q_reg[0]_1 ),
        .I3(\q_reg[0]_0 ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__9
       (.I0(push),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[2] ),
        .I4(full_n_i_2__11_n_1),
        .I5(data_vld_reg_n_1),
        .O(data_vld_i_1__9_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__9_n_1),
        .Q(data_vld_reg_n_1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5DFF5555FFFFFFFF)) 
    empty_n_i_1__7
       (.I0(fifo_wreq_valid),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\q_reg[0]_2 ),
        .I3(\q_reg[0]_3 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[0]_0 ),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_1),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__14
       (.I0(full_n_i_2__11_n_1),
        .I1(ap_rst_n),
        .I2(rs2f_wreq_ack),
        .I3(\pout_reg_n_1_[2] ),
        .I4(full_n_i_3__5_n_1),
        .I5(full_n_i_4__0_n_1),
        .O(full_n_i_1__14_n_1));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    full_n_i_2__11
       (.I0(data_vld_reg_n_1),
        .I1(\align_len_reg[31] ),
        .I2(\q_reg[0]_1 ),
        .I3(\q_reg[0]_0 ),
        .I4(fifo_wreq_valid),
        .O(full_n_i_2__11_n_1));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__5
       (.I0(\pout_reg_n_1_[0] ),
        .I1(\pout_reg_n_1_[1] ),
        .O(full_n_i_3__5_n_1));
  LUT6 #(
    .INIT(64'hB000000000000000)) 
    full_n_i_4__0
       (.I0(\align_len_reg[31] ),
        .I1(\q_reg[0]_1 ),
        .I2(\q_reg[0]_0 ),
        .I3(fifo_wreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_1),
        .O(full_n_i_4__0_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_1),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(Q[31]),
        .O(\q_reg[32]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__1
       (.I0(fifo_wreq_valid),
        .I1(Q[31]),
        .O(empty_n_reg_1));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__2
       (.I0(last_sect_carry__0[7]),
        .I1(last_sect_carry__0_0[7]),
        .I2(last_sect_carry__0[6]),
        .I3(last_sect_carry__0_0[6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__2
       (.I0(last_sect_carry__0[5]),
        .I1(last_sect_carry__0_0[5]),
        .I2(last_sect_carry__0_0[3]),
        .I3(last_sect_carry__0[3]),
        .I4(last_sect_carry__0_0[4]),
        .I5(last_sect_carry__0[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__2
       (.I0(last_sect_carry__0[2]),
        .I1(last_sect_carry__0_0[2]),
        .I2(last_sect_carry__0_0[1]),
        .I3(last_sect_carry__0[1]),
        .I4(last_sect_carry__0_0[0]),
        .I5(last_sect_carry__0[0]),
        .O(S[0]));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__4 
       (.I0(rs2f_wreq_ack),
        .I1(\pout_reg[2]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_3__0_n_1 ),
        .I1(\pout_reg_n_1_[0] ),
        .O(\pout[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF708FFFF08F70000)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_1),
        .I1(push),
        .I2(pop0),
        .I3(\pout_reg_n_1_[0] ),
        .I4(\pout[2]_i_3__0_n_1 ),
        .I5(\pout_reg_n_1_[1] ),
        .O(\pout[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hBDFF4200)) 
    \pout[2]_i_1 
       (.I0(\pout[2]_i_2__4_n_1 ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout[2]_i_3__0_n_1 ),
        .I4(\pout_reg_n_1_[2] ),
        .O(\pout[2]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \pout[2]_i_2__4 
       (.I0(pop0),
        .I1(rs2f_wreq_ack),
        .I2(\pout_reg[2]_0 ),
        .I3(data_vld_reg_n_1),
        .O(\pout[2]_i_2__4_n_1 ));
  LUT6 #(
    .INIT(64'hAAAA000055540000)) 
    \pout[2]_i_3__0 
       (.I0(push),
        .I1(\pout_reg_n_1_[2] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[1] ),
        .I4(data_vld_reg_n_1),
        .I5(\pout[2]_i_4_n_1 ),
        .O(\pout[2]_i_3__0_n_1 ));
  LUT6 #(
    .INIT(64'h8808080888088808)) 
    \pout[2]_i_4 
       (.I0(fifo_wreq_valid),
        .I1(\q_reg[0]_0 ),
        .I2(\q_reg[0]_1 ),
        .I3(\q_reg[0]_3 ),
        .I4(\q_reg[0]_2 ),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_4_n_1 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_1 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_1 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_1 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_1 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_1 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_1 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_1 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_1 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_1 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_1 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_1 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_1 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_1 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_1 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_1 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_1 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_1 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_1 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_1 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_1 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_1 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_1 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_1 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_1 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_1 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_1 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_1 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_1 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_1 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_1 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_1 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_1 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1__2 
       (.I0(fifo_wreq_valid),
        .I1(\sect_cnt_reg[19] ),
        .I2(\q_reg[0]_0 ),
        .I3(\align_len_reg[31] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "fc_OUT_r_m_axi_fifo" *) 
module system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    next_resp0,
    push,
    ap_clk,
    ap_rst_n_inv,
    next_resp,
    \could_multi_bursts.next_loop ,
    ap_rst_n,
    \q_reg[1]_0 ,
    \q_reg[1]_1 ,
    m_axi_OUT_r_BVALID,
    next_resp_reg,
    in);
  output fifo_resp_ready;
  output next_resp0;
  output push;
  input ap_clk;
  input ap_rst_n_inv;
  input next_resp;
  input \could_multi_bursts.next_loop ;
  input ap_rst_n;
  input \q_reg[1]_0 ;
  input \q_reg[1]_1 ;
  input m_axi_OUT_r_BVALID;
  input next_resp_reg;
  input [0:0]in;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__10_n_1;
  wire data_vld_reg_n_1;
  wire empty_n_i_1__9_n_1;
  wire fifo_resp_ready;
  wire full_n_i_1__15_n_1;
  wire full_n_i_2__16_n_1;
  wire [0:0]in;
  wire m_axi_OUT_r_BVALID;
  wire \mem_reg[14][0]_srl15_n_1 ;
  wire \mem_reg[14][1]_srl15_n_1 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire pop0;
  wire \pout[0]_i_1__2_n_1 ;
  wire \pout[1]_i_1__2_n_1 ;
  wire \pout[2]_i_1__2_n_1 ;
  wire \pout[3]_i_1__2_n_1 ;
  wire \pout[3]_i_2__2_n_1 ;
  wire \pout[3]_i_3__2_n_1 ;
  wire \pout[3]_i_4__2_n_1 ;
  wire [3:0]pout_reg;
  wire push;
  wire \q_reg[1]_0 ;
  wire \q_reg[1]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__10
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3__2_n_1 ),
        .I2(data_vld_reg_n_1),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__10_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__10_n_1),
        .Q(data_vld_reg_n_1),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__9
       (.I0(data_vld_reg_n_1),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__9_n_1));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_1),
        .Q(need_wrsp),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFB0FF)) 
    full_n_i_1__15
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(data_vld_reg_n_1),
        .I3(ap_rst_n),
        .I4(full_n_i_2__16_n_1),
        .O(full_n_i_1__15_n_1));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    full_n_i_2__16
       (.I0(fifo_resp_ready),
        .I1(\pout[3]_i_4__2_n_1 ),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .I4(pout_reg[3]),
        .I5(pout_reg[2]),
        .O(full_n_i_2__16_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_1),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_1 ));
  (* srl_bus_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\fc_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\q_reg[1]_1 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_OUT_r_BVALID),
        .I4(next_resp_reg),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__2 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1__2 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[1]_i_1__2_n_1 ));
  LUT6 #(
    .INIT(64'hB4F0F04BF0F0F00F)) 
    \pout[2]_i_1__2 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(pout_reg[2]),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_1__2_n_1 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2__5 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(next_resp_reg),
        .O(push));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1__2 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_1),
        .I4(\pout[3]_i_3__2_n_1 ),
        .O(\pout[3]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \pout[3]_i_2__2 
       (.I0(pout_reg[3]),
        .I1(\pout[3]_i_4__2_n_1 ),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__2 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pout[3]_i_4__2 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_1),
        .O(\pout[3]_i_4__2_n_1 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_1 ),
        .D(\pout[0]_i_1__2_n_1 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_1 ),
        .D(\pout[1]_i_1__2_n_1 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_1 ),
        .D(\pout[2]_i_1__2_n_1 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_1 ),
        .D(\pout[3]_i_2__2_n_1 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_1 ),
        .Q(aw2b_bdata[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_1 ),
        .Q(aw2b_bdata[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_OUT_r_m_axi_fifo" *) 
module system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized2
   (full_n_reg_0,
    ap_enable_reg_pp0_iter3_reg,
    ap_enable_reg_pp0_iter4_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    WEA,
    select_ln340_1_reg_7360,
    r_V_2_reg_7260,
    OUT_r_AWVALID,
    SR,
    IN_r_RREADY,
    ap_block_pp0_stage0_subdone5_in,
    \ap_CS_fsm_reg[15] ,
    E,
    \icmp_ln12_reg_702_pp0_iter3_reg_reg[0] ,
    \ap_CS_fsm_reg[15]_0 ,
    j_reg_7060,
    IN_addr_read_reg_7120,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[15]_2 ,
    \ap_CS_fsm_reg[15]_3 ,
    push,
    ap_clk,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter3,
    icmp_ln12_reg_702_pp0_iter2_reg,
    \select_ln340_1_reg_736_reg[0] ,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg_0,
    empty_n_reg_0,
    ap_enable_reg_pp0_iter8,
    Q,
    ap_enable_reg_pp0_iter4,
    icmp_ln12_1_reg_722_pp0_iter3_reg,
    icmp_ln12_reg_702_pp0_iter1_reg,
    icmp_ln12_1_reg_722_pp0_iter2_reg,
    \j_0_reg_253_reg[0] ,
    \ap_CS_fsm_reg[15]_4 ,
    \ap_CS_fsm_reg[15]_5 ,
    empty_n_reg_1,
    OUT_r_WREADY,
    icmp_ln12_1_reg_722_pp0_iter8_reg,
    OUT_r_AWREADY,
    push_0,
    icmp_ln12_reg_702_pp0_iter3_reg,
    D,
    \p_Val2_s_reg_243_reg[15] ,
    \icmp_ln12_1_reg_722_reg[0] ,
    \icmp_ln12_1_reg_722_reg[0]_0 );
  output full_n_reg_0;
  output ap_enable_reg_pp0_iter3_reg;
  output ap_enable_reg_pp0_iter4_reg;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [0:0]WEA;
  output select_ln340_1_reg_7360;
  output r_V_2_reg_7260;
  output OUT_r_AWVALID;
  output [0:0]SR;
  output IN_r_RREADY;
  output ap_block_pp0_stage0_subdone5_in;
  output [1:0]\ap_CS_fsm_reg[15] ;
  output [0:0]E;
  output [15:0]\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output j_reg_7060;
  output IN_addr_read_reg_7120;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[15]_2 ;
  output \ap_CS_fsm_reg[15]_3 ;
  output push;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln12_reg_702_pp0_iter2_reg;
  input \select_ln340_1_reg_736_reg[0] ;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg_0;
  input empty_n_reg_0;
  input ap_enable_reg_pp0_iter8;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter4;
  input icmp_ln12_1_reg_722_pp0_iter3_reg;
  input icmp_ln12_reg_702_pp0_iter1_reg;
  input icmp_ln12_1_reg_722_pp0_iter2_reg;
  input \j_0_reg_253_reg[0] ;
  input \ap_CS_fsm_reg[15]_4 ;
  input \ap_CS_fsm_reg[15]_5 ;
  input empty_n_reg_1;
  input OUT_r_WREADY;
  input icmp_ln12_1_reg_722_pp0_iter8_reg;
  input OUT_r_AWREADY;
  input push_0;
  input icmp_ln12_reg_702_pp0_iter3_reg;
  input [15:0]D;
  input [15:0]\p_Val2_s_reg_243_reg[15] ;
  input \icmp_ln12_1_reg_722_reg[0] ;
  input \icmp_ln12_1_reg_722_reg[0]_0 ;

  wire [15:0]D;
  wire [0:0]E;
  wire IN_addr_read_reg_7120;
  wire IN_r_RREADY;
  wire OUT_r_AWREADY;
  wire OUT_r_AWVALID;
  wire OUT_r_BVALID;
  wire OUT_r_WREADY;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [1:0]\ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[15]_2 ;
  wire \ap_CS_fsm_reg[15]_3 ;
  wire \ap_CS_fsm_reg[15]_4 ;
  wire \ap_CS_fsm_reg[15]_5 ;
  wire ap_block_pp0_stage0_subdone5_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire data_vld_i_1__11_n_1;
  wire data_vld_reg_n_1;
  wire empty_n_i_1__8_n_1;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__16_n_1;
  wire full_n_i_2__12_n_1;
  wire full_n_i_3__6_n_1;
  wire full_n_i_4__1_n_1;
  wire full_n_reg_0;
  wire icmp_ln12_1_reg_722_pp0_iter2_reg;
  wire icmp_ln12_1_reg_722_pp0_iter3_reg;
  wire icmp_ln12_1_reg_722_pp0_iter8_reg;
  wire \icmp_ln12_1_reg_722_reg[0] ;
  wire \icmp_ln12_1_reg_722_reg[0]_0 ;
  wire icmp_ln12_reg_702_pp0_iter1_reg;
  wire icmp_ln12_reg_702_pp0_iter2_reg;
  wire icmp_ln12_reg_702_pp0_iter3_reg;
  wire [15:0]\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] ;
  wire \j_0_reg_253_reg[0] ;
  wire j_reg_7060;
  wire mem_reg_i_13__0_n_1;
  wire [15:0]\p_Val2_s_reg_243_reg[15] ;
  wire pop0;
  wire \pout[0]_i_1__3_n_1 ;
  wire \pout[1]_i_1_n_1 ;
  wire \pout[2]_i_1_n_1 ;
  wire \pout_reg_n_1_[0] ;
  wire \pout_reg_n_1_[1] ;
  wire \pout_reg_n_1_[2] ;
  wire push;
  wire push_0;
  wire r_V_2_reg_7260;
  wire select_ln340_1_reg_7360;
  wire \select_ln340_1_reg_736_reg[0] ;

  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(icmp_ln12_1_reg_722_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .O(OUT_r_AWVALID));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0FB0000)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\ap_CS_fsm_reg[15]_4 ),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\ap_CS_fsm_reg[15]_5 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[15] [0]));
  LUT6 #(
    .INIT(64'h08080808080A0808)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[15]_5 ),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(\ap_CS_fsm_reg[15] [1]));
  LUT6 #(
    .INIT(64'hF0F0F000D0D0D000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(ap_rst_n),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT5 #(
    .INIT(32'h8888A000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .O(ap_block_pp0_stage0_subdone5_in));
  LUT5 #(
    .INIT(32'h00A088A0)) 
    ap_enable_reg_pp0_iter9_i_1
       (.I0(ap_rst_n),
        .I1(empty_n_reg_0),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(Q[0]),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__11
       (.I0(push_0),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[2] ),
        .I4(full_n_i_2__12_n_1),
        .I5(data_vld_reg_n_1),
        .O(data_vld_i_1__11_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__11_n_1),
        .Q(data_vld_reg_n_1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hEFFFAAAA)) 
    empty_n_i_1__8
       (.I0(data_vld_reg_n_1),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(empty_n_reg_0),
        .I3(icmp_ln12_1_reg_722_pp0_iter8_reg),
        .I4(OUT_r_BVALID),
        .O(empty_n_i_1__8_n_1));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_1),
        .Q(OUT_r_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__16
       (.I0(full_n_i_2__12_n_1),
        .I1(ap_rst_n),
        .I2(full_n_reg_0),
        .I3(\pout_reg_n_1_[2] ),
        .I4(full_n_i_3__6_n_1),
        .I5(full_n_i_4__1_n_1),
        .O(full_n_i_1__16_n_1));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h2222A222)) 
    full_n_i_2__12
       (.I0(data_vld_reg_n_1),
        .I1(OUT_r_BVALID),
        .I2(icmp_ln12_1_reg_722_pp0_iter8_reg),
        .I3(empty_n_reg_0),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .O(full_n_i_2__12_n_1));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__6
       (.I0(\pout_reg_n_1_[0] ),
        .I1(\pout_reg_n_1_[1] ),
        .O(full_n_i_3__6_n_1));
  LUT6 #(
    .INIT(64'h8AAA000000000000)) 
    full_n_i_4__1
       (.I0(push_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(empty_n_reg_0),
        .I3(icmp_ln12_1_reg_722_pp0_iter8_reg),
        .I4(OUT_r_BVALID),
        .I5(data_vld_reg_n_1),
        .O(full_n_i_4__1_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_1),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFD2020)) 
    \icmp_ln12_1_reg_722[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(\icmp_ln12_1_reg_722_reg[0] ),
        .I3(\j_0_reg_253_reg[0] ),
        .I4(\icmp_ln12_1_reg_722_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hDF02)) 
    \icmp_ln12_reg_702[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\j_0_reg_253_reg[0] ),
        .O(\ap_CS_fsm_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \icmp_ln12_reg_702_pp0_iter1_reg[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(\j_0_reg_253_reg[0] ),
        .I3(icmp_ln12_reg_702_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_0_reg_253[12]_i_1 
       (.I0(Q[0]),
        .I1(IN_r_RREADY),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \j_0_reg_253[12]_i_2 
       (.I0(\j_0_reg_253_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .O(IN_r_RREADY));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \j_reg_706[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .O(j_reg_7060));
  LUT5 #(
    .INIT(32'hEEEEFEEE)) 
    mem_reg_i_12__0
       (.I0(mem_reg_i_13__0_n_1),
        .I1(empty_n_reg_1),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(icmp_ln12_1_reg_722_pp0_iter3_reg),
        .I4(OUT_r_WREADY),
        .O(ap_enable_reg_pp0_iter4_reg));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    mem_reg_i_13__0
       (.I0(OUT_r_BVALID),
        .I1(empty_n_reg_0),
        .I2(icmp_ln12_1_reg_722_pp0_iter8_reg),
        .I3(OUT_r_AWREADY),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln12_1_reg_722_pp0_iter2_reg),
        .O(mem_reg_i_13__0_n_1));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_i_9__2
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(icmp_ln12_1_reg_722_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .O(WEA));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[0]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[0]),
        .I4(\p_Val2_s_reg_243_reg[15] [0]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[10]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[10]),
        .I4(\p_Val2_s_reg_243_reg[15] [10]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [10]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[11]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[11]),
        .I4(\p_Val2_s_reg_243_reg[15] [11]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [11]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[12]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[12]),
        .I4(\p_Val2_s_reg_243_reg[15] [12]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [12]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[13]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[13]),
        .I4(\p_Val2_s_reg_243_reg[15] [13]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [13]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[14]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[14]),
        .I4(\p_Val2_s_reg_243_reg[15] [14]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [14]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \p_Val2_s_reg_243[15]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(Q[0]),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[15]_i_2 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[15]),
        .I4(\p_Val2_s_reg_243_reg[15] [15]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [15]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[1]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[1]),
        .I4(\p_Val2_s_reg_243_reg[15] [1]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[2]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[2]),
        .I4(\p_Val2_s_reg_243_reg[15] [2]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[3]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[3]),
        .I4(\p_Val2_s_reg_243_reg[15] [3]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[4]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[4]),
        .I4(\p_Val2_s_reg_243_reg[15] [4]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[5]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[5]),
        .I4(\p_Val2_s_reg_243_reg[15] [5]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[6]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[6]),
        .I4(\p_Val2_s_reg_243_reg[15] [6]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[7]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[7]),
        .I4(\p_Val2_s_reg_243_reg[15] [7]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[8]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[8]),
        .I4(\p_Val2_s_reg_243_reg[15] [8]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \p_Val2_s_reg_243[9]_i_1 
       (.I0(icmp_ln12_reg_702_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(D[9]),
        .I4(\p_Val2_s_reg_243_reg[15] [9]),
        .O(\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] [9]));
  LUT3 #(
    .INIT(8'h02)) 
    p_i_2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(\j_0_reg_253_reg[0] ),
        .O(IN_addr_read_reg_7120));
  LUT2 #(
    .INIT(4'h1)) 
    p_i_4
       (.I0(icmp_ln12_reg_702_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .O(r_V_2_reg_7260));
  LUT6 #(
    .INIT(64'h9F9F60609F9F6020)) 
    \pout[0]_i_1__3 
       (.I0(push_0),
        .I1(pop0),
        .I2(data_vld_reg_n_1),
        .I3(\pout_reg_n_1_[2] ),
        .I4(\pout_reg_n_1_[0] ),
        .I5(\pout_reg_n_1_[1] ),
        .O(\pout[0]_i_1__3_n_1 ));
  LUT6 #(
    .INIT(64'hDFDFBFBF20204000)) 
    \pout[1]_i_1 
       (.I0(push_0),
        .I1(pop0),
        .I2(data_vld_reg_n_1),
        .I3(\pout_reg_n_1_[2] ),
        .I4(\pout_reg_n_1_[0] ),
        .I5(\pout_reg_n_1_[1] ),
        .O(\pout[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push_0),
        .I1(pop0),
        .I2(data_vld_reg_n_1),
        .I3(\pout_reg_n_1_[2] ),
        .I4(\pout_reg_n_1_[0] ),
        .I5(\pout_reg_n_1_[1] ),
        .O(\pout[2]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h40FF)) 
    \pout[2]_i_3__1 
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(empty_n_reg_0),
        .I2(icmp_ln12_1_reg_722_pp0_iter8_reg),
        .I3(OUT_r_BVALID),
        .O(pop0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__3_n_1 ),
        .Q(\pout_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    \select_ln340_1_reg_736[15]_i_2 
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln12_reg_702_pp0_iter2_reg),
        .I3(\select_ln340_1_reg_736_reg[0] ),
        .O(ap_enable_reg_pp0_iter3_reg));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln340_1_reg_736[15]_i_4 
       (.I0(icmp_ln12_reg_702_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .O(select_ln340_1_reg_7360));
  LUT4 #(
    .INIT(16'h4000)) 
    \waddr[7]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(icmp_ln12_1_reg_722_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(OUT_r_WREADY),
        .O(push));
endmodule

(* ORIG_REF_NAME = "fc_OUT_r_m_axi_read" *) 
module system_fc_0_0_fc_OUT_r_m_axi_read
   (full_n_reg,
    ap_rst_n_inv,
    ap_clk,
    m_axi_OUT_r_RVALID,
    ap_rst_n);
  output full_n_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axi_OUT_r_RVALID;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_2;
  wire buff_rdata_n_3;
  wire buff_rdata_n_4;
  wire buff_rdata_n_5;
  wire \bus_wide_gen.rdata_valid_t_reg_n_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_1_[0] ;
  wire full_n_reg;
  wire m_axi_OUT_r_RVALID;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire rdata_ack_t;
  wire [5:0]usedw_reg;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  system_fc_0_0_fc_OUT_r_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8}),
        .DI(buff_rdata_n_16),
        .Q(usedw_reg),
        .S({buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(buff_rdata_n_15),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(buff_rdata_n_17),
        .dout_valid_reg_1(\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .dout_valid_reg_2(\bus_wide_gen.split_cnt_buf_reg_n_1_[0] ),
        .full_n_reg_0(full_n_reg),
        .m_axi_OUT_r_RVALID(m_axi_OUT_r_RVALID),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[6]_0 ({buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14}));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_15),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_1_[0] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_16}),
        .O({p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8}),
        .S({buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_1),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_3,p_0_out_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry__0_n_8}),
        .S({1'b0,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14}));
  system_fc_0_0_fc_OUT_r_m_axi_reg_slice__parameterized0 rs_rdata
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_wide_gen.rdata_valid_t_reg_n_1 ));
endmodule

(* ORIG_REF_NAME = "fc_OUT_r_m_axi_reg_slice" *) 
module system_fc_0_0_fc_OUT_r_m_axi_reg_slice
   (OUT_r_AWREADY,
    Q,
    \data_p1_reg[30]_0 ,
    ap_rst_n_inv,
    ap_clk,
    OUT_r_AWVALID,
    rs2f_wreq_ack,
    \data_p2_reg[0]_0 ,
    ap_enable_reg_pp0_iter3,
    icmp_ln12_1_reg_722_pp0_iter2_reg,
    \data_p2_reg[30]_0 );
  output OUT_r_AWREADY;
  output [0:0]Q;
  output [30:0]\data_p1_reg[30]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input OUT_r_AWVALID;
  input rs2f_wreq_ack;
  input \data_p2_reg[0]_0 ;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln12_1_reg_722_pp0_iter2_reg;
  input [30:0]\data_p2_reg[30]_0 ;

  wire OUT_r_AWREADY;
  wire OUT_r_AWVALID;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__3_n_1 ;
  wire \data_p1[10]_i_1__3_n_1 ;
  wire \data_p1[11]_i_1__3_n_1 ;
  wire \data_p1[12]_i_1__3_n_1 ;
  wire \data_p1[13]_i_1__3_n_1 ;
  wire \data_p1[14]_i_1__3_n_1 ;
  wire \data_p1[15]_i_1__3_n_1 ;
  wire \data_p1[16]_i_1__2_n_1 ;
  wire \data_p1[17]_i_1__2_n_1 ;
  wire \data_p1[18]_i_1__2_n_1 ;
  wire \data_p1[19]_i_1__2_n_1 ;
  wire \data_p1[1]_i_1__3_n_1 ;
  wire \data_p1[20]_i_1__2_n_1 ;
  wire \data_p1[21]_i_1__2_n_1 ;
  wire \data_p1[22]_i_1__2_n_1 ;
  wire \data_p1[23]_i_1__2_n_1 ;
  wire \data_p1[24]_i_1__2_n_1 ;
  wire \data_p1[25]_i_1__2_n_1 ;
  wire \data_p1[26]_i_1__2_n_1 ;
  wire \data_p1[27]_i_1__2_n_1 ;
  wire \data_p1[28]_i_1__2_n_1 ;
  wire \data_p1[29]_i_1__2_n_1 ;
  wire \data_p1[2]_i_1__3_n_1 ;
  wire \data_p1[30]_i_2__2_n_1 ;
  wire \data_p1[3]_i_1__3_n_1 ;
  wire \data_p1[4]_i_1__3_n_1 ;
  wire \data_p1[5]_i_1__3_n_1 ;
  wire \data_p1[6]_i_1__3_n_1 ;
  wire \data_p1[7]_i_1__3_n_1 ;
  wire \data_p1[8]_i_1__3_n_1 ;
  wire \data_p1[9]_i_1__3_n_1 ;
  wire [30:0]\data_p1_reg[30]_0 ;
  wire [30:0]data_p2;
  wire \data_p2_reg[0]_0 ;
  wire [30:0]\data_p2_reg[30]_0 ;
  wire icmp_ln12_1_reg_722_pp0_iter2_reg;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__5_n_1;
  wire [1:1]state;
  wire \state[0]_i_1__5_n_1 ;
  wire \state[1]_i_1__5_n_1 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(OUT_r_AWVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(OUT_r_AWREADY),
        .I1(OUT_r_AWVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg[30]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__3_n_1 ));
  LUT6 #(
    .INIT(64'h404D404040404040)) 
    \data_p1[30]_i_1__2 
       (.I0(state__0[1]),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(\data_p2_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln12_1_reg_722_pp0_iter2_reg),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_2__2 
       (.I0(\data_p2_reg[30]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_2__2_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__3 
       (.I0(\data_p2_reg[30]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__3_n_1 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_2__2_n_1 ),
        .Q(\data_p1_reg[30]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_1 ),
        .Q(\data_p1_reg[30]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    \data_p2[30]_i_1__2 
       (.I0(OUT_r_AWREADY),
        .I1(\data_p2_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(icmp_ln12_1_reg_722_pp0_iter2_reg),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[30]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__5
       (.I0(OUT_r_AWVALID),
        .I1(state__0[1]),
        .I2(rs2f_wreq_ack),
        .I3(state__0[0]),
        .I4(OUT_r_AWREADY),
        .O(s_ready_t_i_1__5_n_1));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_1),
        .Q(OUT_r_AWREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__5 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(state),
        .I3(OUT_r_AWVALID),
        .I4(OUT_r_AWREADY),
        .O(\state[0]_i_1__5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF700FFFF)) 
    \state[1]_i_1__5 
       (.I0(icmp_ln12_1_reg_722_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\data_p2_reg[0]_0 ),
        .I3(state),
        .I4(Q),
        .I5(rs2f_wreq_ack),
        .O(\state[1]_i_1__5_n_1 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_1 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_1 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_OUT_r_m_axi_reg_slice" *) 
module system_fc_0_0_fc_OUT_r_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    ap_rst_n_inv,
    ap_clk,
    s_ready_t_reg_0);
  output rdata_ack_t;
  input ap_rst_n_inv;
  input ap_clk;
  input s_ready_t_reg_0;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__6_n_1;
  wire s_ready_t_reg_0;
  wire [1:0]state__0;

  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h1140)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hBF05)) 
    s_ready_t_i_1__6
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(state__0[1]),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__6_n_1));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__6_n_1),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_OUT_r_m_axi_throttl" *) 
module system_fc_0_0_fc_OUT_r_m_axi_throttl
   (Q,
    m_axi_OUT_r_AWVALID,
    \throttl_cnt_reg[1]_0 ,
    m_axi_OUT_r_AWREADY_0,
    \throttl_cnt_reg[4]_0 ,
    \throttl_cnt_reg[6]_0 ,
    AWVALID_Dummy,
    D,
    AWLEN,
    \throttl_cnt_reg[2]_0 ,
    m_axi_OUT_r_AWREADY,
    ap_rst_n_inv,
    E,
    ap_clk);
  output [1:0]Q;
  output m_axi_OUT_r_AWVALID;
  output \throttl_cnt_reg[1]_0 ;
  output m_axi_OUT_r_AWREADY_0;
  output \throttl_cnt_reg[4]_0 ;
  output \throttl_cnt_reg[6]_0 ;
  input AWVALID_Dummy;
  input [1:0]D;
  input [1:0]AWLEN;
  input \throttl_cnt_reg[2]_0 ;
  input m_axi_OUT_r_AWREADY;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;

  wire [1:0]AWLEN;
  wire AWVALID_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_OUT_r_AWREADY;
  wire m_axi_OUT_r_AWREADY_0;
  wire m_axi_OUT_r_AWVALID;
  wire [7:2]p_0_in__1;
  wire \throttl_cnt[7]_i_5_n_1 ;
  wire [7:2]throttl_cnt_reg;
  wire \throttl_cnt_reg[1]_0 ;
  wire \throttl_cnt_reg[2]_0 ;
  wire \throttl_cnt_reg[4]_0 ;
  wire \throttl_cnt_reg[6]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(m_axi_OUT_r_AWREADY),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[7]),
        .I4(throttl_cnt_reg[4]),
        .I5(\throttl_cnt_reg[1]_0 ),
        .O(m_axi_OUT_r_AWREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[7]),
        .I3(throttl_cnt_reg[4]),
        .O(\throttl_cnt_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_OUT_r_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[7]),
        .I4(throttl_cnt_reg[4]),
        .I5(\throttl_cnt_reg[1]_0 ),
        .O(m_axi_OUT_r_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_OUT_r_AWVALID_INST_0_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .O(\throttl_cnt_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \throttl_cnt[2]_i_1 
       (.I0(AWLEN[0]),
        .I1(\throttl_cnt_reg[2]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg[2]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \throttl_cnt[3]_i_1 
       (.I0(AWLEN[1]),
        .I1(\throttl_cnt_reg[2]_0 ),
        .I2(throttl_cnt_reg[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(throttl_cnt_reg[2]),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt_reg[4]),
        .I5(\throttl_cnt_reg[2]_0 ),
        .O(p_0_in__1[4]));
  LUT3 #(
    .INIT(8'h06)) 
    \throttl_cnt[5]_i_1 
       (.I0(\throttl_cnt[7]_i_5_n_1 ),
        .I1(throttl_cnt_reg[5]),
        .I2(\throttl_cnt_reg[2]_0 ),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \throttl_cnt[6]_i_1 
       (.I0(\throttl_cnt[7]_i_5_n_1 ),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[6]),
        .I3(\throttl_cnt_reg[2]_0 ),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h0000FD02)) 
    \throttl_cnt[7]_i_2 
       (.I0(\throttl_cnt[7]_i_5_n_1 ),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[7]),
        .I4(\throttl_cnt_reg[2]_0 ),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(\throttl_cnt_reg[1]_0 ),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[7]),
        .I3(throttl_cnt_reg[5]),
        .I4(throttl_cnt_reg[6]),
        .O(\throttl_cnt_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \throttl_cnt[7]_i_5 
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[2]),
        .I2(throttl_cnt_reg[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\throttl_cnt[7]_i_5_n_1 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(throttl_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(throttl_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[4]),
        .Q(throttl_cnt_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[5]),
        .Q(throttl_cnt_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[6]),
        .Q(throttl_cnt_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[7]),
        .Q(throttl_cnt_reg[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_OUT_r_m_axi_write" *) 
module system_fc_0_0_fc_OUT_r_m_axi_write
   (full_n_reg,
    AWVALID_Dummy,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    m_axi_OUT_r_WLAST,
    ap_enable_reg_pp0_iter3_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    select_ln340_1_reg_7360,
    r_V_2_reg_7260,
    SR,
    IN_r_RREADY,
    ap_block_pp0_stage0_subdone5_in,
    \ap_CS_fsm_reg[15] ,
    m_axi_OUT_r_AWADDR,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    E,
    \icmp_ln12_reg_702_pp0_iter3_reg_reg[0] ,
    \ap_CS_fsm_reg[15]_0 ,
    j_reg_7060,
    IN_addr_read_reg_7120,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[15]_2 ,
    \ap_CS_fsm_reg[15]_3 ,
    \bus_wide_gen.WVALID_Dummy_reg_1 ,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.awlen_buf_reg[1]_0 ,
    m_axi_OUT_r_WDATA,
    m_axi_OUT_r_WSTRB,
    ap_clk,
    D,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter3,
    icmp_ln12_reg_702_pp0_iter2_reg,
    \select_ln340_1_reg_736_reg[0] ,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg_0,
    empty_n_reg,
    ap_enable_reg_pp0_iter8,
    Q,
    ap_enable_reg_pp0_iter4,
    icmp_ln12_1_reg_722_pp0_iter3_reg,
    icmp_ln12_reg_702_pp0_iter1_reg,
    icmp_ln12_1_reg_722_pp0_iter2_reg,
    \j_0_reg_253_reg[0] ,
    \ap_CS_fsm_reg[15]_4 ,
    \ap_CS_fsm_reg[15]_5 ,
    empty_n_reg_0,
    icmp_ln12_1_reg_722_pp0_iter8_reg,
    m_axi_OUT_r_WREADY,
    icmp_ln12_reg_702_pp0_iter3_reg,
    \p_Val2_s_reg_243_reg[15] ,
    \icmp_ln12_1_reg_722_reg[0] ,
    \icmp_ln12_1_reg_722_reg[0]_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    m_axi_OUT_r_AWREADY,
    \could_multi_bursts.loop_cnt_reg[0]_0 ,
    \could_multi_bursts.loop_cnt_reg[0]_1 ,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[1] ,
    m_axi_OUT_r_BVALID,
    \data_p2_reg[30] );
  output full_n_reg;
  output AWVALID_Dummy;
  output \bus_wide_gen.WVALID_Dummy_reg_0 ;
  output m_axi_OUT_r_WLAST;
  output ap_enable_reg_pp0_iter3_reg;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output select_ln340_1_reg_7360;
  output r_V_2_reg_7260;
  output [0:0]SR;
  output IN_r_RREADY;
  output ap_block_pp0_stage0_subdone5_in;
  output [1:0]\ap_CS_fsm_reg[15] ;
  output [29:0]m_axi_OUT_r_AWADDR;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [0:0]E;
  output [15:0]\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output j_reg_7060;
  output IN_addr_read_reg_7120;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[15]_2 ;
  output \ap_CS_fsm_reg[15]_3 ;
  output [0:0]\bus_wide_gen.WVALID_Dummy_reg_1 ;
  output \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  output [1:0]\could_multi_bursts.awlen_buf_reg[1]_0 ;
  output [31:0]m_axi_OUT_r_WDATA;
  output [3:0]m_axi_OUT_r_WSTRB;
  input ap_clk;
  input [15:0]D;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln12_reg_702_pp0_iter2_reg;
  input \select_ln340_1_reg_736_reg[0] ;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg_0;
  input empty_n_reg;
  input ap_enable_reg_pp0_iter8;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter4;
  input icmp_ln12_1_reg_722_pp0_iter3_reg;
  input icmp_ln12_reg_702_pp0_iter1_reg;
  input icmp_ln12_1_reg_722_pp0_iter2_reg;
  input \j_0_reg_253_reg[0] ;
  input \ap_CS_fsm_reg[15]_4 ;
  input \ap_CS_fsm_reg[15]_5 ;
  input empty_n_reg_0;
  input icmp_ln12_1_reg_722_pp0_iter8_reg;
  input m_axi_OUT_r_WREADY;
  input icmp_ln12_reg_702_pp0_iter3_reg;
  input [15:0]\p_Val2_s_reg_243_reg[15] ;
  input \icmp_ln12_1_reg_722_reg[0] ;
  input \icmp_ln12_1_reg_722_reg[0]_0 ;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input m_axi_OUT_r_AWREADY;
  input \could_multi_bursts.loop_cnt_reg[0]_0 ;
  input \could_multi_bursts.loop_cnt_reg[0]_1 ;
  input \throttl_cnt_reg[7] ;
  input [1:0]\throttl_cnt_reg[1] ;
  input m_axi_OUT_r_BVALID;
  input [30:0]\data_p2_reg[30] ;

  wire AWVALID_Dummy;
  wire [15:0]D;
  wire [0:0]E;
  wire IN_addr_read_reg_7120;
  wire IN_r_RREADY;
  wire OUT_r_AWREADY;
  wire OUT_r_AWVALID;
  wire OUT_r_WREADY;
  wire OUT_r_WVALID;
  wire [1:0]Q;
  wire [0:0]SR;
  wire align_len0;
  wire [31:1]align_len0__0;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_4 ;
  wire \align_len_reg_n_1_[1] ;
  wire \align_len_reg_n_1_[31] ;
  wire [1:0]\ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[15]_2 ;
  wire \ap_CS_fsm_reg[15]_3 ;
  wire \ap_CS_fsm_reg[15]_4 ;
  wire \ap_CS_fsm_reg[15]_5 ;
  wire ap_block_pp0_stage0_subdone5_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2__2_n_1 ;
  wire \beat_len_buf_reg[2]_i_1__2_n_1 ;
  wire \beat_len_buf_reg[2]_i_1__2_n_2 ;
  wire \beat_len_buf_reg[2]_i_1__2_n_3 ;
  wire \beat_len_buf_reg[2]_i_1__2_n_4 ;
  wire \beat_len_buf_reg[6]_i_1__2_n_1 ;
  wire \beat_len_buf_reg[6]_i_1__2_n_2 ;
  wire \beat_len_buf_reg[6]_i_1__2_n_3 ;
  wire \beat_len_buf_reg[6]_i_1__2_n_4 ;
  wire \beat_len_buf_reg[9]_i_1__2_n_3 ;
  wire \beat_len_buf_reg[9]_i_1__2_n_4 ;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_17;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_3;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_4;
  wire buff_wdata_n_40;
  wire buff_wdata_n_5;
  wire buff_wdata_n_6;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire [0:0]\bus_wide_gen.WVALID_Dummy_reg_1 ;
  wire \bus_wide_gen.data_buf ;
  wire \bus_wide_gen.data_buf2_out ;
  wire \bus_wide_gen.data_buf3_out ;
  wire \bus_wide_gen.data_buf5_out ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_50 ;
  wire \bus_wide_gen.fifo_burst_n_51 ;
  wire \bus_wide_gen.fifo_burst_n_52 ;
  wire \bus_wide_gen.fifo_burst_n_53 ;
  wire \bus_wide_gen.fifo_burst_n_54 ;
  wire \bus_wide_gen.fifo_burst_n_55 ;
  wire \bus_wide_gen.fifo_burst_n_56 ;
  wire \bus_wide_gen.fifo_burst_n_57 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.first_pad_reg_n_1 ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_1 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_1_[1] ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_1 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_1 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_1 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_1 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire [1:0]\could_multi_bursts.awlen_buf_reg[1]_0 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_1 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.loop_cnt_reg[0]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[0]_1 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_1 ;
  wire [31:2]data1;
  wire [30:0]\data_p2_reg[30] ;
  wire data_valid;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [31:1]end_addr;
  wire \end_addr_buf_reg_n_1_[10] ;
  wire \end_addr_buf_reg_n_1_[11] ;
  wire \end_addr_buf_reg_n_1_[1] ;
  wire \end_addr_buf_reg_n_1_[2] ;
  wire \end_addr_buf_reg_n_1_[3] ;
  wire \end_addr_buf_reg_n_1_[4] ;
  wire \end_addr_buf_reg_n_1_[5] ;
  wire \end_addr_buf_reg_n_1_[6] ;
  wire \end_addr_buf_reg_n_1_[7] ;
  wire \end_addr_buf_reg_n_1_[8] ;
  wire \end_addr_buf_reg_n_1_[9] ;
  wire end_addr_carry__0_i_1__2_n_1;
  wire end_addr_carry__0_i_2__2_n_1;
  wire end_addr_carry__0_i_3__2_n_1;
  wire end_addr_carry__0_i_4__2_n_1;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__1_i_1__2_n_1;
  wire end_addr_carry__1_i_2__2_n_1;
  wire end_addr_carry__1_i_3__2_n_1;
  wire end_addr_carry__1_i_4__2_n_1;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__2_i_1__2_n_1;
  wire end_addr_carry__2_i_2__2_n_1;
  wire end_addr_carry__2_i_3__2_n_1;
  wire end_addr_carry__2_i_4__2_n_1;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__3_i_1__2_n_1;
  wire end_addr_carry__3_i_2__2_n_1;
  wire end_addr_carry__3_i_3__2_n_1;
  wire end_addr_carry__3_i_4__2_n_1;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__4_i_1__2_n_1;
  wire end_addr_carry__4_i_2__2_n_1;
  wire end_addr_carry__4_i_3__2_n_1;
  wire end_addr_carry__4_i_4__2_n_1;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__5_i_1__2_n_1;
  wire end_addr_carry__5_i_2__2_n_1;
  wire end_addr_carry__5_i_3__2_n_1;
  wire end_addr_carry__5_i_4__2_n_1;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__6_i_1__2_n_1;
  wire end_addr_carry__6_i_2__2_n_1;
  wire end_addr_carry__6_i_3__2_n_1;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry__6_n_4;
  wire end_addr_carry_i_1__2_n_1;
  wire end_addr_carry_i_2__2_n_1;
  wire end_addr_carry_i_3__2_n_1;
  wire end_addr_carry_i_4__2_n_1;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire fifo_resp_ready;
  wire fifo_resp_to_user_n_3;
  wire [32:32]fifo_wreq_data;
  wire fifo_wreq_n_3;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_1;
  wire first_sect;
  wire first_sect_carry__0_i_1__2_n_1;
  wire first_sect_carry__0_i_2__2_n_1;
  wire first_sect_carry__0_i_3__2_n_1;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry_i_1__2_n_1;
  wire first_sect_carry_i_2__2_n_1;
  wire first_sect_carry_i_3__2_n_1;
  wire first_sect_carry_i_4__2_n_1;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire full_n_reg;
  wire icmp_ln12_1_reg_722_pp0_iter2_reg;
  wire icmp_ln12_1_reg_722_pp0_iter3_reg;
  wire icmp_ln12_1_reg_722_pp0_iter8_reg;
  wire \icmp_ln12_1_reg_722_reg[0] ;
  wire \icmp_ln12_1_reg_722_reg[0]_0 ;
  wire icmp_ln12_reg_702_pp0_iter1_reg;
  wire icmp_ln12_reg_702_pp0_iter2_reg;
  wire icmp_ln12_reg_702_pp0_iter3_reg;
  wire [15:0]\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire \j_0_reg_253_reg[0] ;
  wire j_reg_7060;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry_i_1__2_n_1;
  wire last_sect_carry_i_2__2_n_1;
  wire last_sect_carry_i_3__2_n_1;
  wire last_sect_carry_i_4__2_n_1;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire [29:0]m_axi_OUT_r_AWADDR;
  wire m_axi_OUT_r_AWREADY;
  wire m_axi_OUT_r_BVALID;
  wire [31:0]m_axi_OUT_r_WDATA;
  wire m_axi_OUT_r_WLAST;
  wire m_axi_OUT_r_WREADY;
  wire [3:0]m_axi_OUT_r_WSTRB;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire [15:0]\p_Val2_s_reg_243_reg[15] ;
  wire push;
  wire push_0;
  wire [30:0]q__0;
  wire r_V_2_reg_7260;
  wire rs2f_wreq_ack;
  wire [30:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_1_[10] ;
  wire \sect_addr_buf_reg_n_1_[11] ;
  wire \sect_addr_buf_reg_n_1_[12] ;
  wire \sect_addr_buf_reg_n_1_[13] ;
  wire \sect_addr_buf_reg_n_1_[14] ;
  wire \sect_addr_buf_reg_n_1_[15] ;
  wire \sect_addr_buf_reg_n_1_[16] ;
  wire \sect_addr_buf_reg_n_1_[17] ;
  wire \sect_addr_buf_reg_n_1_[18] ;
  wire \sect_addr_buf_reg_n_1_[19] ;
  wire \sect_addr_buf_reg_n_1_[1] ;
  wire \sect_addr_buf_reg_n_1_[20] ;
  wire \sect_addr_buf_reg_n_1_[21] ;
  wire \sect_addr_buf_reg_n_1_[22] ;
  wire \sect_addr_buf_reg_n_1_[23] ;
  wire \sect_addr_buf_reg_n_1_[24] ;
  wire \sect_addr_buf_reg_n_1_[25] ;
  wire \sect_addr_buf_reg_n_1_[26] ;
  wire \sect_addr_buf_reg_n_1_[27] ;
  wire \sect_addr_buf_reg_n_1_[28] ;
  wire \sect_addr_buf_reg_n_1_[29] ;
  wire \sect_addr_buf_reg_n_1_[2] ;
  wire \sect_addr_buf_reg_n_1_[30] ;
  wire \sect_addr_buf_reg_n_1_[31] ;
  wire \sect_addr_buf_reg_n_1_[3] ;
  wire \sect_addr_buf_reg_n_1_[4] ;
  wire \sect_addr_buf_reg_n_1_[5] ;
  wire \sect_addr_buf_reg_n_1_[6] ;
  wire \sect_addr_buf_reg_n_1_[7] ;
  wire \sect_addr_buf_reg_n_1_[8] ;
  wire \sect_addr_buf_reg_n_1_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire \sect_cnt_reg_n_1_[0] ;
  wire \sect_cnt_reg_n_1_[10] ;
  wire \sect_cnt_reg_n_1_[11] ;
  wire \sect_cnt_reg_n_1_[12] ;
  wire \sect_cnt_reg_n_1_[13] ;
  wire \sect_cnt_reg_n_1_[14] ;
  wire \sect_cnt_reg_n_1_[15] ;
  wire \sect_cnt_reg_n_1_[16] ;
  wire \sect_cnt_reg_n_1_[17] ;
  wire \sect_cnt_reg_n_1_[18] ;
  wire \sect_cnt_reg_n_1_[19] ;
  wire \sect_cnt_reg_n_1_[1] ;
  wire \sect_cnt_reg_n_1_[2] ;
  wire \sect_cnt_reg_n_1_[3] ;
  wire \sect_cnt_reg_n_1_[4] ;
  wire \sect_cnt_reg_n_1_[5] ;
  wire \sect_cnt_reg_n_1_[6] ;
  wire \sect_cnt_reg_n_1_[7] ;
  wire \sect_cnt_reg_n_1_[8] ;
  wire \sect_cnt_reg_n_1_[9] ;
  wire \sect_end_buf_reg_n_1_[1] ;
  wire \sect_len_buf_reg_n_1_[0] ;
  wire \sect_len_buf_reg_n_1_[1] ;
  wire \sect_len_buf_reg_n_1_[2] ;
  wire \sect_len_buf_reg_n_1_[3] ;
  wire \sect_len_buf_reg_n_1_[4] ;
  wire \sect_len_buf_reg_n_1_[5] ;
  wire \sect_len_buf_reg_n_1_[6] ;
  wire \sect_len_buf_reg_n_1_[7] ;
  wire \sect_len_buf_reg_n_1_[8] ;
  wire \sect_len_buf_reg_n_1_[9] ;
  wire select_ln340_1_reg_7360;
  wire \select_ln340_1_reg_736_reg[0] ;
  wire \start_addr_buf_reg_n_1_[10] ;
  wire \start_addr_buf_reg_n_1_[11] ;
  wire \start_addr_buf_reg_n_1_[1] ;
  wire \start_addr_buf_reg_n_1_[2] ;
  wire \start_addr_buf_reg_n_1_[3] ;
  wire \start_addr_buf_reg_n_1_[4] ;
  wire \start_addr_buf_reg_n_1_[5] ;
  wire \start_addr_buf_reg_n_1_[6] ;
  wire \start_addr_buf_reg_n_1_[7] ;
  wire \start_addr_buf_reg_n_1_[8] ;
  wire \start_addr_buf_reg_n_1_[9] ;
  wire \start_addr_reg_n_1_[10] ;
  wire \start_addr_reg_n_1_[11] ;
  wire \start_addr_reg_n_1_[12] ;
  wire \start_addr_reg_n_1_[13] ;
  wire \start_addr_reg_n_1_[14] ;
  wire \start_addr_reg_n_1_[15] ;
  wire \start_addr_reg_n_1_[16] ;
  wire \start_addr_reg_n_1_[17] ;
  wire \start_addr_reg_n_1_[18] ;
  wire \start_addr_reg_n_1_[19] ;
  wire \start_addr_reg_n_1_[1] ;
  wire \start_addr_reg_n_1_[20] ;
  wire \start_addr_reg_n_1_[21] ;
  wire \start_addr_reg_n_1_[22] ;
  wire \start_addr_reg_n_1_[23] ;
  wire \start_addr_reg_n_1_[24] ;
  wire \start_addr_reg_n_1_[25] ;
  wire \start_addr_reg_n_1_[26] ;
  wire \start_addr_reg_n_1_[27] ;
  wire \start_addr_reg_n_1_[28] ;
  wire \start_addr_reg_n_1_[29] ;
  wire \start_addr_reg_n_1_[2] ;
  wire \start_addr_reg_n_1_[30] ;
  wire \start_addr_reg_n_1_[31] ;
  wire \start_addr_reg_n_1_[3] ;
  wire \start_addr_reg_n_1_[4] ;
  wire \start_addr_reg_n_1_[5] ;
  wire \start_addr_reg_n_1_[6] ;
  wire \start_addr_reg_n_1_[7] ;
  wire \start_addr_reg_n_1_[8] ;
  wire \start_addr_reg_n_1_[9] ;
  wire [1:0]\throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[7] ;
  wire [5:0]usedw_reg;
  wire wreq_handling_reg_n_1;
  wire zero_len_event0;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1__2_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1__2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry_n_3 ,\align_len0_inferred__1/i__carry_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [3],align_len0__0[31],align_len0__0[1],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[1]),
        .Q(\align_len_reg_n_1_[1] ),
        .R(fifo_wreq_n_4));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_1_[31] ),
        .R(fifo_wreq_n_4));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2__2 
       (.I0(\align_len_reg_n_1_[1] ),
        .I1(\start_addr_reg_n_1_[1] ),
        .O(\beat_len_buf[2]_i_2__2_n_1 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1__2 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1__2_n_1 ,\beat_len_buf_reg[2]_i_1__2_n_2 ,\beat_len_buf_reg[2]_i_1__2_n_3 ,\beat_len_buf_reg[2]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_1_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1__2_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\beat_len_buf[2]_i_2__2_n_1 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1__2 
       (.CI(\beat_len_buf_reg[2]_i_1__2_n_1 ),
        .CO({\beat_len_buf_reg[6]_i_1__2_n_1 ,\beat_len_buf_reg[6]_i_1__2_n_2 ,\beat_len_buf_reg[6]_i_1__2_n_3 ,\beat_len_buf_reg[6]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1__2 
       (.CI(\beat_len_buf_reg[6]_i_1__2_n_1 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1__2_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1__2_n_3 ,\beat_len_buf_reg[9]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1__2_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] }));
  system_fc_0_0_fc_OUT_r_m_axi_buffer buff_wdata
       (.D(D),
        .DI(buff_wdata_n_19),
        .E(\bus_wide_gen.data_buf3_out ),
        .OUT_r_WREADY(OUT_r_WREADY),
        .Q(usedw_reg),
        .S({buff_wdata_n_3,buff_wdata_n_4,buff_wdata_n_5,buff_wdata_n_6}),
        .SR(\bus_wide_gen.data_buf5_out ),
        .WEA(OUT_r_WVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WVALID_Dummy_reg (buff_wdata_n_20),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.fifo_burst_n_22 ),
        .\bus_wide_gen.data_buf_reg[16]_0 (\bus_wide_gen.first_pad_reg_n_1 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.data_buf ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_1 (\bus_wide_gen.pad_oh_reg_reg_n_1_[1] ),
        .\bus_wide_gen.strb_buf_reg[0] (buff_wdata_n_22),
        .\bus_wide_gen.strb_buf_reg[1] (buff_wdata_n_21),
        .\bus_wide_gen.strb_buf_reg[2] (buff_wdata_n_24),
        .\bus_wide_gen.strb_buf_reg[3] (buff_wdata_n_23),
        .\bus_wide_gen.strb_buf_reg[3]_0 (\bus_wide_gen.data_buf2_out ),
        .data_valid(data_valid),
        .\dout_buf_reg[15]_0 ({buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40}),
        .dout_valid_reg_0(buff_wdata_n_17),
        .m_axi_OUT_r_WREADY(m_axi_OUT_r_WREADY),
        .m_axi_OUT_r_WSTRB(m_axi_OUT_r_WSTRB),
        .push(push_0),
        .\usedw_reg[6]_0 ({buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15}),
        .\usedw_reg[7]_0 ({p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8}));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_55 ),
        .Q(m_axi_OUT_r_WLAST),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_53 ),
        .Q(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_40),
        .Q(m_axi_OUT_r_WDATA[0]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_30),
        .Q(m_axi_OUT_r_WDATA[10]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_29),
        .Q(m_axi_OUT_r_WDATA[11]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_28),
        .Q(m_axi_OUT_r_WDATA[12]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_27),
        .Q(m_axi_OUT_r_WDATA[13]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_26),
        .Q(m_axi_OUT_r_WDATA[14]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_25),
        .Q(m_axi_OUT_r_WDATA[15]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_40),
        .Q(m_axi_OUT_r_WDATA[16]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_39),
        .Q(m_axi_OUT_r_WDATA[17]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_38),
        .Q(m_axi_OUT_r_WDATA[18]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_37),
        .Q(m_axi_OUT_r_WDATA[19]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_39),
        .Q(m_axi_OUT_r_WDATA[1]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_36),
        .Q(m_axi_OUT_r_WDATA[20]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_35),
        .Q(m_axi_OUT_r_WDATA[21]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_34),
        .Q(m_axi_OUT_r_WDATA[22]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_33),
        .Q(m_axi_OUT_r_WDATA[23]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_32),
        .Q(m_axi_OUT_r_WDATA[24]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_31),
        .Q(m_axi_OUT_r_WDATA[25]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_30),
        .Q(m_axi_OUT_r_WDATA[26]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_29),
        .Q(m_axi_OUT_r_WDATA[27]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_28),
        .Q(m_axi_OUT_r_WDATA[28]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_27),
        .Q(m_axi_OUT_r_WDATA[29]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_38),
        .Q(m_axi_OUT_r_WDATA[2]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_26),
        .Q(m_axi_OUT_r_WDATA[30]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_25),
        .Q(m_axi_OUT_r_WDATA[31]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_37),
        .Q(m_axi_OUT_r_WDATA[3]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_36),
        .Q(m_axi_OUT_r_WDATA[4]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_35),
        .Q(m_axi_OUT_r_WDATA[5]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_34),
        .Q(m_axi_OUT_r_WDATA[6]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_33),
        .Q(m_axi_OUT_r_WDATA[7]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_32),
        .Q(m_axi_OUT_r_WDATA[8]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_31),
        .Q(m_axi_OUT_r_WDATA[9]),
        .R(\bus_wide_gen.data_buf5_out ));
  system_fc_0_0_fc_OUT_r_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.CO(first_sect),
        .D({\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 ,\bus_wide_gen.fifo_burst_n_31 ,\bus_wide_gen.fifo_burst_n_32 ,\bus_wide_gen.fifo_burst_n_33 ,\bus_wide_gen.fifo_burst_n_34 ,\bus_wide_gen.fifo_burst_n_35 ,\bus_wide_gen.fifo_burst_n_36 ,\bus_wide_gen.fifo_burst_n_37 ,\bus_wide_gen.fifo_burst_n_38 ,\bus_wide_gen.fifo_burst_n_39 ,\bus_wide_gen.fifo_burst_n_40 ,\bus_wide_gen.fifo_burst_n_41 ,\bus_wide_gen.fifo_burst_n_42 ,\bus_wide_gen.fifo_burst_n_43 }),
        .E(\bus_wide_gen.first_pad ),
        .Q({\end_addr_buf_reg_n_1_[11] ,\end_addr_buf_reg_n_1_[10] ,\end_addr_buf_reg_n_1_[9] ,\end_addr_buf_reg_n_1_[8] ,\end_addr_buf_reg_n_1_[7] ,\end_addr_buf_reg_n_1_[6] ,\end_addr_buf_reg_n_1_[5] ,\end_addr_buf_reg_n_1_[4] ,\end_addr_buf_reg_n_1_[3] ,\end_addr_buf_reg_n_1_[2] ,\end_addr_buf_reg_n_1_[1] }),
        .SR(\bus_wide_gen.fifo_burst_n_2 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_3 ),
        .ap_rst_n_1(\bus_wide_gen.fifo_burst_n_5 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_55 ),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_53 ),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (\bus_wide_gen.fifo_burst_n_54 ),
        .\bus_wide_gen.WVALID_Dummy_reg_1 (\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.first_pad_reg_n_1 ),
        .\bus_wide_gen.len_cnt_reg[0] (\bus_wide_gen.pad_oh_reg_reg_n_1_[1] ),
        .\bus_wide_gen.len_cnt_reg[0]_0 (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.fifo_burst_n_22 ),
        .\could_multi_bursts.AWVALID_Dummy_reg (\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .\could_multi_bursts.awaddr_buf_reg[31] (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.awlen_buf[3]_i_2_0 ({\sect_len_buf_reg_n_1_[9] ,\sect_len_buf_reg_n_1_[8] ,\sect_len_buf_reg_n_1_[7] ,\sect_len_buf_reg_n_1_[6] ,\sect_len_buf_reg_n_1_[5] ,\sect_len_buf_reg_n_1_[4] ,\sect_len_buf_reg_n_1_[3] ,\sect_len_buf_reg_n_1_[2] ,\sect_len_buf_reg_n_1_[1] ,\sect_len_buf_reg_n_1_[0] }),
        .\could_multi_bursts.last_sect_buf_reg (\bus_wide_gen.fifo_burst_n_56 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_1 ),
        .\could_multi_bursts.loop_cnt_reg[0] (AWVALID_Dummy),
        .\could_multi_bursts.loop_cnt_reg[0]_0 (\could_multi_bursts.loop_cnt_reg[0]_0 ),
        .\could_multi_bursts.loop_cnt_reg[0]_1 (\could_multi_bursts.loop_cnt_reg[0]_1 ),
        .\could_multi_bursts.loop_cnt_reg[1] (\bus_wide_gen.fifo_burst_n_50 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_4 ),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_wide_gen.fifo_burst_n_8 ),
        .\could_multi_bursts.sect_handling_reg_1 (last_sect_buf),
        .\could_multi_bursts.sect_handling_reg_2 (\bus_wide_gen.fifo_burst_n_52 ),
        .\could_multi_bursts.sect_handling_reg_3 (\could_multi_bursts.sect_handling_reg_n_1 ),
        .data_valid(data_valid),
        .\end_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_57 ),
        .\end_addr_buf_reg[2] (\bus_wide_gen.fifo_burst_n_9 ),
        .\end_addr_buf_reg[3] (\bus_wide_gen.fifo_burst_n_10 ),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .full_n_reg_0(buff_wdata_n_17),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(\bus_wide_gen.fifo_burst_n_19 ),
        .m_axi_OUT_r_AWREADY(m_axi_OUT_r_AWREADY),
        .m_axi_OUT_r_WLAST(m_axi_OUT_r_WLAST),
        .m_axi_OUT_r_WREADY(m_axi_OUT_r_WREADY),
        .m_axi_OUT_r_WREADY_0(\bus_wide_gen.data_buf2_out ),
        .m_axi_OUT_r_WREADY_1(\bus_wide_gen.data_buf5_out ),
        .next_wreq(next_wreq),
        .\q_reg[9]_0 (\sect_addr_buf_reg_n_1_[1] ),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_1_[0] ),
        .\sect_cnt_reg[19] ({\start_addr_reg_n_1_[31] ,\start_addr_reg_n_1_[30] ,\start_addr_reg_n_1_[29] ,\start_addr_reg_n_1_[28] ,\start_addr_reg_n_1_[27] ,\start_addr_reg_n_1_[26] ,\start_addr_reg_n_1_[25] ,\start_addr_reg_n_1_[24] ,\start_addr_reg_n_1_[23] ,\start_addr_reg_n_1_[22] ,\start_addr_reg_n_1_[21] ,\start_addr_reg_n_1_[20] ,\start_addr_reg_n_1_[19] ,\start_addr_reg_n_1_[18] ,\start_addr_reg_n_1_[17] ,\start_addr_reg_n_1_[16] ,\start_addr_reg_n_1_[15] ,\start_addr_reg_n_1_[14] ,\start_addr_reg_n_1_[13] ,\start_addr_reg_n_1_[12] }),
        .\sect_end_buf_reg[1] (last_sect),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_1_[1] ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_7 ),
        .\sect_len_buf_reg[9] (beat_len_buf),
        .\sect_len_buf_reg[9]_0 ({\start_addr_buf_reg_n_1_[11] ,\start_addr_buf_reg_n_1_[10] ,\start_addr_buf_reg_n_1_[9] ,\start_addr_buf_reg_n_1_[8] ,\start_addr_buf_reg_n_1_[7] ,\start_addr_buf_reg_n_1_[6] ,\start_addr_buf_reg_n_1_[5] ,\start_addr_buf_reg_n_1_[4] ,\start_addr_buf_reg_n_1_[3] ,\start_addr_buf_reg_n_1_[2] }),
        .\start_addr_buf_reg[10] (\bus_wide_gen.fifo_burst_n_17 ),
        .\start_addr_buf_reg[11] (\bus_wide_gen.fifo_burst_n_18 ),
        .\start_addr_buf_reg[4] (\bus_wide_gen.fifo_burst_n_11 ),
        .\start_addr_buf_reg[5] (\bus_wide_gen.fifo_burst_n_12 ),
        .\start_addr_buf_reg[6] (\bus_wide_gen.fifo_burst_n_13 ),
        .\start_addr_buf_reg[7] (\bus_wide_gen.fifo_burst_n_14 ),
        .\start_addr_buf_reg[8] (\bus_wide_gen.fifo_burst_n_15 ),
        .\start_addr_buf_reg[9] (\bus_wide_gen.fifo_burst_n_16 ),
        .wreq_handling_reg(\bus_wide_gen.fifo_burst_n_51 ),
        .wreq_handling_reg_0(wreq_handling_reg_n_1),
        .wreq_handling_reg_1(fifo_wreq_valid_buf_reg_n_1));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_54 ),
        .Q(\bus_wide_gen.first_pad_reg_n_1 ),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__2 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__2 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1__2 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1__2 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1__2 
       (.I0(\bus_wide_gen.len_cnt_reg [4]),
        .I1(\bus_wide_gen.len_cnt_reg [2]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1__2 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1__2 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_5_n_1 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3__2 
       (.I0(\bus_wide_gen.len_cnt_reg [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_5_n_1 ),
        .I2(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_20),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_22),
        .Q(m_axi_OUT_r_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_21),
        .Q(m_axi_OUT_r_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_24),
        .Q(m_axi_OUT_r_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_23),
        .Q(m_axi_OUT_r_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_1_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_OUT_r_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_OUT_r_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_OUT_r_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_OUT_r_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_OUT_r_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_50 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_OUT_r_AWADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_OUT_r_AWADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_OUT_r_AWADDR[10]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_OUT_r_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_OUT_r_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_OUT_r_AWADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_OUT_r_AWADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_OUT_r_AWADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_OUT_r_AWADDR[14]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_OUT_r_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_OUT_r_AWADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_OUT_r_AWADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_OUT_r_AWADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_OUT_r_AWADDR[18]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_OUT_r_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_OUT_r_AWADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_OUT_r_AWADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_OUT_r_AWADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_OUT_r_AWADDR[22]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_OUT_r_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_OUT_r_AWADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_OUT_r_AWADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_OUT_r_AWADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_OUT_r_AWADDR[26]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_OUT_r_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_OUT_r_AWADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_OUT_r_AWADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_OUT_r_AWADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_OUT_r_AWADDR[29]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_6 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 ,\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_OUT_r_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_OUT_r_AWADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_OUT_r_AWADDR[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({m_axi_OUT_r_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_1 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_1 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_1 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_OUT_r_AWADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_OUT_r_AWADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_OUT_r_AWADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_OUT_r_AWADDR[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI(m_axi_OUT_r_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_OUT_r_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_1 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_1 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_OUT_r_AWADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_56 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_1 ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_52 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_1 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1__2 
       (.I0(\start_addr_reg_n_1_[1] ),
        .I1(\align_len_reg_n_1_[1] ),
        .O(end_addr[1]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[4] ,\start_addr_reg_n_1_[3] ,\start_addr_reg_n_1_[2] ,\start_addr_reg_n_1_[1] }),
        .O({end_addr[4:2],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__2_n_1,end_addr_carry_i_2__2_n_1,end_addr_carry_i_3__2_n_1,end_addr_carry_i_4__2_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_1),
        .CO({end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[8] ,\start_addr_reg_n_1_[7] ,\start_addr_reg_n_1_[6] ,\start_addr_reg_n_1_[5] }),
        .O(end_addr[8:5]),
        .S({end_addr_carry__0_i_1__2_n_1,end_addr_carry__0_i_2__2_n_1,end_addr_carry__0_i_3__2_n_1,end_addr_carry__0_i_4__2_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__2
       (.I0(\start_addr_reg_n_1_[8] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_1__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__2
       (.I0(\start_addr_reg_n_1_[7] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_2__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__2
       (.I0(\start_addr_reg_n_1_[6] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_3__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__2
       (.I0(\start_addr_reg_n_1_[5] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_4__2_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_1),
        .CO({end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[12] ,\start_addr_reg_n_1_[11] ,\start_addr_reg_n_1_[10] ,\start_addr_reg_n_1_[9] }),
        .O(end_addr[12:9]),
        .S({end_addr_carry__1_i_1__2_n_1,end_addr_carry__1_i_2__2_n_1,end_addr_carry__1_i_3__2_n_1,end_addr_carry__1_i_4__2_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__2
       (.I0(\start_addr_reg_n_1_[12] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_1__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__2
       (.I0(\start_addr_reg_n_1_[11] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_2__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__2
       (.I0(\start_addr_reg_n_1_[10] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_3__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__2
       (.I0(\start_addr_reg_n_1_[9] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_4__2_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_1),
        .CO({end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[16] ,\start_addr_reg_n_1_[15] ,\start_addr_reg_n_1_[14] ,\start_addr_reg_n_1_[13] }),
        .O(end_addr[16:13]),
        .S({end_addr_carry__2_i_1__2_n_1,end_addr_carry__2_i_2__2_n_1,end_addr_carry__2_i_3__2_n_1,end_addr_carry__2_i_4__2_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__2
       (.I0(\start_addr_reg_n_1_[16] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_1__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__2
       (.I0(\start_addr_reg_n_1_[15] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_2__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__2
       (.I0(\start_addr_reg_n_1_[14] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_3__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__2
       (.I0(\start_addr_reg_n_1_[13] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_4__2_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_1),
        .CO({end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[20] ,\start_addr_reg_n_1_[19] ,\start_addr_reg_n_1_[18] ,\start_addr_reg_n_1_[17] }),
        .O(end_addr[20:17]),
        .S({end_addr_carry__3_i_1__2_n_1,end_addr_carry__3_i_2__2_n_1,end_addr_carry__3_i_3__2_n_1,end_addr_carry__3_i_4__2_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__2
       (.I0(\start_addr_reg_n_1_[20] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_1__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__2
       (.I0(\start_addr_reg_n_1_[19] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_2__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__2
       (.I0(\start_addr_reg_n_1_[18] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_3__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__2
       (.I0(\start_addr_reg_n_1_[17] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_4__2_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_1),
        .CO({end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[24] ,\start_addr_reg_n_1_[23] ,\start_addr_reg_n_1_[22] ,\start_addr_reg_n_1_[21] }),
        .O(end_addr[24:21]),
        .S({end_addr_carry__4_i_1__2_n_1,end_addr_carry__4_i_2__2_n_1,end_addr_carry__4_i_3__2_n_1,end_addr_carry__4_i_4__2_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__2
       (.I0(\start_addr_reg_n_1_[24] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_1__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__2
       (.I0(\start_addr_reg_n_1_[23] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_2__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__2
       (.I0(\start_addr_reg_n_1_[22] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_3__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__2
       (.I0(\start_addr_reg_n_1_[21] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_4__2_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_1),
        .CO({end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[28] ,\start_addr_reg_n_1_[27] ,\start_addr_reg_n_1_[26] ,\start_addr_reg_n_1_[25] }),
        .O(end_addr[28:25]),
        .S({end_addr_carry__5_i_1__2_n_1,end_addr_carry__5_i_2__2_n_1,end_addr_carry__5_i_3__2_n_1,end_addr_carry__5_i_4__2_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__2
       (.I0(\start_addr_reg_n_1_[28] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_1__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__2
       (.I0(\start_addr_reg_n_1_[27] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_2__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__2
       (.I0(\start_addr_reg_n_1_[26] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_3__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__2
       (.I0(\start_addr_reg_n_1_[25] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_4__2_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_1),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:2],end_addr_carry__6_n_3,end_addr_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_1_[30] ,\start_addr_reg_n_1_[29] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3],end_addr[31:29]}),
        .S({1'b0,end_addr_carry__6_i_1__2_n_1,end_addr_carry__6_i_2__2_n_1,end_addr_carry__6_i_3__2_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__2
       (.I0(\align_len_reg_n_1_[31] ),
        .I1(\start_addr_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_1__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__2
       (.I0(\start_addr_reg_n_1_[30] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_2__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3__2
       (.I0(\start_addr_reg_n_1_[29] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_3__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__2
       (.I0(\start_addr_reg_n_1_[4] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry_i_1__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__2
       (.I0(\start_addr_reg_n_1_[3] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry_i_2__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__2
       (.I0(\start_addr_reg_n_1_[2] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry_i_3__2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__2
       (.I0(\start_addr_reg_n_1_[1] ),
        .I1(\align_len_reg_n_1_[1] ),
        .O(end_addr_carry_i_4__2_n_1));
  system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized1 fifo_resp
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_resp_ready(fifo_resp_ready),
        .in(invalid_len_event_reg2),
        .m_axi_OUT_r_BVALID(m_axi_OUT_r_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .push(push),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_1 ),
        .\q_reg[1]_1 (\bus_wide_gen.fifo_burst_n_7 ));
  system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D(D),
        .E(E),
        .IN_addr_read_reg_7120(IN_addr_read_reg_7120),
        .IN_r_RREADY(IN_r_RREADY),
        .OUT_r_AWREADY(OUT_r_AWREADY),
        .OUT_r_AWVALID(OUT_r_AWVALID),
        .OUT_r_WREADY(OUT_r_WREADY),
        .Q(Q),
        .SR(SR),
        .WEA(OUT_r_WVALID),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[15]_1 (\ap_CS_fsm_reg[15]_1 ),
        .\ap_CS_fsm_reg[15]_2 (\ap_CS_fsm_reg[15]_2 ),
        .\ap_CS_fsm_reg[15]_3 (\ap_CS_fsm_reg[15]_3 ),
        .\ap_CS_fsm_reg[15]_4 (\ap_CS_fsm_reg[15]_4 ),
        .\ap_CS_fsm_reg[15]_5 (\ap_CS_fsm_reg[15]_5 ),
        .ap_block_pp0_stage0_subdone5_in(ap_block_pp0_stage0_subdone5_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter4_reg(fifo_resp_to_user_n_3),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .full_n_reg_0(full_n_reg),
        .icmp_ln12_1_reg_722_pp0_iter2_reg(icmp_ln12_1_reg_722_pp0_iter2_reg),
        .icmp_ln12_1_reg_722_pp0_iter3_reg(icmp_ln12_1_reg_722_pp0_iter3_reg),
        .icmp_ln12_1_reg_722_pp0_iter8_reg(icmp_ln12_1_reg_722_pp0_iter8_reg),
        .\icmp_ln12_1_reg_722_reg[0] (\icmp_ln12_1_reg_722_reg[0] ),
        .\icmp_ln12_1_reg_722_reg[0]_0 (\icmp_ln12_1_reg_722_reg[0]_0 ),
        .icmp_ln12_reg_702_pp0_iter1_reg(icmp_ln12_reg_702_pp0_iter1_reg),
        .icmp_ln12_reg_702_pp0_iter2_reg(icmp_ln12_reg_702_pp0_iter2_reg),
        .icmp_ln12_reg_702_pp0_iter3_reg(icmp_ln12_reg_702_pp0_iter3_reg),
        .\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] (\icmp_ln12_reg_702_pp0_iter3_reg_reg[0] ),
        .\j_0_reg_253_reg[0] (\j_0_reg_253_reg[0] ),
        .j_reg_7060(j_reg_7060),
        .\p_Val2_s_reg_243_reg[15] (\p_Val2_s_reg_243_reg[15] ),
        .push(push_0),
        .push_0(push),
        .r_V_2_reg_7260(r_V_2_reg_7260),
        .select_ln340_1_reg_7360(select_ln340_1_reg_7360),
        .\select_ln340_1_reg_736_reg[0] (\select_ln340_1_reg_736_reg[0] ));
  system_fc_0_0_fc_OUT_r_m_axi_fifo__parameterized0 fifo_wreq
       (.E(fifo_wreq_n_3),
        .Q({fifo_wreq_data,q__0}),
        .S({fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41}),
        .SR(fifo_wreq_n_4),
        .\align_len_reg[31] (\bus_wide_gen.fifo_burst_n_4 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .empty_n_reg_0(align_len0),
        .empty_n_reg_1(fifo_wreq_n_38),
        .fifo_wreq_valid(fifo_wreq_valid),
        .last_sect_carry__0(p_0_in0_in[19:12]),
        .last_sect_carry__0_0({\sect_cnt_reg_n_1_[19] ,\sect_cnt_reg_n_1_[18] ,\sect_cnt_reg_n_1_[17] ,\sect_cnt_reg_n_1_[16] ,\sect_cnt_reg_n_1_[15] ,\sect_cnt_reg_n_1_[14] ,\sect_cnt_reg_n_1_[13] ,\sect_cnt_reg_n_1_[12] }),
        .\pout_reg[2]_0 (rs2f_wreq_valid),
        .\q_reg[0]_0 (wreq_handling_reg_n_1),
        .\q_reg[0]_1 (last_sect),
        .\q_reg[0]_2 (\bus_wide_gen.fifo_burst_n_7 ),
        .\q_reg[0]_3 (\could_multi_bursts.sect_handling_reg_n_1 ),
        .\q_reg[30]_0 (rs2f_wreq_data),
        .\q_reg[32]_0 (zero_len_event0),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[19] (fifo_wreq_valid_buf_reg_n_1));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_1),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__2_n_1,first_sect_carry_i_2__2_n_1,first_sect_carry_i_3__2_n_1,first_sect_carry_i_4__2_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_1),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_3,first_sect_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__2_n_1,first_sect_carry__0_i_2__2_n_1,first_sect_carry__0_i_3__2_n_1}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__2
       (.I0(p_0_in_0[19]),
        .I1(\sect_cnt_reg_n_1_[19] ),
        .I2(p_0_in_0[18]),
        .I3(\sect_cnt_reg_n_1_[18] ),
        .O(first_sect_carry__0_i_1__2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__2
       (.I0(p_0_in_0[17]),
        .I1(\sect_cnt_reg_n_1_[17] ),
        .I2(\sect_cnt_reg_n_1_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_1_[16] ),
        .I5(p_0_in_0[16]),
        .O(first_sect_carry__0_i_2__2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__2
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_1_[14] ),
        .I2(\sect_cnt_reg_n_1_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_1_[13] ),
        .I5(p_0_in_0[13]),
        .O(first_sect_carry__0_i_3__2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__2
       (.I0(\sect_cnt_reg_n_1_[9] ),
        .I1(p_0_in_0[9]),
        .I2(\sect_cnt_reg_n_1_[10] ),
        .I3(p_0_in_0[10]),
        .I4(p_0_in_0[11]),
        .I5(\sect_cnt_reg_n_1_[11] ),
        .O(first_sect_carry_i_1__2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__2
       (.I0(p_0_in_0[7]),
        .I1(\sect_cnt_reg_n_1_[7] ),
        .I2(\sect_cnt_reg_n_1_[8] ),
        .I3(p_0_in_0[8]),
        .I4(\sect_cnt_reg_n_1_[6] ),
        .I5(p_0_in_0[6]),
        .O(first_sect_carry_i_2__2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__2
       (.I0(p_0_in_0[5]),
        .I1(\sect_cnt_reg_n_1_[5] ),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_1_[4] ),
        .I5(p_0_in_0[4]),
        .O(first_sect_carry_i_3__2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__2
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_1_[2] ),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_1_[1] ),
        .I5(p_0_in_0[1]),
        .O(first_sect_carry_i_4__2_n_1));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__2_n_1,last_sect_carry_i_2__2_n_1,last_sect_carry_i_3__2_n_1,last_sect_carry_i_4__2_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_1),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_3,last_sect_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__2
       (.I0(\sect_cnt_reg_n_1_[11] ),
        .I1(p_0_in0_in[11]),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[10]),
        .I5(\sect_cnt_reg_n_1_[10] ),
        .O(last_sect_carry_i_1__2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__2
       (.I0(p_0_in0_in[7]),
        .I1(\sect_cnt_reg_n_1_[7] ),
        .I2(\sect_cnt_reg_n_1_[8] ),
        .I3(p_0_in0_in[8]),
        .I4(\sect_cnt_reg_n_1_[6] ),
        .I5(p_0_in0_in[6]),
        .O(last_sect_carry_i_2__2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__2
       (.I0(p_0_in0_in[5]),
        .I1(\sect_cnt_reg_n_1_[5] ),
        .I2(\sect_cnt_reg_n_1_[4] ),
        .I3(p_0_in0_in[4]),
        .I4(\sect_cnt_reg_n_1_[3] ),
        .I5(p_0_in0_in[3]),
        .O(last_sect_carry_i_3__2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__2
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_1_[2] ),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_1_[1] ),
        .I5(p_0_in0_in[1]),
        .O(last_sect_carry_i_4__2_n_1));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_wdata_n_19}),
        .O({p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8}),
        .S({buff_wdata_n_3,buff_wdata_n_4,buff_wdata_n_5,buff_wdata_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_1),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_3,p_0_out_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry__0_n_8}),
        .S({1'b0,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15}));
  system_fc_0_0_fc_OUT_r_m_axi_reg_slice rs_wreq
       (.OUT_r_AWREADY(OUT_r_AWREADY),
        .OUT_r_AWVALID(OUT_r_AWVALID),
        .Q(rs2f_wreq_valid),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[30]_0 (rs2f_wreq_data),
        .\data_p2_reg[0]_0 (fifo_resp_to_user_n_3),
        .\data_p2_reg[30]_0 (\data_p2_reg[30] ),
        .icmp_ln12_1_reg_722_pp0_iter2_reg(icmp_ln12_1_reg_722_pp0_iter2_reg),
        .rs2f_wreq_ack(rs2f_wreq_ack));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__2 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__2 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__2 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__2 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__2 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__2 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__2 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__2 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__2 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__2 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__2 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__2 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__2 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__2 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__2 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__2 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__2 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__2 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__2 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__2 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[19] ),
        .O(sect_addr[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_1_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_1_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_1_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_1_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_1_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_1_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_1_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_1_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_1_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_1_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_1_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_1_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_1_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_1_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_1_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_1_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_1_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_1_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_1_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_1_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_1_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_1_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_1_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_1_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_1_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_1_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_1_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_1_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_1_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_1_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_1_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4}),
        .CYINIT(\sect_cnt_reg_n_1_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_1_[4] ,\sect_cnt_reg_n_1_[3] ,\sect_cnt_reg_n_1_[2] ,\sect_cnt_reg_n_1_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_1),
        .CO({sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_1_[8] ,\sect_cnt_reg_n_1_[7] ,\sect_cnt_reg_n_1_[6] ,\sect_cnt_reg_n_1_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_1),
        .CO({sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_1_[12] ,\sect_cnt_reg_n_1_[11] ,\sect_cnt_reg_n_1_[10] ,\sect_cnt_reg_n_1_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_1),
        .CO({sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_1_[16] ,\sect_cnt_reg_n_1_[15] ,\sect_cnt_reg_n_1_[14] ,\sect_cnt_reg_n_1_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_1),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_1_[19] ,\sect_cnt_reg_n_1_[18] ,\sect_cnt_reg_n_1_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(\sect_cnt_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\sect_cnt_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\sect_cnt_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\sect_cnt_reg_n_1_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\sect_cnt_reg_n_1_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\sect_cnt_reg_n_1_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\sect_cnt_reg_n_1_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\sect_cnt_reg_n_1_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\sect_cnt_reg_n_1_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\sect_cnt_reg_n_1_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\sect_cnt_reg_n_1_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\sect_cnt_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_41 ),
        .Q(\sect_cnt_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_40 ),
        .Q(\sect_cnt_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\sect_cnt_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\sect_cnt_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\sect_cnt_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(\sect_cnt_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\sect_cnt_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(\sect_cnt_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_57 ),
        .Q(\sect_end_buf_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_8 ),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\sect_len_buf_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_8 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\sect_len_buf_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_8 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\sect_len_buf_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_8 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\sect_len_buf_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_8 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\sect_len_buf_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_8 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\sect_len_buf_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_8 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\sect_len_buf_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_8 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\sect_len_buf_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_8 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\sect_len_buf_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_8 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\sect_len_buf_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[10] ),
        .Q(\start_addr_buf_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[11] ),
        .Q(\start_addr_buf_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[12] ),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[13] ),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[14] ),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[15] ),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[16] ),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[17] ),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[18] ),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[19] ),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[1] ),
        .Q(\start_addr_buf_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[20] ),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[21] ),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[22] ),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[23] ),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[24] ),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[25] ),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[26] ),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[27] ),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[28] ),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[29] ),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[2] ),
        .Q(\start_addr_buf_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[30] ),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[31] ),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[3] ),
        .Q(\start_addr_buf_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[4] ),
        .Q(\start_addr_buf_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[5] ),
        .Q(\start_addr_buf_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[6] ),
        .Q(\start_addr_buf_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[7] ),
        .Q(\start_addr_buf_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[8] ),
        .Q(\start_addr_buf_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[9] ),
        .Q(\start_addr_buf_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[9]),
        .Q(\start_addr_reg_n_1_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[10]),
        .Q(\start_addr_reg_n_1_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[11]),
        .Q(\start_addr_reg_n_1_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[12]),
        .Q(\start_addr_reg_n_1_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[13]),
        .Q(\start_addr_reg_n_1_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[14]),
        .Q(\start_addr_reg_n_1_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[15]),
        .Q(\start_addr_reg_n_1_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[16]),
        .Q(\start_addr_reg_n_1_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[17]),
        .Q(\start_addr_reg_n_1_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[18]),
        .Q(\start_addr_reg_n_1_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[0]),
        .Q(\start_addr_reg_n_1_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[19]),
        .Q(\start_addr_reg_n_1_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[20]),
        .Q(\start_addr_reg_n_1_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[21]),
        .Q(\start_addr_reg_n_1_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[22]),
        .Q(\start_addr_reg_n_1_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[23]),
        .Q(\start_addr_reg_n_1_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[24]),
        .Q(\start_addr_reg_n_1_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[25]),
        .Q(\start_addr_reg_n_1_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[26]),
        .Q(\start_addr_reg_n_1_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[27]),
        .Q(\start_addr_reg_n_1_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[28]),
        .Q(\start_addr_reg_n_1_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[1]),
        .Q(\start_addr_reg_n_1_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[29]),
        .Q(\start_addr_reg_n_1_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[30]),
        .Q(\start_addr_reg_n_1_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[2]),
        .Q(\start_addr_reg_n_1_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[3]),
        .Q(\start_addr_reg_n_1_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[4]),
        .Q(\start_addr_reg_n_1_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[5]),
        .Q(\start_addr_reg_n_1_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[6]),
        .Q(\start_addr_reg_n_1_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[7]),
        .Q(\start_addr_reg_n_1_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[8]),
        .Q(\start_addr_reg_n_1_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I2(\throttl_cnt_reg[1] [0]),
        .O(\could_multi_bursts.awlen_buf_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \throttl_cnt[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I2(\throttl_cnt_reg[1] [0]),
        .I3(\throttl_cnt_reg[1] [1]),
        .O(\could_multi_bursts.awlen_buf_reg[1]_0 [1]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_OUT_r_WREADY),
        .I2(\throttl_cnt_reg[7] ),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.WVALID_Dummy_reg_1 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[7]_i_4 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I1(AWVALID_Dummy),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I5(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.AWVALID_Dummy_reg_0 ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_51 ),
        .Q(wreq_handling_reg_n_1),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fc_W_m_axi" *) 
module system_fc_0_0_fc_W_m_axi
   (full_n_reg,
    ap_rst_n_inv,
    W_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \state_reg[0] ,
    load_p1,
    B,
    m_axi_W_ARADDR,
    \ap_CS_fsm_reg[1] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    ap_clk,
    D,
    m_axi_W_RRESP,
    m_axi_W_RVALID,
    ap_rst_n,
    m_axi_W_ARREADY,
    Q,
    B_ARREADY,
    IN_r_RREADY,
    \data_p2_reg[30] ,
    E);
  output full_n_reg;
  output ap_rst_n_inv;
  output W_ARREADY;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [0:0]\state_reg[0] ;
  output load_p1;
  output [15:0]B;
  output [29:0]m_axi_W_ARADDR;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_W_RRESP;
  input m_axi_W_RVALID;
  input ap_rst_n;
  input m_axi_W_ARREADY;
  input [0:0]Q;
  input B_ARREADY;
  input IN_r_RREADY;
  input [30:0]\data_p2_reg[30] ;
  input [0:0]E;

  wire [15:0]B;
  wire B_ARREADY;
  wire [32:0]D;
  wire [0:0]E;
  wire IN_r_RREADY;
  wire [0:0]Q;
  wire W_ARREADY;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [30:0]\data_p2_reg[30] ;
  wire full_n_reg;
  wire load_p1;
  wire [29:0]m_axi_W_ARADDR;
  wire m_axi_W_ARREADY;
  wire [1:0]m_axi_W_RRESP;
  wire m_axi_W_RVALID;
  wire [0:0]\state_reg[0] ;

  system_fc_0_0_fc_W_m_axi_read bus_read
       (.B(B),
        .B_ARREADY(B_ARREADY),
        .D(D),
        .E(E),
        .IN_r_RREADY(IN_r_RREADY),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p2_reg[30] (\data_p2_reg[30] ),
        .full_n_reg(full_n_reg),
        .load_p1(load_p1),
        .m_axi_W_ARADDR(m_axi_W_ARADDR),
        .m_axi_W_ARREADY(m_axi_W_ARREADY),
        .m_axi_W_RRESP(m_axi_W_RRESP),
        .m_axi_W_RVALID(m_axi_W_RVALID),
        .s_ready_t_reg(W_ARREADY),
        .\state_reg[0] (\state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "fc_W_m_axi_buffer" *) 
module system_fc_0_0_fc_W_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    SR,
    DI,
    Q,
    \dout_buf_reg[34]_0 ,
    \dout_buf_reg[34]_1 ,
    dout_valid_reg_0,
    S,
    \usedw_reg[6]_0 ,
    ap_clk,
    D,
    m_axi_W_RRESP,
    m_axi_W_RVALID,
    ap_rst_n,
    \dout_buf_reg[34]_2 ,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.split_cnt__2 ,
    \dout_buf_reg[34]_3 ,
    rdata_ack_t,
    \bus_wide_gen.data_buf_reg[16] ,
    p_28_in,
    \bus_wide_gen.last_split ,
    \usedw_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [0:0]SR;
  output [3:0]DI;
  output [2:0]Q;
  output \dout_buf_reg[34]_0 ;
  output [32:0]\dout_buf_reg[34]_1 ;
  output dout_valid_reg_0;
  output [3:0]S;
  output [2:0]\usedw_reg[6]_0 ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_W_RRESP;
  input m_axi_W_RVALID;
  input ap_rst_n;
  input \dout_buf_reg[34]_2 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.split_cnt__2 ;
  input \dout_buf_reg[34]_3 ;
  input rdata_ack_t;
  input \bus_wide_gen.data_buf_reg[16] ;
  input p_28_in;
  input \bus_wide_gen.last_split ;
  input [6:0]\usedw_reg[7]_0 ;

  wire [32:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \dout_buf[0]_i_1_n_1 ;
  wire \dout_buf[10]_i_1_n_1 ;
  wire \dout_buf[11]_i_1_n_1 ;
  wire \dout_buf[12]_i_1_n_1 ;
  wire \dout_buf[13]_i_1_n_1 ;
  wire \dout_buf[14]_i_1_n_1 ;
  wire \dout_buf[15]_i_1_n_1 ;
  wire \dout_buf[16]_i_1_n_1 ;
  wire \dout_buf[17]_i_1_n_1 ;
  wire \dout_buf[18]_i_1_n_1 ;
  wire \dout_buf[19]_i_1_n_1 ;
  wire \dout_buf[1]_i_1_n_1 ;
  wire \dout_buf[20]_i_1_n_1 ;
  wire \dout_buf[21]_i_1_n_1 ;
  wire \dout_buf[22]_i_1_n_1 ;
  wire \dout_buf[23]_i_1_n_1 ;
  wire \dout_buf[24]_i_1_n_1 ;
  wire \dout_buf[25]_i_1_n_1 ;
  wire \dout_buf[26]_i_1_n_1 ;
  wire \dout_buf[27]_i_1_n_1 ;
  wire \dout_buf[28]_i_1_n_1 ;
  wire \dout_buf[29]_i_1_n_1 ;
  wire \dout_buf[2]_i_1_n_1 ;
  wire \dout_buf[30]_i_1_n_1 ;
  wire \dout_buf[31]_i_1_n_1 ;
  wire \dout_buf[34]_i_2_n_1 ;
  wire \dout_buf[3]_i_1_n_1 ;
  wire \dout_buf[4]_i_1_n_1 ;
  wire \dout_buf[5]_i_1_n_1 ;
  wire \dout_buf[6]_i_1_n_1 ;
  wire \dout_buf[7]_i_1_n_1 ;
  wire \dout_buf[8]_i_1_n_1 ;
  wire \dout_buf[9]_i_1_n_1 ;
  wire \dout_buf_reg[34]_0 ;
  wire [32:0]\dout_buf_reg[34]_1 ;
  wire \dout_buf_reg[34]_2 ;
  wire \dout_buf_reg[34]_3 ;
  wire dout_valid_i_1__0_n_1;
  wire dout_valid_reg_0;
  wire empty_n_i_1__0_n_1;
  wire empty_n_i_2__2_n_1;
  wire empty_n_i_3__2_n_1;
  wire empty_n_reg_n_1;
  wire full_n_i_1__3_n_1;
  wire full_n_i_3__2_n_1;
  wire full_n_reg_0;
  wire [1:0]m_axi_W_RRESP;
  wire m_axi_W_RVALID;
  wire mem_reg_i_10_n_1;
  wire mem_reg_i_11_n_1;
  wire mem_reg_i_12_n_1;
  wire mem_reg_i_13_n_1;
  wire mem_reg_i_15_n_1;
  wire mem_reg_i_9__0_n_1;
  wire mem_reg_n_33;
  wire mem_reg_n_34;
  wire p_1_in;
  wire p_28_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_1;
  wire \usedw[0]_i_1__0_n_1 ;
  wire \usedw[7]_i_1__0_n_1 ;
  wire [7:6]usedw_reg;
  wire [2:0]\usedw_reg[6]_0 ;
  wire [6:0]\usedw_reg[7]_0 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_1 ;
  wire \waddr[1]_i_1__0_n_1 ;
  wire \waddr[2]_i_1__0_n_1 ;
  wire \waddr[3]_i_1__0_n_1 ;
  wire \waddr[4]_i_1__0_n_1 ;
  wire \waddr[5]_i_1__0_n_1 ;
  wire \waddr[6]_i_1__0_n_1 ;
  wire \waddr[6]_i_2__0_n_1 ;
  wire \waddr[7]_i_2__0_n_1 ;
  wire \waddr[7]_i_3__0_n_1 ;
  wire \waddr[7]_i_4__0_n_1 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hCFCFCF8A)) 
    \bus_wide_gen.data_buf[15]_i_1__0 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\dout_buf_reg[34]_3 ),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_28_in),
        .O(dout_valid_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.araddr_buf[31]_i_1__1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hDD5D775700000000)) 
    \dout_buf[34]_i_1__0 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.split_cnt__2 ),
        .I2(\dout_buf_reg[34]_3 ),
        .I3(rdata_ack_t),
        .I4(\dout_buf_reg[34]_2 ),
        .I5(empty_n_reg_n_1),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_1 ),
        .Q(\dout_buf_reg[34]_1 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_1 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_1),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split ),
        .O(dout_valid_i_1__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_1),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__2_n_1),
        .I1(Q[1]),
        .I2(empty_n_i_3__2_n_1),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_1),
        .O(empty_n_i_1__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(empty_n_i_2__2_n_1));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__2
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DI[1]),
        .O(empty_n_i_3__2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_1),
        .Q(empty_n_reg_n_1),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(m_axi_W_RVALID),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__3_n_1));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__6
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[6]),
        .I4(full_n_i_3__2_n_1),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(Q[0]),
        .O(full_n_i_3__2_n_1));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_1),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_W_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_33,mem_reg_n_34}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_W_RVALID,m_axi_W_RVALID,m_axi_W_RVALID,m_axi_W_RVALID}));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_10
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_10_n_1));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_11
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_11_n_1));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_12
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_12_n_1));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_13
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(mem_reg_i_15_n_1),
        .O(mem_reg_i_13_n_1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_15
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_15_n_1));
  LUT5 #(
    .INIT(32'h57773000)) 
    mem_reg_i_1__0
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_1),
        .I2(mem_reg_i_10_n_1),
        .I3(raddr[6]),
        .I4(raddr[7]),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_2__0
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_1),
        .I2(raddr[6]),
        .I3(mem_reg_i_10_n_1),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_3__0
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_1),
        .I2(raddr[5]),
        .I3(mem_reg_i_11_n_1),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7070537070707070)) 
    mem_reg_i_4__0
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_1),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_12_n_1),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_i_5__0
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_1),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_i_6__0
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_1),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h447C)) 
    mem_reg_i_7__0
       (.I0(pop),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_i_9__0_n_1),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h47)) 
    mem_reg_i_8__0
       (.I0(pop),
        .I1(raddr[0]),
        .I2(mem_reg_i_9__0_n_1),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h7FFFF7FF77777777)) 
    mem_reg_i_9__0
       (.I0(mem_reg_i_13_n_1),
        .I1(empty_n_reg_n_1),
        .I2(\dout_buf_reg[34]_2 ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.split_cnt__2 ),
        .I5(beat_valid),
        .O(mem_reg_i_9__0_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[2]),
        .I1(usedw_reg[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\usedw_reg[6]_0 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_0_out_carry_i_1__0
       (.I0(m_axi_W_RVALID),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(DI[3]),
        .I1(Q[1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__0
       (.I0(DI[1]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(m_axi_W_RVALID),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pout[3]_i_6__0 
       (.I0(\dout_buf_reg[34]_1 [32]),
        .I1(beat_valid),
        .O(\dout_buf_reg[34]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1__0
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(show_ahead_i_2_n_1),
        .I4(Q[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    show_ahead_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(full_n_reg_0),
        .I3(m_axi_W_RVALID),
        .I4(usedw_reg[6]),
        .I5(usedw_reg[7]),
        .O(show_ahead_i_2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(m_axi_W_RVALID),
        .I2(pop),
        .O(\usedw[7]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(\usedw[0]_i_1__0_n_1 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(DI[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(DI[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(DI[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(\usedw_reg[7]_0 [4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(\usedw_reg[7]_0 [5]),
        .Q(usedw_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(\usedw_reg[7]_0 [6]),
        .Q(usedw_reg[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_1 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(m_axi_W_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_1 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_1 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_1 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_1 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_1 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_1 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_1 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_1 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_1 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_1 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fc_W_m_axi_fifo" *) 
module system_fc_0_0_fc_W_m_axi_fifo
   (fifo_burst_ready,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.next_loop ,
    ap_rst_n_0,
    \bus_wide_gen.split_cnt__2 ,
    \bus_wide_gen.last_split ,
    \q_reg[8]_0 ,
    D,
    p_28_in,
    \could_multi_bursts.loop_cnt_reg[2] ,
    pop0,
    p_21_in,
    rreq_handling_reg,
    \bus_wide_gen.rdata_valid_t_reg ,
    ap_rst_n_1,
    ap_rst_n_2,
    \q_reg[8]_1 ,
    in,
    \could_multi_bursts.sect_handling_reg ,
    dout_valid_reg,
    \end_addr_buf_reg[1] ,
    SR,
    ap_clk,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_W_ARREADY,
    ap_rst_n,
    invalid_len_event_reg2,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    beat_valid,
    Q,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[1] ,
    \bus_wide_gen.data_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[4] ,
    \bus_wide_gen.data_buf_reg[5] ,
    \bus_wide_gen.data_buf_reg[6] ,
    \bus_wide_gen.data_buf_reg[7] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15]_0 ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    fifo_rctl_ready,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    \q_reg[9]_0 ,
    rreq_handling_reg_0,
    CO,
    fifo_rreq_valid,
    push,
    invalid_len_event,
    rreq_handling_reg_1,
    \sect_addr_buf_reg[1] ,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[1]_0 );
  output fifo_burst_ready;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \could_multi_bursts.next_loop ;
  output ap_rst_n_0;
  output \bus_wide_gen.split_cnt__2 ;
  output \bus_wide_gen.last_split ;
  output \q_reg[8]_0 ;
  output [15:0]D;
  output p_28_in;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output pop0;
  output p_21_in;
  output rreq_handling_reg;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output [0:0]ap_rst_n_1;
  output [0:0]ap_rst_n_2;
  output [0:0]\q_reg[8]_1 ;
  output [3:0]in;
  output \could_multi_bursts.sect_handling_reg ;
  output dout_valid_reg;
  output \end_addr_buf_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_W_ARREADY;
  input ap_rst_n;
  input invalid_len_event_reg2;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input beat_valid;
  input [7:0]Q;
  input \bus_wide_gen.data_buf_reg[0] ;
  input [31:0]\bus_wide_gen.data_buf_reg[15] ;
  input \bus_wide_gen.data_buf_reg[1] ;
  input \bus_wide_gen.data_buf_reg[2] ;
  input \bus_wide_gen.data_buf_reg[3] ;
  input \bus_wide_gen.data_buf_reg[4] ;
  input \bus_wide_gen.data_buf_reg[5] ;
  input \bus_wide_gen.data_buf_reg[6] ;
  input \bus_wide_gen.data_buf_reg[7] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[15]_0 ;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input fifo_rctl_ready;
  input [9:0]\could_multi_bursts.sect_handling_reg_0 ;
  input [5:0]\could_multi_bursts.sect_handling_reg_1 ;
  input [0:0]\q_reg[9]_0 ;
  input rreq_handling_reg_0;
  input [0:0]CO;
  input fifo_rreq_valid;
  input push;
  input invalid_len_event;
  input rreq_handling_reg_1;
  input [0:0]\sect_addr_buf_reg[1] ;
  input \sect_end_buf_reg[1] ;
  input [0:0]\sect_end_buf_reg[1]_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]ap_rst_n_2;
  wire beat_valid;
  wire burst_valid;
  wire \bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf[15]_i_4__0_n_1 ;
  wire \bus_wide_gen.data_buf[15]_i_5__0_n_1 ;
  wire \bus_wide_gen.data_buf[15]_i_6__0_n_1 ;
  wire \bus_wide_gen.data_buf[15]_i_7_n_1 ;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire [31:0]\bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[15]_0 ;
  wire \bus_wide_gen.data_buf_reg[1] ;
  wire \bus_wide_gen.data_buf_reg[2] ;
  wire \bus_wide_gen.data_buf_reg[3] ;
  wire \bus_wide_gen.data_buf_reg[4] ;
  wire \bus_wide_gen.data_buf_reg[5] ;
  wire \bus_wide_gen.data_buf_reg[6] ;
  wire \bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.next_split__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.tail_split ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_2__0_n_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_3__0_n_1 ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [9:0]\could_multi_bursts.sect_handling_reg_0 ;
  wire [5:0]\could_multi_bursts.sect_handling_reg_1 ;
  wire data_vld_i_1__2_n_1;
  wire data_vld_reg_n_1;
  wire dout_valid_reg;
  wire empty_n_i_4__0_n_1;
  wire empty_n_i_5__1_n_1;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__4_n_1;
  wire full_n_i_2__3_n_1;
  wire [3:0]in;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_W_ARREADY;
  wire \mem_reg[4][0]_srl5_n_1 ;
  wire \mem_reg[4][1]_srl5_n_1 ;
  wire \mem_reg[4][2]_srl5_n_1 ;
  wire \mem_reg[4][3]_srl5_n_1 ;
  wire \mem_reg[4][8]_srl5_n_1 ;
  wire \mem_reg[4][9]_srl5_n_1 ;
  wire p_21_in;
  wire p_28_in;
  wire pop0;
  wire pop0_0;
  wire \pout[0]_i_1__0_n_1 ;
  wire \pout[1]_i_1__0_n_1 ;
  wire \pout[2]_i_1__0_n_1 ;
  wire \pout_reg_n_1_[0] ;
  wire \pout_reg_n_1_[1] ;
  wire \pout_reg_n_1_[2] ;
  wire push;
  wire \q_reg[8]_0 ;
  wire [0:0]\q_reg[8]_1 ;
  wire [0:0]\q_reg[9]_0 ;
  wire \q_reg_n_1_[0] ;
  wire \q_reg_n_1_[1] ;
  wire \q_reg_n_1_[2] ;
  wire \q_reg_n_1_[3] ;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire \sect_end_buf_reg[1] ;
  wire [0:0]\sect_end_buf_reg[1]_0 ;

  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[0]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[0] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [0]),
        .I4(\bus_wide_gen.data_buf_reg[15] [16]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[10]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[10] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [10]),
        .I4(\bus_wide_gen.data_buf_reg[15] [26]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[11]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[11] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [11]),
        .I4(\bus_wide_gen.data_buf_reg[15] [27]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[12]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[12] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [12]),
        .I4(\bus_wide_gen.data_buf_reg[15] [28]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[13]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[13] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [13]),
        .I4(\bus_wide_gen.data_buf_reg[15] [29]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[14]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[14] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [14]),
        .I4(\bus_wide_gen.data_buf_reg[15] [30]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[15]_i_2__0 
       (.I0(\bus_wide_gen.data_buf_reg[15]_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [15]),
        .I4(\bus_wide_gen.data_buf_reg[15] [31]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.data_buf[15]_i_3__0 
       (.I0(\bus_wide_gen.data_buf[15]_i_7_n_1 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(p_28_in));
  LUT6 #(
    .INIT(64'hDDDD00DD00D000D0)) 
    \bus_wide_gen.data_buf[15]_i_4__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I1(rdata_ack_t),
        .I2(beat_valid),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(p_28_in),
        .O(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ));
  LUT6 #(
    .INIT(64'h000000DD00D000D0)) 
    \bus_wide_gen.data_buf[15]_i_5__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I1(rdata_ack_t),
        .I2(beat_valid),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(p_28_in),
        .O(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \bus_wide_gen.data_buf[15]_i_6__0 
       (.I0(p_28_in),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.data_buf[15]_i_7 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.data_buf[15]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[1]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[1] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [1]),
        .I4(\bus_wide_gen.data_buf_reg[15] [17]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[2]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[2] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [2]),
        .I4(\bus_wide_gen.data_buf_reg[15] [18]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000CFCFCF8A)) 
    \bus_wide_gen.data_buf[31]_i_1__2 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(p_28_in),
        .I5(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .O(dout_valid_reg));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[3]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[3] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [3]),
        .I4(\bus_wide_gen.data_buf_reg[15] [19]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[4]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[4] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [4]),
        .I4(\bus_wide_gen.data_buf_reg[15] [20]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[5]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[5] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [5]),
        .I4(\bus_wide_gen.data_buf_reg[15] [21]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[6]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[6] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [6]),
        .I4(\bus_wide_gen.data_buf_reg[15] [22]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[7]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[7] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [7]),
        .I4(\bus_wide_gen.data_buf_reg[15] [23]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[8]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[8] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [8]),
        .I4(\bus_wide_gen.data_buf_reg[15] [24]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[9]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[9] ),
        .I1(\bus_wide_gen.data_buf[15]_i_4__0_n_1 ),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I3(\bus_wide_gen.data_buf_reg[15] [9]),
        .I4(\bus_wide_gen.data_buf_reg[15] [25]),
        .I5(\bus_wide_gen.data_buf[15]_i_6__0_n_1 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8A450000FFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_1__1 
       (.I0(\bus_wide_gen.tail_split ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(\bus_wide_gen.split_cnt__2 ),
        .I4(\bus_wide_gen.last_beat__0 ),
        .I5(ap_rst_n),
        .O(\q_reg[8]_1 ));
  LUT4 #(
    .INIT(16'hA251)) 
    \bus_wide_gen.len_cnt[7]_i_2__0 
       (.I0(\bus_wide_gen.split_cnt__2 ),
        .I1(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(\q_reg[8]_0 ),
        .O(\bus_wide_gen.last_split ));
  LUT6 #(
    .INIT(64'hFFFFAAFFAAF2AAF2)) 
    \bus_wide_gen.rdata_valid_t_i_1__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I1(rdata_ack_t),
        .I2(beat_valid),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(p_28_in),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT6 #(
    .INIT(64'h00000000222A2220)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.split_cnt__2 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\bus_wide_gen.next_split__0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I5(\bus_wide_gen.last_split ),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h8F8A00008F8A8F8A)) 
    \bus_wide_gen.split_cnt_buf[0]_i_2 
       (.I0(p_28_in),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I3(beat_valid),
        .I4(rdata_ack_t),
        .I5(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(\bus_wide_gen.first_split ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h70700070)) 
    \bus_wide_gen.split_cnt_buf[0]_i_3 
       (.I0(p_28_in),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I3(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .O(\bus_wide_gen.next_split__0 ));
  LUT5 #(
    .INIT(32'h00F02020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1__0 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_W_ARREADY),
        .I2(ap_rst_n),
        .I3(invalid_len_event_reg2),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(fifo_burst_ready),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(m_axi_W_ARREADY),
        .O(\could_multi_bursts.next_loop ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3__0 
       (.I0(\could_multi_bursts.sect_handling_reg_1 [2]),
        .I1(\could_multi_bursts.sect_handling_reg_1 [3]),
        .I2(\could_multi_bursts.sect_handling_reg_1 [0]),
        .I3(\could_multi_bursts.sect_handling_reg_1 [1]),
        .I4(\could_multi_bursts.sect_handling_reg_1 [5]),
        .I5(\could_multi_bursts.sect_handling_reg_1 [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[0]_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2__0_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__0_n_1 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[1]_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2__0_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__0_n_1 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[2]_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2__0_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__0_n_1 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[3]_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2__0_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__0_n_1 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_2__0 
       (.I0(\could_multi_bursts.sect_handling_reg_0 [8]),
        .I1(\could_multi_bursts.sect_handling_reg_1 [4]),
        .I2(\could_multi_bursts.sect_handling_reg_0 [7]),
        .I3(\could_multi_bursts.sect_handling_reg_1 [3]),
        .I4(\could_multi_bursts.sect_handling_reg_1 [5]),
        .I5(\could_multi_bursts.sect_handling_reg_0 [9]),
        .O(\could_multi_bursts.arlen_buf[3]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3__0 
       (.I0(\could_multi_bursts.sect_handling_reg_0 [5]),
        .I1(\could_multi_bursts.sect_handling_reg_1 [1]),
        .I2(\could_multi_bursts.sect_handling_reg_0 [4]),
        .I3(\could_multi_bursts.sect_handling_reg_1 [0]),
        .I4(\could_multi_bursts.sect_handling_reg_1 [2]),
        .I5(\could_multi_bursts.sect_handling_reg_0 [6]),
        .O(\could_multi_bursts.arlen_buf[3]_i_3__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_21_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2__0_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__0_n_1 ),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__2
       (.I0(\pout_reg_n_1_[0] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[2] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0_0),
        .I5(push),
        .O(data_vld_i_1__2_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_1),
        .Q(data_vld_reg_n_1),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \dout_buf[34]_i_3__0 
       (.I0(\bus_wide_gen.tail_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .O(\q_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h88082202FFFFFFFF)) 
    empty_n_i_1__1
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.split_cnt__2 ),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.tail_split ),
        .I5(burst_valid),
        .O(pop0_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__2
       (.I0(rreq_handling_reg_0),
        .I1(CO),
        .I2(p_21_in),
        .I3(fifo_rreq_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_n_i_2__1
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(empty_n_i_4__0_n_1),
        .I5(empty_n_i_5__1_n_1),
        .O(\bus_wide_gen.last_beat__0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    empty_n_i_3__1
       (.I0(p_28_in),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .O(\bus_wide_gen.split_cnt__2 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_4__0
       (.I0(Q[2]),
        .I1(\q_reg_n_1_[2] ),
        .I2(Q[1]),
        .I3(\q_reg_n_1_[1] ),
        .O(empty_n_i_4__0_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    empty_n_i_5__1
       (.I0(\q_reg_n_1_[3] ),
        .I1(Q[3]),
        .I2(\q_reg_n_1_[0] ),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(empty_n_i_5__1_n_1));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0_0),
        .D(data_vld_reg_n_1),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_1),
        .I2(pop0_0),
        .I3(data_vld_reg_n_1),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__4_n_1));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_1),
        .I1(\pout_reg_n_1_[2] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[1] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_burst_ready),
        .O(full_n_i_2__3_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_1),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1__1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2__0_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__0_n_1 ),
        .I2(\sect_end_buf_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1__0 
       (.I0(\q_reg[9]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1__0 
       (.I0(push),
        .I1(pop0_0),
        .I2(data_vld_reg_n_1),
        .I3(\pout_reg_n_1_[1] ),
        .I4(\pout_reg_n_1_[2] ),
        .I5(\pout_reg_n_1_[0] ),
        .O(\pout[0]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1__0 
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0_0),
        .I5(push),
        .O(\pout[1]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1__0 
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0_0),
        .I5(push),
        .O(\pout[2]_i_1__0_n_1 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_1 ),
        .Q(\pout_reg_n_1_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_1 ),
        .Q(\pout_reg_n_1_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_1 ),
        .Q(\pout_reg_n_1_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][0]_srl5_n_1 ),
        .Q(\q_reg_n_1_[0] ),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][1]_srl5_n_1 ),
        .Q(\q_reg_n_1_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][2]_srl5_n_1 ),
        .Q(\q_reg_n_1_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][3]_srl5_n_1 ),
        .Q(\q_reg_n_1_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][8]_srl5_n_1 ),
        .Q(\bus_wide_gen.tail_split ),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][9]_srl5_n_1 ),
        .Q(\bus_wide_gen.data_buf1 ),
        .R(SR));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    rreq_handling_i_1__0
       (.I0(p_21_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(invalid_len_event),
        .I4(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(p_21_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_2));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1__0 
       (.I0(\sect_end_buf_reg[1]_0 ),
        .I1(CO),
        .I2(p_21_in),
        .I3(\sect_end_buf_reg[1] ),
        .O(\end_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__2 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2__0_n_1 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__0_n_1 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[5] ),
        .I4(rreq_handling_reg_0),
        .O(p_21_in));
endmodule

(* ORIG_REF_NAME = "fc_W_m_axi_fifo" *) 
module system_fc_0_0_fc_W_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    E,
    next_rreq,
    D,
    S,
    \q_reg[46]_0 ,
    \q_reg[43]_0 ,
    \q_reg[39]_0 ,
    \sect_cnt_reg[18] ,
    invalid_len_event0,
    rreq_handling_reg,
    SR,
    pop0,
    ap_clk,
    \start_addr_reg[1] ,
    CO,
    p_21_in,
    ap_rst_n,
    Q,
    sect_cnt0,
    last_sect_carry__0,
    \end_addr_buf_reg[31] ,
    full_n_reg_0,
    last_sect_carry__0_0,
    \q_reg[30]_0 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [0:0]E;
  output next_rreq;
  output [19:0]D;
  output [1:0]S;
  output [37:0]\q_reg[46]_0 ;
  output [2:0]\q_reg[43]_0 ;
  output [1:0]\q_reg[39]_0 ;
  output [2:0]\sect_cnt_reg[18] ;
  output invalid_len_event0;
  output [0:0]rreq_handling_reg;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input \start_addr_reg[1] ;
  input [0:0]CO;
  input p_21_in;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [8:0]last_sect_carry__0;
  input \end_addr_buf_reg[31] ;
  input [0:0]full_n_reg_0;
  input [7:0]last_sect_carry__0_0;
  input [30:0]\q_reg[30]_0 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__3_n_1;
  wire data_vld_reg_n_1;
  wire \end_addr_buf_reg[31] ;
  wire fifo_rreq_valid;
  wire full_n_i_1__6_n_1;
  wire full_n_i_2__4_n_1;
  wire [0:0]full_n_reg_0;
  wire invalid_len_event0;
  wire invalid_len_event_i_2_n_1;
  wire [8:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_1 ;
  wire \mem_reg[4][10]_srl5_n_1 ;
  wire \mem_reg[4][11]_srl5_n_1 ;
  wire \mem_reg[4][12]_srl5_n_1 ;
  wire \mem_reg[4][13]_srl5_n_1 ;
  wire \mem_reg[4][14]_srl5_n_1 ;
  wire \mem_reg[4][15]_srl5_n_1 ;
  wire \mem_reg[4][16]_srl5_n_1 ;
  wire \mem_reg[4][17]_srl5_n_1 ;
  wire \mem_reg[4][18]_srl5_n_1 ;
  wire \mem_reg[4][19]_srl5_n_1 ;
  wire \mem_reg[4][1]_srl5_n_1 ;
  wire \mem_reg[4][20]_srl5_n_1 ;
  wire \mem_reg[4][21]_srl5_n_1 ;
  wire \mem_reg[4][22]_srl5_n_1 ;
  wire \mem_reg[4][23]_srl5_n_1 ;
  wire \mem_reg[4][24]_srl5_n_1 ;
  wire \mem_reg[4][25]_srl5_n_1 ;
  wire \mem_reg[4][26]_srl5_n_1 ;
  wire \mem_reg[4][27]_srl5_n_1 ;
  wire \mem_reg[4][28]_srl5_n_1 ;
  wire \mem_reg[4][29]_srl5_n_1 ;
  wire \mem_reg[4][2]_srl5_n_1 ;
  wire \mem_reg[4][30]_srl5_n_1 ;
  wire \mem_reg[4][38]_srl5_n_1 ;
  wire \mem_reg[4][39]_srl5_n_1 ;
  wire \mem_reg[4][3]_srl5_n_1 ;
  wire \mem_reg[4][40]_srl5_n_1 ;
  wire \mem_reg[4][42]_srl5_n_1 ;
  wire \mem_reg[4][43]_srl5_n_1 ;
  wire \mem_reg[4][44]_srl5_n_1 ;
  wire \mem_reg[4][46]_srl5_n_1 ;
  wire \mem_reg[4][4]_srl5_n_1 ;
  wire \mem_reg[4][5]_srl5_n_1 ;
  wire \mem_reg[4][6]_srl5_n_1 ;
  wire \mem_reg[4][7]_srl5_n_1 ;
  wire \mem_reg[4][8]_srl5_n_1 ;
  wire \mem_reg[4][9]_srl5_n_1 ;
  wire next_rreq;
  wire p_21_in;
  wire pop0;
  wire \pout[0]_i_1__0_n_1 ;
  wire \pout[1]_i_1__0_n_1 ;
  wire \pout[2]_i_1__0_n_1 ;
  wire \pout_reg_n_1_[0] ;
  wire \pout_reg_n_1_[1] ;
  wire \pout_reg_n_1_[2] ;
  wire push;
  wire [30:0]\q_reg[30]_0 ;
  wire [1:0]\q_reg[39]_0 ;
  wire [2:0]\q_reg[43]_0 ;
  wire [37:0]\q_reg[46]_0 ;
  wire [0:0]rreq_handling_reg;
  wire rs2f_rreq_ack;
  wire [18:0]sect_cnt0;
  wire [2:0]\sect_cnt_reg[18] ;
  wire \start_addr_reg[1] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1__0
       (.I0(\q_reg[46]_0 [35]),
        .O(\q_reg[43]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2__0
       (.I0(\q_reg[46]_0 [34]),
        .O(\q_reg[43]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\q_reg[46]_0 [33]),
        .O(\q_reg[43]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\q_reg[46]_0 [37]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\q_reg[46]_0 [36]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1__0
       (.I0(\q_reg[46]_0 [32]),
        .O(\q_reg[39]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2__0
       (.I0(\q_reg[46]_0 [31]),
        .O(\q_reg[39]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(\start_addr_reg[1] ),
        .I2(CO),
        .I3(p_21_in),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__3
       (.I0(\pout_reg_n_1_[0] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[2] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__3_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_1),
        .Q(data_vld_reg_n_1),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_1),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(\end_addr_buf_reg[31] ),
        .I2(p_21_in),
        .I3(CO),
        .I4(\start_addr_reg[1] ),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_1),
        .I2(next_rreq),
        .I3(fifo_rreq_valid),
        .I4(data_vld_reg_n_1),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__6_n_1));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_i_2__4
       (.I0(rs2f_rreq_ack),
        .I1(full_n_reg_0),
        .I2(data_vld_reg_n_1),
        .I3(\pout_reg_n_1_[2] ),
        .I4(\pout_reg_n_1_[0] ),
        .I5(\pout_reg_n_1_[1] ),
        .O(full_n_i_2__4_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_1),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00100000)) 
    invalid_len_event_i_1__0
       (.I0(\q_reg[46]_0 [35]),
        .I1(\q_reg[46]_0 [36]),
        .I2(fifo_rreq_valid),
        .I3(\q_reg[46]_0 [37]),
        .I4(invalid_len_event_i_2_n_1),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_2
       (.I0(\q_reg[46]_0 [32]),
        .I1(\q_reg[46]_0 [31]),
        .I2(\q_reg[46]_0 [34]),
        .I3(\q_reg[46]_0 [33]),
        .O(invalid_len_event_i_2_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(last_sect_carry__0[7]),
        .I1(last_sect_carry__0_0[6]),
        .I2(last_sect_carry__0_0[7]),
        .I3(last_sect_carry__0[8]),
        .O(\sect_cnt_reg[18] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(last_sect_carry__0[5]),
        .I1(last_sect_carry__0_0[4]),
        .I2(last_sect_carry__0[4]),
        .I3(last_sect_carry__0_0[3]),
        .I4(last_sect_carry__0_0[5]),
        .I5(last_sect_carry__0[6]),
        .O(\sect_cnt_reg[18] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(last_sect_carry__0[2]),
        .I1(last_sect_carry__0_0[1]),
        .I2(last_sect_carry__0[1]),
        .I3(last_sect_carry__0_0[0]),
        .I4(last_sect_carry__0_0[2]),
        .I5(last_sect_carry__0[3]),
        .O(\sect_cnt_reg[18] [0]));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(full_n_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][38]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][39]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][40]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][42]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][43]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][44]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][46]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_1 ));
  (* srl_bus_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fc_W_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[30]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_1 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1__0 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_1),
        .I3(\pout_reg_n_1_[1] ),
        .I4(\pout_reg_n_1_[2] ),
        .I5(\pout_reg_n_1_[0] ),
        .O(\pout[0]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1__0 
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1__0 
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1__0_n_1 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_1 ),
        .Q(\pout_reg_n_1_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_1 ),
        .Q(\pout_reg_n_1_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_1 ),
        .Q(\pout_reg_n_1_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [30]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [31]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [32]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [33]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [34]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [35]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [36]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [37]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_1 ),
        .Q(\q_reg[46]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(last_sect_carry__0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1 
       (.I0(\start_addr_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(fifo_rreq_valid),
        .I3(p_21_in),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fc_W_m_axi_fifo" *) 
module system_fc_0_0_fc_W_m_axi_fifo__parameterized1
   (fifo_rctl_ready,
    push,
    ap_clk,
    SR,
    ap_rst_n,
    \could_multi_bursts.next_loop ,
    \pout_reg[3]_0 ,
    \pout_reg[3]_1 ,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.split_cnt__2 ,
    m_axi_W_ARREADY,
    \pout_reg[2]_0 ,
    \pout_reg[2]_1 ,
    fifo_burst_ready,
    E,
    empty_n_reg_0,
    beat_valid);
  output fifo_rctl_ready;
  output push;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input \could_multi_bursts.next_loop ;
  input \pout_reg[3]_0 ;
  input \pout_reg[3]_1 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.split_cnt__2 ;
  input m_axi_W_ARREADY;
  input \pout_reg[2]_0 ;
  input \pout_reg[2]_1 ;
  input fifo_burst_ready;
  input [0:0]E;
  input [0:0]empty_n_reg_0;
  input beat_valid;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld1__0;
  wire data_vld_i_1__4_n_1;
  wire data_vld_reg_n_1;
  wire empty_n_i_1__3_n_1;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_n_1;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__5_n_1;
  wire full_n_i_2__5_n_1;
  wire m_axi_W_ARREADY;
  wire p_10_in;
  wire \pout[0]_i_1__0_n_1 ;
  wire \pout[1]_i_1__0_n_1 ;
  wire \pout[2]_i_1__0_n_1 ;
  wire \pout[3]_i_1__0_n_1 ;
  wire \pout[3]_i_2__0_n_1 ;
  wire \pout[3]_i_5__0_n_1 ;
  wire [3:0]pout_reg;
  wire \pout_reg[2]_0 ;
  wire \pout_reg[2]_1 ;
  wire \pout_reg[3]_0 ;
  wire \pout_reg[3]_1 ;
  wire push;

  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__4
       (.I0(data_vld1__0),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_1),
        .O(data_vld_i_1__4_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_1),
        .Q(data_vld_reg_n_1),
        .R(SR));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_1),
        .I1(E),
        .I2(empty_n_reg_0),
        .I3(beat_valid),
        .I4(empty_n_reg_n_1),
        .O(empty_n_i_1__3_n_1));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_1),
        .Q(empty_n_reg_n_1),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_i_2__5_n_1),
        .I4(p_10_in),
        .O(full_n_i_1__5_n_1));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__5
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_n_1),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_2__5_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_1),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(m_axi_W_ARREADY),
        .I1(\pout_reg[2]_0 ),
        .I2(fifo_rctl_ready),
        .I3(\pout_reg[2]_1 ),
        .I4(fifo_burst_ready),
        .O(push));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1__0 
       (.I0(pout_reg[0]),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_1),
        .I5(pout_reg[1]),
        .O(\pout[1]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1__0 
       (.I0(data_vld_reg_n_1),
        .I1(push),
        .I2(p_10_in),
        .I3(pout_reg[0]),
        .I4(pout_reg[2]),
        .I5(pout_reg[1]),
        .O(\pout[2]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'h34440444)) 
    \pout[3]_i_1__0 
       (.I0(data_vld1__0),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_1),
        .O(\pout[3]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFAE0051)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[1]),
        .I1(\pout[3]_i_5__0_n_1 ),
        .I2(p_10_in),
        .I3(pout_reg[0]),
        .I4(pout_reg[3]),
        .I5(pout_reg[2]),
        .O(\pout[3]_i_2__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[1]),
        .I1(pout_reg[0]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(data_vld1__0));
  LUT6 #(
    .INIT(64'hA222222222A22222)) 
    \pout[3]_i_4__0 
       (.I0(data_vld_reg_n_1),
        .I1(empty_n_reg_n_1),
        .I2(\pout_reg[3]_0 ),
        .I3(\pout_reg[3]_1 ),
        .I4(\bus_wide_gen.ready_for_data__0 ),
        .I5(\bus_wide_gen.split_cnt__2 ),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h8080008000000000)) 
    \pout[3]_i_5__0 
       (.I0(fifo_burst_ready),
        .I1(\pout_reg[2]_1 ),
        .I2(fifo_rctl_ready),
        .I3(\pout_reg[2]_0 ),
        .I4(m_axi_W_ARREADY),
        .I5(data_vld_reg_n_1),
        .O(\pout[3]_i_5__0_n_1 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_1 ),
        .D(\pout[0]_i_1__0_n_1 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_1 ),
        .D(\pout[1]_i_1__0_n_1 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_1 ),
        .D(\pout[2]_i_1__0_n_1 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_1 ),
        .D(\pout[3]_i_2__0_n_1 ),
        .Q(pout_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fc_W_m_axi_read" *) 
module system_fc_0_0_fc_W_m_axi_read
   (full_n_reg,
    SR,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \state_reg[0] ,
    load_p1,
    B,
    m_axi_W_ARADDR,
    \ap_CS_fsm_reg[1] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    ap_clk,
    D,
    m_axi_W_RRESP,
    m_axi_W_RVALID,
    ap_rst_n,
    m_axi_W_ARREADY,
    Q,
    B_ARREADY,
    IN_r_RREADY,
    \data_p2_reg[30] ,
    E);
  output full_n_reg;
  output [0:0]SR;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [0:0]\state_reg[0] ;
  output load_p1;
  output [15:0]B;
  output [29:0]m_axi_W_ARADDR;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_W_RRESP;
  input m_axi_W_RVALID;
  input ap_rst_n;
  input m_axi_W_ARREADY;
  input [0:0]Q;
  input B_ARREADY;
  input IN_r_RREADY;
  input [30:0]\data_p2_reg[30] ;
  input [0:0]E;

  wire [15:0]B;
  wire B_ARREADY;
  wire [32:0]D;
  wire [0:0]E;
  wire IN_r_RREADY;
  wire [0:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire [31:6]align_len0;
  wire align_len0_carry__0_n_1;
  wire align_len0_carry__0_n_2;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__0_n_4;
  wire align_len0_carry__1_n_2;
  wire align_len0_carry__1_n_3;
  wire align_len0_carry__1_n_4;
  wire align_len0_carry_n_1;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire align_len0_carry_n_4;
  wire \align_len_reg_n_1_[10] ;
  wire \align_len_reg_n_1_[11] ;
  wire \align_len_reg_n_1_[12] ;
  wire \align_len_reg_n_1_[13] ;
  wire \align_len_reg_n_1_[14] ;
  wire \align_len_reg_n_1_[15] ;
  wire \align_len_reg_n_1_[31] ;
  wire \align_len_reg_n_1_[6] ;
  wire \align_len_reg_n_1_[7] ;
  wire \align_len_reg_n_1_[8] ;
  wire \align_len_reg_n_1_[9] ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2__0_n_1 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_1 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[2]_i_1__0_n_4 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_1 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[6]_i_1__0_n_4 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_4 ;
  wire beat_valid;
  wire buff_rdata_n_11;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire \bus_wide_gen.data_buf_reg_n_1_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[9] ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_4__0_n_1 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_1 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt__2 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_1_[0] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3__0_n_1 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4__0_n_1 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5__0_n_1 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3__0_n_1 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_1 ;
  wire [31:2]data1;
  wire [30:0]\data_p2_reg[30] ;
  wire [34:34]data_pack;
  wire [31:1]end_addr;
  wire \end_addr_buf_reg_n_1_[10] ;
  wire \end_addr_buf_reg_n_1_[11] ;
  wire \end_addr_buf_reg_n_1_[1] ;
  wire \end_addr_buf_reg_n_1_[2] ;
  wire \end_addr_buf_reg_n_1_[3] ;
  wire \end_addr_buf_reg_n_1_[4] ;
  wire \end_addr_buf_reg_n_1_[5] ;
  wire \end_addr_buf_reg_n_1_[6] ;
  wire \end_addr_buf_reg_n_1_[7] ;
  wire \end_addr_buf_reg_n_1_[8] ;
  wire \end_addr_buf_reg_n_1_[9] ;
  wire end_addr_carry__0_i_1__0_n_1;
  wire end_addr_carry__0_i_2__0_n_1;
  wire end_addr_carry__0_i_3__0_n_1;
  wire end_addr_carry__0_i_4__0_n_1;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__1_i_1__0_n_1;
  wire end_addr_carry__1_i_2__0_n_1;
  wire end_addr_carry__1_i_3__0_n_1;
  wire end_addr_carry__1_i_4__0_n_1;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__2_i_1__0_n_1;
  wire end_addr_carry__2_i_2__0_n_1;
  wire end_addr_carry__2_i_3__0_n_1;
  wire end_addr_carry__2_i_4__0_n_1;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__3_i_1__0_n_1;
  wire end_addr_carry__3_i_2__0_n_1;
  wire end_addr_carry__3_i_3__0_n_1;
  wire end_addr_carry__3_i_4__0_n_1;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__4_i_1__0_n_1;
  wire end_addr_carry__4_i_2__0_n_1;
  wire end_addr_carry__4_i_3__0_n_1;
  wire end_addr_carry__4_i_4__0_n_1;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__5_i_1__0_n_1;
  wire end_addr_carry__5_i_2__0_n_1;
  wire end_addr_carry__5_i_3__0_n_1;
  wire end_addr_carry__5_i_4__0_n_1;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__6_i_1__0_n_1;
  wire end_addr_carry__6_i_2__0_n_1;
  wire end_addr_carry__6_i_3__0_n_1;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry__6_n_4;
  wire end_addr_carry_i_1__0_n_1;
  wire end_addr_carry_i_2__0_n_1;
  wire end_addr_carry_i_3__0_n_1;
  wire end_addr_carry_i_4__0_n_1;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire [46:38]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_1;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_1;
  wire first_sect_carry__0_i_2__0_n_1;
  wire first_sect_carry__0_i_3__0_n_1;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry_i_1__0_n_1;
  wire first_sect_carry_i_2__0_n_1;
  wire first_sect_carry_i_3__0_n_1;
  wire first_sect_carry_i_4__0_n_1;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire full_n_reg;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry_i_1__0_n_1;
  wire last_sect_carry_i_2__0_n_1;
  wire last_sect_carry_i_3__0_n_1;
  wire last_sect_carry_i_4__0_n_1;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire load_p1;
  wire [29:0]m_axi_W_ARADDR;
  wire m_axi_W_ARREADY;
  wire [1:0]m_axi_W_RRESP;
  wire m_axi_W_RVALID;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_21_in;
  wire p_28_in;
  wire pop0;
  wire push;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_1;
  wire rs2f_rreq_ack;
  wire [30:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_1_[10] ;
  wire \sect_addr_buf_reg_n_1_[11] ;
  wire \sect_addr_buf_reg_n_1_[12] ;
  wire \sect_addr_buf_reg_n_1_[13] ;
  wire \sect_addr_buf_reg_n_1_[14] ;
  wire \sect_addr_buf_reg_n_1_[15] ;
  wire \sect_addr_buf_reg_n_1_[16] ;
  wire \sect_addr_buf_reg_n_1_[17] ;
  wire \sect_addr_buf_reg_n_1_[18] ;
  wire \sect_addr_buf_reg_n_1_[19] ;
  wire \sect_addr_buf_reg_n_1_[1] ;
  wire \sect_addr_buf_reg_n_1_[20] ;
  wire \sect_addr_buf_reg_n_1_[21] ;
  wire \sect_addr_buf_reg_n_1_[22] ;
  wire \sect_addr_buf_reg_n_1_[23] ;
  wire \sect_addr_buf_reg_n_1_[24] ;
  wire \sect_addr_buf_reg_n_1_[25] ;
  wire \sect_addr_buf_reg_n_1_[26] ;
  wire \sect_addr_buf_reg_n_1_[27] ;
  wire \sect_addr_buf_reg_n_1_[28] ;
  wire \sect_addr_buf_reg_n_1_[29] ;
  wire \sect_addr_buf_reg_n_1_[2] ;
  wire \sect_addr_buf_reg_n_1_[30] ;
  wire \sect_addr_buf_reg_n_1_[31] ;
  wire \sect_addr_buf_reg_n_1_[3] ;
  wire \sect_addr_buf_reg_n_1_[4] ;
  wire \sect_addr_buf_reg_n_1_[5] ;
  wire \sect_addr_buf_reg_n_1_[6] ;
  wire \sect_addr_buf_reg_n_1_[7] ;
  wire \sect_addr_buf_reg_n_1_[8] ;
  wire \sect_addr_buf_reg_n_1_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire \sect_cnt_reg_n_1_[0] ;
  wire \sect_cnt_reg_n_1_[10] ;
  wire \sect_cnt_reg_n_1_[11] ;
  wire \sect_cnt_reg_n_1_[12] ;
  wire \sect_cnt_reg_n_1_[13] ;
  wire \sect_cnt_reg_n_1_[14] ;
  wire \sect_cnt_reg_n_1_[15] ;
  wire \sect_cnt_reg_n_1_[16] ;
  wire \sect_cnt_reg_n_1_[17] ;
  wire \sect_cnt_reg_n_1_[18] ;
  wire \sect_cnt_reg_n_1_[19] ;
  wire \sect_cnt_reg_n_1_[1] ;
  wire \sect_cnt_reg_n_1_[2] ;
  wire \sect_cnt_reg_n_1_[3] ;
  wire \sect_cnt_reg_n_1_[4] ;
  wire \sect_cnt_reg_n_1_[5] ;
  wire \sect_cnt_reg_n_1_[6] ;
  wire \sect_cnt_reg_n_1_[7] ;
  wire \sect_cnt_reg_n_1_[8] ;
  wire \sect_cnt_reg_n_1_[9] ;
  wire \sect_end_buf_reg_n_1_[1] ;
  wire \sect_len_buf[0]_i_1_n_1 ;
  wire \sect_len_buf[1]_i_1_n_1 ;
  wire \sect_len_buf[2]_i_1_n_1 ;
  wire \sect_len_buf[3]_i_1_n_1 ;
  wire \sect_len_buf[4]_i_1_n_1 ;
  wire \sect_len_buf[5]_i_1_n_1 ;
  wire \sect_len_buf[6]_i_1_n_1 ;
  wire \sect_len_buf[7]_i_1_n_1 ;
  wire \sect_len_buf[8]_i_1_n_1 ;
  wire \sect_len_buf[9]_i_2_n_1 ;
  wire \sect_len_buf_reg_n_1_[0] ;
  wire \sect_len_buf_reg_n_1_[1] ;
  wire \sect_len_buf_reg_n_1_[2] ;
  wire \sect_len_buf_reg_n_1_[3] ;
  wire \sect_len_buf_reg_n_1_[4] ;
  wire \sect_len_buf_reg_n_1_[5] ;
  wire \sect_len_buf_reg_n_1_[6] ;
  wire \sect_len_buf_reg_n_1_[7] ;
  wire \sect_len_buf_reg_n_1_[8] ;
  wire \sect_len_buf_reg_n_1_[9] ;
  wire \start_addr_buf_reg_n_1_[10] ;
  wire \start_addr_buf_reg_n_1_[11] ;
  wire \start_addr_buf_reg_n_1_[1] ;
  wire \start_addr_buf_reg_n_1_[2] ;
  wire \start_addr_buf_reg_n_1_[3] ;
  wire \start_addr_buf_reg_n_1_[4] ;
  wire \start_addr_buf_reg_n_1_[5] ;
  wire \start_addr_buf_reg_n_1_[6] ;
  wire \start_addr_buf_reg_n_1_[7] ;
  wire \start_addr_buf_reg_n_1_[8] ;
  wire \start_addr_buf_reg_n_1_[9] ;
  wire \start_addr_reg_n_1_[10] ;
  wire \start_addr_reg_n_1_[11] ;
  wire \start_addr_reg_n_1_[12] ;
  wire \start_addr_reg_n_1_[13] ;
  wire \start_addr_reg_n_1_[14] ;
  wire \start_addr_reg_n_1_[15] ;
  wire \start_addr_reg_n_1_[16] ;
  wire \start_addr_reg_n_1_[17] ;
  wire \start_addr_reg_n_1_[18] ;
  wire \start_addr_reg_n_1_[19] ;
  wire \start_addr_reg_n_1_[1] ;
  wire \start_addr_reg_n_1_[20] ;
  wire \start_addr_reg_n_1_[21] ;
  wire \start_addr_reg_n_1_[22] ;
  wire \start_addr_reg_n_1_[23] ;
  wire \start_addr_reg_n_1_[24] ;
  wire \start_addr_reg_n_1_[25] ;
  wire \start_addr_reg_n_1_[26] ;
  wire \start_addr_reg_n_1_[27] ;
  wire \start_addr_reg_n_1_[28] ;
  wire \start_addr_reg_n_1_[29] ;
  wire \start_addr_reg_n_1_[2] ;
  wire \start_addr_reg_n_1_[30] ;
  wire \start_addr_reg_n_1_[31] ;
  wire \start_addr_reg_n_1_[3] ;
  wire \start_addr_reg_n_1_[4] ;
  wire \start_addr_reg_n_1_[5] ;
  wire \start_addr_reg_n_1_[6] ;
  wire \start_addr_reg_n_1_[7] ;
  wire \start_addr_reg_n_1_[8] ;
  wire \start_addr_reg_n_1_[9] ;
  wire [0:0]\state_reg[0] ;
  wire usedw19_out;
  wire [5:0]usedw_reg;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:3]NLW_align_len0_carry__1_CO_UNCONNECTED;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_1,align_len0_carry_n_2,align_len0_carry_n_3,align_len0_carry_n_4}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[39:38],1'b0,1'b0}),
        .O({align_len0[8:6],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_68,fifo_rreq_n_69,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_1),
        .CO({align_len0_carry__0_n_1,align_len0_carry__0_n_2,align_len0_carry__0_n_3,align_len0_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[43:42],1'b0,fifo_rreq_data[40]}),
        .O(align_len0[12:9]),
        .S({fifo_rreq_n_65,fifo_rreq_n_66,1'b1,fifo_rreq_n_67}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_1),
        .CO({NLW_align_len0_carry__1_CO_UNCONNECTED[3],align_len0_carry__1_n_2,align_len0_carry__1_n_3,align_len0_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_rreq_data[46],1'b0,fifo_rreq_data[44]}),
        .O({align_len0[31],align_len0[15:13]}),
        .S({1'b1,fifo_rreq_n_25,1'b1,fifo_rreq_n_26}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_1_[10] ),
        .R(SR));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_1_[11] ),
        .R(SR));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_1_[12] ),
        .R(SR));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_1_[13] ),
        .R(SR));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_1_[14] ),
        .R(SR));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_1_[15] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_1_[31] ),
        .R(SR));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_1_[6] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_1_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_1_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_1_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2__0 
       (.I0(\align_len_reg_n_1_[6] ),
        .I1(\start_addr_reg_n_1_[1] ),
        .O(\beat_len_buf[2]_i_2__0_n_1 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1__0_n_1 ,\beat_len_buf_reg[2]_i_1__0_n_2 ,\beat_len_buf_reg[2]_i_1__0_n_3 ,\beat_len_buf_reg[2]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_1_[6] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_1_[6] ,\align_len_reg_n_1_[6] ,\align_len_reg_n_1_[6] ,\beat_len_buf[2]_i_2__0_n_1 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1__0 
       (.CI(\beat_len_buf_reg[2]_i_1__0_n_1 ),
        .CO({\beat_len_buf_reg[6]_i_1__0_n_1 ,\beat_len_buf_reg[6]_i_1__0_n_2 ,\beat_len_buf_reg[6]_i_1__0_n_3 ,\beat_len_buf_reg[6]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_1_[8] ,\align_len_reg_n_1_[7] ,\align_len_reg_n_1_[6] ,\align_len_reg_n_1_[6] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1__0 
       (.CI(\beat_len_buf_reg[6]_i_1__0_n_1 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1__0_n_3 ,\beat_len_buf_reg[9]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1__0_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_1_[11] ,\align_len_reg_n_1_[10] ,\align_len_reg_n_1_[9] }));
  system_fc_0_0_fc_W_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI({usedw_reg[3:1],usedw19_out}),
        .Q({usedw_reg[5:4],usedw_reg[0]}),
        .S({buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.split_cnt_buf_reg_n_1_[0] ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt__2 (\bus_wide_gen.split_cnt__2 ),
        .\dout_buf_reg[34]_0 (buff_rdata_n_11),
        .\dout_buf_reg[34]_1 ({data_pack,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44}),
        .\dout_buf_reg[34]_2 (\bus_wide_gen.fifo_burst_n_7 ),
        .\dout_buf_reg[34]_3 (\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .dout_valid_reg_0(buff_rdata_n_45),
        .full_n_reg_0(full_n_reg),
        .m_axi_W_RRESP(m_axi_W_RRESP),
        .m_axi_W_RVALID(m_axi_W_RVALID),
        .p_28_in(p_28_in),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[6]_0 ({buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52}),
        .\usedw_reg[7]_0 ({p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8}));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[16] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[17] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[18] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[19] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[20] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[21] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[22] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[23] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_15),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(buff_rdata_n_13),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_38 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(buff_rdata_n_45),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[9] ),
        .R(1'b0));
  system_fc_0_0_fc_W_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.CO(last_sect),
        .D({\bus_wide_gen.fifo_burst_n_8 ,\bus_wide_gen.fifo_burst_n_9 ,\bus_wide_gen.fifo_burst_n_10 ,\bus_wide_gen.fifo_burst_n_11 ,\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 }),
        .Q(\bus_wide_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_4 ),
        .ap_rst_n_1(\bus_wide_gen.fifo_burst_n_30 ),
        .ap_rst_n_2(\bus_wide_gen.fifo_burst_n_31 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf_reg_n_1_[16] ),
        .\bus_wide_gen.data_buf_reg[10] (\bus_wide_gen.data_buf_reg_n_1_[26] ),
        .\bus_wide_gen.data_buf_reg[11] (\bus_wide_gen.data_buf_reg_n_1_[27] ),
        .\bus_wide_gen.data_buf_reg[12] (\bus_wide_gen.data_buf_reg_n_1_[28] ),
        .\bus_wide_gen.data_buf_reg[13] (\bus_wide_gen.data_buf_reg_n_1_[29] ),
        .\bus_wide_gen.data_buf_reg[14] (\bus_wide_gen.data_buf_reg_n_1_[30] ),
        .\bus_wide_gen.data_buf_reg[15] ({buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44}),
        .\bus_wide_gen.data_buf_reg[15]_0 (\bus_wide_gen.data_buf_reg_n_1_[31] ),
        .\bus_wide_gen.data_buf_reg[1] (\bus_wide_gen.data_buf_reg_n_1_[17] ),
        .\bus_wide_gen.data_buf_reg[2] (\bus_wide_gen.data_buf_reg_n_1_[18] ),
        .\bus_wide_gen.data_buf_reg[3] (\bus_wide_gen.data_buf_reg_n_1_[19] ),
        .\bus_wide_gen.data_buf_reg[4] (\bus_wide_gen.data_buf_reg_n_1_[20] ),
        .\bus_wide_gen.data_buf_reg[5] (\bus_wide_gen.data_buf_reg_n_1_[21] ),
        .\bus_wide_gen.data_buf_reg[6] (\bus_wide_gen.data_buf_reg_n_1_[22] ),
        .\bus_wide_gen.data_buf_reg[7] (\bus_wide_gen.data_buf_reg_n_1_[23] ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf_reg_n_1_[24] ),
        .\bus_wide_gen.data_buf_reg[9] (\bus_wide_gen.data_buf_reg_n_1_[25] ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.fifo_burst_n_29 ),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .\bus_wide_gen.split_cnt__2 (\bus_wide_gen.split_cnt__2 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg_n_1_[0] ),
        .\could_multi_bursts.ARVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_2 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_25 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.sect_handling_reg_n_1 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_37 ),
        .\could_multi_bursts.sect_handling_reg_0 ({\sect_len_buf_reg_n_1_[9] ,\sect_len_buf_reg_n_1_[8] ,\sect_len_buf_reg_n_1_[7] ,\sect_len_buf_reg_n_1_[6] ,\sect_len_buf_reg_n_1_[5] ,\sect_len_buf_reg_n_1_[4] ,\sect_len_buf_reg_n_1_[3] ,\sect_len_buf_reg_n_1_[2] ,\sect_len_buf_reg_n_1_[1] ,\sect_len_buf_reg_n_1_[0] }),
        .\could_multi_bursts.sect_handling_reg_1 (\could_multi_bursts.loop_cnt_reg ),
        .dout_valid_reg(\bus_wide_gen.fifo_burst_n_38 ),
        .\end_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_39 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .in(arlen_tmp),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_W_ARREADY(m_axi_W_ARREADY),
        .p_21_in(p_21_in),
        .p_28_in(p_28_in),
        .pop0(pop0),
        .push(push),
        .\q_reg[8]_0 (\bus_wide_gen.fifo_burst_n_7 ),
        .\q_reg[8]_1 (\bus_wide_gen.fifo_burst_n_32 ),
        .\q_reg[9]_0 (\sect_addr_buf_reg_n_1_[1] ),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(\bus_wide_gen.fifo_burst_n_28 ),
        .rreq_handling_reg_0(rreq_handling_reg_n_1),
        .rreq_handling_reg_1(fifo_rreq_valid_buf_reg_n_1),
        .\sect_addr_buf_reg[1] (first_sect),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_1_[1] ),
        .\sect_end_buf_reg[1]_0 (\end_addr_buf_reg_n_1_[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [1]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4__0_n_1 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4__0_n_1 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_4__0 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_4__0_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_32 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_32 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_32 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_32 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_32 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_32 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_32 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_32 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_4 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_2 ),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2__0 
       (.I0(\sect_addr_buf_reg_n_1_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3__0 
       (.I0(m_axi_W_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3__0_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4__0 
       (.I0(m_axi_W_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4__0_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5__0 
       (.I0(m_axi_W_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3__0 
       (.I0(m_axi_W_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3__0_n_1 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4__0 
       (.I0(m_axi_W_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_1_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_25 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_W_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_W_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_W_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_W_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_W_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_W_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_W_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_W_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_W_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_W_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_W_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_W_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_W_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_W_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_W_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_W_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_W_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_W_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_W_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_W_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_W_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_W_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_W_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_W_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_W_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_W_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_W_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_W_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_W_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_1 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_W_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_W_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_W_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4 }),
        .CYINIT(1'b0),
        .DI({m_axi_W_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3__0_n_1 ,\could_multi_bursts.araddr_buf[4]_i_4__0_n_1 ,\could_multi_bursts.araddr_buf[4]_i_5__0_n_1 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_W_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_W_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_W_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_W_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4 }),
        .CYINIT(1'b0),
        .DI(m_axi_W_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_W_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3__0_n_1 ,\could_multi_bursts.araddr_buf[8]_i_4__0_n_1 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_W_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_30 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_1 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1__0 
       (.I0(\start_addr_reg_n_1_[1] ),
        .I1(\align_len_reg_n_1_[6] ),
        .O(end_addr[1]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_1_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_1_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_1_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_1_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_1_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_1_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_1_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_1_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_1_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_1_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_1_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[4] ,\start_addr_reg_n_1_[3] ,\start_addr_reg_n_1_[2] ,\start_addr_reg_n_1_[1] }),
        .O({end_addr[4:2],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_1,end_addr_carry_i_2__0_n_1,end_addr_carry_i_3__0_n_1,end_addr_carry_i_4__0_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_1),
        .CO({end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[8] ,\start_addr_reg_n_1_[7] ,\start_addr_reg_n_1_[6] ,\start_addr_reg_n_1_[5] }),
        .O(end_addr[8:5]),
        .S({end_addr_carry__0_i_1__0_n_1,end_addr_carry__0_i_2__0_n_1,end_addr_carry__0_i_3__0_n_1,end_addr_carry__0_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_1_[8] ),
        .I1(\align_len_reg_n_1_[8] ),
        .O(end_addr_carry__0_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_1_[7] ),
        .I1(\align_len_reg_n_1_[7] ),
        .O(end_addr_carry__0_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_1_[6] ),
        .I1(\align_len_reg_n_1_[6] ),
        .O(end_addr_carry__0_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_1_[5] ),
        .I1(\align_len_reg_n_1_[6] ),
        .O(end_addr_carry__0_i_4__0_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_1),
        .CO({end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[12] ,\start_addr_reg_n_1_[11] ,\start_addr_reg_n_1_[10] ,\start_addr_reg_n_1_[9] }),
        .O(end_addr[12:9]),
        .S({end_addr_carry__1_i_1__0_n_1,end_addr_carry__1_i_2__0_n_1,end_addr_carry__1_i_3__0_n_1,end_addr_carry__1_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_1_[12] ),
        .I1(\align_len_reg_n_1_[12] ),
        .O(end_addr_carry__1_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_1_[11] ),
        .I1(\align_len_reg_n_1_[11] ),
        .O(end_addr_carry__1_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_1_[10] ),
        .I1(\align_len_reg_n_1_[10] ),
        .O(end_addr_carry__1_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_1_[9] ),
        .I1(\align_len_reg_n_1_[9] ),
        .O(end_addr_carry__1_i_4__0_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_1),
        .CO({end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[16] ,\start_addr_reg_n_1_[15] ,\start_addr_reg_n_1_[14] ,\start_addr_reg_n_1_[13] }),
        .O(end_addr[16:13]),
        .S({end_addr_carry__2_i_1__0_n_1,end_addr_carry__2_i_2__0_n_1,end_addr_carry__2_i_3__0_n_1,end_addr_carry__2_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_1_[16] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_1_[15] ),
        .I1(\align_len_reg_n_1_[15] ),
        .O(end_addr_carry__2_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_1_[14] ),
        .I1(\align_len_reg_n_1_[14] ),
        .O(end_addr_carry__2_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_1_[13] ),
        .I1(\align_len_reg_n_1_[13] ),
        .O(end_addr_carry__2_i_4__0_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_1),
        .CO({end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[20] ,\start_addr_reg_n_1_[19] ,\start_addr_reg_n_1_[18] ,\start_addr_reg_n_1_[17] }),
        .O(end_addr[20:17]),
        .S({end_addr_carry__3_i_1__0_n_1,end_addr_carry__3_i_2__0_n_1,end_addr_carry__3_i_3__0_n_1,end_addr_carry__3_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_1_[20] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_1_[19] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_1_[18] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_1_[17] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_4__0_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_1),
        .CO({end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[24] ,\start_addr_reg_n_1_[23] ,\start_addr_reg_n_1_[22] ,\start_addr_reg_n_1_[21] }),
        .O(end_addr[24:21]),
        .S({end_addr_carry__4_i_1__0_n_1,end_addr_carry__4_i_2__0_n_1,end_addr_carry__4_i_3__0_n_1,end_addr_carry__4_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_1_[24] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_1_[23] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_1_[22] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_1_[21] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_4__0_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_1),
        .CO({end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[28] ,\start_addr_reg_n_1_[27] ,\start_addr_reg_n_1_[26] ,\start_addr_reg_n_1_[25] }),
        .O(end_addr[28:25]),
        .S({end_addr_carry__5_i_1__0_n_1,end_addr_carry__5_i_2__0_n_1,end_addr_carry__5_i_3__0_n_1,end_addr_carry__5_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_1_[28] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_1_[27] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_1_[26] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_1_[25] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_4__0_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_1),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:2],end_addr_carry__6_n_3,end_addr_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_1_[30] ,\start_addr_reg_n_1_[29] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3],end_addr[31:29]}),
        .S({1'b0,end_addr_carry__6_i_1__0_n_1,end_addr_carry__6_i_2__0_n_1,end_addr_carry__6_i_3__0_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\start_addr_reg_n_1_[31] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_1_[30] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3__0
       (.I0(\start_addr_reg_n_1_[29] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_1_[4] ),
        .I1(\align_len_reg_n_1_[6] ),
        .O(end_addr_carry_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_1_[3] ),
        .I1(\align_len_reg_n_1_[6] ),
        .O(end_addr_carry_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_1_[2] ),
        .I1(\align_len_reg_n_1_[6] ),
        .O(end_addr_carry_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_1_[1] ),
        .I1(\align_len_reg_n_1_[6] ),
        .O(end_addr_carry_i_4__0_n_1));
  system_fc_0_0_fc_W_m_axi_fifo__parameterized1 fifo_rctl
       (.E(\bus_wide_gen.last_split ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt__2 (\bus_wide_gen.split_cnt__2 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .empty_n_reg_0(data_pack),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_W_ARREADY(m_axi_W_ARREADY),
        .\pout_reg[2]_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\pout_reg[2]_1 (\could_multi_bursts.sect_handling_reg_n_1 ),
        .\pout_reg[3]_0 (buff_rdata_n_11),
        .\pout_reg[3]_1 (\bus_wide_gen.fifo_burst_n_7 ),
        .push(push));
  system_fc_0_0_fc_W_m_axi_fifo__parameterized0 fifo_rreq
       (.CO(last_sect),
        .D({fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24}),
        .E(align_len),
        .Q({\start_addr_reg_n_1_[31] ,\start_addr_reg_n_1_[30] ,\start_addr_reg_n_1_[29] ,\start_addr_reg_n_1_[28] ,\start_addr_reg_n_1_[27] ,\start_addr_reg_n_1_[26] ,\start_addr_reg_n_1_[25] ,\start_addr_reg_n_1_[24] ,\start_addr_reg_n_1_[23] ,\start_addr_reg_n_1_[22] ,\start_addr_reg_n_1_[21] ,\start_addr_reg_n_1_[20] ,\start_addr_reg_n_1_[19] ,\start_addr_reg_n_1_[18] ,\start_addr_reg_n_1_[17] ,\start_addr_reg_n_1_[16] ,\start_addr_reg_n_1_[15] ,\start_addr_reg_n_1_[14] ,\start_addr_reg_n_1_[13] ,\start_addr_reg_n_1_[12] }),
        .S({fifo_rreq_n_25,fifo_rreq_n_26}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\end_addr_buf_reg[31] (fifo_rreq_valid_buf_reg_n_1),
        .fifo_rreq_valid(fifo_rreq_valid),
        .full_n_reg_0(rs2f_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__0({\sect_cnt_reg_n_1_[19] ,\sect_cnt_reg_n_1_[18] ,\sect_cnt_reg_n_1_[17] ,\sect_cnt_reg_n_1_[16] ,\sect_cnt_reg_n_1_[15] ,\sect_cnt_reg_n_1_[14] ,\sect_cnt_reg_n_1_[13] ,\sect_cnt_reg_n_1_[12] ,\sect_cnt_reg_n_1_[0] }),
        .last_sect_carry__0_0(p_0_in0_in[19:12]),
        .next_rreq(next_rreq),
        .p_21_in(p_21_in),
        .pop0(pop0),
        .\q_reg[30]_0 (rs2f_rreq_data),
        .\q_reg[39]_0 ({fifo_rreq_n_68,fifo_rreq_n_69}),
        .\q_reg[43]_0 ({fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67}),
        .\q_reg[46]_0 ({fifo_rreq_data[46],fifo_rreq_data[44:42],fifo_rreq_data[40:38],fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64}),
        .rreq_handling_reg(fifo_rreq_n_74),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[18] ({fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72}),
        .\start_addr_reg[1] (rreq_handling_reg_n_1));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_1),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_1,first_sect_carry_i_2__0_n_1,first_sect_carry_i_3__0_n_1,first_sect_carry_i_4__0_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_1),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_3,first_sect_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_1,first_sect_carry__0_i_2__0_n_1,first_sect_carry__0_i_3__0_n_1}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_1_[18] ),
        .I1(p_0_in_0[18]),
        .I2(p_0_in_0[19]),
        .I3(\sect_cnt_reg_n_1_[19] ),
        .O(first_sect_carry__0_i_1__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_1_[16] ),
        .I1(p_0_in_0[16]),
        .I2(\sect_cnt_reg_n_1_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_1_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry__0_i_2__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_1_[13] ),
        .I1(p_0_in_0[13]),
        .I2(\sect_cnt_reg_n_1_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_1_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_3__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_1_[10] ),
        .I1(p_0_in_0[10]),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .I3(p_0_in_0[9]),
        .I4(\sect_cnt_reg_n_1_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_1_[7] ),
        .I1(p_0_in_0[7]),
        .I2(\sect_cnt_reg_n_1_[6] ),
        .I3(p_0_in_0[6]),
        .I4(\sect_cnt_reg_n_1_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_1_[4] ),
        .I1(p_0_in_0[4]),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_1_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_1_[1] ),
        .I1(p_0_in_0[1]),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_1_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4__0_n_1));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_1,last_sect_carry_i_2__0_n_1,last_sect_carry_i_3__0_n_1,last_sect_carry_i_4__0_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_1),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_3,last_sect_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_1_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_1_[11] ),
        .O(last_sect_carry_i_1__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_1_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_1_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_1_[8] ),
        .O(last_sect_carry_i_2__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_1_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_1_[5] ),
        .O(last_sect_carry_i_3__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_1_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_1_[2] ),
        .O(last_sect_carry_i_4__0_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],usedw19_out}),
        .O({p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8}),
        .S({buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_1),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_3,p_0_out_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry__0_n_8}),
        .S({1'b0,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(rreq_handling_reg_n_1),
        .R(SR));
  system_fc_0_0_fc_W_m_axi_reg_slice__parameterized0 rs_rdata
       (.B(B),
        .IN_r_RREADY(IN_r_RREADY),
        .Q({\bus_wide_gen.data_buf_reg_n_1_[15] ,\bus_wide_gen.data_buf_reg_n_1_[14] ,\bus_wide_gen.data_buf_reg_n_1_[13] ,\bus_wide_gen.data_buf_reg_n_1_[12] ,\bus_wide_gen.data_buf_reg_n_1_[11] ,\bus_wide_gen.data_buf_reg_n_1_[10] ,\bus_wide_gen.data_buf_reg_n_1_[9] ,\bus_wide_gen.data_buf_reg_n_1_[8] ,\bus_wide_gen.data_buf_reg_n_1_[7] ,\bus_wide_gen.data_buf_reg_n_1_[6] ,\bus_wide_gen.data_buf_reg_n_1_[5] ,\bus_wide_gen.data_buf_reg_n_1_[4] ,\bus_wide_gen.data_buf_reg_n_1_[3] ,\bus_wide_gen.data_buf_reg_n_1_[2] ,\bus_wide_gen.data_buf_reg_n_1_[1] ,\bus_wide_gen.data_buf_reg_n_1_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .load_p1(load_p1),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .\state_reg[0]_0 (\state_reg[0] ));
  system_fc_0_0_fc_W_m_axi_reg_slice rs_rreq
       (.B_ARREADY(B_ARREADY),
        .E(E),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .\data_p1_reg[30]_0 (rs2f_rreq_data),
        .\data_p2_reg[30]_0 (\data_p2_reg[30] ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0]_0 (rs2f_rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_1_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[5] ),
        .O(sect_addr[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_1_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_1_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_31 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_1_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_31 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_1_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_1_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_1_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_1_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_1_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_1_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_1_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_1_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_1_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_31 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_1_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_1_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_1_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_1_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_1_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_1_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_1_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_1_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_1_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_1_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_1_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_31 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_1_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_1_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_1_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_31 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_1_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_31 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_1_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_31 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_1_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_31 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_1_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_31 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_1_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_31 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_1_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_31 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4}),
        .CYINIT(\sect_cnt_reg_n_1_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_1_[4] ,\sect_cnt_reg_n_1_[3] ,\sect_cnt_reg_n_1_[2] ,\sect_cnt_reg_n_1_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_1),
        .CO({sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_1_[8] ,\sect_cnt_reg_n_1_[7] ,\sect_cnt_reg_n_1_[6] ,\sect_cnt_reg_n_1_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_1),
        .CO({sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_1_[12] ,\sect_cnt_reg_n_1_[11] ,\sect_cnt_reg_n_1_[10] ,\sect_cnt_reg_n_1_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_1),
        .CO({sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_1_[16] ,\sect_cnt_reg_n_1_[15] ,\sect_cnt_reg_n_1_[14] ,\sect_cnt_reg_n_1_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_1),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_1_[19] ,\sect_cnt_reg_n_1_[18] ,\sect_cnt_reg_n_1_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_1_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_1_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_1_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_1_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_1_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_1_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_1_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_8),
        .Q(\sect_cnt_reg_n_1_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_7),
        .Q(\sect_cnt_reg_n_1_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_6),
        .Q(\sect_cnt_reg_n_1_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_5),
        .Q(\sect_cnt_reg_n_1_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_1_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_1_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_1_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_1_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_1_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_1_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_1_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_1_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_1_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\sect_end_buf_reg_n_1_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_1_[2] ),
        .I2(\end_addr_buf_reg_n_1_[2] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_1_[3] ),
        .I2(\end_addr_buf_reg_n_1_[3] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_1_[4] ),
        .I2(\end_addr_buf_reg_n_1_[4] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_1_[5] ),
        .I2(\end_addr_buf_reg_n_1_[5] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_1_[6] ),
        .I2(\end_addr_buf_reg_n_1_[6] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_1_[7] ),
        .I2(\end_addr_buf_reg_n_1_[7] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_1_[8] ),
        .I2(\end_addr_buf_reg_n_1_[8] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_1_[9] ),
        .I2(\end_addr_buf_reg_n_1_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_1_[10] ),
        .I2(\end_addr_buf_reg_n_1_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_1_[11] ),
        .I2(\end_addr_buf_reg_n_1_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2_n_1 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[0]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[1]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[2]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[3]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[4]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[5]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[6]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[7]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[8]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[9]_i_2_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[10] ),
        .Q(\start_addr_buf_reg_n_1_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[11] ),
        .Q(\start_addr_buf_reg_n_1_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[1] ),
        .Q(\start_addr_buf_reg_n_1_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[2] ),
        .Q(\start_addr_buf_reg_n_1_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[3] ),
        .Q(\start_addr_buf_reg_n_1_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[4] ),
        .Q(\start_addr_buf_reg_n_1_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[5] ),
        .Q(\start_addr_buf_reg_n_1_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[6] ),
        .Q(\start_addr_buf_reg_n_1_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[7] ),
        .Q(\start_addr_buf_reg_n_1_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[8] ),
        .Q(\start_addr_buf_reg_n_1_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[9] ),
        .Q(\start_addr_buf_reg_n_1_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_55),
        .Q(\start_addr_reg_n_1_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_54),
        .Q(\start_addr_reg_n_1_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_53),
        .Q(\start_addr_reg_n_1_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_52),
        .Q(\start_addr_reg_n_1_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_51),
        .Q(\start_addr_reg_n_1_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_50),
        .Q(\start_addr_reg_n_1_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_49),
        .Q(\start_addr_reg_n_1_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_1_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_1_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_1_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_64),
        .Q(\start_addr_reg_n_1_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_1_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_1_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_1_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_1_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_1_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_1_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_1_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_1_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_1_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_1_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_1_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_1_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_1_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_62),
        .Q(\start_addr_reg_n_1_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_1_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_60),
        .Q(\start_addr_reg_n_1_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_59),
        .Q(\start_addr_reg_n_1_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_58),
        .Q(\start_addr_reg_n_1_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_1_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_56),
        .Q(\start_addr_reg_n_1_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fc_W_m_axi_reg_slice" *) 
module system_fc_0_0_fc_W_m_axi_reg_slice
   (s_ready_t_reg_0,
    \state_reg[0]_0 ,
    \ap_CS_fsm_reg[1] ,
    \data_p1_reg[30]_0 ,
    SR,
    ap_clk,
    rs2f_rreq_ack,
    Q,
    B_ARREADY,
    \data_p2_reg[30]_0 ,
    E);
  output s_ready_t_reg_0;
  output [0:0]\state_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [30:0]\data_p1_reg[30]_0 ;
  input [0:0]SR;
  input ap_clk;
  input rs2f_rreq_ack;
  input [0:0]Q;
  input B_ARREADY;
  input [30:0]\data_p2_reg[30]_0 ;
  input [0:0]E;

  wire B_ARREADY;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire \data_p1[0]_i_1__0_n_1 ;
  wire \data_p1[10]_i_1__0_n_1 ;
  wire \data_p1[11]_i_1__0_n_1 ;
  wire \data_p1[12]_i_1__0_n_1 ;
  wire \data_p1[13]_i_1__0_n_1 ;
  wire \data_p1[14]_i_1__0_n_1 ;
  wire \data_p1[15]_i_1__0_n_1 ;
  wire \data_p1[16]_i_1__0_n_1 ;
  wire \data_p1[17]_i_1__0_n_1 ;
  wire \data_p1[18]_i_1__0_n_1 ;
  wire \data_p1[19]_i_1__0_n_1 ;
  wire \data_p1[1]_i_1__0_n_1 ;
  wire \data_p1[20]_i_1__0_n_1 ;
  wire \data_p1[21]_i_1__0_n_1 ;
  wire \data_p1[22]_i_1__0_n_1 ;
  wire \data_p1[23]_i_1__0_n_1 ;
  wire \data_p1[24]_i_1__0_n_1 ;
  wire \data_p1[25]_i_1__0_n_1 ;
  wire \data_p1[26]_i_1__0_n_1 ;
  wire \data_p1[27]_i_1__0_n_1 ;
  wire \data_p1[28]_i_1__0_n_1 ;
  wire \data_p1[29]_i_1__0_n_1 ;
  wire \data_p1[2]_i_1__0_n_1 ;
  wire \data_p1[30]_i_2__0_n_1 ;
  wire \data_p1[3]_i_1__0_n_1 ;
  wire \data_p1[4]_i_1__0_n_1 ;
  wire \data_p1[5]_i_1__0_n_1 ;
  wire \data_p1[6]_i_1__0_n_1 ;
  wire \data_p1[7]_i_1__0_n_1 ;
  wire \data_p1[8]_i_1__0_n_1 ;
  wire \data_p1[9]_i_1__0_n_1 ;
  wire [30:0]\data_p1_reg[30]_0 ;
  wire [30:0]data_p2;
  wire [30:0]\data_p2_reg[30]_0 ;
  wire load_p1;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__1_n_1;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_1 ;
  wire \state[1]_i_1__1_n_1 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h0000008000FF0000)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(Q),
        .I1(s_ready_t_reg_0),
        .I2(B_ARREADY),
        .I3(rs2f_rreq_ack),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h7142424242424242)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(rs2f_rreq_ack),
        .I3(Q),
        .I4(s_ready_t_reg_0),
        .I5(B_ARREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q),
        .I1(s_ready_t_reg_0),
        .I2(B_ARREADY),
        .O(\ap_CS_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [10]),
        .O(\data_p1[10]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [11]),
        .O(\data_p1[11]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [12]),
        .O(\data_p1[12]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [13]),
        .O(\data_p1[13]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [14]),
        .O(\data_p1[14]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [15]),
        .O(\data_p1[15]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [16]),
        .O(\data_p1[16]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [17]),
        .O(\data_p1[17]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [18]),
        .O(\data_p1[18]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [19]),
        .O(\data_p1[19]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [20]),
        .O(\data_p1[20]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [21]),
        .O(\data_p1[21]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [22]),
        .O(\data_p1[22]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [23]),
        .O(\data_p1[23]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [24]),
        .O(\data_p1[24]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [25]),
        .O(\data_p1[25]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [26]),
        .O(\data_p1[26]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [27]),
        .O(\data_p1[27]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [28]),
        .O(\data_p1[28]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [29]),
        .O(\data_p1[29]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h00008000FF008080)) 
    \data_p1[30]_i_1__0 
       (.I0(B_ARREADY),
        .I1(s_ready_t_reg_0),
        .I2(Q),
        .I3(rs2f_rreq_ack),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_2__0 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [30]),
        .O(\data_p1[30]_i_2__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [6]),
        .O(\data_p1[6]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [7]),
        .O(\data_p1[7]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [8]),
        .O(\data_p1[8]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[30]_0 [9]),
        .O(\data_p1[9]_i_1__0_n_1 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_2__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_1 ),
        .Q(\data_p1_reg[30]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[30]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCFFCCCC4CFFFF)) 
    s_ready_t_i_1__1
       (.I0(Q),
        .I1(s_ready_t_reg_0),
        .I2(B_ARREADY),
        .I3(rs2f_rreq_ack),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__1_n_1));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_1),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h80FFFFFF80800000)) 
    \state[0]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(Q),
        .I2(B_ARREADY),
        .I3(rs2f_rreq_ack),
        .I4(state),
        .I5(\state_reg[0]_0 ),
        .O(\state[0]_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'hF5FDFDFDFDFDFDFD)) 
    \state[1]_i_1__1 
       (.I0(\state_reg[0]_0 ),
        .I1(state),
        .I2(rs2f_rreq_ack),
        .I3(Q),
        .I4(s_ready_t_reg_0),
        .I5(B_ARREADY),
        .O(\state[1]_i_1__1_n_1 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_1 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_1 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fc_W_m_axi_reg_slice" *) 
module system_fc_0_0_fc_W_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \bus_wide_gen.ready_for_data__0 ,
    \state_reg[0]_0 ,
    load_p1,
    B,
    SR,
    ap_clk,
    s_ready_t_reg_0,
    IN_r_RREADY,
    Q);
  output rdata_ack_t;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]\state_reg[0]_0 ;
  output load_p1;
  output [15:0]B;
  input [0:0]SR;
  input ap_clk;
  input s_ready_t_reg_0;
  input IN_r_RREADY;
  input [15:0]Q;

  wire [15:0]B;
  wire IN_r_RREADY;
  wire [15:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \data_p2_reg_n_1_[0] ;
  wire \data_p2_reg_n_1_[10] ;
  wire \data_p2_reg_n_1_[11] ;
  wire \data_p2_reg_n_1_[12] ;
  wire \data_p2_reg_n_1_[13] ;
  wire \data_p2_reg_n_1_[14] ;
  wire \data_p2_reg_n_1_[15] ;
  wire \data_p2_reg_n_1_[1] ;
  wire \data_p2_reg_n_1_[2] ;
  wire \data_p2_reg_n_1_[3] ;
  wire \data_p2_reg_n_1_[4] ;
  wire \data_p2_reg_n_1_[5] ;
  wire \data_p2_reg_n_1_[6] ;
  wire \data_p2_reg_n_1_[7] ;
  wire \data_p2_reg_n_1_[8] ;
  wire \data_p2_reg_n_1_[9] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__2_n_1;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_1 ;
  wire \state[1]_i_1__2_n_1 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(IN_r_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(IN_r_RREADY),
        .I4(s_ready_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[15]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[10]),
        .Q(\data_p2_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[11]),
        .Q(\data_p2_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[12]),
        .Q(\data_p2_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[13]),
        .Q(\data_p2_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[14]),
        .Q(\data_p2_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[15]),
        .Q(\data_p2_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[8]),
        .Q(\data_p2_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[9]),
        .Q(\data_p2_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_14
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_10
       (.I0(\data_p2_reg_n_1_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[10]),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_11
       (.I0(\data_p2_reg_n_1_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[9]),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_12
       (.I0(\data_p2_reg_n_1_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[8]),
        .O(B[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_13
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[7]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_14
       (.I0(\data_p2_reg_n_1_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[6]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_15
       (.I0(\data_p2_reg_n_1_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[5]),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_16
       (.I0(\data_p2_reg_n_1_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[4]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_17
       (.I0(\data_p2_reg_n_1_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[3]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_18
       (.I0(\data_p2_reg_n_1_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[2]),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_19
       (.I0(\data_p2_reg_n_1_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[1]),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_20
       (.I0(\data_p2_reg_n_1_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[0]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'h08CA)) 
    p_i_3
       (.I0(s_ready_t_reg_0),
        .I1(IN_r_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_5
       (.I0(\data_p2_reg_n_1_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[15]),
        .O(B[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_6
       (.I0(\data_p2_reg_n_1_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[14]),
        .O(B[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_7
       (.I0(\data_p2_reg_n_1_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[13]),
        .O(B[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_8
       (.I0(\data_p2_reg_n_1_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[12]),
        .O(B[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_i_9
       (.I0(\data_p2_reg_n_1_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[11]),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(s_ready_t_reg_0),
        .I1(IN_r_RREADY),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_1));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_1),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(IN_r_RREADY),
        .I3(state),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(\state_reg[0]_0 ),
        .I1(state),
        .I2(IN_r_RREADY),
        .I3(s_ready_t_reg_0),
        .O(\state[1]_i_1__2_n_1 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_1 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_1 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fc_mul_mul_16s_16bkb" *) 
module system_fc_0_0_fc_mul_mul_16s_16bkb
   (\select_ln340_1_reg_736[15]_i_8 ,
    p,
    O,
    select_ln340_1_reg_736,
    \select_ln340_1_reg_736[15]_i_8_0 ,
    \select_ln340_1_reg_736[15]_i_8_1 ,
    \select_ln340_1_reg_736[15]_i_8_2 ,
    \select_ln340_1_reg_736[15]_i_8_3 ,
    \select_ln340_1_reg_736[15]_i_8_4 ,
    \select_ln340_1_reg_736[15]_i_8_5 ,
    \select_ln340_1_reg_736[15]_i_8_6 ,
    \select_ln340_1_reg_736[15]_i_8_7 ,
    \select_ln340_1_reg_736[15]_i_8_8 ,
    \select_ln340_1_reg_736[15]_i_8_9 ,
    \select_ln340_1_reg_736[15]_i_8_10 ,
    \select_ln340_1_reg_736[15]_i_8_11 ,
    \select_ln340_1_reg_736[15]_i_8_12 ,
    \select_ln340_1_reg_736[15]_i_8_13 ,
    \select_ln340_1_reg_736[15]_i_8_14 ,
    load_p1,
    IN_addr_read_reg_7120,
    load_p1_0,
    r_V_2_reg_7260,
    ap_clk,
    B,
    A,
    select_ln340_1_reg_7360,
    \select_ln340_1_reg_736_reg[15] ,
    DI,
    Q,
    icmp_ln12_reg_702_pp0_iter3_reg,
    ap_enable_reg_pp0_iter4,
    I_WDATA,
    \select_ln340_1_reg_736_reg[15]_i_9 );
  output \select_ln340_1_reg_736[15]_i_8 ;
  output p;
  output [3:0]O;
  output select_ln340_1_reg_736;
  output \select_ln340_1_reg_736[15]_i_8_0 ;
  output \select_ln340_1_reg_736[15]_i_8_1 ;
  output \select_ln340_1_reg_736[15]_i_8_2 ;
  output \select_ln340_1_reg_736[15]_i_8_3 ;
  output \select_ln340_1_reg_736[15]_i_8_4 ;
  output \select_ln340_1_reg_736[15]_i_8_5 ;
  output \select_ln340_1_reg_736[15]_i_8_6 ;
  output \select_ln340_1_reg_736[15]_i_8_7 ;
  output \select_ln340_1_reg_736[15]_i_8_8 ;
  output \select_ln340_1_reg_736[15]_i_8_9 ;
  output \select_ln340_1_reg_736[15]_i_8_10 ;
  output \select_ln340_1_reg_736[15]_i_8_11 ;
  output \select_ln340_1_reg_736[15]_i_8_12 ;
  output \select_ln340_1_reg_736[15]_i_8_13 ;
  output \select_ln340_1_reg_736[15]_i_8_14 ;
  input load_p1;
  input IN_addr_read_reg_7120;
  input load_p1_0;
  input r_V_2_reg_7260;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input select_ln340_1_reg_7360;
  input \select_ln340_1_reg_736_reg[15] ;
  input [1:0]DI;
  input [15:0]Q;
  input icmp_ln12_reg_702_pp0_iter3_reg;
  input ap_enable_reg_pp0_iter4;
  input [14:0]I_WDATA;
  input \select_ln340_1_reg_736_reg[15]_i_9 ;

  wire [15:0]A;
  wire [15:0]B;
  wire [1:0]DI;
  wire IN_addr_read_reg_7120;
  wire [14:0]I_WDATA;
  wire [3:0]O;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire icmp_ln12_reg_702_pp0_iter3_reg;
  wire load_p1;
  wire load_p1_0;
  wire p;
  wire r_V_2_reg_7260;
  wire select_ln340_1_reg_736;
  wire select_ln340_1_reg_7360;
  wire \select_ln340_1_reg_736[15]_i_8 ;
  wire \select_ln340_1_reg_736[15]_i_8_0 ;
  wire \select_ln340_1_reg_736[15]_i_8_1 ;
  wire \select_ln340_1_reg_736[15]_i_8_10 ;
  wire \select_ln340_1_reg_736[15]_i_8_11 ;
  wire \select_ln340_1_reg_736[15]_i_8_12 ;
  wire \select_ln340_1_reg_736[15]_i_8_13 ;
  wire \select_ln340_1_reg_736[15]_i_8_14 ;
  wire \select_ln340_1_reg_736[15]_i_8_2 ;
  wire \select_ln340_1_reg_736[15]_i_8_3 ;
  wire \select_ln340_1_reg_736[15]_i_8_4 ;
  wire \select_ln340_1_reg_736[15]_i_8_5 ;
  wire \select_ln340_1_reg_736[15]_i_8_6 ;
  wire \select_ln340_1_reg_736[15]_i_8_7 ;
  wire \select_ln340_1_reg_736[15]_i_8_8 ;
  wire \select_ln340_1_reg_736[15]_i_8_9 ;
  wire \select_ln340_1_reg_736_reg[15] ;
  wire \select_ln340_1_reg_736_reg[15]_i_9 ;

  system_fc_0_0_fc_mul_mul_16s_16bkb_DSP48_0 fc_mul_mul_16s_16bkb_DSP48_0_U
       (.A(A),
        .B(B),
        .DI(DI),
        .IN_addr_read_reg_7120(IN_addr_read_reg_7120),
        .I_WDATA(I_WDATA),
        .O(O),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .icmp_ln12_reg_702_pp0_iter3_reg(icmp_ln12_reg_702_pp0_iter3_reg),
        .load_p1(load_p1),
        .load_p1_0(load_p1_0),
        .p_0(p),
        .r_V_2_reg_7260(r_V_2_reg_7260),
        .select_ln340_1_reg_736(select_ln340_1_reg_736),
        .select_ln340_1_reg_7360(select_ln340_1_reg_7360),
        .\select_ln340_1_reg_736[15]_i_8_0 (\select_ln340_1_reg_736[15]_i_8 ),
        .\select_ln340_1_reg_736[15]_i_8_1 (\select_ln340_1_reg_736[15]_i_8_0 ),
        .\select_ln340_1_reg_736[15]_i_8_10 (\select_ln340_1_reg_736[15]_i_8_9 ),
        .\select_ln340_1_reg_736[15]_i_8_11 (\select_ln340_1_reg_736[15]_i_8_10 ),
        .\select_ln340_1_reg_736[15]_i_8_12 (\select_ln340_1_reg_736[15]_i_8_11 ),
        .\select_ln340_1_reg_736[15]_i_8_13 (\select_ln340_1_reg_736[15]_i_8_12 ),
        .\select_ln340_1_reg_736[15]_i_8_14 (\select_ln340_1_reg_736[15]_i_8_13 ),
        .\select_ln340_1_reg_736[15]_i_8_15 (\select_ln340_1_reg_736[15]_i_8_14 ),
        .\select_ln340_1_reg_736[15]_i_8_2 (\select_ln340_1_reg_736[15]_i_8_1 ),
        .\select_ln340_1_reg_736[15]_i_8_3 (\select_ln340_1_reg_736[15]_i_8_2 ),
        .\select_ln340_1_reg_736[15]_i_8_4 (\select_ln340_1_reg_736[15]_i_8_3 ),
        .\select_ln340_1_reg_736[15]_i_8_5 (\select_ln340_1_reg_736[15]_i_8_4 ),
        .\select_ln340_1_reg_736[15]_i_8_6 (\select_ln340_1_reg_736[15]_i_8_5 ),
        .\select_ln340_1_reg_736[15]_i_8_7 (\select_ln340_1_reg_736[15]_i_8_6 ),
        .\select_ln340_1_reg_736[15]_i_8_8 (\select_ln340_1_reg_736[15]_i_8_7 ),
        .\select_ln340_1_reg_736[15]_i_8_9 (\select_ln340_1_reg_736[15]_i_8_8 ),
        .\select_ln340_1_reg_736_reg[15] (\select_ln340_1_reg_736_reg[15] ),
        .\select_ln340_1_reg_736_reg[15]_i_9_0 (\select_ln340_1_reg_736_reg[15]_i_9 ));
endmodule

(* ORIG_REF_NAME = "fc_mul_mul_16s_16bkb_DSP48_0" *) 
module system_fc_0_0_fc_mul_mul_16s_16bkb_DSP48_0
   (\select_ln340_1_reg_736[15]_i_8_0 ,
    p_0,
    O,
    select_ln340_1_reg_736,
    \select_ln340_1_reg_736[15]_i_8_1 ,
    \select_ln340_1_reg_736[15]_i_8_2 ,
    \select_ln340_1_reg_736[15]_i_8_3 ,
    \select_ln340_1_reg_736[15]_i_8_4 ,
    \select_ln340_1_reg_736[15]_i_8_5 ,
    \select_ln340_1_reg_736[15]_i_8_6 ,
    \select_ln340_1_reg_736[15]_i_8_7 ,
    \select_ln340_1_reg_736[15]_i_8_8 ,
    \select_ln340_1_reg_736[15]_i_8_9 ,
    \select_ln340_1_reg_736[15]_i_8_10 ,
    \select_ln340_1_reg_736[15]_i_8_11 ,
    \select_ln340_1_reg_736[15]_i_8_12 ,
    \select_ln340_1_reg_736[15]_i_8_13 ,
    \select_ln340_1_reg_736[15]_i_8_14 ,
    \select_ln340_1_reg_736[15]_i_8_15 ,
    load_p1,
    IN_addr_read_reg_7120,
    load_p1_0,
    r_V_2_reg_7260,
    ap_clk,
    B,
    A,
    select_ln340_1_reg_7360,
    \select_ln340_1_reg_736_reg[15] ,
    DI,
    Q,
    icmp_ln12_reg_702_pp0_iter3_reg,
    ap_enable_reg_pp0_iter4,
    I_WDATA,
    \select_ln340_1_reg_736_reg[15]_i_9_0 );
  output \select_ln340_1_reg_736[15]_i_8_0 ;
  output p_0;
  output [3:0]O;
  output select_ln340_1_reg_736;
  output \select_ln340_1_reg_736[15]_i_8_1 ;
  output \select_ln340_1_reg_736[15]_i_8_2 ;
  output \select_ln340_1_reg_736[15]_i_8_3 ;
  output \select_ln340_1_reg_736[15]_i_8_4 ;
  output \select_ln340_1_reg_736[15]_i_8_5 ;
  output \select_ln340_1_reg_736[15]_i_8_6 ;
  output \select_ln340_1_reg_736[15]_i_8_7 ;
  output \select_ln340_1_reg_736[15]_i_8_8 ;
  output \select_ln340_1_reg_736[15]_i_8_9 ;
  output \select_ln340_1_reg_736[15]_i_8_10 ;
  output \select_ln340_1_reg_736[15]_i_8_11 ;
  output \select_ln340_1_reg_736[15]_i_8_12 ;
  output \select_ln340_1_reg_736[15]_i_8_13 ;
  output \select_ln340_1_reg_736[15]_i_8_14 ;
  output \select_ln340_1_reg_736[15]_i_8_15 ;
  input load_p1;
  input IN_addr_read_reg_7120;
  input load_p1_0;
  input r_V_2_reg_7260;
  input ap_clk;
  input [15:0]B;
  input [15:0]A;
  input select_ln340_1_reg_7360;
  input \select_ln340_1_reg_736_reg[15] ;
  input [1:0]DI;
  input [15:0]Q;
  input icmp_ln12_reg_702_pp0_iter3_reg;
  input ap_enable_reg_pp0_iter4;
  input [14:0]I_WDATA;
  input \select_ln340_1_reg_736_reg[15]_i_9_0 ;

  wire [15:0]A;
  wire [15:0]B;
  wire [1:0]DI;
  wire IN_addr_read_reg_7120;
  wire [14:0]I_WDATA;
  wire [3:0]O;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire icmp_ln12_reg_702_pp0_iter3_reg;
  wire load_p1;
  wire load_p1_0;
  wire p_0;
  wire p_Result_2_fu_470_p3;
  wire p_Result_s_fu_415_p3;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_98;
  wire p_n_99;
  wire [31:10]r_V_2_reg_726;
  wire r_V_2_reg_7260;
  wire select_ln340_1_reg_736;
  wire select_ln340_1_reg_7360;
  wire \select_ln340_1_reg_736[11]_i_4_n_1 ;
  wire \select_ln340_1_reg_736[11]_i_5_n_1 ;
  wire \select_ln340_1_reg_736[11]_i_6_n_1 ;
  wire \select_ln340_1_reg_736[11]_i_7_n_1 ;
  wire \select_ln340_1_reg_736[15]_i_10_n_1 ;
  wire \select_ln340_1_reg_736[15]_i_11_n_1 ;
  wire \select_ln340_1_reg_736[15]_i_12_n_1 ;
  wire \select_ln340_1_reg_736[15]_i_14_n_1 ;
  wire \select_ln340_1_reg_736[15]_i_17_n_1 ;
  wire \select_ln340_1_reg_736[15]_i_18_n_1 ;
  wire \select_ln340_1_reg_736[15]_i_19_n_1 ;
  wire \select_ln340_1_reg_736[15]_i_20_n_1 ;
  wire \select_ln340_1_reg_736[15]_i_21_n_1 ;
  wire \select_ln340_1_reg_736[15]_i_22_n_1 ;
  wire \select_ln340_1_reg_736[15]_i_23_n_1 ;
  wire \select_ln340_1_reg_736[15]_i_24_n_1 ;
  wire \select_ln340_1_reg_736[15]_i_8_0 ;
  wire \select_ln340_1_reg_736[15]_i_8_1 ;
  wire \select_ln340_1_reg_736[15]_i_8_10 ;
  wire \select_ln340_1_reg_736[15]_i_8_11 ;
  wire \select_ln340_1_reg_736[15]_i_8_12 ;
  wire \select_ln340_1_reg_736[15]_i_8_13 ;
  wire \select_ln340_1_reg_736[15]_i_8_14 ;
  wire \select_ln340_1_reg_736[15]_i_8_15 ;
  wire \select_ln340_1_reg_736[15]_i_8_2 ;
  wire \select_ln340_1_reg_736[15]_i_8_3 ;
  wire \select_ln340_1_reg_736[15]_i_8_4 ;
  wire \select_ln340_1_reg_736[15]_i_8_5 ;
  wire \select_ln340_1_reg_736[15]_i_8_6 ;
  wire \select_ln340_1_reg_736[15]_i_8_7 ;
  wire \select_ln340_1_reg_736[15]_i_8_8 ;
  wire \select_ln340_1_reg_736[15]_i_8_9 ;
  wire \select_ln340_1_reg_736[3]_i_4_n_1 ;
  wire \select_ln340_1_reg_736[3]_i_5_n_1 ;
  wire \select_ln340_1_reg_736[3]_i_6_n_1 ;
  wire \select_ln340_1_reg_736[3]_i_7_n_1 ;
  wire \select_ln340_1_reg_736[7]_i_4_n_1 ;
  wire \select_ln340_1_reg_736[7]_i_5_n_1 ;
  wire \select_ln340_1_reg_736[7]_i_6_n_1 ;
  wire \select_ln340_1_reg_736[7]_i_7_n_1 ;
  wire \select_ln340_1_reg_736_reg[11]_i_2_n_1 ;
  wire \select_ln340_1_reg_736_reg[11]_i_2_n_2 ;
  wire \select_ln340_1_reg_736_reg[11]_i_2_n_3 ;
  wire \select_ln340_1_reg_736_reg[11]_i_2_n_4 ;
  wire \select_ln340_1_reg_736_reg[11]_i_2_n_5 ;
  wire \select_ln340_1_reg_736_reg[11]_i_2_n_6 ;
  wire \select_ln340_1_reg_736_reg[11]_i_2_n_7 ;
  wire \select_ln340_1_reg_736_reg[11]_i_2_n_8 ;
  wire \select_ln340_1_reg_736_reg[11]_i_3_n_1 ;
  wire \select_ln340_1_reg_736_reg[11]_i_3_n_2 ;
  wire \select_ln340_1_reg_736_reg[11]_i_3_n_3 ;
  wire \select_ln340_1_reg_736_reg[11]_i_3_n_4 ;
  wire \select_ln340_1_reg_736_reg[15] ;
  wire \select_ln340_1_reg_736_reg[15]_i_13_n_1 ;
  wire \select_ln340_1_reg_736_reg[15]_i_13_n_2 ;
  wire \select_ln340_1_reg_736_reg[15]_i_13_n_3 ;
  wire \select_ln340_1_reg_736_reg[15]_i_13_n_4 ;
  wire \select_ln340_1_reg_736_reg[15]_i_5_n_3 ;
  wire \select_ln340_1_reg_736_reg[15]_i_5_n_4 ;
  wire \select_ln340_1_reg_736_reg[15]_i_5_n_7 ;
  wire \select_ln340_1_reg_736_reg[15]_i_5_n_8 ;
  wire \select_ln340_1_reg_736_reg[15]_i_7_n_2 ;
  wire \select_ln340_1_reg_736_reg[15]_i_7_n_3 ;
  wire \select_ln340_1_reg_736_reg[15]_i_7_n_4 ;
  wire \select_ln340_1_reg_736_reg[15]_i_7_n_6 ;
  wire \select_ln340_1_reg_736_reg[15]_i_7_n_7 ;
  wire \select_ln340_1_reg_736_reg[15]_i_7_n_8 ;
  wire \select_ln340_1_reg_736_reg[15]_i_9_0 ;
  wire \select_ln340_1_reg_736_reg[15]_i_9_n_1 ;
  wire \select_ln340_1_reg_736_reg[15]_i_9_n_2 ;
  wire \select_ln340_1_reg_736_reg[15]_i_9_n_3 ;
  wire \select_ln340_1_reg_736_reg[15]_i_9_n_4 ;
  wire \select_ln340_1_reg_736_reg[3]_i_2_n_1 ;
  wire \select_ln340_1_reg_736_reg[3]_i_2_n_2 ;
  wire \select_ln340_1_reg_736_reg[3]_i_2_n_3 ;
  wire \select_ln340_1_reg_736_reg[3]_i_2_n_4 ;
  wire \select_ln340_1_reg_736_reg[3]_i_2_n_5 ;
  wire \select_ln340_1_reg_736_reg[3]_i_2_n_6 ;
  wire \select_ln340_1_reg_736_reg[3]_i_2_n_7 ;
  wire \select_ln340_1_reg_736_reg[3]_i_2_n_8 ;
  wire \select_ln340_1_reg_736_reg[3]_i_3_n_1 ;
  wire \select_ln340_1_reg_736_reg[3]_i_3_n_2 ;
  wire \select_ln340_1_reg_736_reg[3]_i_3_n_3 ;
  wire \select_ln340_1_reg_736_reg[3]_i_3_n_4 ;
  wire \select_ln340_1_reg_736_reg[7]_i_2_n_1 ;
  wire \select_ln340_1_reg_736_reg[7]_i_2_n_2 ;
  wire \select_ln340_1_reg_736_reg[7]_i_2_n_3 ;
  wire \select_ln340_1_reg_736_reg[7]_i_2_n_4 ;
  wire \select_ln340_1_reg_736_reg[7]_i_2_n_5 ;
  wire \select_ln340_1_reg_736_reg[7]_i_2_n_6 ;
  wire \select_ln340_1_reg_736_reg[7]_i_2_n_7 ;
  wire \select_ln340_1_reg_736_reg[7]_i_2_n_8 ;
  wire \select_ln340_1_reg_736_reg[7]_i_3_n_1 ;
  wire \select_ln340_1_reg_736_reg[7]_i_3_n_2 ;
  wire \select_ln340_1_reg_736_reg[7]_i_3_n_3 ;
  wire \select_ln340_1_reg_736_reg[7]_i_3_n_4 ;
  wire tmp_6_reg_731;
  wire [14:0]tmp_V_3_fu_423_p4__0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_select_ln340_1_reg_736_reg[15]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_select_ln340_1_reg_736_reg[15]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_select_ln340_1_reg_736_reg[15]_i_7_CO_UNCONNECTED ;
  wire [0:0]\NLW_select_ln340_1_reg_736_reg[3]_i_3_O_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(load_p1),
        .CEA2(IN_addr_read_reg_7120),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(load_p1_0),
        .CEB2(IN_addr_read_reg_7120),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_2_reg_7260),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],r_V_2_reg_726,tmp_6_reg_731,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[0]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[3]_i_2_n_8 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_1 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[10]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[11]_i_2_n_6 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_11 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[11]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[11]_i_2_n_5 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_12 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[11]_i_4 
       (.I0(r_V_2_reg_726[20]),
        .I1(Q[10]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[10]),
        .O(\select_ln340_1_reg_736[11]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[11]_i_5 
       (.I0(r_V_2_reg_726[19]),
        .I1(Q[9]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[9]),
        .O(\select_ln340_1_reg_736[11]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[11]_i_6 
       (.I0(r_V_2_reg_726[18]),
        .I1(Q[8]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[8]),
        .O(\select_ln340_1_reg_736[11]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[11]_i_7 
       (.I0(r_V_2_reg_726[17]),
        .I1(Q[7]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[7]),
        .O(\select_ln340_1_reg_736[11]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[12]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[15]_i_7_n_8 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_13 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[13]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[15]_i_7_n_7 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_14 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[14]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[15]_i_7_n_6 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_15 ));
  LUT6 #(
    .INIT(64'h2222222222222202)) 
    \select_ln340_1_reg_736[15]_i_1 
       (.I0(select_ln340_1_reg_7360),
        .I1(p_Result_s_fu_415_p3),
        .I2(\select_ln340_1_reg_736_reg[15] ),
        .I3(\select_ln340_1_reg_736_reg[15]_i_5_n_8 ),
        .I4(\select_ln340_1_reg_736_reg[15]_i_5_n_7 ),
        .I5(p_Result_2_fu_470_p3),
        .O(select_ln340_1_reg_736));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln340_1_reg_736[15]_i_10 
       (.I0(r_V_2_reg_726[30]),
        .I1(r_V_2_reg_726[31]),
        .O(\select_ln340_1_reg_736[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln340_1_reg_736[15]_i_11 
       (.I0(r_V_2_reg_726[29]),
        .I1(r_V_2_reg_726[30]),
        .O(\select_ln340_1_reg_736[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln340_1_reg_736[15]_i_12 
       (.I0(r_V_2_reg_726[28]),
        .I1(r_V_2_reg_726[29]),
        .O(\select_ln340_1_reg_736[15]_i_12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \select_ln340_1_reg_736[15]_i_14 
       (.I0(\select_ln340_1_reg_736_reg[15]_i_5_n_8 ),
        .I1(O[3]),
        .I2(O[0]),
        .I3(p_Result_2_fu_470_p3),
        .O(\select_ln340_1_reg_736[15]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln340_1_reg_736[15]_i_17 
       (.I0(r_V_2_reg_726[27]),
        .I1(r_V_2_reg_726[28]),
        .O(\select_ln340_1_reg_736[15]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln340_1_reg_736[15]_i_18 
       (.I0(r_V_2_reg_726[26]),
        .I1(r_V_2_reg_726[27]),
        .O(\select_ln340_1_reg_736[15]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \select_ln340_1_reg_736[15]_i_19 
       (.I0(Q[15]),
        .I1(icmp_ln12_reg_702_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\select_ln340_1_reg_736_reg[15]_i_9_0 ),
        .I4(r_V_2_reg_726[26]),
        .O(\select_ln340_1_reg_736[15]_i_19_n_1 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \select_ln340_1_reg_736[15]_i_20 
       (.I0(Q[15]),
        .I1(icmp_ln12_reg_702_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(\select_ln340_1_reg_736_reg[15]_i_9_0 ),
        .I4(r_V_2_reg_726[25]),
        .O(\select_ln340_1_reg_736[15]_i_20_n_1 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[15]_i_21 
       (.I0(r_V_2_reg_726[24]),
        .I1(Q[14]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[14]),
        .O(\select_ln340_1_reg_736[15]_i_21_n_1 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[15]_i_22 
       (.I0(r_V_2_reg_726[23]),
        .I1(Q[13]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[13]),
        .O(\select_ln340_1_reg_736[15]_i_22_n_1 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[15]_i_23 
       (.I0(r_V_2_reg_726[22]),
        .I1(Q[12]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[12]),
        .O(\select_ln340_1_reg_736[15]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[15]_i_24 
       (.I0(r_V_2_reg_726[21]),
        .I1(Q[11]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[11]),
        .O(\select_ln340_1_reg_736[15]_i_24_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln340_1_reg_736[15]_i_3 
       (.I0(p_Result_2_fu_470_p3),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAA00000000)) 
    \select_ln340_1_reg_736[15]_i_8 
       (.I0(p_Result_s_fu_415_p3),
        .I1(O[2]),
        .I2(\select_ln340_1_reg_736_reg[15]_i_5_n_7 ),
        .I3(O[1]),
        .I4(\select_ln340_1_reg_736[15]_i_14_n_1 ),
        .I5(select_ln340_1_reg_7360),
        .O(p_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[1]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[3]_i_2_n_7 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_2 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[2]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[3]_i_2_n_6 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_3 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[3]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[3]_i_2_n_5 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln340_1_reg_736[3]_i_4 
       (.I0(tmp_V_3_fu_423_p4__0[0]),
        .I1(tmp_6_reg_731),
        .O(\select_ln340_1_reg_736[3]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[3]_i_5 
       (.I0(r_V_2_reg_726[12]),
        .I1(Q[2]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[2]),
        .O(\select_ln340_1_reg_736[3]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[3]_i_6 
       (.I0(r_V_2_reg_726[11]),
        .I1(Q[1]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[1]),
        .O(\select_ln340_1_reg_736[3]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[3]_i_7 
       (.I0(r_V_2_reg_726[10]),
        .I1(Q[0]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[0]),
        .O(\select_ln340_1_reg_736[3]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[4]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[7]_i_2_n_8 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_5 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[5]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[7]_i_2_n_7 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_6 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[6]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[7]_i_2_n_6 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_7 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[7]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[7]_i_2_n_5 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_8 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[7]_i_4 
       (.I0(r_V_2_reg_726[16]),
        .I1(Q[6]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[6]),
        .O(\select_ln340_1_reg_736[7]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[7]_i_5 
       (.I0(r_V_2_reg_726[15]),
        .I1(Q[5]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[5]),
        .O(\select_ln340_1_reg_736[7]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[7]_i_6 
       (.I0(r_V_2_reg_726[14]),
        .I1(Q[4]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[4]),
        .O(\select_ln340_1_reg_736[7]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \select_ln340_1_reg_736[7]_i_7 
       (.I0(r_V_2_reg_726[13]),
        .I1(Q[3]),
        .I2(icmp_ln12_reg_702_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(I_WDATA[3]),
        .O(\select_ln340_1_reg_736[7]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[8]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[11]_i_2_n_8 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_9 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln340_1_reg_736[9]_i_1 
       (.I0(\select_ln340_1_reg_736_reg[11]_i_2_n_7 ),
        .I1(p_0),
        .O(\select_ln340_1_reg_736[15]_i_8_10 ));
  CARRY4 \select_ln340_1_reg_736_reg[11]_i_2 
       (.CI(\select_ln340_1_reg_736_reg[7]_i_2_n_1 ),
        .CO({\select_ln340_1_reg_736_reg[11]_i_2_n_1 ,\select_ln340_1_reg_736_reg[11]_i_2_n_2 ,\select_ln340_1_reg_736_reg[11]_i_2_n_3 ,\select_ln340_1_reg_736_reg[11]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\select_ln340_1_reg_736_reg[11]_i_2_n_5 ,\select_ln340_1_reg_736_reg[11]_i_2_n_6 ,\select_ln340_1_reg_736_reg[11]_i_2_n_7 ,\select_ln340_1_reg_736_reg[11]_i_2_n_8 }),
        .S(tmp_V_3_fu_423_p4__0[11:8]));
  CARRY4 \select_ln340_1_reg_736_reg[11]_i_3 
       (.CI(\select_ln340_1_reg_736_reg[7]_i_3_n_1 ),
        .CO({\select_ln340_1_reg_736_reg[11]_i_3_n_1 ,\select_ln340_1_reg_736_reg[11]_i_3_n_2 ,\select_ln340_1_reg_736_reg[11]_i_3_n_3 ,\select_ln340_1_reg_736_reg[11]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI(r_V_2_reg_726[20:17]),
        .O(tmp_V_3_fu_423_p4__0[10:7]),
        .S({\select_ln340_1_reg_736[11]_i_4_n_1 ,\select_ln340_1_reg_736[11]_i_5_n_1 ,\select_ln340_1_reg_736[11]_i_6_n_1 ,\select_ln340_1_reg_736[11]_i_7_n_1 }));
  CARRY4 \select_ln340_1_reg_736_reg[15]_i_13 
       (.CI(\select_ln340_1_reg_736_reg[11]_i_3_n_1 ),
        .CO({\select_ln340_1_reg_736_reg[15]_i_13_n_1 ,\select_ln340_1_reg_736_reg[15]_i_13_n_2 ,\select_ln340_1_reg_736_reg[15]_i_13_n_3 ,\select_ln340_1_reg_736_reg[15]_i_13_n_4 }),
        .CYINIT(1'b0),
        .DI(r_V_2_reg_726[24:21]),
        .O(tmp_V_3_fu_423_p4__0[14:11]),
        .S({\select_ln340_1_reg_736[15]_i_21_n_1 ,\select_ln340_1_reg_736[15]_i_22_n_1 ,\select_ln340_1_reg_736[15]_i_23_n_1 ,\select_ln340_1_reg_736[15]_i_24_n_1 }));
  CARRY4 \select_ln340_1_reg_736_reg[15]_i_5 
       (.CI(\select_ln340_1_reg_736_reg[15]_i_9_n_1 ),
        .CO({\NLW_select_ln340_1_reg_736_reg[15]_i_5_CO_UNCONNECTED [3:2],\select_ln340_1_reg_736_reg[15]_i_5_n_3 ,\select_ln340_1_reg_736_reg[15]_i_5_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,r_V_2_reg_726[29:28]}),
        .O({\NLW_select_ln340_1_reg_736_reg[15]_i_5_O_UNCONNECTED [3],p_Result_s_fu_415_p3,\select_ln340_1_reg_736_reg[15]_i_5_n_7 ,\select_ln340_1_reg_736_reg[15]_i_5_n_8 }),
        .S({1'b0,\select_ln340_1_reg_736[15]_i_10_n_1 ,\select_ln340_1_reg_736[15]_i_11_n_1 ,\select_ln340_1_reg_736[15]_i_12_n_1 }));
  CARRY4 \select_ln340_1_reg_736_reg[15]_i_7 
       (.CI(\select_ln340_1_reg_736_reg[11]_i_2_n_1 ),
        .CO({\NLW_select_ln340_1_reg_736_reg[15]_i_7_CO_UNCONNECTED [3],\select_ln340_1_reg_736_reg[15]_i_7_n_2 ,\select_ln340_1_reg_736_reg[15]_i_7_n_3 ,\select_ln340_1_reg_736_reg[15]_i_7_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({p_Result_2_fu_470_p3,\select_ln340_1_reg_736_reg[15]_i_7_n_6 ,\select_ln340_1_reg_736_reg[15]_i_7_n_7 ,\select_ln340_1_reg_736_reg[15]_i_7_n_8 }),
        .S({O[0],tmp_V_3_fu_423_p4__0[14:12]}));
  CARRY4 \select_ln340_1_reg_736_reg[15]_i_9 
       (.CI(\select_ln340_1_reg_736_reg[15]_i_13_n_1 ),
        .CO({\select_ln340_1_reg_736_reg[15]_i_9_n_1 ,\select_ln340_1_reg_736_reg[15]_i_9_n_2 ,\select_ln340_1_reg_736_reg[15]_i_9_n_3 ,\select_ln340_1_reg_736_reg[15]_i_9_n_4 }),
        .CYINIT(1'b0),
        .DI({r_V_2_reg_726[27:26],DI}),
        .O(O),
        .S({\select_ln340_1_reg_736[15]_i_17_n_1 ,\select_ln340_1_reg_736[15]_i_18_n_1 ,\select_ln340_1_reg_736[15]_i_19_n_1 ,\select_ln340_1_reg_736[15]_i_20_n_1 }));
  CARRY4 \select_ln340_1_reg_736_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\select_ln340_1_reg_736_reg[3]_i_2_n_1 ,\select_ln340_1_reg_736_reg[3]_i_2_n_2 ,\select_ln340_1_reg_736_reg[3]_i_2_n_3 ,\select_ln340_1_reg_736_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_V_3_fu_423_p4__0[0]}),
        .O({\select_ln340_1_reg_736_reg[3]_i_2_n_5 ,\select_ln340_1_reg_736_reg[3]_i_2_n_6 ,\select_ln340_1_reg_736_reg[3]_i_2_n_7 ,\select_ln340_1_reg_736_reg[3]_i_2_n_8 }),
        .S({tmp_V_3_fu_423_p4__0[3:1],\select_ln340_1_reg_736[3]_i_4_n_1 }));
  CARRY4 \select_ln340_1_reg_736_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\select_ln340_1_reg_736_reg[3]_i_3_n_1 ,\select_ln340_1_reg_736_reg[3]_i_3_n_2 ,\select_ln340_1_reg_736_reg[3]_i_3_n_3 ,\select_ln340_1_reg_736_reg[3]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({r_V_2_reg_726[12:10],1'b0}),
        .O({tmp_V_3_fu_423_p4__0[2:0],\NLW_select_ln340_1_reg_736_reg[3]_i_3_O_UNCONNECTED [0]}),
        .S({\select_ln340_1_reg_736[3]_i_5_n_1 ,\select_ln340_1_reg_736[3]_i_6_n_1 ,\select_ln340_1_reg_736[3]_i_7_n_1 ,tmp_6_reg_731}));
  CARRY4 \select_ln340_1_reg_736_reg[7]_i_2 
       (.CI(\select_ln340_1_reg_736_reg[3]_i_2_n_1 ),
        .CO({\select_ln340_1_reg_736_reg[7]_i_2_n_1 ,\select_ln340_1_reg_736_reg[7]_i_2_n_2 ,\select_ln340_1_reg_736_reg[7]_i_2_n_3 ,\select_ln340_1_reg_736_reg[7]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\select_ln340_1_reg_736_reg[7]_i_2_n_5 ,\select_ln340_1_reg_736_reg[7]_i_2_n_6 ,\select_ln340_1_reg_736_reg[7]_i_2_n_7 ,\select_ln340_1_reg_736_reg[7]_i_2_n_8 }),
        .S(tmp_V_3_fu_423_p4__0[7:4]));
  CARRY4 \select_ln340_1_reg_736_reg[7]_i_3 
       (.CI(\select_ln340_1_reg_736_reg[3]_i_3_n_1 ),
        .CO({\select_ln340_1_reg_736_reg[7]_i_3_n_1 ,\select_ln340_1_reg_736_reg[7]_i_3_n_2 ,\select_ln340_1_reg_736_reg[7]_i_3_n_3 ,\select_ln340_1_reg_736_reg[7]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI(r_V_2_reg_726[16:13]),
        .O(tmp_V_3_fu_423_p4__0[6:3]),
        .S({\select_ln340_1_reg_736[7]_i_4_n_1 ,\select_ln340_1_reg_736[7]_i_5_n_1 ,\select_ln340_1_reg_736[7]_i_6_n_1 ,\select_ln340_1_reg_736[7]_i_7_n_1 }));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
