Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  c:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  hw2.vo
Sim SDF file          :  hw2__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File hw2_run_msim_gate_verilog.do already exists - backing up current file as hw2_run_msim_gate_verilog.do.bak11
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do hw2_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {hw2.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 22:35:57 on Apr 12,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." hw2.vo 
ModelSim-Altera Info: # -- Compiling module hw2
ModelSim-Altera Info: # -- Compiling module hard_block
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	hw2
ModelSim-Altera Info: # End time: 22:35:57 on Apr 12,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/Normal/Homework\ 2 {D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 22:35:57 on Apr 12,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Digital_Logic_Design/Normal/Homework 2" D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v 
ModelSim-Altera Info: # -- Compiling module hw2_tb
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	hw2_tb
ModelSim-Altera Info: # End time: 22:35:57 on Apr 12,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/Normal/Homework\ 2 {D:/Digital_Logic_Design/Normal/Homework 2/M25AA010A.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 22:35:57 on Apr 12,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Digital_Logic_Design/Normal/Homework 2" D:/Digital_Logic_Design/Normal/Homework 2/M25AA010A.v 
ModelSim-Altera Info: # -- Compiling module M25AA010A
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	M25AA010A
ModelSim-Altera Info: # End time: 22:35:57 on Apr 12,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  hw2_tb
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" hw2_tb 
ModelSim-Altera Info: # Start time: 22:35:57 on Apr 12,2022
ModelSim-Altera Info: # Loading work.hw2_tb
ModelSim-Altera Info: # Loading work.hw2
ModelSim-Altera Info: # Loading work.hard_block
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_clkctrl
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mux41
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_ena_reg
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb
ModelSim-Altera Info: # Loading altera_ver.dffeas
ModelSim-Altera Info: # Loading work.M25AA010A
ModelSim-Altera Info: # SDF 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Loading instances from hw2_v.sdo
ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW
ModelSim-Altera Info: # Loading timing data from hw2_v.sdo
ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /hw2_tb File: D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: 91kev  Hostname: SONIC-THE-HEDGE  ProcessID: 23028
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlftvtferd".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlftvtferd
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # time=  0 memory_00=0xxx memory_01=0xxx memory_02=0xxx
ModelSim-Altera Info: # time=321238 write_date=0x06 
ModelSim-Altera Info: # time=1642438 write_date=0x02 
ModelSim-Altera Info: # time=1963618 write_date=0x00 
ModelSim-Altera Info: # time=2284798 write_date=0x78 
ModelSim-Altera Info: # time=7284818 memory_00=0x78 memory_01=0xxx memory_02=0xxx
ModelSim-Altera Info: # time=8605998 write_date=0x06 
ModelSim-Altera Info: # time=9927198 write_date=0x02 
ModelSim-Altera Info: # time=10248378 write_date=0x01 
ModelSim-Altera Info: # time=10569558 write_date=0x9a 
ModelSim-Altera Info: # time=15569578 memory_00=0x78 memory_01=0x9a memory_02=0xxx
ModelSim-Altera Info: # time=16890758 write_date=0x06 
ModelSim-Altera Info: # time=18211958 write_date=0x02 
ModelSim-Altera Info: # time=18533138 write_date=0x02 
ModelSim-Altera Info: # time=18854318 write_date=0xbc 
ModelSim-Altera Info: # time=23854338 memory_00=0x78 memory_01=0x9a memory_02=0xbc
ModelSim-Altera Info: # time=26175519 write_date=0x03 
ModelSim-Altera Info: # time=26496699 write_date=0x00 
ModelSim-Altera Info: # time=26797877 read_date=0x00 
ModelSim-Altera Info: # time=28119079 write_date=0x03 
ModelSim-Altera Info: # time=28440259 write_date=0x01 
ModelSim-Altera Info: # time=28741437 read_date=0x78 
ModelSim-Altera Info: # time=30062639 write_date=0x03 
ModelSim-Altera Info: # time=30383819 write_date=0x02 
ModelSim-Altera Info: # time=30684997 read_date=0x9a 
ModelSim-Altera Info: # ** Note: $finish    : D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v(111)
ModelSim-Altera Info: #    Time: 31684997195 ps  Iteration: 0  Instance: /hw2_tb
ModelSim-Altera Info: # 1
ModelSim-Altera Info: # Break in Module hw2_tb at D:/Digital_Logic_Design/Normal/Homework 2/hw2_tb.v line 111
ModelSim-Altera Info: # End time: 22:43:23 on Apr 12,2022, Elapsed time: 0:07:26
ModelSim-Altera Info: # Errors: 0, Warnings: 2
Info: NativeLink simulation flow was successful
