# Single-Port-RAM
This repository contains a Verilog implementation of a Single-Port RAM and a testbench to verify its functionality. The RAM module allows synchronous read and write operations and has an active-low reset for memory initialization.
