
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000b0  00800200  00001848  000018dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001848  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000021  008002b0  008002b0  0000198c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000198c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002a8  00000000  00000000  000019e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001c8c  00000000  00000000  00001c90  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000f42  00000000  00000000  0000391c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000015da  00000000  00000000  0000485e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005ec  00000000  00000000  00005e38  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006a3  00000000  00000000  00006424  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000cf2  00000000  00000000  00006ac7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000200  00000000  00000000  000077b9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	93 c1       	rjmp	.+806    	; 0x34c <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a5 c1       	rjmp	.+842    	; 0x3c0 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	1f c4       	rjmp	.+2110   	; 0x8cc <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cb c4       	rjmp	.+2454   	; 0xa34 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	35 05       	cpc	r19, r5
      e6:	87 05       	cpc	r24, r7
      e8:	87 05       	cpc	r24, r7
      ea:	87 05       	cpc	r24, r7
      ec:	87 05       	cpc	r24, r7
      ee:	87 05       	cpc	r24, r7
      f0:	87 05       	cpc	r24, r7
      f2:	87 05       	cpc	r24, r7
      f4:	35 05       	cpc	r19, r5
      f6:	87 05       	cpc	r24, r7
      f8:	87 05       	cpc	r24, r7
      fa:	87 05       	cpc	r24, r7
      fc:	87 05       	cpc	r24, r7
      fe:	87 05       	cpc	r24, r7
     100:	87 05       	cpc	r24, r7
     102:	87 05       	cpc	r24, r7
     104:	37 05       	cpc	r19, r7
     106:	87 05       	cpc	r24, r7
     108:	87 05       	cpc	r24, r7
     10a:	87 05       	cpc	r24, r7
     10c:	87 05       	cpc	r24, r7
     10e:	87 05       	cpc	r24, r7
     110:	87 05       	cpc	r24, r7
     112:	87 05       	cpc	r24, r7
     114:	87 05       	cpc	r24, r7
     116:	87 05       	cpc	r24, r7
     118:	87 05       	cpc	r24, r7
     11a:	87 05       	cpc	r24, r7
     11c:	87 05       	cpc	r24, r7
     11e:	87 05       	cpc	r24, r7
     120:	87 05       	cpc	r24, r7
     122:	87 05       	cpc	r24, r7
     124:	37 05       	cpc	r19, r7
     126:	87 05       	cpc	r24, r7
     128:	87 05       	cpc	r24, r7
     12a:	87 05       	cpc	r24, r7
     12c:	87 05       	cpc	r24, r7
     12e:	87 05       	cpc	r24, r7
     130:	87 05       	cpc	r24, r7
     132:	87 05       	cpc	r24, r7
     134:	87 05       	cpc	r24, r7
     136:	87 05       	cpc	r24, r7
     138:	87 05       	cpc	r24, r7
     13a:	87 05       	cpc	r24, r7
     13c:	87 05       	cpc	r24, r7
     13e:	87 05       	cpc	r24, r7
     140:	87 05       	cpc	r24, r7
     142:	87 05       	cpc	r24, r7
     144:	83 05       	cpc	r24, r3
     146:	87 05       	cpc	r24, r7
     148:	87 05       	cpc	r24, r7
     14a:	87 05       	cpc	r24, r7
     14c:	87 05       	cpc	r24, r7
     14e:	87 05       	cpc	r24, r7
     150:	87 05       	cpc	r24, r7
     152:	87 05       	cpc	r24, r7
     154:	60 05       	cpc	r22, r0
     156:	87 05       	cpc	r24, r7
     158:	87 05       	cpc	r24, r7
     15a:	87 05       	cpc	r24, r7
     15c:	87 05       	cpc	r24, r7
     15e:	87 05       	cpc	r24, r7
     160:	87 05       	cpc	r24, r7
     162:	87 05       	cpc	r24, r7
     164:	87 05       	cpc	r24, r7
     166:	87 05       	cpc	r24, r7
     168:	87 05       	cpc	r24, r7
     16a:	87 05       	cpc	r24, r7
     16c:	87 05       	cpc	r24, r7
     16e:	87 05       	cpc	r24, r7
     170:	87 05       	cpc	r24, r7
     172:	87 05       	cpc	r24, r7
     174:	54 05       	cpc	r21, r4
     176:	87 05       	cpc	r24, r7
     178:	87 05       	cpc	r24, r7
     17a:	87 05       	cpc	r24, r7
     17c:	87 05       	cpc	r24, r7
     17e:	87 05       	cpc	r24, r7
     180:	87 05       	cpc	r24, r7
     182:	87 05       	cpc	r24, r7
     184:	72 05       	cpc	r23, r2

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 e4       	ldi	r30, 0x48	; 72
     19e:	f8 e1       	ldi	r31, 0x18	; 24
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 3b       	cpi	r26, 0xB0	; 176
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a0 eb       	ldi	r26, 0xB0	; 176
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a1 3d       	cpi	r26, 0xD1	; 209
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	1c d3       	rcall	.+1592   	; 0x7fa <main>
     1c2:	0c 94 22 0c 	jmp	0x1844	; 0x1844 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	9a d3       	rcall	.+1844   	; 0x908 <SPI_init>
     1d4:	eb d2       	rcall	.+1494   	; 0x7ac <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	e8 d2       	rcall	.+1488   	; 0x7b6 <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	31 f0       	breq	.+12     	; 0x1fc <CAN_init+0x34>
     1f0:	88 e0       	ldi	r24, 0x08	; 8
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	1e d7       	rcall	.+3644   	; 0x1032 <puts>
     1f6:	81 e0       	ldi	r24, 0x01	; 1
     1f8:	90 e0       	ldi	r25, 0x00	; 0
     1fa:	2c c0       	rjmp	.+88     	; 0x254 <CAN_init+0x8c>
     1fc:	41 e0       	ldi	r20, 0x01	; 1
     1fe:	61 e0       	ldi	r22, 0x01	; 1
     200:	8b e2       	ldi	r24, 0x2B	; 43
     202:	e7 d2       	rcall	.+1486   	; 0x7d2 <MCP2515_bit_modify>
     204:	4f ef       	ldi	r20, 0xFF	; 255
     206:	60 e6       	ldi	r22, 0x60	; 96
     208:	80 e6       	ldi	r24, 0x60	; 96
     20a:	e3 d2       	rcall	.+1478   	; 0x7d2 <MCP2515_bit_modify>
     20c:	40 e0       	ldi	r20, 0x00	; 0
     20e:	60 ee       	ldi	r22, 0xE0	; 224
     210:	8f e0       	ldi	r24, 0x0F	; 15
     212:	df d2       	rcall	.+1470   	; 0x7d2 <MCP2515_bit_modify>
     214:	8e e0       	ldi	r24, 0x0E	; 14
     216:	cf d2       	rcall	.+1438   	; 0x7b6 <MCP2515_read>
     218:	89 83       	std	Y+1, r24	; 0x01
     21a:	89 81       	ldd	r24, Y+1	; 0x01
     21c:	80 7e       	andi	r24, 0xE0	; 224
     21e:	31 f0       	breq	.+12     	; 0x22c <CAN_init+0x64>
     220:	83 e3       	ldi	r24, 0x33	; 51
     222:	92 e0       	ldi	r25, 0x02	; 2
     224:	06 d7       	rcall	.+3596   	; 0x1032 <puts>
     226:	81 e0       	ldi	r24, 0x01	; 1
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	14 c0       	rjmp	.+40     	; 0x254 <CAN_init+0x8c>
     22c:	eb e6       	ldi	r30, 0x6B	; 107
     22e:	f0 e0       	ldi	r31, 0x00	; 0
     230:	80 81       	ld	r24, Z
     232:	80 64       	ori	r24, 0x40	; 64
     234:	80 83       	st	Z, r24
     236:	e8 e6       	ldi	r30, 0x68	; 104
     238:	f0 e0       	ldi	r31, 0x00	; 0
     23a:	80 81       	ld	r24, Z
     23c:	81 60       	ori	r24, 0x01	; 1
     23e:	80 83       	st	Z, r24
     240:	e9 e6       	ldi	r30, 0x69	; 105
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	8d 7f       	andi	r24, 0xFD	; 253
     248:	80 83       	st	Z, r24
     24a:	80 81       	ld	r24, Z
     24c:	8e 7f       	andi	r24, 0xFE	; 254
     24e:	80 83       	st	Z, r24
     250:	80 e0       	ldi	r24, 0x00	; 0
     252:	90 e0       	ldi	r25, 0x00	; 0
     254:	0f 90       	pop	r0
     256:	df 91       	pop	r29
     258:	cf 91       	pop	r28
     25a:	08 95       	ret

0000025c <CAN_recieve>:
     25c:	7f 92       	push	r7
     25e:	8f 92       	push	r8
     260:	9f 92       	push	r9
     262:	af 92       	push	r10
     264:	bf 92       	push	r11
     266:	cf 92       	push	r12
     268:	df 92       	push	r13
     26a:	ef 92       	push	r14
     26c:	ff 92       	push	r15
     26e:	0f 93       	push	r16
     270:	1f 93       	push	r17
     272:	cf 93       	push	r28
     274:	df 93       	push	r29
     276:	cd b7       	in	r28, 0x3d	; 61
     278:	de b7       	in	r29, 0x3e	; 62
     27a:	2c 97       	sbiw	r28, 0x0c	; 12
     27c:	0f b6       	in	r0, 0x3f	; 63
     27e:	f8 94       	cli
     280:	de bf       	out	0x3e, r29	; 62
     282:	0f be       	out	0x3f, r0	; 63
     284:	cd bf       	out	0x3d, r28	; 61
     286:	5c 01       	movw	r10, r24
     288:	81 e6       	ldi	r24, 0x61	; 97
     28a:	95 d2       	rcall	.+1322   	; 0x7b6 <MCP2515_read>
     28c:	88 2e       	mov	r8, r24
     28e:	82 e6       	ldi	r24, 0x62	; 98
     290:	92 d2       	rcall	.+1316   	; 0x7b6 <MCP2515_read>
     292:	82 95       	swap	r24
     294:	86 95       	lsr	r24
     296:	87 70       	andi	r24, 0x07	; 7
     298:	91 2c       	mov	r9, r1
     29a:	88 0c       	add	r8, r8
     29c:	99 1c       	adc	r9, r9
     29e:	88 0c       	add	r8, r8
     2a0:	99 1c       	adc	r9, r9
     2a2:	88 0c       	add	r8, r8
     2a4:	99 1c       	adc	r9, r9
     2a6:	88 2a       	or	r8, r24
     2a8:	85 e6       	ldi	r24, 0x65	; 101
     2aa:	85 d2       	rcall	.+1290   	; 0x7b6 <MCP2515_read>
     2ac:	8f 70       	andi	r24, 0x0F	; 15
     2ae:	c8 2e       	mov	r12, r24
     2b0:	d1 2c       	mov	r13, r1
     2b2:	89 e0       	ldi	r24, 0x09	; 9
     2b4:	c8 16       	cp	r12, r24
     2b6:	d1 04       	cpc	r13, r1
     2b8:	24 f0       	brlt	.+8      	; 0x2c2 <CAN_recieve+0x66>
     2ba:	68 94       	set
     2bc:	cc 24       	eor	r12, r12
     2be:	c3 f8       	bld	r12, 3
     2c0:	d1 2c       	mov	r13, r1
     2c2:	1c 14       	cp	r1, r12
     2c4:	1d 04       	cpc	r1, r13
     2c6:	9c f4       	brge	.+38     	; 0x2ee <CAN_recieve+0x92>
     2c8:	8e 01       	movw	r16, r28
     2ca:	0b 5f       	subi	r16, 0xFB	; 251
     2cc:	1f 4f       	sbci	r17, 0xFF	; 255
     2ce:	78 01       	movw	r14, r16
     2d0:	ec 0c       	add	r14, r12
     2d2:	fd 1c       	adc	r15, r13
     2d4:	0f 2e       	mov	r0, r31
     2d6:	f6 e6       	ldi	r31, 0x66	; 102
     2d8:	7f 2e       	mov	r7, r31
     2da:	f0 2d       	mov	r31, r0
     2dc:	87 2d       	mov	r24, r7
     2de:	6b d2       	rcall	.+1238   	; 0x7b6 <MCP2515_read>
     2e0:	f8 01       	movw	r30, r16
     2e2:	81 93       	st	Z+, r24
     2e4:	8f 01       	movw	r16, r30
     2e6:	73 94       	inc	r7
     2e8:	ee 15       	cp	r30, r14
     2ea:	ff 05       	cpc	r31, r15
     2ec:	b9 f7       	brne	.-18     	; 0x2dc <CAN_recieve+0x80>
     2ee:	10 92 b8 02 	sts	0x02B8, r1
     2f2:	9a 82       	std	Y+2, r9	; 0x02
     2f4:	89 82       	std	Y+1, r8	; 0x01
     2f6:	dc 82       	std	Y+4, r13	; 0x04
     2f8:	cb 82       	std	Y+3, r12	; 0x03
     2fa:	8c e0       	ldi	r24, 0x0C	; 12
     2fc:	fe 01       	movw	r30, r28
     2fe:	31 96       	adiw	r30, 0x01	; 1
     300:	d5 01       	movw	r26, r10
     302:	01 90       	ld	r0, Z+
     304:	0d 92       	st	X+, r0
     306:	8a 95       	dec	r24
     308:	e1 f7       	brne	.-8      	; 0x302 <CAN_recieve+0xa6>
     30a:	c5 01       	movw	r24, r10
     30c:	2c 96       	adiw	r28, 0x0c	; 12
     30e:	0f b6       	in	r0, 0x3f	; 63
     310:	f8 94       	cli
     312:	de bf       	out	0x3e, r29	; 62
     314:	0f be       	out	0x3f, r0	; 63
     316:	cd bf       	out	0x3d, r28	; 61
     318:	df 91       	pop	r29
     31a:	cf 91       	pop	r28
     31c:	1f 91       	pop	r17
     31e:	0f 91       	pop	r16
     320:	ff 90       	pop	r15
     322:	ef 90       	pop	r14
     324:	df 90       	pop	r13
     326:	cf 90       	pop	r12
     328:	bf 90       	pop	r11
     32a:	af 90       	pop	r10
     32c:	9f 90       	pop	r9
     32e:	8f 90       	pop	r8
     330:	7f 90       	pop	r7
     332:	08 95       	ret

00000334 <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     334:	40 e0       	ldi	r20, 0x00	; 0
     336:	61 e0       	ldi	r22, 0x01	; 1
     338:	8c e2       	ldi	r24, 0x2C	; 44
     33a:	4b d2       	rcall	.+1174   	; 0x7d2 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     33c:	40 e0       	ldi	r20, 0x00	; 0
     33e:	64 e0       	ldi	r22, 0x04	; 4
     340:	8c e2       	ldi	r24, 0x2C	; 44
     342:	47 d2       	rcall	.+1166   	; 0x7d2 <MCP2515_bit_modify>
	rx_int_flag = 1;
     344:	81 e0       	ldi	r24, 0x01	; 1
     346:	80 93 b8 02 	sts	0x02B8, r24
     34a:	08 95       	ret

0000034c <__vector_9>:
	
}

ISR(PCINT0_vect){
     34c:	1f 92       	push	r1
     34e:	0f 92       	push	r0
     350:	0f b6       	in	r0, 0x3f	; 63
     352:	0f 92       	push	r0
     354:	11 24       	eor	r1, r1
     356:	0b b6       	in	r0, 0x3b	; 59
     358:	0f 92       	push	r0
     35a:	2f 93       	push	r18
     35c:	3f 93       	push	r19
     35e:	4f 93       	push	r20
     360:	5f 93       	push	r21
     362:	6f 93       	push	r22
     364:	7f 93       	push	r23
     366:	8f 93       	push	r24
     368:	9f 93       	push	r25
     36a:	af 93       	push	r26
     36c:	bf 93       	push	r27
     36e:	ef 93       	push	r30
     370:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     372:	e0 df       	rcall	.-64     	; 0x334 <CAN_int_vect>
     374:	ff 91       	pop	r31
     376:	ef 91       	pop	r30
     378:	bf 91       	pop	r27
     37a:	af 91       	pop	r26
     37c:	9f 91       	pop	r25
     37e:	8f 91       	pop	r24
     380:	7f 91       	pop	r23
     382:	6f 91       	pop	r22
     384:	5f 91       	pop	r21
     386:	4f 91       	pop	r20
     388:	3f 91       	pop	r19
     38a:	2f 91       	pop	r18
     38c:	0f 90       	pop	r0
     38e:	0b be       	out	0x3b, r0	; 59
     390:	0f 90       	pop	r0
     392:	0f be       	out	0x3f, r0	; 63
     394:	0f 90       	pop	r0
     396:	1f 90       	pop	r1
     398:	18 95       	reti

0000039a <ADC_init>:
	while(!ADC_ready);
	ADC_ready = 0;
	uint16_t data = ADCL | ADCH << 8;

	return data;
}
     39a:	80 98       	cbi	0x10, 0	; 16
     39c:	ea e7       	ldi	r30, 0x7A	; 122
     39e:	f0 e0       	ldi	r31, 0x00	; 0
     3a0:	80 81       	ld	r24, Z
     3a2:	80 68       	ori	r24, 0x80	; 128
     3a4:	80 83       	st	Z, r24
     3a6:	80 81       	ld	r24, Z
     3a8:	84 60       	ori	r24, 0x04	; 4
     3aa:	80 83       	st	Z, r24
     3ac:	80 81       	ld	r24, Z
     3ae:	82 60       	ori	r24, 0x02	; 2
     3b0:	80 83       	st	Z, r24
     3b2:	80 81       	ld	r24, Z
     3b4:	81 60       	ori	r24, 0x01	; 1
     3b6:	80 83       	st	Z, r24
     3b8:	80 81       	ld	r24, Z
     3ba:	88 60       	ori	r24, 0x08	; 8
     3bc:	80 83       	st	Z, r24
     3be:	08 95       	ret

000003c0 <__vector_29>:



ISR(ADC_vect){
     3c0:	1f 92       	push	r1
     3c2:	0f 92       	push	r0
     3c4:	0f b6       	in	r0, 0x3f	; 63
     3c6:	0f 92       	push	r0
     3c8:	11 24       	eor	r1, r1
     3ca:	8f 93       	push	r24
     3cc:	9f 93       	push	r25
	ADC_ready = 1;
     3ce:	81 e0       	ldi	r24, 0x01	; 1
     3d0:	90 e0       	ldi	r25, 0x00	; 0
     3d2:	90 93 c1 02 	sts	0x02C1, r25
     3d6:	80 93 c0 02 	sts	0x02C0, r24
	//wake up the CPU
}
     3da:	9f 91       	pop	r25
     3dc:	8f 91       	pop	r24
     3de:	0f 90       	pop	r0
     3e0:	0f be       	out	0x3f, r0	; 63
     3e2:	0f 90       	pop	r0
     3e4:	1f 90       	pop	r1
     3e6:	18 95       	reti

000003e8 <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     3e8:	78 94       	sei
	TWI_Master_Initialise();
     3ea:	f8 d2       	rcall	.+1520   	; 0x9dc <TWI_Master_Initialise>
	cli();
     3ec:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     3ee:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     3f0:	51 9a       	sbi	0x0a, 1	; 10
     3f2:	08 95       	ret

000003f4 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     3f4:	cf 93       	push	r28
     3f6:	df 93       	push	r29
     3f8:	00 d0       	rcall	.+0      	; 0x3fa <DAC_send_data+0x6>
     3fa:	cd b7       	in	r28, 0x3d	; 61
     3fc:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     3fe:	90 e5       	ldi	r25, 0x50	; 80
     400:	99 83       	std	Y+1, r25	; 0x01
     402:	1a 82       	std	Y+2, r1	; 0x02
     404:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     406:	63 e0       	ldi	r22, 0x03	; 3
     408:	ce 01       	movw	r24, r28
     40a:	01 96       	adiw	r24, 0x01	; 1
     40c:	f1 d2       	rcall	.+1506   	; 0x9f0 <TWI_Start_Transceiver_With_Data>
}
     40e:	0f 90       	pop	r0
     410:	0f 90       	pop	r0
     412:	0f 90       	pop	r0
     414:	df 91       	pop	r29
     416:	cf 91       	pop	r28
     418:	08 95       	ret

0000041a <motor_set_dir>:
	motor_set_dir();
	DAC_send_data(motor_input);
}

void motor_set_dir(void){
	if (dir == LEFT){
     41a:	80 91 c2 02 	lds	r24, 0x02C2
     41e:	81 30       	cpi	r24, 0x01	; 1
     420:	31 f4       	brne	.+12     	; 0x42e <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     422:	e2 e0       	ldi	r30, 0x02	; 2
     424:	f1 e0       	ldi	r31, 0x01	; 1
     426:	80 81       	ld	r24, Z
     428:	8d 7f       	andi	r24, 0xFD	; 253
     42a:	80 83       	st	Z, r24
     42c:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH1);
     42e:	e2 e0       	ldi	r30, 0x02	; 2
     430:	f1 e0       	ldi	r31, 0x01	; 1
     432:	80 81       	ld	r24, Z
     434:	82 60       	ori	r24, 0x02	; 2
     436:	80 83       	st	Z, r24
     438:	08 95       	ret

0000043a <motor_drive>:

}


//Get joystick input 0-130: Left, 135-255: Right
void motor_drive(int motor_input){
     43a:	cf 93       	push	r28
     43c:	c8 2f       	mov	r28, r24
	motor_set_dir();
     43e:	ed df       	rcall	.-38     	; 0x41a <motor_set_dir>
	DAC_send_data(motor_input);
     440:	8c 2f       	mov	r24, r28
     442:	d8 df       	rcall	.-80     	; 0x3f4 <DAC_send_data>
}
     444:	cf 91       	pop	r28
     446:	08 95       	ret

00000448 <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     448:	e2 e0       	ldi	r30, 0x02	; 2
     44a:	f1 e0       	ldi	r31, 0x01	; 1
     44c:	80 81       	ld	r24, Z
     44e:	8f 7b       	andi	r24, 0xBF	; 191
     450:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     452:	2f ef       	ldi	r18, 0xFF	; 255
     454:	8a e6       	ldi	r24, 0x6A	; 106
     456:	93 e0       	ldi	r25, 0x03	; 3
     458:	21 50       	subi	r18, 0x01	; 1
     45a:	80 40       	sbci	r24, 0x00	; 0
     45c:	90 40       	sbci	r25, 0x00	; 0
     45e:	e1 f7       	brne	.-8      	; 0x458 <motor_reset_encoder+0x10>
     460:	00 c0       	rjmp	.+0      	; 0x462 <motor_reset_encoder+0x1a>
     462:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     464:	80 81       	ld	r24, Z
     466:	80 64       	ori	r24, 0x40	; 64
     468:	80 83       	st	Z, r24
     46a:	08 95       	ret

0000046c <motor_read_encoder>:
	//Reset
}

int16_t motor_read_encoder(void){
	clr_bit(PORTH, PH5);		//!OE low
     46c:	e2 e0       	ldi	r30, 0x02	; 2
     46e:	f1 e0       	ldi	r31, 0x01	; 1
     470:	80 81       	ld	r24, Z
     472:	8f 7d       	andi	r24, 0xDF	; 223
     474:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     476:	80 81       	ld	r24, Z
     478:	87 7f       	andi	r24, 0xF7	; 247
     47a:	80 83       	st	Z, r24
     47c:	2f ef       	ldi	r18, 0xFF	; 255
     47e:	89 ef       	ldi	r24, 0xF9	; 249
     480:	90 e0       	ldi	r25, 0x00	; 0
     482:	21 50       	subi	r18, 0x01	; 1
     484:	80 40       	sbci	r24, 0x00	; 0
     486:	90 40       	sbci	r25, 0x00	; 0
     488:	e1 f7       	brne	.-8      	; 0x482 <motor_read_encoder+0x16>
     48a:	00 c0       	rjmp	.+0      	; 0x48c <motor_read_encoder+0x20>
     48c:	00 00       	nop
	_delay_ms(20); 
	int16_t data = PINK << 8;	//Read MSB
     48e:	60 91 06 01 	lds	r22, 0x0106
     492:	70 e0       	ldi	r23, 0x00	; 0
     494:	76 2f       	mov	r23, r22
     496:	66 27       	eor	r22, r22
	set_bit(PORTH, PH3);		//SEL high
     498:	80 81       	ld	r24, Z
     49a:	88 60       	ori	r24, 0x08	; 8
     49c:	80 83       	st	Z, r24
     49e:	2f ef       	ldi	r18, 0xFF	; 255
     4a0:	89 ef       	ldi	r24, 0xF9	; 249
     4a2:	90 e0       	ldi	r25, 0x00	; 0
     4a4:	21 50       	subi	r18, 0x01	; 1
     4a6:	80 40       	sbci	r24, 0x00	; 0
     4a8:	90 40       	sbci	r25, 0x00	; 0
     4aa:	e1 f7       	brne	.-8      	; 0x4a4 <motor_read_encoder+0x38>
     4ac:	00 c0       	rjmp	.+0      	; 0x4ae <motor_read_encoder+0x42>
     4ae:	00 00       	nop
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     4b0:	80 91 06 01 	lds	r24, 0x0106
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
     4b4:	90 81       	ld	r25, Z
     4b6:	90 62       	ori	r25, 0x20	; 32
     4b8:	90 83       	st	Z, r25
	int16_t data = PINK << 8;	//Read MSB
	set_bit(PORTH, PH3);		//SEL high
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     4ba:	68 2b       	or	r22, r24
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
	
	return data*(-0.027);
     4bc:	88 27       	eor	r24, r24
     4be:	77 fd       	sbrc	r23, 7
     4c0:	80 95       	com	r24
     4c2:	98 2f       	mov	r25, r24
     4c4:	3e d4       	rcall	.+2172   	; 0xd42 <__floatsisf>
     4c6:	2b e1       	ldi	r18, 0x1B	; 27
     4c8:	3f e2       	ldi	r19, 0x2F	; 47
     4ca:	4d ed       	ldi	r20, 0xDD	; 221
     4cc:	5c eb       	ldi	r21, 0xBC	; 188
     4ce:	ed d4       	rcall	.+2522   	; 0xeaa <__mulsf3>
     4d0:	05 d4       	rcall	.+2058   	; 0xcdc <__fixsfsi>
}
     4d2:	cb 01       	movw	r24, r22
     4d4:	08 95       	ret

000004d6 <motor_calibration>:


void motor_calibration(void){
	
	//drive to left corner
	dir = LEFT;
     4d6:	81 e0       	ldi	r24, 0x01	; 1
     4d8:	80 93 c2 02 	sts	0x02C2, r24
	motor_drive(FULL_SPEED);
     4dc:	8f ef       	ldi	r24, 0xFF	; 255
     4de:	90 e0       	ldi	r25, 0x00	; 0
     4e0:	ac df       	rcall	.-168    	; 0x43a <motor_drive>
     4e2:	2f ef       	ldi	r18, 0xFF	; 255
     4e4:	89 e6       	ldi	r24, 0x69	; 105
     4e6:	98 e1       	ldi	r25, 0x18	; 24
     4e8:	21 50       	subi	r18, 0x01	; 1
     4ea:	80 40       	sbci	r24, 0x00	; 0
     4ec:	90 40       	sbci	r25, 0x00	; 0
     4ee:	e1 f7       	brne	.-8      	; 0x4e8 <motor_calibration+0x12>
     4f0:	00 c0       	rjmp	.+0      	; 0x4f2 <motor_calibration+0x1c>
     4f2:	00 00       	nop
	_delay_ms(500);
	
	//choose zero-position
	motor_reset_encoder();
     4f4:	a9 df       	rcall	.-174    	; 0x448 <motor_reset_encoder>
	printf("encoder value %d\n", motor_read_encoder());
     4f6:	ba df       	rcall	.-140    	; 0x46c <motor_read_encoder>
     4f8:	9f 93       	push	r25
     4fa:	8f 93       	push	r24
     4fc:	8b e5       	ldi	r24, 0x5B	; 91
     4fe:	92 e0       	ldi	r25, 0x02	; 2
     500:	9f 93       	push	r25
     502:	8f 93       	push	r24
     504:	85 d5       	rcall	.+2826   	; 0x1010 <printf>
	
	dir = RIGHT;
     506:	10 92 c2 02 	sts	0x02C2, r1
	motor_drive(FULL_SPEED);
     50a:	8f ef       	ldi	r24, 0xFF	; 255
     50c:	90 e0       	ldi	r25, 0x00	; 0
     50e:	95 df       	rcall	.-214    	; 0x43a <motor_drive>
     510:	2f ef       	ldi	r18, 0xFF	; 255
     512:	89 e6       	ldi	r24, 0x69	; 105
     514:	98 e1       	ldi	r25, 0x18	; 24
     516:	21 50       	subi	r18, 0x01	; 1
     518:	80 40       	sbci	r24, 0x00	; 0
     51a:	90 40       	sbci	r25, 0x00	; 0
     51c:	e1 f7       	brne	.-8      	; 0x516 <motor_calibration+0x40>
     51e:	00 c0       	rjmp	.+0      	; 0x520 <motor_calibration+0x4a>
     520:	00 00       	nop
	_delay_ms(500);
	right_pos = motor_read_encoder();
     522:	a4 df       	rcall	.-184    	; 0x46c <motor_read_encoder>
     524:	90 93 c4 02 	sts	0x02C4, r25
     528:	80 93 c3 02 	sts	0x02C3, r24
	motor_drive(STOP);
     52c:	80 e0       	ldi	r24, 0x00	; 0
     52e:	90 e0       	ldi	r25, 0x00	; 0
     530:	84 df       	rcall	.-248    	; 0x43a <motor_drive>
	printf("top %d\n", right_pos);
     532:	80 91 c4 02 	lds	r24, 0x02C4
     536:	8f 93       	push	r24
     538:	80 91 c3 02 	lds	r24, 0x02C3
     53c:	8f 93       	push	r24
     53e:	8d e6       	ldi	r24, 0x6D	; 109
     540:	92 e0       	ldi	r25, 0x02	; 2
     542:	9f 93       	push	r25
     544:	8f 93       	push	r24
     546:	64 d5       	rcall	.+2760   	; 0x1010 <printf>
     548:	8d b7       	in	r24, 0x3d	; 61
     54a:	9e b7       	in	r25, 0x3e	; 62
     54c:	08 96       	adiw	r24, 0x08	; 8
     54e:	0f b6       	in	r0, 0x3f	; 63
     550:	f8 94       	cli
     552:	9e bf       	out	0x3e, r25	; 62
     554:	0f be       	out	0x3f, r0	; 63
     556:	8d bf       	out	0x3d, r24	; 61
     558:	08 95       	ret

0000055a <motor_init>:
int prev_error = 0; 

 

void motor_init(void){
	DAC_init();
     55a:	46 df       	rcall	.-372    	; 0x3e8 <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     55c:	e1 e0       	ldi	r30, 0x01	; 1
     55e:	f1 e0       	ldi	r31, 0x01	; 1
     560:	80 81       	ld	r24, Z
     562:	80 61       	ori	r24, 0x10	; 16
     564:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     566:	a2 e0       	ldi	r26, 0x02	; 2
     568:	b1 e0       	ldi	r27, 0x01	; 1
     56a:	8c 91       	ld	r24, X
     56c:	80 61       	ori	r24, 0x10	; 16
     56e:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     570:	80 81       	ld	r24, Z
     572:	82 60       	ori	r24, 0x02	; 2
     574:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     576:	80 81       	ld	r24, Z
     578:	80 62       	ori	r24, 0x20	; 32
     57a:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     57c:	80 81       	ld	r24, Z
     57e:	88 60       	ori	r24, 0x08	; 8
     580:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     582:	80 81       	ld	r24, Z
     584:	80 64       	ori	r24, 0x40	; 64
     586:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     588:	8c 91       	ld	r24, X
     58a:	80 62       	ori	r24, 0x20	; 32
     58c:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     58e:	8c 91       	ld	r24, X
     590:	80 64       	ori	r24, 0x40	; 64
     592:	8c 93       	st	X, r24
	
	
	
	DDRK = 0x00;
     594:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     598:	57 df       	rcall	.-338    	; 0x448 <motor_reset_encoder>
	
	sei();
     59a:	78 94       	sei
	motor_calibration();
     59c:	9c df       	rcall	.-200    	; 0x4d6 <motor_calibration>
	cli();
     59e:	f8 94       	cli
		
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     5a0:	e0 e9       	ldi	r30, 0x90	; 144
     5a2:	f0 e0       	ldi	r31, 0x00	; 0
     5a4:	80 81       	ld	r24, Z
     5a6:	8d 7f       	andi	r24, 0xFD	; 253
     5a8:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     5aa:	80 81       	ld	r24, Z
     5ac:	8e 7f       	andi	r24, 0xFE	; 254
     5ae:	80 83       	st	Z, r24
	
	//Prescaler Fosc/8
	set_bit(TCCR3B, CS31);
     5b0:	e1 e9       	ldi	r30, 0x91	; 145
     5b2:	f0 e0       	ldi	r31, 0x00	; 0
     5b4:	80 81       	ld	r24, Z
     5b6:	82 60       	ori	r24, 0x02	; 2
     5b8:	80 83       	st	Z, r24
	
	
	
	
	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     5ba:	e1 e7       	ldi	r30, 0x71	; 113
     5bc:	f0 e0       	ldi	r31, 0x00	; 0
     5be:	80 81       	ld	r24, Z
     5c0:	81 60       	ori	r24, 0x01	; 1
     5c2:	80 83       	st	Z, r24
     5c4:	08 95       	ret

000005c6 <motor_PI>:
	motor_drive(STOP);
	printf("top %d\n", right_pos);
}


int motor_PI(int slider_value){
     5c6:	cf 92       	push	r12
     5c8:	df 92       	push	r13
     5ca:	ef 92       	push	r14
     5cc:	ff 92       	push	r15
     5ce:	cf 93       	push	r28
     5d0:	df 93       	push	r29
     5d2:	ec 01       	movw	r28, r24
	static float integral = 0; 
	int error = slider_value - motor_read_encoder(); 
     5d4:	4b df       	rcall	.-362    	; 0x46c <motor_read_encoder>
     5d6:	c8 1b       	sub	r28, r24
     5d8:	d9 0b       	sbc	r29, r25
	if (error > 0){
     5da:	1c 16       	cp	r1, r28
     5dc:	1d 06       	cpc	r1, r29
     5de:	1c f4       	brge	.+6      	; 0x5e6 <motor_PI+0x20>
		dir = RIGHT;
     5e0:	10 92 c2 02 	sts	0x02C2, r1
     5e4:	03 c0       	rjmp	.+6      	; 0x5ec <motor_PI+0x26>
	} else{
		dir = LEFT; 
     5e6:	81 e0       	ldi	r24, 0x01	; 1
     5e8:	80 93 c2 02 	sts	0x02C2, r24
	}
	
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
     5ec:	7e 01       	movw	r14, r28
     5ee:	dd 23       	and	r29, r29
     5f0:	24 f4       	brge	.+8      	; 0x5fa <motor_PI+0x34>
     5f2:	ee 24       	eor	r14, r14
     5f4:	ff 24       	eor	r15, r15
     5f6:	ec 1a       	sub	r14, r28
     5f8:	fd 0a       	sbc	r15, r29
     5fa:	83 e0       	ldi	r24, 0x03	; 3
     5fc:	e8 16       	cp	r14, r24
     5fe:	f1 04       	cpc	r15, r1
     600:	f4 f0       	brlt	.+60     	; 0x63e <motor_PI+0x78>
		integral = integral + error*dt;
     602:	be 01       	movw	r22, r28
     604:	88 27       	eor	r24, r24
     606:	77 fd       	sbrc	r23, 7
     608:	80 95       	com	r24
     60a:	98 2f       	mov	r25, r24
     60c:	9a d3       	rcall	.+1844   	; 0xd42 <__floatsisf>
     60e:	2f e6       	ldi	r18, 0x6F	; 111
     610:	32 e1       	ldi	r19, 0x12	; 18
     612:	43 e0       	ldi	r20, 0x03	; 3
     614:	5d e3       	ldi	r21, 0x3D	; 61
     616:	49 d4       	rcall	.+2194   	; 0xeaa <__mulsf3>
     618:	9b 01       	movw	r18, r22
     61a:	ac 01       	movw	r20, r24
     61c:	60 91 b0 02 	lds	r22, 0x02B0
     620:	70 91 b1 02 	lds	r23, 0x02B1
     624:	80 91 b2 02 	lds	r24, 0x02B2
     628:	90 91 b3 02 	lds	r25, 0x02B3
     62c:	87 d2       	rcall	.+1294   	; 0xb3c <__addsf3>
     62e:	60 93 b0 02 	sts	0x02B0, r22
     632:	70 93 b1 02 	sts	0x02B1, r23
     636:	80 93 b2 02 	sts	0x02B2, r24
     63a:	90 93 b3 02 	sts	0x02B3, r25
	} 
	float derivate = (error - prev_error)/dt;
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     63e:	b7 01       	movw	r22, r14
     640:	88 27       	eor	r24, r24
     642:	77 fd       	sbrc	r23, 7
     644:	80 95       	com	r24
     646:	98 2f       	mov	r25, r24
     648:	7c d3       	rcall	.+1784   	; 0xd42 <__floatsisf>
     64a:	6b 01       	movw	r12, r22
     64c:	7c 01       	movw	r14, r24
     64e:	2a e0       	ldi	r18, 0x0A	; 10
     650:	37 ed       	ldi	r19, 0xD7	; 215
     652:	43 e2       	ldi	r20, 0x23	; 35
     654:	5c e3       	ldi	r21, 0x3C	; 60
     656:	60 91 b0 02 	lds	r22, 0x02B0
     65a:	70 91 b1 02 	lds	r23, 0x02B1
     65e:	80 91 b2 02 	lds	r24, 0x02B2
     662:	90 91 b3 02 	lds	r25, 0x02B3
     666:	21 d4       	rcall	.+2114   	; 0xeaa <__mulsf3>
     668:	9b 01       	movw	r18, r22
     66a:	ac 01       	movw	r20, r24
     66c:	c7 01       	movw	r24, r14
     66e:	b6 01       	movw	r22, r12
     670:	65 d2       	rcall	.+1226   	; 0xb3c <__addsf3>
     672:	6b 01       	movw	r12, r22
     674:	7c 01       	movw	r14, r24
	
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
		integral = integral + error*dt;
	} 
	float derivate = (error - prev_error)/dt;
     676:	80 91 b4 02 	lds	r24, 0x02B4
     67a:	90 91 b5 02 	lds	r25, 0x02B5
     67e:	be 01       	movw	r22, r28
     680:	68 1b       	sub	r22, r24
     682:	79 0b       	sbc	r23, r25
     684:	88 27       	eor	r24, r24
     686:	77 fd       	sbrc	r23, 7
     688:	80 95       	com	r24
     68a:	98 2f       	mov	r25, r24
     68c:	5a d3       	rcall	.+1716   	; 0xd42 <__floatsisf>
     68e:	2f e6       	ldi	r18, 0x6F	; 111
     690:	32 e1       	ldi	r19, 0x12	; 18
     692:	43 e0       	ldi	r20, 0x03	; 3
     694:	5d e3       	ldi	r21, 0x3D	; 61
     696:	ba d2       	rcall	.+1396   	; 0xc0c <__divsf3>
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     698:	2d ec       	ldi	r18, 0xCD	; 205
     69a:	3c ec       	ldi	r19, 0xCC	; 204
     69c:	4c ec       	ldi	r20, 0xCC	; 204
     69e:	5d e3       	ldi	r21, 0x3D	; 61
     6a0:	04 d4       	rcall	.+2056   	; 0xeaa <__mulsf3>
     6a2:	9b 01       	movw	r18, r22
     6a4:	ac 01       	movw	r20, r24
     6a6:	c7 01       	movw	r24, r14
     6a8:	b6 01       	movw	r22, r12
     6aa:	48 d2       	rcall	.+1168   	; 0xb3c <__addsf3>
     6ac:	17 d3       	rcall	.+1582   	; 0xcdc <__fixsfsi>
     6ae:	77 23       	and	r23, r23
     6b0:	14 f4       	brge	.+4      	; 0x6b6 <motor_PI+0xf0>
     6b2:	60 e0       	ldi	r22, 0x00	; 0
     6b4:	70 e0       	ldi	r23, 0x00	; 0
	if (output > MAX) {
		output = MAX;
	} else if (output < MIN){
		output = MIN;
	} 
	prev_error = error;
     6b6:	d0 93 b5 02 	sts	0x02B5, r29
     6ba:	c0 93 b4 02 	sts	0x02B4, r28
     6be:	cb 01       	movw	r24, r22
     6c0:	6f 3f       	cpi	r22, 0xFF	; 255
     6c2:	71 05       	cpc	r23, r1
     6c4:	19 f0       	breq	.+6      	; 0x6cc <motor_PI+0x106>
     6c6:	14 f0       	brlt	.+4      	; 0x6cc <motor_PI+0x106>
     6c8:	8f ef       	ldi	r24, 0xFF	; 255
     6ca:	90 e0       	ldi	r25, 0x00	; 0
	return output;
}
     6cc:	df 91       	pop	r29
     6ce:	cf 91       	pop	r28
     6d0:	ff 90       	pop	r15
     6d2:	ef 90       	pop	r14
     6d4:	df 90       	pop	r13
     6d6:	cf 90       	pop	r12
     6d8:	08 95       	ret

000006da <servo_init>:
#include "driver_servo.h"
#include <stdio.h>
#include <avr/io.h>
#include "driver_uart.h"
void servo_init(void){
	pwm_init();
     6da:	25 d1       	rcall	.+586    	; 0x926 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     6dc:	66 ea       	ldi	r22, 0xA6	; 166
     6de:	7b e9       	ldi	r23, 0x9B	; 155
     6e0:	84 ec       	ldi	r24, 0xC4	; 196
     6e2:	9a e3       	ldi	r25, 0x3A	; 58
     6e4:	47 c1       	rjmp	.+654    	; 0x974 <pwm_set_pulse_width>
     6e6:	08 95       	ret

000006e8 <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     6e8:	88 38       	cpi	r24, 0x88	; 136
     6ea:	a8 f0       	brcs	.+42     	; 0x716 <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     6ec:	68 2f       	mov	r22, r24
     6ee:	70 e0       	ldi	r23, 0x00	; 0
     6f0:	64 58       	subi	r22, 0x84	; 132
     6f2:	71 09       	sbc	r23, r1
     6f4:	88 27       	eor	r24, r24
     6f6:	77 fd       	sbrc	r23, 7
     6f8:	80 95       	com	r24
     6fa:	98 2f       	mov	r25, r24
     6fc:	22 d3       	rcall	.+1604   	; 0xd42 <__floatsisf>
     6fe:	2d eb       	ldi	r18, 0xBD	; 189
     700:	37 e3       	ldi	r19, 0x37	; 55
     702:	46 e8       	ldi	r20, 0x86	; 134
     704:	56 e3       	ldi	r21, 0x36	; 54
     706:	d1 d3       	rcall	.+1954   	; 0xeaa <__mulsf3>
     708:	26 ea       	ldi	r18, 0xA6	; 166
     70a:	3b e9       	ldi	r19, 0x9B	; 155
     70c:	44 ec       	ldi	r20, 0xC4	; 196
     70e:	5a e3       	ldi	r21, 0x3A	; 58
     710:	15 d2       	rcall	.+1066   	; 0xb3c <__addsf3>
     712:	30 c1       	rjmp	.+608    	; 0x974 <pwm_set_pulse_width>
     714:	08 95       	ret
	}
	else if (dir < 130){
     716:	82 38       	cpi	r24, 0x82	; 130
     718:	88 f4       	brcc	.+34     	; 0x73c <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     71a:	68 2f       	mov	r22, r24
     71c:	70 e0       	ldi	r23, 0x00	; 0
     71e:	80 e0       	ldi	r24, 0x00	; 0
     720:	90 e0       	ldi	r25, 0x00	; 0
     722:	0f d3       	rcall	.+1566   	; 0xd42 <__floatsisf>
     724:	2d eb       	ldi	r18, 0xBD	; 189
     726:	37 e3       	ldi	r19, 0x37	; 55
     728:	46 e8       	ldi	r20, 0x86	; 134
     72a:	56 e3       	ldi	r21, 0x36	; 54
     72c:	be d3       	rcall	.+1916   	; 0xeaa <__mulsf3>
     72e:	2a ef       	ldi	r18, 0xFA	; 250
     730:	3d ee       	ldi	r19, 0xED	; 237
     732:	4b e6       	ldi	r20, 0x6B	; 107
     734:	5a e3       	ldi	r21, 0x3A	; 58
     736:	02 d2       	rcall	.+1028   	; 0xb3c <__addsf3>
     738:	1d c1       	rjmp	.+570    	; 0x974 <pwm_set_pulse_width>
     73a:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     73c:	66 ea       	ldi	r22, 0xA6	; 166
     73e:	7b e9       	ldi	r23, 0x9B	; 155
     740:	84 ec       	ldi	r24, 0xC4	; 196
     742:	9a e3       	ldi	r25, 0x3A	; 58
     744:	17 c1       	rjmp	.+558    	; 0x974 <pwm_set_pulse_width>
     746:	08 95       	ret

00000748 <solenoid_init>:
#include <util/delay.h>


void solenoid_init(void){
	//Set solenoidpin(A1 == PF1) to output
	set_bit(DDRF, PF1);
     748:	81 9a       	sbi	0x10, 1	; 16
	set_bit(PORTF, PF1);
     74a:	89 9a       	sbi	0x11, 1	; 17
     74c:	08 95       	ret

0000074e <solenoid_shoot>:
}

void solenoid_shoot(void){
	clr_bit(PORTF, PF1);
     74e:	89 98       	cbi	0x11, 1	; 17
     750:	2f ef       	ldi	r18, 0xFF	; 255
     752:	80 e7       	ldi	r24, 0x70	; 112
     754:	92 e0       	ldi	r25, 0x02	; 2
     756:	21 50       	subi	r18, 0x01	; 1
     758:	80 40       	sbci	r24, 0x00	; 0
     75a:	90 40       	sbci	r25, 0x00	; 0
     75c:	e1 f7       	brne	.-8      	; 0x756 <solenoid_shoot+0x8>
     75e:	00 c0       	rjmp	.+0      	; 0x760 <solenoid_shoot+0x12>
     760:	00 00       	nop
	_delay_ms(50); 
	set_bit(PORTF, PF1);
     762:	89 9a       	sbi	0x11, 1	; 17
     764:	08 95       	ret

00000766 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     766:	e0 ec       	ldi	r30, 0xC0	; 192
     768:	f0 e0       	ldi	r31, 0x00	; 0
     76a:	90 81       	ld	r25, Z
     76c:	95 ff       	sbrs	r25, 5
     76e:	fd cf       	rjmp	.-6      	; 0x76a <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     770:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     774:	80 e0       	ldi	r24, 0x00	; 0
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	08 95       	ret

0000077a <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     77a:	e0 ec       	ldi	r30, 0xC0	; 192
     77c:	f0 e0       	ldi	r31, 0x00	; 0
     77e:	80 81       	ld	r24, Z
     780:	88 23       	and	r24, r24
     782:	ec f7       	brge	.-6      	; 0x77e <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     784:	80 91 c6 00 	lds	r24, 0x00C6
}
     788:	08 95       	ret

0000078a <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     78a:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     78e:	88 e1       	ldi	r24, 0x18	; 24
     790:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     794:	6d eb       	ldi	r22, 0xBD	; 189
     796:	73 e0       	ldi	r23, 0x03	; 3
     798:	83 eb       	ldi	r24, 0xB3	; 179
     79a:	93 e0       	ldi	r25, 0x03	; 3
     79c:	ef d3       	rcall	.+2014   	; 0xf7c <fdevopen>
     79e:	90 93 c6 02 	sts	0x02C6, r25
     7a2:	80 93 c5 02 	sts	0x02C5, r24
	
	
	return 0; 
}
     7a6:	80 e0       	ldi	r24, 0x00	; 0
     7a8:	90 e0       	ldi	r25, 0x00	; 0
     7aa:	08 95       	ret

000007ac <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     7ac:	a9 d0       	rcall	.+338    	; 0x900 <SPI_activate_SS>
     7ae:	80 ec       	ldi	r24, 0xC0	; 192
     7b0:	a1 d0       	rcall	.+322    	; 0x8f4 <SPI_read_write>
     7b2:	a8 c0       	rjmp	.+336    	; 0x904 <SPI_deactivate_SS>
     7b4:	08 95       	ret

000007b6 <MCP2515_read>:
     7b6:	cf 93       	push	r28
     7b8:	c8 2f       	mov	r28, r24
     7ba:	a2 d0       	rcall	.+324    	; 0x900 <SPI_activate_SS>
     7bc:	83 e0       	ldi	r24, 0x03	; 3
     7be:	9a d0       	rcall	.+308    	; 0x8f4 <SPI_read_write>
     7c0:	8c 2f       	mov	r24, r28
     7c2:	98 d0       	rcall	.+304    	; 0x8f4 <SPI_read_write>
     7c4:	80 e0       	ldi	r24, 0x00	; 0
     7c6:	96 d0       	rcall	.+300    	; 0x8f4 <SPI_read_write>
     7c8:	c8 2f       	mov	r28, r24
     7ca:	9c d0       	rcall	.+312    	; 0x904 <SPI_deactivate_SS>
     7cc:	8c 2f       	mov	r24, r28
     7ce:	cf 91       	pop	r28
     7d0:	08 95       	ret

000007d2 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     7d2:	1f 93       	push	r17
     7d4:	cf 93       	push	r28
     7d6:	df 93       	push	r29
     7d8:	18 2f       	mov	r17, r24
     7da:	d6 2f       	mov	r29, r22
     7dc:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     7de:	90 d0       	rcall	.+288    	; 0x900 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     7e0:	85 e0       	ldi	r24, 0x05	; 5
     7e2:	88 d0       	rcall	.+272    	; 0x8f4 <SPI_read_write>
	SPI_read_write(address);
     7e4:	81 2f       	mov	r24, r17
     7e6:	86 d0       	rcall	.+268    	; 0x8f4 <SPI_read_write>
	SPI_read_write(mask_byte);
     7e8:	8d 2f       	mov	r24, r29
     7ea:	84 d0       	rcall	.+264    	; 0x8f4 <SPI_read_write>
	SPI_read_write(data_byte);
     7ec:	8c 2f       	mov	r24, r28
     7ee:	82 d0       	rcall	.+260    	; 0x8f4 <SPI_read_write>
	SPI_deactivate_SS();
     7f0:	89 d0       	rcall	.+274    	; 0x904 <SPI_deactivate_SS>
     7f2:	df 91       	pop	r29
     7f4:	cf 91       	pop	r28
     7f6:	1f 91       	pop	r17
     7f8:	08 95       	ret

000007fa <main>:
uint8_t slider_pos_r = 132;
int output = 0;
int flag = 0;

int main(void)
{
     7fa:	cf 93       	push	r28
     7fc:	df 93       	push	r29
     7fe:	cd b7       	in	r28, 0x3d	; 61
     800:	de b7       	in	r29, 0x3e	; 62
     802:	2c 97       	sbiw	r28, 0x0c	; 12
     804:	0f b6       	in	r0, 0x3f	; 63
     806:	f8 94       	cli
     808:	de bf       	out	0x3e, r29	; 62
     80a:	0f be       	out	0x3f, r0	; 63
     80c:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     80e:	f8 94       	cli
	UART_init(MYUBRR);
     810:	87 e6       	ldi	r24, 0x67	; 103
     812:	90 e0       	ldi	r25, 0x00	; 0
     814:	ba df       	rcall	.-140    	; 0x78a <UART_init>
	CAN_init();
     816:	d8 dc       	rcall	.-1616   	; 0x1c8 <CAN_init>
	servo_init();
     818:	60 df       	rcall	.-320    	; 0x6da <servo_init>
	ADC_init();
     81a:	bf dd       	rcall	.-1154   	; 0x39a <ADC_init>
	motor_init();
     81c:	9e de       	rcall	.-708    	; 0x55a <motor_init>
	solenoid_init();
     81e:	94 df       	rcall	.-216    	; 0x748 <solenoid_init>
	sei();			//global interrupt enable
     820:	78 94       	sei
			
			slider_pos_r = recieve_msg.data[0];
			uint8_t joystick_pos_x = recieve_msg.data[1];
			int solenoid_button = recieve_msg.data[2];
			
			printf("x_pos %d \t ", joystick_pos_x);
     822:	0f 2e       	mov	r0, r31
     824:	f3 e8       	ldi	r31, 0x83	; 131
     826:	cf 2e       	mov	r12, r31
     828:	f2 e0       	ldi	r31, 0x02	; 2
     82a:	df 2e       	mov	r13, r31
     82c:	f0 2d       	mov	r31, r0
			printf("Button %d \t ", solenoid_button);
     82e:	0f 2e       	mov	r0, r31
     830:	ff e8       	ldi	r31, 0x8F	; 143
     832:	ef 2e       	mov	r14, r31
     834:	f2 e0       	ldi	r31, 0x02	; 2
     836:	ff 2e       	mov	r15, r31
     838:	f0 2d       	mov	r31, r0
			printf("slider r %d \n", slider_pos_r);
     83a:	0c e9       	ldi	r16, 0x9C	; 156
     83c:	12 e0       	ldi	r17, 0x02	; 2
	while(1)
	{	
		
	
		//printf("ENCODER: %d\n",motor_read_encoder());
		if(rx_int_flag){
     83e:	80 91 b8 02 	lds	r24, 0x02B8
     842:	88 23       	and	r24, r24
     844:	69 f1       	breq	.+90     	; 0x8a0 <main+0xa6>
			printf("can received \n");
     846:	85 e7       	ldi	r24, 0x75	; 117
     848:	92 e0       	ldi	r25, 0x02	; 2
     84a:	f3 d3       	rcall	.+2022   	; 0x1032 <puts>
			
			Message recieve_msg = CAN_recieve();
     84c:	ce 01       	movw	r24, r28
     84e:	01 96       	adiw	r24, 0x01	; 1
     850:	05 dd       	rcall	.-1526   	; 0x25c <CAN_recieve>
			
			slider_pos_r = recieve_msg.data[0];
     852:	8d 81       	ldd	r24, Y+5	; 0x05
     854:	80 93 06 02 	sts	0x0206, r24
			uint8_t joystick_pos_x = recieve_msg.data[1];
     858:	9e 80       	ldd	r9, Y+6	; 0x06
			int solenoid_button = recieve_msg.data[2];
     85a:	8f 80       	ldd	r8, Y+7	; 0x07
     85c:	a8 2c       	mov	r10, r8
     85e:	b1 2c       	mov	r11, r1
			
			printf("x_pos %d \t ", joystick_pos_x);
     860:	1f 92       	push	r1
     862:	9f 92       	push	r9
     864:	df 92       	push	r13
     866:	cf 92       	push	r12
     868:	d3 d3       	rcall	.+1958   	; 0x1010 <printf>
			printf("Button %d \t ", solenoid_button);
     86a:	1f 92       	push	r1
     86c:	8f 92       	push	r8
     86e:	ff 92       	push	r15
     870:	ef 92       	push	r14
     872:	ce d3       	rcall	.+1948   	; 0x1010 <printf>
			printf("slider r %d \n", slider_pos_r);
     874:	80 91 06 02 	lds	r24, 0x0206
     878:	1f 92       	push	r1
     87a:	8f 93       	push	r24
     87c:	1f 93       	push	r17
     87e:	0f 93       	push	r16
     880:	c7 d3       	rcall	.+1934   	; 0x1010 <printf>
			servo_set_pos(joystick_pos_x);
     882:	89 2d       	mov	r24, r9
     884:	31 df       	rcall	.-414    	; 0x6e8 <servo_set_pos>
			
			if (solenoid_button == 2){
     886:	0f b6       	in	r0, 0x3f	; 63
     888:	f8 94       	cli
     88a:	de bf       	out	0x3e, r29	; 62
     88c:	0f be       	out	0x3f, r0	; 63
     88e:	cd bf       	out	0x3d, r28	; 61
     890:	92 e0       	ldi	r25, 0x02	; 2
     892:	a9 16       	cp	r10, r25
     894:	b1 04       	cpc	r11, r1
     896:	21 f4       	brne	.+8      	; 0x8a0 <main+0xa6>
				printf("shoot\n");
     898:	8a ea       	ldi	r24, 0xAA	; 170
     89a:	92 e0       	ldi	r25, 0x02	; 2
     89c:	ca d3       	rcall	.+1940   	; 0x1032 <puts>
				solenoid_shoot();
     89e:	57 df       	rcall	.-338    	; 0x74e <solenoid_shoot>
			
			
			
		}
		
		if(flag == 1){
     8a0:	80 91 b6 02 	lds	r24, 0x02B6
     8a4:	90 91 b7 02 	lds	r25, 0x02B7
     8a8:	01 97       	sbiw	r24, 0x01	; 1
     8aa:	49 f4       	brne	.+18     	; 0x8be <main+0xc4>
			motor_drive(motor_PI(slider_pos_r));
     8ac:	80 91 06 02 	lds	r24, 0x0206
     8b0:	90 e0       	ldi	r25, 0x00	; 0
     8b2:	89 de       	rcall	.-750    	; 0x5c6 <motor_PI>
     8b4:	c2 dd       	rcall	.-1148   	; 0x43a <motor_drive>
			flag = 0;
     8b6:	10 92 b7 02 	sts	0x02B7, r1
     8ba:	10 92 b6 02 	sts	0x02B6, r1
     8be:	8f e9       	ldi	r24, 0x9F	; 159
     8c0:	9f e0       	ldi	r25, 0x0F	; 15
     8c2:	01 97       	sbiw	r24, 0x01	; 1
     8c4:	f1 f7       	brne	.-4      	; 0x8c2 <main+0xc8>
     8c6:	00 c0       	rjmp	.+0      	; 0x8c8 <main+0xce>
     8c8:	00 00       	nop
     8ca:	b9 cf       	rjmp	.-142    	; 0x83e <main+0x44>

000008cc <__vector_35>:
		
	}
	return 0;
}

ISR(TIMER3_OVF_vect){
     8cc:	1f 92       	push	r1
     8ce:	0f 92       	push	r0
     8d0:	0f b6       	in	r0, 0x3f	; 63
     8d2:	0f 92       	push	r0
     8d4:	11 24       	eor	r1, r1
     8d6:	8f 93       	push	r24
     8d8:	9f 93       	push	r25

	flag = 1;
     8da:	81 e0       	ldi	r24, 0x01	; 1
     8dc:	90 e0       	ldi	r25, 0x00	; 0
     8de:	90 93 b7 02 	sts	0x02B7, r25
     8e2:	80 93 b6 02 	sts	0x02B6, r24
     8e6:	9f 91       	pop	r25
     8e8:	8f 91       	pop	r24
     8ea:	0f 90       	pop	r0
     8ec:	0f be       	out	0x3f, r0	; 63
     8ee:	0f 90       	pop	r0
     8f0:	1f 90       	pop	r1
     8f2:	18 95       	reti

000008f4 <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     8f4:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     8f6:	0d b4       	in	r0, 0x2d	; 45
     8f8:	07 fe       	sbrs	r0, 7
     8fa:	fd cf       	rjmp	.-6      	; 0x8f6 <SPI_read_write+0x2>
	
	return SPDR;
     8fc:	8e b5       	in	r24, 0x2e	; 46
}
     8fe:	08 95       	ret

00000900 <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     900:	2f 98       	cbi	0x05, 7	; 5
     902:	08 95       	ret

00000904 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     904:	2f 9a       	sbi	0x05, 7	; 5
     906:	08 95       	ret

00000908 <SPI_init>:
	
	//Data order MSB transmitted first
	//clr_bit(SPCR, DORD);
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     908:	8c b5       	in	r24, 0x2c	; 44
     90a:	80 61       	ori	r24, 0x10	; 16
     90c:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     90e:	8c b5       	in	r24, 0x2c	; 44
     910:	81 60       	ori	r24, 0x01	; 1
     912:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     914:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     916:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     918:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     91a:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     91c:	8c b5       	in	r24, 0x2c	; 44
     91e:	80 64       	ori	r24, 0x40	; 64
     920:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     922:	f0 cf       	rjmp	.-32     	; 0x904 <SPI_deactivate_SS>
     924:	08 95       	ret

00000926 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     926:	e0 e8       	ldi	r30, 0x80	; 128
     928:	f0 e0       	ldi	r31, 0x00	; 0
     92a:	80 81       	ld	r24, Z
     92c:	80 68       	ori	r24, 0x80	; 128
     92e:	80 83       	st	Z, r24
     930:	80 81       	ld	r24, Z
     932:	8f 7b       	andi	r24, 0xBF	; 191
     934:	80 83       	st	Z, r24
     936:	80 81       	ld	r24, Z
     938:	82 60       	ori	r24, 0x02	; 2
     93a:	80 83       	st	Z, r24
     93c:	80 81       	ld	r24, Z
     93e:	8e 7f       	andi	r24, 0xFE	; 254
     940:	80 83       	st	Z, r24
     942:	e1 e8       	ldi	r30, 0x81	; 129
     944:	f0 e0       	ldi	r31, 0x00	; 0
     946:	80 81       	ld	r24, Z
     948:	88 60       	ori	r24, 0x08	; 8
     94a:	80 83       	st	Z, r24
     94c:	80 81       	ld	r24, Z
     94e:	80 61       	ori	r24, 0x10	; 16
     950:	80 83       	st	Z, r24
     952:	80 81       	ld	r24, Z
     954:	84 60       	ori	r24, 0x04	; 4
     956:	80 83       	st	Z, r24
     958:	80 81       	ld	r24, Z
     95a:	8d 7f       	andi	r24, 0xFD	; 253
     95c:	80 83       	st	Z, r24
     95e:	80 81       	ld	r24, Z
     960:	8e 7f       	andi	r24, 0xFE	; 254
     962:	80 83       	st	Z, r24
     964:	25 9a       	sbi	0x04, 5	; 4
     966:	81 ee       	ldi	r24, 0xE1	; 225
     968:	94 e0       	ldi	r25, 0x04	; 4
     96a:	90 93 87 00 	sts	0x0087, r25
     96e:	80 93 86 00 	sts	0x0086, r24
     972:	08 95       	ret

00000974 <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     974:	cf 92       	push	r12
     976:	df 92       	push	r13
     978:	ef 92       	push	r14
     97a:	ff 92       	push	r15
     97c:	cf 93       	push	r28
     97e:	6b 01       	movw	r12, r22
     980:	7c 01       	movw	r14, r24
	cli();
     982:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     984:	c1 e0       	ldi	r28, 0x01	; 1
     986:	2a ef       	ldi	r18, 0xFA	; 250
     988:	3d ee       	ldi	r19, 0xED	; 237
     98a:	4b e6       	ldi	r20, 0x6B	; 107
     98c:	5a e3       	ldi	r21, 0x3A	; 58
     98e:	89 d2       	rcall	.+1298   	; 0xea2 <__gesf2>
     990:	18 16       	cp	r1, r24
     992:	0c f0       	brlt	.+2      	; 0x996 <pwm_set_pulse_width+0x22>
     994:	c0 e0       	ldi	r28, 0x00	; 0
     996:	cc 23       	and	r28, r28
     998:	d1 f0       	breq	.+52     	; 0x9ce <pwm_set_pulse_width+0x5a>
     99a:	27 e2       	ldi	r18, 0x27	; 39
     99c:	30 ea       	ldi	r19, 0xA0	; 160
     99e:	49 e0       	ldi	r20, 0x09	; 9
     9a0:	5b e3       	ldi	r21, 0x3B	; 59
     9a2:	c7 01       	movw	r24, r14
     9a4:	b6 01       	movw	r22, r12
     9a6:	2e d1       	rcall	.+604    	; 0xc04 <__cmpsf2>
     9a8:	88 23       	and	r24, r24
     9aa:	8c f4       	brge	.+34     	; 0x9ce <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     9ac:	20 e0       	ldi	r18, 0x00	; 0
     9ae:	34 e2       	ldi	r19, 0x24	; 36
     9b0:	44 e7       	ldi	r20, 0x74	; 116
     9b2:	57 e4       	ldi	r21, 0x47	; 71
     9b4:	c7 01       	movw	r24, r14
     9b6:	b6 01       	movw	r22, r12
     9b8:	78 d2       	rcall	.+1264   	; 0xeaa <__mulsf3>
     9ba:	20 e0       	ldi	r18, 0x00	; 0
     9bc:	30 e0       	ldi	r19, 0x00	; 0
     9be:	40 e0       	ldi	r20, 0x00	; 0
     9c0:	5f e3       	ldi	r21, 0x3F	; 63
     9c2:	bb d0       	rcall	.+374    	; 0xb3a <__subsf3>
     9c4:	90 d1       	rcall	.+800    	; 0xce6 <__fixunssfsi>
		OCR1A = pulse;
     9c6:	70 93 89 00 	sts	0x0089, r23
     9ca:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     9ce:	78 94       	sei
}
     9d0:	cf 91       	pop	r28
     9d2:	ff 90       	pop	r15
     9d4:	ef 90       	pop	r14
     9d6:	df 90       	pop	r13
     9d8:	cf 90       	pop	r12
     9da:	08 95       	ret

000009dc <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     9dc:	8c e0       	ldi	r24, 0x0C	; 12
     9de:	80 93 b8 00 	sts	0x00B8, r24
     9e2:	8f ef       	ldi	r24, 0xFF	; 255
     9e4:	80 93 bb 00 	sts	0x00BB, r24
     9e8:	84 e0       	ldi	r24, 0x04	; 4
     9ea:	80 93 bc 00 	sts	0x00BC, r24
     9ee:	08 95       	ret

000009f0 <TWI_Start_Transceiver_With_Data>:
     9f0:	ec eb       	ldi	r30, 0xBC	; 188
     9f2:	f0 e0       	ldi	r31, 0x00	; 0
     9f4:	20 81       	ld	r18, Z
     9f6:	20 fd       	sbrc	r18, 0
     9f8:	fd cf       	rjmp	.-6      	; 0x9f4 <TWI_Start_Transceiver_With_Data+0x4>
     9fa:	60 93 bb 02 	sts	0x02BB, r22
     9fe:	fc 01       	movw	r30, r24
     a00:	20 81       	ld	r18, Z
     a02:	20 93 bc 02 	sts	0x02BC, r18
     a06:	20 fd       	sbrc	r18, 0
     a08:	0c c0       	rjmp	.+24     	; 0xa22 <TWI_Start_Transceiver_With_Data+0x32>
     a0a:	62 30       	cpi	r22, 0x02	; 2
     a0c:	50 f0       	brcs	.+20     	; 0xa22 <TWI_Start_Transceiver_With_Data+0x32>
     a0e:	dc 01       	movw	r26, r24
     a10:	11 96       	adiw	r26, 0x01	; 1
     a12:	ed eb       	ldi	r30, 0xBD	; 189
     a14:	f2 e0       	ldi	r31, 0x02	; 2
     a16:	81 e0       	ldi	r24, 0x01	; 1
     a18:	9d 91       	ld	r25, X+
     a1a:	91 93       	st	Z+, r25
     a1c:	8f 5f       	subi	r24, 0xFF	; 255
     a1e:	86 13       	cpse	r24, r22
     a20:	fb cf       	rjmp	.-10     	; 0xa18 <TWI_Start_Transceiver_With_Data+0x28>
     a22:	10 92 ba 02 	sts	0x02BA, r1
     a26:	88 ef       	ldi	r24, 0xF8	; 248
     a28:	80 93 07 02 	sts	0x0207, r24
     a2c:	85 ea       	ldi	r24, 0xA5	; 165
     a2e:	80 93 bc 00 	sts	0x00BC, r24
     a32:	08 95       	ret

00000a34 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     a34:	1f 92       	push	r1
     a36:	0f 92       	push	r0
     a38:	0f b6       	in	r0, 0x3f	; 63
     a3a:	0f 92       	push	r0
     a3c:	11 24       	eor	r1, r1
     a3e:	0b b6       	in	r0, 0x3b	; 59
     a40:	0f 92       	push	r0
     a42:	2f 93       	push	r18
     a44:	3f 93       	push	r19
     a46:	8f 93       	push	r24
     a48:	9f 93       	push	r25
     a4a:	af 93       	push	r26
     a4c:	bf 93       	push	r27
     a4e:	ef 93       	push	r30
     a50:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     a52:	80 91 b9 00 	lds	r24, 0x00B9
     a56:	90 e0       	ldi	r25, 0x00	; 0
     a58:	fc 01       	movw	r30, r24
     a5a:	38 97       	sbiw	r30, 0x08	; 8
     a5c:	e1 35       	cpi	r30, 0x51	; 81
     a5e:	f1 05       	cpc	r31, r1
     a60:	08 f0       	brcs	.+2      	; 0xa64 <__vector_39+0x30>
     a62:	55 c0       	rjmp	.+170    	; 0xb0e <__vector_39+0xda>
     a64:	ee 58       	subi	r30, 0x8E	; 142
     a66:	ff 4f       	sbci	r31, 0xFF	; 255
     a68:	83 c2       	rjmp	.+1286   	; 0xf70 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     a6a:	10 92 b9 02 	sts	0x02B9, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     a6e:	e0 91 b9 02 	lds	r30, 0x02B9
     a72:	80 91 bb 02 	lds	r24, 0x02BB
     a76:	e8 17       	cp	r30, r24
     a78:	70 f4       	brcc	.+28     	; 0xa96 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     a7a:	81 e0       	ldi	r24, 0x01	; 1
     a7c:	8e 0f       	add	r24, r30
     a7e:	80 93 b9 02 	sts	0x02B9, r24
     a82:	f0 e0       	ldi	r31, 0x00	; 0
     a84:	e4 54       	subi	r30, 0x44	; 68
     a86:	fd 4f       	sbci	r31, 0xFD	; 253
     a88:	80 81       	ld	r24, Z
     a8a:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a8e:	85 e8       	ldi	r24, 0x85	; 133
     a90:	80 93 bc 00 	sts	0x00BC, r24
     a94:	43 c0       	rjmp	.+134    	; 0xb1c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a96:	80 91 ba 02 	lds	r24, 0x02BA
     a9a:	81 60       	ori	r24, 0x01	; 1
     a9c:	80 93 ba 02 	sts	0x02BA, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     aa0:	84 e9       	ldi	r24, 0x94	; 148
     aa2:	80 93 bc 00 	sts	0x00BC, r24
     aa6:	3a c0       	rjmp	.+116    	; 0xb1c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     aa8:	e0 91 b9 02 	lds	r30, 0x02B9
     aac:	81 e0       	ldi	r24, 0x01	; 1
     aae:	8e 0f       	add	r24, r30
     ab0:	80 93 b9 02 	sts	0x02B9, r24
     ab4:	80 91 bb 00 	lds	r24, 0x00BB
     ab8:	f0 e0       	ldi	r31, 0x00	; 0
     aba:	e4 54       	subi	r30, 0x44	; 68
     abc:	fd 4f       	sbci	r31, 0xFD	; 253
     abe:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     ac0:	20 91 b9 02 	lds	r18, 0x02B9
     ac4:	30 e0       	ldi	r19, 0x00	; 0
     ac6:	80 91 bb 02 	lds	r24, 0x02BB
     aca:	90 e0       	ldi	r25, 0x00	; 0
     acc:	01 97       	sbiw	r24, 0x01	; 1
     ace:	28 17       	cp	r18, r24
     ad0:	39 07       	cpc	r19, r25
     ad2:	24 f4       	brge	.+8      	; 0xadc <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ad4:	85 ec       	ldi	r24, 0xC5	; 197
     ad6:	80 93 bc 00 	sts	0x00BC, r24
     ada:	20 c0       	rjmp	.+64     	; 0xb1c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     adc:	85 e8       	ldi	r24, 0x85	; 133
     ade:	80 93 bc 00 	sts	0x00BC, r24
     ae2:	1c c0       	rjmp	.+56     	; 0xb1c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     ae4:	80 91 bb 00 	lds	r24, 0x00BB
     ae8:	e0 91 b9 02 	lds	r30, 0x02B9
     aec:	f0 e0       	ldi	r31, 0x00	; 0
     aee:	e4 54       	subi	r30, 0x44	; 68
     af0:	fd 4f       	sbci	r31, 0xFD	; 253
     af2:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     af4:	80 91 ba 02 	lds	r24, 0x02BA
     af8:	81 60       	ori	r24, 0x01	; 1
     afa:	80 93 ba 02 	sts	0x02BA, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     afe:	84 e9       	ldi	r24, 0x94	; 148
     b00:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     b04:	0b c0       	rjmp	.+22     	; 0xb1c <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b06:	85 ea       	ldi	r24, 0xA5	; 165
     b08:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     b0c:	07 c0       	rjmp	.+14     	; 0xb1c <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     b0e:	80 91 b9 00 	lds	r24, 0x00B9
     b12:	80 93 07 02 	sts	0x0207, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     b16:	84 e0       	ldi	r24, 0x04	; 4
     b18:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     b1c:	ff 91       	pop	r31
     b1e:	ef 91       	pop	r30
     b20:	bf 91       	pop	r27
     b22:	af 91       	pop	r26
     b24:	9f 91       	pop	r25
     b26:	8f 91       	pop	r24
     b28:	3f 91       	pop	r19
     b2a:	2f 91       	pop	r18
     b2c:	0f 90       	pop	r0
     b2e:	0b be       	out	0x3b, r0	; 59
     b30:	0f 90       	pop	r0
     b32:	0f be       	out	0x3f, r0	; 63
     b34:	0f 90       	pop	r0
     b36:	1f 90       	pop	r1
     b38:	18 95       	reti

00000b3a <__subsf3>:
     b3a:	50 58       	subi	r21, 0x80	; 128

00000b3c <__addsf3>:
     b3c:	bb 27       	eor	r27, r27
     b3e:	aa 27       	eor	r26, r26
     b40:	0e d0       	rcall	.+28     	; 0xb5e <__addsf3x>
     b42:	75 c1       	rjmp	.+746    	; 0xe2e <__fp_round>
     b44:	66 d1       	rcall	.+716    	; 0xe12 <__fp_pscA>
     b46:	30 f0       	brcs	.+12     	; 0xb54 <__addsf3+0x18>
     b48:	6b d1       	rcall	.+726    	; 0xe20 <__fp_pscB>
     b4a:	20 f0       	brcs	.+8      	; 0xb54 <__addsf3+0x18>
     b4c:	31 f4       	brne	.+12     	; 0xb5a <__addsf3+0x1e>
     b4e:	9f 3f       	cpi	r25, 0xFF	; 255
     b50:	11 f4       	brne	.+4      	; 0xb56 <__addsf3+0x1a>
     b52:	1e f4       	brtc	.+6      	; 0xb5a <__addsf3+0x1e>
     b54:	5b c1       	rjmp	.+694    	; 0xe0c <__fp_nan>
     b56:	0e f4       	brtc	.+2      	; 0xb5a <__addsf3+0x1e>
     b58:	e0 95       	com	r30
     b5a:	e7 fb       	bst	r30, 7
     b5c:	51 c1       	rjmp	.+674    	; 0xe00 <__fp_inf>

00000b5e <__addsf3x>:
     b5e:	e9 2f       	mov	r30, r25
     b60:	77 d1       	rcall	.+750    	; 0xe50 <__fp_split3>
     b62:	80 f3       	brcs	.-32     	; 0xb44 <__addsf3+0x8>
     b64:	ba 17       	cp	r27, r26
     b66:	62 07       	cpc	r22, r18
     b68:	73 07       	cpc	r23, r19
     b6a:	84 07       	cpc	r24, r20
     b6c:	95 07       	cpc	r25, r21
     b6e:	18 f0       	brcs	.+6      	; 0xb76 <__addsf3x+0x18>
     b70:	71 f4       	brne	.+28     	; 0xb8e <__addsf3x+0x30>
     b72:	9e f5       	brtc	.+102    	; 0xbda <__addsf3x+0x7c>
     b74:	8f c1       	rjmp	.+798    	; 0xe94 <__fp_zero>
     b76:	0e f4       	brtc	.+2      	; 0xb7a <__addsf3x+0x1c>
     b78:	e0 95       	com	r30
     b7a:	0b 2e       	mov	r0, r27
     b7c:	ba 2f       	mov	r27, r26
     b7e:	a0 2d       	mov	r26, r0
     b80:	0b 01       	movw	r0, r22
     b82:	b9 01       	movw	r22, r18
     b84:	90 01       	movw	r18, r0
     b86:	0c 01       	movw	r0, r24
     b88:	ca 01       	movw	r24, r20
     b8a:	a0 01       	movw	r20, r0
     b8c:	11 24       	eor	r1, r1
     b8e:	ff 27       	eor	r31, r31
     b90:	59 1b       	sub	r21, r25
     b92:	99 f0       	breq	.+38     	; 0xbba <__addsf3x+0x5c>
     b94:	59 3f       	cpi	r21, 0xF9	; 249
     b96:	50 f4       	brcc	.+20     	; 0xbac <__addsf3x+0x4e>
     b98:	50 3e       	cpi	r21, 0xE0	; 224
     b9a:	68 f1       	brcs	.+90     	; 0xbf6 <__addsf3x+0x98>
     b9c:	1a 16       	cp	r1, r26
     b9e:	f0 40       	sbci	r31, 0x00	; 0
     ba0:	a2 2f       	mov	r26, r18
     ba2:	23 2f       	mov	r18, r19
     ba4:	34 2f       	mov	r19, r20
     ba6:	44 27       	eor	r20, r20
     ba8:	58 5f       	subi	r21, 0xF8	; 248
     baa:	f3 cf       	rjmp	.-26     	; 0xb92 <__addsf3x+0x34>
     bac:	46 95       	lsr	r20
     bae:	37 95       	ror	r19
     bb0:	27 95       	ror	r18
     bb2:	a7 95       	ror	r26
     bb4:	f0 40       	sbci	r31, 0x00	; 0
     bb6:	53 95       	inc	r21
     bb8:	c9 f7       	brne	.-14     	; 0xbac <__addsf3x+0x4e>
     bba:	7e f4       	brtc	.+30     	; 0xbda <__addsf3x+0x7c>
     bbc:	1f 16       	cp	r1, r31
     bbe:	ba 0b       	sbc	r27, r26
     bc0:	62 0b       	sbc	r22, r18
     bc2:	73 0b       	sbc	r23, r19
     bc4:	84 0b       	sbc	r24, r20
     bc6:	ba f0       	brmi	.+46     	; 0xbf6 <__addsf3x+0x98>
     bc8:	91 50       	subi	r25, 0x01	; 1
     bca:	a1 f0       	breq	.+40     	; 0xbf4 <__addsf3x+0x96>
     bcc:	ff 0f       	add	r31, r31
     bce:	bb 1f       	adc	r27, r27
     bd0:	66 1f       	adc	r22, r22
     bd2:	77 1f       	adc	r23, r23
     bd4:	88 1f       	adc	r24, r24
     bd6:	c2 f7       	brpl	.-16     	; 0xbc8 <__addsf3x+0x6a>
     bd8:	0e c0       	rjmp	.+28     	; 0xbf6 <__addsf3x+0x98>
     bda:	ba 0f       	add	r27, r26
     bdc:	62 1f       	adc	r22, r18
     bde:	73 1f       	adc	r23, r19
     be0:	84 1f       	adc	r24, r20
     be2:	48 f4       	brcc	.+18     	; 0xbf6 <__addsf3x+0x98>
     be4:	87 95       	ror	r24
     be6:	77 95       	ror	r23
     be8:	67 95       	ror	r22
     bea:	b7 95       	ror	r27
     bec:	f7 95       	ror	r31
     bee:	9e 3f       	cpi	r25, 0xFE	; 254
     bf0:	08 f0       	brcs	.+2      	; 0xbf4 <__addsf3x+0x96>
     bf2:	b3 cf       	rjmp	.-154    	; 0xb5a <__addsf3+0x1e>
     bf4:	93 95       	inc	r25
     bf6:	88 0f       	add	r24, r24
     bf8:	08 f0       	brcs	.+2      	; 0xbfc <__addsf3x+0x9e>
     bfa:	99 27       	eor	r25, r25
     bfc:	ee 0f       	add	r30, r30
     bfe:	97 95       	ror	r25
     c00:	87 95       	ror	r24
     c02:	08 95       	ret

00000c04 <__cmpsf2>:
     c04:	d9 d0       	rcall	.+434    	; 0xdb8 <__fp_cmp>
     c06:	08 f4       	brcc	.+2      	; 0xc0a <__cmpsf2+0x6>
     c08:	81 e0       	ldi	r24, 0x01	; 1
     c0a:	08 95       	ret

00000c0c <__divsf3>:
     c0c:	0c d0       	rcall	.+24     	; 0xc26 <__divsf3x>
     c0e:	0f c1       	rjmp	.+542    	; 0xe2e <__fp_round>
     c10:	07 d1       	rcall	.+526    	; 0xe20 <__fp_pscB>
     c12:	40 f0       	brcs	.+16     	; 0xc24 <__divsf3+0x18>
     c14:	fe d0       	rcall	.+508    	; 0xe12 <__fp_pscA>
     c16:	30 f0       	brcs	.+12     	; 0xc24 <__divsf3+0x18>
     c18:	21 f4       	brne	.+8      	; 0xc22 <__divsf3+0x16>
     c1a:	5f 3f       	cpi	r21, 0xFF	; 255
     c1c:	19 f0       	breq	.+6      	; 0xc24 <__divsf3+0x18>
     c1e:	f0 c0       	rjmp	.+480    	; 0xe00 <__fp_inf>
     c20:	51 11       	cpse	r21, r1
     c22:	39 c1       	rjmp	.+626    	; 0xe96 <__fp_szero>
     c24:	f3 c0       	rjmp	.+486    	; 0xe0c <__fp_nan>

00000c26 <__divsf3x>:
     c26:	14 d1       	rcall	.+552    	; 0xe50 <__fp_split3>
     c28:	98 f3       	brcs	.-26     	; 0xc10 <__divsf3+0x4>

00000c2a <__divsf3_pse>:
     c2a:	99 23       	and	r25, r25
     c2c:	c9 f3       	breq	.-14     	; 0xc20 <__divsf3+0x14>
     c2e:	55 23       	and	r21, r21
     c30:	b1 f3       	breq	.-20     	; 0xc1e <__divsf3+0x12>
     c32:	95 1b       	sub	r25, r21
     c34:	55 0b       	sbc	r21, r21
     c36:	bb 27       	eor	r27, r27
     c38:	aa 27       	eor	r26, r26
     c3a:	62 17       	cp	r22, r18
     c3c:	73 07       	cpc	r23, r19
     c3e:	84 07       	cpc	r24, r20
     c40:	38 f0       	brcs	.+14     	; 0xc50 <__divsf3_pse+0x26>
     c42:	9f 5f       	subi	r25, 0xFF	; 255
     c44:	5f 4f       	sbci	r21, 0xFF	; 255
     c46:	22 0f       	add	r18, r18
     c48:	33 1f       	adc	r19, r19
     c4a:	44 1f       	adc	r20, r20
     c4c:	aa 1f       	adc	r26, r26
     c4e:	a9 f3       	breq	.-22     	; 0xc3a <__divsf3_pse+0x10>
     c50:	33 d0       	rcall	.+102    	; 0xcb8 <__divsf3_pse+0x8e>
     c52:	0e 2e       	mov	r0, r30
     c54:	3a f0       	brmi	.+14     	; 0xc64 <__divsf3_pse+0x3a>
     c56:	e0 e8       	ldi	r30, 0x80	; 128
     c58:	30 d0       	rcall	.+96     	; 0xcba <__divsf3_pse+0x90>
     c5a:	91 50       	subi	r25, 0x01	; 1
     c5c:	50 40       	sbci	r21, 0x00	; 0
     c5e:	e6 95       	lsr	r30
     c60:	00 1c       	adc	r0, r0
     c62:	ca f7       	brpl	.-14     	; 0xc56 <__divsf3_pse+0x2c>
     c64:	29 d0       	rcall	.+82     	; 0xcb8 <__divsf3_pse+0x8e>
     c66:	fe 2f       	mov	r31, r30
     c68:	27 d0       	rcall	.+78     	; 0xcb8 <__divsf3_pse+0x8e>
     c6a:	66 0f       	add	r22, r22
     c6c:	77 1f       	adc	r23, r23
     c6e:	88 1f       	adc	r24, r24
     c70:	bb 1f       	adc	r27, r27
     c72:	26 17       	cp	r18, r22
     c74:	37 07       	cpc	r19, r23
     c76:	48 07       	cpc	r20, r24
     c78:	ab 07       	cpc	r26, r27
     c7a:	b0 e8       	ldi	r27, 0x80	; 128
     c7c:	09 f0       	breq	.+2      	; 0xc80 <__divsf3_pse+0x56>
     c7e:	bb 0b       	sbc	r27, r27
     c80:	80 2d       	mov	r24, r0
     c82:	bf 01       	movw	r22, r30
     c84:	ff 27       	eor	r31, r31
     c86:	93 58       	subi	r25, 0x83	; 131
     c88:	5f 4f       	sbci	r21, 0xFF	; 255
     c8a:	2a f0       	brmi	.+10     	; 0xc96 <__divsf3_pse+0x6c>
     c8c:	9e 3f       	cpi	r25, 0xFE	; 254
     c8e:	51 05       	cpc	r21, r1
     c90:	68 f0       	brcs	.+26     	; 0xcac <__divsf3_pse+0x82>
     c92:	b6 c0       	rjmp	.+364    	; 0xe00 <__fp_inf>
     c94:	00 c1       	rjmp	.+512    	; 0xe96 <__fp_szero>
     c96:	5f 3f       	cpi	r21, 0xFF	; 255
     c98:	ec f3       	brlt	.-6      	; 0xc94 <__divsf3_pse+0x6a>
     c9a:	98 3e       	cpi	r25, 0xE8	; 232
     c9c:	dc f3       	brlt	.-10     	; 0xc94 <__divsf3_pse+0x6a>
     c9e:	86 95       	lsr	r24
     ca0:	77 95       	ror	r23
     ca2:	67 95       	ror	r22
     ca4:	b7 95       	ror	r27
     ca6:	f7 95       	ror	r31
     ca8:	9f 5f       	subi	r25, 0xFF	; 255
     caa:	c9 f7       	brne	.-14     	; 0xc9e <__divsf3_pse+0x74>
     cac:	88 0f       	add	r24, r24
     cae:	91 1d       	adc	r25, r1
     cb0:	96 95       	lsr	r25
     cb2:	87 95       	ror	r24
     cb4:	97 f9       	bld	r25, 7
     cb6:	08 95       	ret
     cb8:	e1 e0       	ldi	r30, 0x01	; 1
     cba:	66 0f       	add	r22, r22
     cbc:	77 1f       	adc	r23, r23
     cbe:	88 1f       	adc	r24, r24
     cc0:	bb 1f       	adc	r27, r27
     cc2:	62 17       	cp	r22, r18
     cc4:	73 07       	cpc	r23, r19
     cc6:	84 07       	cpc	r24, r20
     cc8:	ba 07       	cpc	r27, r26
     cca:	20 f0       	brcs	.+8      	; 0xcd4 <__divsf3_pse+0xaa>
     ccc:	62 1b       	sub	r22, r18
     cce:	73 0b       	sbc	r23, r19
     cd0:	84 0b       	sbc	r24, r20
     cd2:	ba 0b       	sbc	r27, r26
     cd4:	ee 1f       	adc	r30, r30
     cd6:	88 f7       	brcc	.-30     	; 0xcba <__divsf3_pse+0x90>
     cd8:	e0 95       	com	r30
     cda:	08 95       	ret

00000cdc <__fixsfsi>:
     cdc:	04 d0       	rcall	.+8      	; 0xce6 <__fixunssfsi>
     cde:	68 94       	set
     ce0:	b1 11       	cpse	r27, r1
     ce2:	d9 c0       	rjmp	.+434    	; 0xe96 <__fp_szero>
     ce4:	08 95       	ret

00000ce6 <__fixunssfsi>:
     ce6:	bc d0       	rcall	.+376    	; 0xe60 <__fp_splitA>
     ce8:	88 f0       	brcs	.+34     	; 0xd0c <__fixunssfsi+0x26>
     cea:	9f 57       	subi	r25, 0x7F	; 127
     cec:	90 f0       	brcs	.+36     	; 0xd12 <__fixunssfsi+0x2c>
     cee:	b9 2f       	mov	r27, r25
     cf0:	99 27       	eor	r25, r25
     cf2:	b7 51       	subi	r27, 0x17	; 23
     cf4:	a0 f0       	brcs	.+40     	; 0xd1e <__fixunssfsi+0x38>
     cf6:	d1 f0       	breq	.+52     	; 0xd2c <__fixunssfsi+0x46>
     cf8:	66 0f       	add	r22, r22
     cfa:	77 1f       	adc	r23, r23
     cfc:	88 1f       	adc	r24, r24
     cfe:	99 1f       	adc	r25, r25
     d00:	1a f0       	brmi	.+6      	; 0xd08 <__fixunssfsi+0x22>
     d02:	ba 95       	dec	r27
     d04:	c9 f7       	brne	.-14     	; 0xcf8 <__fixunssfsi+0x12>
     d06:	12 c0       	rjmp	.+36     	; 0xd2c <__fixunssfsi+0x46>
     d08:	b1 30       	cpi	r27, 0x01	; 1
     d0a:	81 f0       	breq	.+32     	; 0xd2c <__fixunssfsi+0x46>
     d0c:	c3 d0       	rcall	.+390    	; 0xe94 <__fp_zero>
     d0e:	b1 e0       	ldi	r27, 0x01	; 1
     d10:	08 95       	ret
     d12:	c0 c0       	rjmp	.+384    	; 0xe94 <__fp_zero>
     d14:	67 2f       	mov	r22, r23
     d16:	78 2f       	mov	r23, r24
     d18:	88 27       	eor	r24, r24
     d1a:	b8 5f       	subi	r27, 0xF8	; 248
     d1c:	39 f0       	breq	.+14     	; 0xd2c <__fixunssfsi+0x46>
     d1e:	b9 3f       	cpi	r27, 0xF9	; 249
     d20:	cc f3       	brlt	.-14     	; 0xd14 <__fixunssfsi+0x2e>
     d22:	86 95       	lsr	r24
     d24:	77 95       	ror	r23
     d26:	67 95       	ror	r22
     d28:	b3 95       	inc	r27
     d2a:	d9 f7       	brne	.-10     	; 0xd22 <__fixunssfsi+0x3c>
     d2c:	3e f4       	brtc	.+14     	; 0xd3c <__fixunssfsi+0x56>
     d2e:	90 95       	com	r25
     d30:	80 95       	com	r24
     d32:	70 95       	com	r23
     d34:	61 95       	neg	r22
     d36:	7f 4f       	sbci	r23, 0xFF	; 255
     d38:	8f 4f       	sbci	r24, 0xFF	; 255
     d3a:	9f 4f       	sbci	r25, 0xFF	; 255
     d3c:	08 95       	ret

00000d3e <__floatunsisf>:
     d3e:	e8 94       	clt
     d40:	09 c0       	rjmp	.+18     	; 0xd54 <__floatsisf+0x12>

00000d42 <__floatsisf>:
     d42:	97 fb       	bst	r25, 7
     d44:	3e f4       	brtc	.+14     	; 0xd54 <__floatsisf+0x12>
     d46:	90 95       	com	r25
     d48:	80 95       	com	r24
     d4a:	70 95       	com	r23
     d4c:	61 95       	neg	r22
     d4e:	7f 4f       	sbci	r23, 0xFF	; 255
     d50:	8f 4f       	sbci	r24, 0xFF	; 255
     d52:	9f 4f       	sbci	r25, 0xFF	; 255
     d54:	99 23       	and	r25, r25
     d56:	a9 f0       	breq	.+42     	; 0xd82 <__floatsisf+0x40>
     d58:	f9 2f       	mov	r31, r25
     d5a:	96 e9       	ldi	r25, 0x96	; 150
     d5c:	bb 27       	eor	r27, r27
     d5e:	93 95       	inc	r25
     d60:	f6 95       	lsr	r31
     d62:	87 95       	ror	r24
     d64:	77 95       	ror	r23
     d66:	67 95       	ror	r22
     d68:	b7 95       	ror	r27
     d6a:	f1 11       	cpse	r31, r1
     d6c:	f8 cf       	rjmp	.-16     	; 0xd5e <__floatsisf+0x1c>
     d6e:	fa f4       	brpl	.+62     	; 0xdae <__floatsisf+0x6c>
     d70:	bb 0f       	add	r27, r27
     d72:	11 f4       	brne	.+4      	; 0xd78 <__floatsisf+0x36>
     d74:	60 ff       	sbrs	r22, 0
     d76:	1b c0       	rjmp	.+54     	; 0xdae <__floatsisf+0x6c>
     d78:	6f 5f       	subi	r22, 0xFF	; 255
     d7a:	7f 4f       	sbci	r23, 0xFF	; 255
     d7c:	8f 4f       	sbci	r24, 0xFF	; 255
     d7e:	9f 4f       	sbci	r25, 0xFF	; 255
     d80:	16 c0       	rjmp	.+44     	; 0xdae <__floatsisf+0x6c>
     d82:	88 23       	and	r24, r24
     d84:	11 f0       	breq	.+4      	; 0xd8a <__floatsisf+0x48>
     d86:	96 e9       	ldi	r25, 0x96	; 150
     d88:	11 c0       	rjmp	.+34     	; 0xdac <__floatsisf+0x6a>
     d8a:	77 23       	and	r23, r23
     d8c:	21 f0       	breq	.+8      	; 0xd96 <__floatsisf+0x54>
     d8e:	9e e8       	ldi	r25, 0x8E	; 142
     d90:	87 2f       	mov	r24, r23
     d92:	76 2f       	mov	r23, r22
     d94:	05 c0       	rjmp	.+10     	; 0xda0 <__floatsisf+0x5e>
     d96:	66 23       	and	r22, r22
     d98:	71 f0       	breq	.+28     	; 0xdb6 <__floatsisf+0x74>
     d9a:	96 e8       	ldi	r25, 0x86	; 134
     d9c:	86 2f       	mov	r24, r22
     d9e:	70 e0       	ldi	r23, 0x00	; 0
     da0:	60 e0       	ldi	r22, 0x00	; 0
     da2:	2a f0       	brmi	.+10     	; 0xdae <__floatsisf+0x6c>
     da4:	9a 95       	dec	r25
     da6:	66 0f       	add	r22, r22
     da8:	77 1f       	adc	r23, r23
     daa:	88 1f       	adc	r24, r24
     dac:	da f7       	brpl	.-10     	; 0xda4 <__floatsisf+0x62>
     dae:	88 0f       	add	r24, r24
     db0:	96 95       	lsr	r25
     db2:	87 95       	ror	r24
     db4:	97 f9       	bld	r25, 7
     db6:	08 95       	ret

00000db8 <__fp_cmp>:
     db8:	99 0f       	add	r25, r25
     dba:	00 08       	sbc	r0, r0
     dbc:	55 0f       	add	r21, r21
     dbe:	aa 0b       	sbc	r26, r26
     dc0:	e0 e8       	ldi	r30, 0x80	; 128
     dc2:	fe ef       	ldi	r31, 0xFE	; 254
     dc4:	16 16       	cp	r1, r22
     dc6:	17 06       	cpc	r1, r23
     dc8:	e8 07       	cpc	r30, r24
     dca:	f9 07       	cpc	r31, r25
     dcc:	c0 f0       	brcs	.+48     	; 0xdfe <__fp_cmp+0x46>
     dce:	12 16       	cp	r1, r18
     dd0:	13 06       	cpc	r1, r19
     dd2:	e4 07       	cpc	r30, r20
     dd4:	f5 07       	cpc	r31, r21
     dd6:	98 f0       	brcs	.+38     	; 0xdfe <__fp_cmp+0x46>
     dd8:	62 1b       	sub	r22, r18
     dda:	73 0b       	sbc	r23, r19
     ddc:	84 0b       	sbc	r24, r20
     dde:	95 0b       	sbc	r25, r21
     de0:	39 f4       	brne	.+14     	; 0xdf0 <__fp_cmp+0x38>
     de2:	0a 26       	eor	r0, r26
     de4:	61 f0       	breq	.+24     	; 0xdfe <__fp_cmp+0x46>
     de6:	23 2b       	or	r18, r19
     de8:	24 2b       	or	r18, r20
     dea:	25 2b       	or	r18, r21
     dec:	21 f4       	brne	.+8      	; 0xdf6 <__fp_cmp+0x3e>
     dee:	08 95       	ret
     df0:	0a 26       	eor	r0, r26
     df2:	09 f4       	brne	.+2      	; 0xdf6 <__fp_cmp+0x3e>
     df4:	a1 40       	sbci	r26, 0x01	; 1
     df6:	a6 95       	lsr	r26
     df8:	8f ef       	ldi	r24, 0xFF	; 255
     dfa:	81 1d       	adc	r24, r1
     dfc:	81 1d       	adc	r24, r1
     dfe:	08 95       	ret

00000e00 <__fp_inf>:
     e00:	97 f9       	bld	r25, 7
     e02:	9f 67       	ori	r25, 0x7F	; 127
     e04:	80 e8       	ldi	r24, 0x80	; 128
     e06:	70 e0       	ldi	r23, 0x00	; 0
     e08:	60 e0       	ldi	r22, 0x00	; 0
     e0a:	08 95       	ret

00000e0c <__fp_nan>:
     e0c:	9f ef       	ldi	r25, 0xFF	; 255
     e0e:	80 ec       	ldi	r24, 0xC0	; 192
     e10:	08 95       	ret

00000e12 <__fp_pscA>:
     e12:	00 24       	eor	r0, r0
     e14:	0a 94       	dec	r0
     e16:	16 16       	cp	r1, r22
     e18:	17 06       	cpc	r1, r23
     e1a:	18 06       	cpc	r1, r24
     e1c:	09 06       	cpc	r0, r25
     e1e:	08 95       	ret

00000e20 <__fp_pscB>:
     e20:	00 24       	eor	r0, r0
     e22:	0a 94       	dec	r0
     e24:	12 16       	cp	r1, r18
     e26:	13 06       	cpc	r1, r19
     e28:	14 06       	cpc	r1, r20
     e2a:	05 06       	cpc	r0, r21
     e2c:	08 95       	ret

00000e2e <__fp_round>:
     e2e:	09 2e       	mov	r0, r25
     e30:	03 94       	inc	r0
     e32:	00 0c       	add	r0, r0
     e34:	11 f4       	brne	.+4      	; 0xe3a <__fp_round+0xc>
     e36:	88 23       	and	r24, r24
     e38:	52 f0       	brmi	.+20     	; 0xe4e <__fp_round+0x20>
     e3a:	bb 0f       	add	r27, r27
     e3c:	40 f4       	brcc	.+16     	; 0xe4e <__fp_round+0x20>
     e3e:	bf 2b       	or	r27, r31
     e40:	11 f4       	brne	.+4      	; 0xe46 <__fp_round+0x18>
     e42:	60 ff       	sbrs	r22, 0
     e44:	04 c0       	rjmp	.+8      	; 0xe4e <__fp_round+0x20>
     e46:	6f 5f       	subi	r22, 0xFF	; 255
     e48:	7f 4f       	sbci	r23, 0xFF	; 255
     e4a:	8f 4f       	sbci	r24, 0xFF	; 255
     e4c:	9f 4f       	sbci	r25, 0xFF	; 255
     e4e:	08 95       	ret

00000e50 <__fp_split3>:
     e50:	57 fd       	sbrc	r21, 7
     e52:	90 58       	subi	r25, 0x80	; 128
     e54:	44 0f       	add	r20, r20
     e56:	55 1f       	adc	r21, r21
     e58:	59 f0       	breq	.+22     	; 0xe70 <__fp_splitA+0x10>
     e5a:	5f 3f       	cpi	r21, 0xFF	; 255
     e5c:	71 f0       	breq	.+28     	; 0xe7a <__fp_splitA+0x1a>
     e5e:	47 95       	ror	r20

00000e60 <__fp_splitA>:
     e60:	88 0f       	add	r24, r24
     e62:	97 fb       	bst	r25, 7
     e64:	99 1f       	adc	r25, r25
     e66:	61 f0       	breq	.+24     	; 0xe80 <__fp_splitA+0x20>
     e68:	9f 3f       	cpi	r25, 0xFF	; 255
     e6a:	79 f0       	breq	.+30     	; 0xe8a <__fp_splitA+0x2a>
     e6c:	87 95       	ror	r24
     e6e:	08 95       	ret
     e70:	12 16       	cp	r1, r18
     e72:	13 06       	cpc	r1, r19
     e74:	14 06       	cpc	r1, r20
     e76:	55 1f       	adc	r21, r21
     e78:	f2 cf       	rjmp	.-28     	; 0xe5e <__fp_split3+0xe>
     e7a:	46 95       	lsr	r20
     e7c:	f1 df       	rcall	.-30     	; 0xe60 <__fp_splitA>
     e7e:	08 c0       	rjmp	.+16     	; 0xe90 <__fp_splitA+0x30>
     e80:	16 16       	cp	r1, r22
     e82:	17 06       	cpc	r1, r23
     e84:	18 06       	cpc	r1, r24
     e86:	99 1f       	adc	r25, r25
     e88:	f1 cf       	rjmp	.-30     	; 0xe6c <__fp_splitA+0xc>
     e8a:	86 95       	lsr	r24
     e8c:	71 05       	cpc	r23, r1
     e8e:	61 05       	cpc	r22, r1
     e90:	08 94       	sec
     e92:	08 95       	ret

00000e94 <__fp_zero>:
     e94:	e8 94       	clt

00000e96 <__fp_szero>:
     e96:	bb 27       	eor	r27, r27
     e98:	66 27       	eor	r22, r22
     e9a:	77 27       	eor	r23, r23
     e9c:	cb 01       	movw	r24, r22
     e9e:	97 f9       	bld	r25, 7
     ea0:	08 95       	ret

00000ea2 <__gesf2>:
     ea2:	8a df       	rcall	.-236    	; 0xdb8 <__fp_cmp>
     ea4:	08 f4       	brcc	.+2      	; 0xea8 <__gesf2+0x6>
     ea6:	8f ef       	ldi	r24, 0xFF	; 255
     ea8:	08 95       	ret

00000eaa <__mulsf3>:
     eaa:	0b d0       	rcall	.+22     	; 0xec2 <__mulsf3x>
     eac:	c0 cf       	rjmp	.-128    	; 0xe2e <__fp_round>
     eae:	b1 df       	rcall	.-158    	; 0xe12 <__fp_pscA>
     eb0:	28 f0       	brcs	.+10     	; 0xebc <__mulsf3+0x12>
     eb2:	b6 df       	rcall	.-148    	; 0xe20 <__fp_pscB>
     eb4:	18 f0       	brcs	.+6      	; 0xebc <__mulsf3+0x12>
     eb6:	95 23       	and	r25, r21
     eb8:	09 f0       	breq	.+2      	; 0xebc <__mulsf3+0x12>
     eba:	a2 cf       	rjmp	.-188    	; 0xe00 <__fp_inf>
     ebc:	a7 cf       	rjmp	.-178    	; 0xe0c <__fp_nan>
     ebe:	11 24       	eor	r1, r1
     ec0:	ea cf       	rjmp	.-44     	; 0xe96 <__fp_szero>

00000ec2 <__mulsf3x>:
     ec2:	c6 df       	rcall	.-116    	; 0xe50 <__fp_split3>
     ec4:	a0 f3       	brcs	.-24     	; 0xeae <__mulsf3+0x4>

00000ec6 <__mulsf3_pse>:
     ec6:	95 9f       	mul	r25, r21
     ec8:	d1 f3       	breq	.-12     	; 0xebe <__mulsf3+0x14>
     eca:	95 0f       	add	r25, r21
     ecc:	50 e0       	ldi	r21, 0x00	; 0
     ece:	55 1f       	adc	r21, r21
     ed0:	62 9f       	mul	r22, r18
     ed2:	f0 01       	movw	r30, r0
     ed4:	72 9f       	mul	r23, r18
     ed6:	bb 27       	eor	r27, r27
     ed8:	f0 0d       	add	r31, r0
     eda:	b1 1d       	adc	r27, r1
     edc:	63 9f       	mul	r22, r19
     ede:	aa 27       	eor	r26, r26
     ee0:	f0 0d       	add	r31, r0
     ee2:	b1 1d       	adc	r27, r1
     ee4:	aa 1f       	adc	r26, r26
     ee6:	64 9f       	mul	r22, r20
     ee8:	66 27       	eor	r22, r22
     eea:	b0 0d       	add	r27, r0
     eec:	a1 1d       	adc	r26, r1
     eee:	66 1f       	adc	r22, r22
     ef0:	82 9f       	mul	r24, r18
     ef2:	22 27       	eor	r18, r18
     ef4:	b0 0d       	add	r27, r0
     ef6:	a1 1d       	adc	r26, r1
     ef8:	62 1f       	adc	r22, r18
     efa:	73 9f       	mul	r23, r19
     efc:	b0 0d       	add	r27, r0
     efe:	a1 1d       	adc	r26, r1
     f00:	62 1f       	adc	r22, r18
     f02:	83 9f       	mul	r24, r19
     f04:	a0 0d       	add	r26, r0
     f06:	61 1d       	adc	r22, r1
     f08:	22 1f       	adc	r18, r18
     f0a:	74 9f       	mul	r23, r20
     f0c:	33 27       	eor	r19, r19
     f0e:	a0 0d       	add	r26, r0
     f10:	61 1d       	adc	r22, r1
     f12:	23 1f       	adc	r18, r19
     f14:	84 9f       	mul	r24, r20
     f16:	60 0d       	add	r22, r0
     f18:	21 1d       	adc	r18, r1
     f1a:	82 2f       	mov	r24, r18
     f1c:	76 2f       	mov	r23, r22
     f1e:	6a 2f       	mov	r22, r26
     f20:	11 24       	eor	r1, r1
     f22:	9f 57       	subi	r25, 0x7F	; 127
     f24:	50 40       	sbci	r21, 0x00	; 0
     f26:	8a f0       	brmi	.+34     	; 0xf4a <__mulsf3_pse+0x84>
     f28:	e1 f0       	breq	.+56     	; 0xf62 <__mulsf3_pse+0x9c>
     f2a:	88 23       	and	r24, r24
     f2c:	4a f0       	brmi	.+18     	; 0xf40 <__mulsf3_pse+0x7a>
     f2e:	ee 0f       	add	r30, r30
     f30:	ff 1f       	adc	r31, r31
     f32:	bb 1f       	adc	r27, r27
     f34:	66 1f       	adc	r22, r22
     f36:	77 1f       	adc	r23, r23
     f38:	88 1f       	adc	r24, r24
     f3a:	91 50       	subi	r25, 0x01	; 1
     f3c:	50 40       	sbci	r21, 0x00	; 0
     f3e:	a9 f7       	brne	.-22     	; 0xf2a <__mulsf3_pse+0x64>
     f40:	9e 3f       	cpi	r25, 0xFE	; 254
     f42:	51 05       	cpc	r21, r1
     f44:	70 f0       	brcs	.+28     	; 0xf62 <__mulsf3_pse+0x9c>
     f46:	5c cf       	rjmp	.-328    	; 0xe00 <__fp_inf>
     f48:	a6 cf       	rjmp	.-180    	; 0xe96 <__fp_szero>
     f4a:	5f 3f       	cpi	r21, 0xFF	; 255
     f4c:	ec f3       	brlt	.-6      	; 0xf48 <__mulsf3_pse+0x82>
     f4e:	98 3e       	cpi	r25, 0xE8	; 232
     f50:	dc f3       	brlt	.-10     	; 0xf48 <__mulsf3_pse+0x82>
     f52:	86 95       	lsr	r24
     f54:	77 95       	ror	r23
     f56:	67 95       	ror	r22
     f58:	b7 95       	ror	r27
     f5a:	f7 95       	ror	r31
     f5c:	e7 95       	ror	r30
     f5e:	9f 5f       	subi	r25, 0xFF	; 255
     f60:	c1 f7       	brne	.-16     	; 0xf52 <__mulsf3_pse+0x8c>
     f62:	fe 2b       	or	r31, r30
     f64:	88 0f       	add	r24, r24
     f66:	91 1d       	adc	r25, r1
     f68:	96 95       	lsr	r25
     f6a:	87 95       	ror	r24
     f6c:	97 f9       	bld	r25, 7
     f6e:	08 95       	ret

00000f70 <__tablejump2__>:
     f70:	ee 0f       	add	r30, r30
     f72:	ff 1f       	adc	r31, r31

00000f74 <__tablejump__>:
     f74:	05 90       	lpm	r0, Z+
     f76:	f4 91       	lpm	r31, Z
     f78:	e0 2d       	mov	r30, r0
     f7a:	19 94       	eijmp

00000f7c <fdevopen>:
     f7c:	0f 93       	push	r16
     f7e:	1f 93       	push	r17
     f80:	cf 93       	push	r28
     f82:	df 93       	push	r29
     f84:	ec 01       	movw	r28, r24
     f86:	8b 01       	movw	r16, r22
     f88:	00 97       	sbiw	r24, 0x00	; 0
     f8a:	31 f4       	brne	.+12     	; 0xf98 <fdevopen+0x1c>
     f8c:	61 15       	cp	r22, r1
     f8e:	71 05       	cpc	r23, r1
     f90:	19 f4       	brne	.+6      	; 0xf98 <fdevopen+0x1c>
     f92:	80 e0       	ldi	r24, 0x00	; 0
     f94:	90 e0       	ldi	r25, 0x00	; 0
     f96:	37 c0       	rjmp	.+110    	; 0x1006 <fdevopen+0x8a>
     f98:	6e e0       	ldi	r22, 0x0E	; 14
     f9a:	70 e0       	ldi	r23, 0x00	; 0
     f9c:	81 e0       	ldi	r24, 0x01	; 1
     f9e:	90 e0       	ldi	r25, 0x00	; 0
     fa0:	63 d2       	rcall	.+1222   	; 0x1468 <calloc>
     fa2:	fc 01       	movw	r30, r24
     fa4:	00 97       	sbiw	r24, 0x00	; 0
     fa6:	a9 f3       	breq	.-22     	; 0xf92 <fdevopen+0x16>
     fa8:	80 e8       	ldi	r24, 0x80	; 128
     faa:	83 83       	std	Z+3, r24	; 0x03
     fac:	01 15       	cp	r16, r1
     fae:	11 05       	cpc	r17, r1
     fb0:	71 f0       	breq	.+28     	; 0xfce <fdevopen+0x52>
     fb2:	13 87       	std	Z+11, r17	; 0x0b
     fb4:	02 87       	std	Z+10, r16	; 0x0a
     fb6:	81 e8       	ldi	r24, 0x81	; 129
     fb8:	83 83       	std	Z+3, r24	; 0x03
     fba:	80 91 c7 02 	lds	r24, 0x02C7
     fbe:	90 91 c8 02 	lds	r25, 0x02C8
     fc2:	89 2b       	or	r24, r25
     fc4:	21 f4       	brne	.+8      	; 0xfce <fdevopen+0x52>
     fc6:	f0 93 c8 02 	sts	0x02C8, r31
     fca:	e0 93 c7 02 	sts	0x02C7, r30
     fce:	20 97       	sbiw	r28, 0x00	; 0
     fd0:	c9 f0       	breq	.+50     	; 0x1004 <fdevopen+0x88>
     fd2:	d1 87       	std	Z+9, r29	; 0x09
     fd4:	c0 87       	std	Z+8, r28	; 0x08
     fd6:	83 81       	ldd	r24, Z+3	; 0x03
     fd8:	82 60       	ori	r24, 0x02	; 2
     fda:	83 83       	std	Z+3, r24	; 0x03
     fdc:	80 91 c9 02 	lds	r24, 0x02C9
     fe0:	90 91 ca 02 	lds	r25, 0x02CA
     fe4:	89 2b       	or	r24, r25
     fe6:	71 f4       	brne	.+28     	; 0x1004 <fdevopen+0x88>
     fe8:	f0 93 ca 02 	sts	0x02CA, r31
     fec:	e0 93 c9 02 	sts	0x02C9, r30
     ff0:	80 91 cb 02 	lds	r24, 0x02CB
     ff4:	90 91 cc 02 	lds	r25, 0x02CC
     ff8:	89 2b       	or	r24, r25
     ffa:	21 f4       	brne	.+8      	; 0x1004 <fdevopen+0x88>
     ffc:	f0 93 cc 02 	sts	0x02CC, r31
    1000:	e0 93 cb 02 	sts	0x02CB, r30
    1004:	cf 01       	movw	r24, r30
    1006:	df 91       	pop	r29
    1008:	cf 91       	pop	r28
    100a:	1f 91       	pop	r17
    100c:	0f 91       	pop	r16
    100e:	08 95       	ret

00001010 <printf>:
    1010:	cf 93       	push	r28
    1012:	df 93       	push	r29
    1014:	cd b7       	in	r28, 0x3d	; 61
    1016:	de b7       	in	r29, 0x3e	; 62
    1018:	fe 01       	movw	r30, r28
    101a:	36 96       	adiw	r30, 0x06	; 6
    101c:	61 91       	ld	r22, Z+
    101e:	71 91       	ld	r23, Z+
    1020:	af 01       	movw	r20, r30
    1022:	80 91 c9 02 	lds	r24, 0x02C9
    1026:	90 91 ca 02 	lds	r25, 0x02CA
    102a:	30 d0       	rcall	.+96     	; 0x108c <vfprintf>
    102c:	df 91       	pop	r29
    102e:	cf 91       	pop	r28
    1030:	08 95       	ret

00001032 <puts>:
    1032:	0f 93       	push	r16
    1034:	1f 93       	push	r17
    1036:	cf 93       	push	r28
    1038:	df 93       	push	r29
    103a:	e0 91 c9 02 	lds	r30, 0x02C9
    103e:	f0 91 ca 02 	lds	r31, 0x02CA
    1042:	23 81       	ldd	r18, Z+3	; 0x03
    1044:	21 ff       	sbrs	r18, 1
    1046:	1b c0       	rjmp	.+54     	; 0x107e <puts+0x4c>
    1048:	ec 01       	movw	r28, r24
    104a:	00 e0       	ldi	r16, 0x00	; 0
    104c:	10 e0       	ldi	r17, 0x00	; 0
    104e:	89 91       	ld	r24, Y+
    1050:	60 91 c9 02 	lds	r22, 0x02C9
    1054:	70 91 ca 02 	lds	r23, 0x02CA
    1058:	db 01       	movw	r26, r22
    105a:	18 96       	adiw	r26, 0x08	; 8
    105c:	ed 91       	ld	r30, X+
    105e:	fc 91       	ld	r31, X
    1060:	19 97       	sbiw	r26, 0x09	; 9
    1062:	88 23       	and	r24, r24
    1064:	31 f0       	breq	.+12     	; 0x1072 <puts+0x40>
    1066:	19 95       	eicall
    1068:	89 2b       	or	r24, r25
    106a:	89 f3       	breq	.-30     	; 0x104e <puts+0x1c>
    106c:	0f ef       	ldi	r16, 0xFF	; 255
    106e:	1f ef       	ldi	r17, 0xFF	; 255
    1070:	ee cf       	rjmp	.-36     	; 0x104e <puts+0x1c>
    1072:	8a e0       	ldi	r24, 0x0A	; 10
    1074:	19 95       	eicall
    1076:	89 2b       	or	r24, r25
    1078:	11 f4       	brne	.+4      	; 0x107e <puts+0x4c>
    107a:	c8 01       	movw	r24, r16
    107c:	02 c0       	rjmp	.+4      	; 0x1082 <puts+0x50>
    107e:	8f ef       	ldi	r24, 0xFF	; 255
    1080:	9f ef       	ldi	r25, 0xFF	; 255
    1082:	df 91       	pop	r29
    1084:	cf 91       	pop	r28
    1086:	1f 91       	pop	r17
    1088:	0f 91       	pop	r16
    108a:	08 95       	ret

0000108c <vfprintf>:
    108c:	2f 92       	push	r2
    108e:	3f 92       	push	r3
    1090:	4f 92       	push	r4
    1092:	5f 92       	push	r5
    1094:	6f 92       	push	r6
    1096:	7f 92       	push	r7
    1098:	8f 92       	push	r8
    109a:	9f 92       	push	r9
    109c:	af 92       	push	r10
    109e:	bf 92       	push	r11
    10a0:	cf 92       	push	r12
    10a2:	df 92       	push	r13
    10a4:	ef 92       	push	r14
    10a6:	ff 92       	push	r15
    10a8:	0f 93       	push	r16
    10aa:	1f 93       	push	r17
    10ac:	cf 93       	push	r28
    10ae:	df 93       	push	r29
    10b0:	cd b7       	in	r28, 0x3d	; 61
    10b2:	de b7       	in	r29, 0x3e	; 62
    10b4:	2c 97       	sbiw	r28, 0x0c	; 12
    10b6:	0f b6       	in	r0, 0x3f	; 63
    10b8:	f8 94       	cli
    10ba:	de bf       	out	0x3e, r29	; 62
    10bc:	0f be       	out	0x3f, r0	; 63
    10be:	cd bf       	out	0x3d, r28	; 61
    10c0:	7c 01       	movw	r14, r24
    10c2:	6b 01       	movw	r12, r22
    10c4:	8a 01       	movw	r16, r20
    10c6:	fc 01       	movw	r30, r24
    10c8:	17 82       	std	Z+7, r1	; 0x07
    10ca:	16 82       	std	Z+6, r1	; 0x06
    10cc:	83 81       	ldd	r24, Z+3	; 0x03
    10ce:	81 ff       	sbrs	r24, 1
    10d0:	b0 c1       	rjmp	.+864    	; 0x1432 <vfprintf+0x3a6>
    10d2:	ce 01       	movw	r24, r28
    10d4:	01 96       	adiw	r24, 0x01	; 1
    10d6:	4c 01       	movw	r8, r24
    10d8:	f7 01       	movw	r30, r14
    10da:	93 81       	ldd	r25, Z+3	; 0x03
    10dc:	f6 01       	movw	r30, r12
    10de:	93 fd       	sbrc	r25, 3
    10e0:	85 91       	lpm	r24, Z+
    10e2:	93 ff       	sbrs	r25, 3
    10e4:	81 91       	ld	r24, Z+
    10e6:	6f 01       	movw	r12, r30
    10e8:	88 23       	and	r24, r24
    10ea:	09 f4       	brne	.+2      	; 0x10ee <vfprintf+0x62>
    10ec:	9e c1       	rjmp	.+828    	; 0x142a <vfprintf+0x39e>
    10ee:	85 32       	cpi	r24, 0x25	; 37
    10f0:	39 f4       	brne	.+14     	; 0x1100 <vfprintf+0x74>
    10f2:	93 fd       	sbrc	r25, 3
    10f4:	85 91       	lpm	r24, Z+
    10f6:	93 ff       	sbrs	r25, 3
    10f8:	81 91       	ld	r24, Z+
    10fa:	6f 01       	movw	r12, r30
    10fc:	85 32       	cpi	r24, 0x25	; 37
    10fe:	21 f4       	brne	.+8      	; 0x1108 <vfprintf+0x7c>
    1100:	b7 01       	movw	r22, r14
    1102:	90 e0       	ldi	r25, 0x00	; 0
    1104:	0f d3       	rcall	.+1566   	; 0x1724 <fputc>
    1106:	e8 cf       	rjmp	.-48     	; 0x10d8 <vfprintf+0x4c>
    1108:	51 2c       	mov	r5, r1
    110a:	31 2c       	mov	r3, r1
    110c:	20 e0       	ldi	r18, 0x00	; 0
    110e:	20 32       	cpi	r18, 0x20	; 32
    1110:	a0 f4       	brcc	.+40     	; 0x113a <vfprintf+0xae>
    1112:	8b 32       	cpi	r24, 0x2B	; 43
    1114:	69 f0       	breq	.+26     	; 0x1130 <vfprintf+0xa4>
    1116:	30 f4       	brcc	.+12     	; 0x1124 <vfprintf+0x98>
    1118:	80 32       	cpi	r24, 0x20	; 32
    111a:	59 f0       	breq	.+22     	; 0x1132 <vfprintf+0xa6>
    111c:	83 32       	cpi	r24, 0x23	; 35
    111e:	69 f4       	brne	.+26     	; 0x113a <vfprintf+0xae>
    1120:	20 61       	ori	r18, 0x10	; 16
    1122:	2c c0       	rjmp	.+88     	; 0x117c <vfprintf+0xf0>
    1124:	8d 32       	cpi	r24, 0x2D	; 45
    1126:	39 f0       	breq	.+14     	; 0x1136 <vfprintf+0xaa>
    1128:	80 33       	cpi	r24, 0x30	; 48
    112a:	39 f4       	brne	.+14     	; 0x113a <vfprintf+0xae>
    112c:	21 60       	ori	r18, 0x01	; 1
    112e:	26 c0       	rjmp	.+76     	; 0x117c <vfprintf+0xf0>
    1130:	22 60       	ori	r18, 0x02	; 2
    1132:	24 60       	ori	r18, 0x04	; 4
    1134:	23 c0       	rjmp	.+70     	; 0x117c <vfprintf+0xf0>
    1136:	28 60       	ori	r18, 0x08	; 8
    1138:	21 c0       	rjmp	.+66     	; 0x117c <vfprintf+0xf0>
    113a:	27 fd       	sbrc	r18, 7
    113c:	27 c0       	rjmp	.+78     	; 0x118c <vfprintf+0x100>
    113e:	30 ed       	ldi	r19, 0xD0	; 208
    1140:	38 0f       	add	r19, r24
    1142:	3a 30       	cpi	r19, 0x0A	; 10
    1144:	78 f4       	brcc	.+30     	; 0x1164 <vfprintf+0xd8>
    1146:	26 ff       	sbrs	r18, 6
    1148:	06 c0       	rjmp	.+12     	; 0x1156 <vfprintf+0xca>
    114a:	fa e0       	ldi	r31, 0x0A	; 10
    114c:	5f 9e       	mul	r5, r31
    114e:	30 0d       	add	r19, r0
    1150:	11 24       	eor	r1, r1
    1152:	53 2e       	mov	r5, r19
    1154:	13 c0       	rjmp	.+38     	; 0x117c <vfprintf+0xf0>
    1156:	8a e0       	ldi	r24, 0x0A	; 10
    1158:	38 9e       	mul	r3, r24
    115a:	30 0d       	add	r19, r0
    115c:	11 24       	eor	r1, r1
    115e:	33 2e       	mov	r3, r19
    1160:	20 62       	ori	r18, 0x20	; 32
    1162:	0c c0       	rjmp	.+24     	; 0x117c <vfprintf+0xf0>
    1164:	8e 32       	cpi	r24, 0x2E	; 46
    1166:	21 f4       	brne	.+8      	; 0x1170 <vfprintf+0xe4>
    1168:	26 fd       	sbrc	r18, 6
    116a:	5f c1       	rjmp	.+702    	; 0x142a <vfprintf+0x39e>
    116c:	20 64       	ori	r18, 0x40	; 64
    116e:	06 c0       	rjmp	.+12     	; 0x117c <vfprintf+0xf0>
    1170:	8c 36       	cpi	r24, 0x6C	; 108
    1172:	11 f4       	brne	.+4      	; 0x1178 <vfprintf+0xec>
    1174:	20 68       	ori	r18, 0x80	; 128
    1176:	02 c0       	rjmp	.+4      	; 0x117c <vfprintf+0xf0>
    1178:	88 36       	cpi	r24, 0x68	; 104
    117a:	41 f4       	brne	.+16     	; 0x118c <vfprintf+0x100>
    117c:	f6 01       	movw	r30, r12
    117e:	93 fd       	sbrc	r25, 3
    1180:	85 91       	lpm	r24, Z+
    1182:	93 ff       	sbrs	r25, 3
    1184:	81 91       	ld	r24, Z+
    1186:	6f 01       	movw	r12, r30
    1188:	81 11       	cpse	r24, r1
    118a:	c1 cf       	rjmp	.-126    	; 0x110e <vfprintf+0x82>
    118c:	98 2f       	mov	r25, r24
    118e:	9f 7d       	andi	r25, 0xDF	; 223
    1190:	95 54       	subi	r25, 0x45	; 69
    1192:	93 30       	cpi	r25, 0x03	; 3
    1194:	28 f4       	brcc	.+10     	; 0x11a0 <vfprintf+0x114>
    1196:	0c 5f       	subi	r16, 0xFC	; 252
    1198:	1f 4f       	sbci	r17, 0xFF	; 255
    119a:	ff e3       	ldi	r31, 0x3F	; 63
    119c:	f9 83       	std	Y+1, r31	; 0x01
    119e:	0d c0       	rjmp	.+26     	; 0x11ba <vfprintf+0x12e>
    11a0:	83 36       	cpi	r24, 0x63	; 99
    11a2:	31 f0       	breq	.+12     	; 0x11b0 <vfprintf+0x124>
    11a4:	83 37       	cpi	r24, 0x73	; 115
    11a6:	71 f0       	breq	.+28     	; 0x11c4 <vfprintf+0x138>
    11a8:	83 35       	cpi	r24, 0x53	; 83
    11aa:	09 f0       	breq	.+2      	; 0x11ae <vfprintf+0x122>
    11ac:	57 c0       	rjmp	.+174    	; 0x125c <vfprintf+0x1d0>
    11ae:	21 c0       	rjmp	.+66     	; 0x11f2 <vfprintf+0x166>
    11b0:	f8 01       	movw	r30, r16
    11b2:	80 81       	ld	r24, Z
    11b4:	89 83       	std	Y+1, r24	; 0x01
    11b6:	0e 5f       	subi	r16, 0xFE	; 254
    11b8:	1f 4f       	sbci	r17, 0xFF	; 255
    11ba:	44 24       	eor	r4, r4
    11bc:	43 94       	inc	r4
    11be:	51 2c       	mov	r5, r1
    11c0:	54 01       	movw	r10, r8
    11c2:	14 c0       	rjmp	.+40     	; 0x11ec <vfprintf+0x160>
    11c4:	38 01       	movw	r6, r16
    11c6:	f2 e0       	ldi	r31, 0x02	; 2
    11c8:	6f 0e       	add	r6, r31
    11ca:	71 1c       	adc	r7, r1
    11cc:	f8 01       	movw	r30, r16
    11ce:	a0 80       	ld	r10, Z
    11d0:	b1 80       	ldd	r11, Z+1	; 0x01
    11d2:	26 ff       	sbrs	r18, 6
    11d4:	03 c0       	rjmp	.+6      	; 0x11dc <vfprintf+0x150>
    11d6:	65 2d       	mov	r22, r5
    11d8:	70 e0       	ldi	r23, 0x00	; 0
    11da:	02 c0       	rjmp	.+4      	; 0x11e0 <vfprintf+0x154>
    11dc:	6f ef       	ldi	r22, 0xFF	; 255
    11de:	7f ef       	ldi	r23, 0xFF	; 255
    11e0:	c5 01       	movw	r24, r10
    11e2:	2c 87       	std	Y+12, r18	; 0x0c
    11e4:	94 d2       	rcall	.+1320   	; 0x170e <strnlen>
    11e6:	2c 01       	movw	r4, r24
    11e8:	83 01       	movw	r16, r6
    11ea:	2c 85       	ldd	r18, Y+12	; 0x0c
    11ec:	2f 77       	andi	r18, 0x7F	; 127
    11ee:	22 2e       	mov	r2, r18
    11f0:	16 c0       	rjmp	.+44     	; 0x121e <vfprintf+0x192>
    11f2:	38 01       	movw	r6, r16
    11f4:	f2 e0       	ldi	r31, 0x02	; 2
    11f6:	6f 0e       	add	r6, r31
    11f8:	71 1c       	adc	r7, r1
    11fa:	f8 01       	movw	r30, r16
    11fc:	a0 80       	ld	r10, Z
    11fe:	b1 80       	ldd	r11, Z+1	; 0x01
    1200:	26 ff       	sbrs	r18, 6
    1202:	03 c0       	rjmp	.+6      	; 0x120a <vfprintf+0x17e>
    1204:	65 2d       	mov	r22, r5
    1206:	70 e0       	ldi	r23, 0x00	; 0
    1208:	02 c0       	rjmp	.+4      	; 0x120e <vfprintf+0x182>
    120a:	6f ef       	ldi	r22, 0xFF	; 255
    120c:	7f ef       	ldi	r23, 0xFF	; 255
    120e:	c5 01       	movw	r24, r10
    1210:	2c 87       	std	Y+12, r18	; 0x0c
    1212:	6b d2       	rcall	.+1238   	; 0x16ea <strnlen_P>
    1214:	2c 01       	movw	r4, r24
    1216:	2c 85       	ldd	r18, Y+12	; 0x0c
    1218:	20 68       	ori	r18, 0x80	; 128
    121a:	22 2e       	mov	r2, r18
    121c:	83 01       	movw	r16, r6
    121e:	23 fc       	sbrc	r2, 3
    1220:	19 c0       	rjmp	.+50     	; 0x1254 <vfprintf+0x1c8>
    1222:	83 2d       	mov	r24, r3
    1224:	90 e0       	ldi	r25, 0x00	; 0
    1226:	48 16       	cp	r4, r24
    1228:	59 06       	cpc	r5, r25
    122a:	a0 f4       	brcc	.+40     	; 0x1254 <vfprintf+0x1c8>
    122c:	b7 01       	movw	r22, r14
    122e:	80 e2       	ldi	r24, 0x20	; 32
    1230:	90 e0       	ldi	r25, 0x00	; 0
    1232:	78 d2       	rcall	.+1264   	; 0x1724 <fputc>
    1234:	3a 94       	dec	r3
    1236:	f5 cf       	rjmp	.-22     	; 0x1222 <vfprintf+0x196>
    1238:	f5 01       	movw	r30, r10
    123a:	27 fc       	sbrc	r2, 7
    123c:	85 91       	lpm	r24, Z+
    123e:	27 fe       	sbrs	r2, 7
    1240:	81 91       	ld	r24, Z+
    1242:	5f 01       	movw	r10, r30
    1244:	b7 01       	movw	r22, r14
    1246:	90 e0       	ldi	r25, 0x00	; 0
    1248:	6d d2       	rcall	.+1242   	; 0x1724 <fputc>
    124a:	31 10       	cpse	r3, r1
    124c:	3a 94       	dec	r3
    124e:	f1 e0       	ldi	r31, 0x01	; 1
    1250:	4f 1a       	sub	r4, r31
    1252:	51 08       	sbc	r5, r1
    1254:	41 14       	cp	r4, r1
    1256:	51 04       	cpc	r5, r1
    1258:	79 f7       	brne	.-34     	; 0x1238 <vfprintf+0x1ac>
    125a:	de c0       	rjmp	.+444    	; 0x1418 <vfprintf+0x38c>
    125c:	84 36       	cpi	r24, 0x64	; 100
    125e:	11 f0       	breq	.+4      	; 0x1264 <vfprintf+0x1d8>
    1260:	89 36       	cpi	r24, 0x69	; 105
    1262:	31 f5       	brne	.+76     	; 0x12b0 <vfprintf+0x224>
    1264:	f8 01       	movw	r30, r16
    1266:	27 ff       	sbrs	r18, 7
    1268:	07 c0       	rjmp	.+14     	; 0x1278 <vfprintf+0x1ec>
    126a:	60 81       	ld	r22, Z
    126c:	71 81       	ldd	r23, Z+1	; 0x01
    126e:	82 81       	ldd	r24, Z+2	; 0x02
    1270:	93 81       	ldd	r25, Z+3	; 0x03
    1272:	0c 5f       	subi	r16, 0xFC	; 252
    1274:	1f 4f       	sbci	r17, 0xFF	; 255
    1276:	08 c0       	rjmp	.+16     	; 0x1288 <vfprintf+0x1fc>
    1278:	60 81       	ld	r22, Z
    127a:	71 81       	ldd	r23, Z+1	; 0x01
    127c:	88 27       	eor	r24, r24
    127e:	77 fd       	sbrc	r23, 7
    1280:	80 95       	com	r24
    1282:	98 2f       	mov	r25, r24
    1284:	0e 5f       	subi	r16, 0xFE	; 254
    1286:	1f 4f       	sbci	r17, 0xFF	; 255
    1288:	2f 76       	andi	r18, 0x6F	; 111
    128a:	b2 2e       	mov	r11, r18
    128c:	97 ff       	sbrs	r25, 7
    128e:	09 c0       	rjmp	.+18     	; 0x12a2 <vfprintf+0x216>
    1290:	90 95       	com	r25
    1292:	80 95       	com	r24
    1294:	70 95       	com	r23
    1296:	61 95       	neg	r22
    1298:	7f 4f       	sbci	r23, 0xFF	; 255
    129a:	8f 4f       	sbci	r24, 0xFF	; 255
    129c:	9f 4f       	sbci	r25, 0xFF	; 255
    129e:	20 68       	ori	r18, 0x80	; 128
    12a0:	b2 2e       	mov	r11, r18
    12a2:	2a e0       	ldi	r18, 0x0A	; 10
    12a4:	30 e0       	ldi	r19, 0x00	; 0
    12a6:	a4 01       	movw	r20, r8
    12a8:	6f d2       	rcall	.+1246   	; 0x1788 <__ultoa_invert>
    12aa:	a8 2e       	mov	r10, r24
    12ac:	a8 18       	sub	r10, r8
    12ae:	43 c0       	rjmp	.+134    	; 0x1336 <vfprintf+0x2aa>
    12b0:	85 37       	cpi	r24, 0x75	; 117
    12b2:	29 f4       	brne	.+10     	; 0x12be <vfprintf+0x232>
    12b4:	2f 7e       	andi	r18, 0xEF	; 239
    12b6:	b2 2e       	mov	r11, r18
    12b8:	2a e0       	ldi	r18, 0x0A	; 10
    12ba:	30 e0       	ldi	r19, 0x00	; 0
    12bc:	25 c0       	rjmp	.+74     	; 0x1308 <vfprintf+0x27c>
    12be:	f2 2f       	mov	r31, r18
    12c0:	f9 7f       	andi	r31, 0xF9	; 249
    12c2:	bf 2e       	mov	r11, r31
    12c4:	8f 36       	cpi	r24, 0x6F	; 111
    12c6:	c1 f0       	breq	.+48     	; 0x12f8 <vfprintf+0x26c>
    12c8:	18 f4       	brcc	.+6      	; 0x12d0 <vfprintf+0x244>
    12ca:	88 35       	cpi	r24, 0x58	; 88
    12cc:	79 f0       	breq	.+30     	; 0x12ec <vfprintf+0x260>
    12ce:	ad c0       	rjmp	.+346    	; 0x142a <vfprintf+0x39e>
    12d0:	80 37       	cpi	r24, 0x70	; 112
    12d2:	19 f0       	breq	.+6      	; 0x12da <vfprintf+0x24e>
    12d4:	88 37       	cpi	r24, 0x78	; 120
    12d6:	21 f0       	breq	.+8      	; 0x12e0 <vfprintf+0x254>
    12d8:	a8 c0       	rjmp	.+336    	; 0x142a <vfprintf+0x39e>
    12da:	2f 2f       	mov	r18, r31
    12dc:	20 61       	ori	r18, 0x10	; 16
    12de:	b2 2e       	mov	r11, r18
    12e0:	b4 fe       	sbrs	r11, 4
    12e2:	0d c0       	rjmp	.+26     	; 0x12fe <vfprintf+0x272>
    12e4:	8b 2d       	mov	r24, r11
    12e6:	84 60       	ori	r24, 0x04	; 4
    12e8:	b8 2e       	mov	r11, r24
    12ea:	09 c0       	rjmp	.+18     	; 0x12fe <vfprintf+0x272>
    12ec:	24 ff       	sbrs	r18, 4
    12ee:	0a c0       	rjmp	.+20     	; 0x1304 <vfprintf+0x278>
    12f0:	9f 2f       	mov	r25, r31
    12f2:	96 60       	ori	r25, 0x06	; 6
    12f4:	b9 2e       	mov	r11, r25
    12f6:	06 c0       	rjmp	.+12     	; 0x1304 <vfprintf+0x278>
    12f8:	28 e0       	ldi	r18, 0x08	; 8
    12fa:	30 e0       	ldi	r19, 0x00	; 0
    12fc:	05 c0       	rjmp	.+10     	; 0x1308 <vfprintf+0x27c>
    12fe:	20 e1       	ldi	r18, 0x10	; 16
    1300:	30 e0       	ldi	r19, 0x00	; 0
    1302:	02 c0       	rjmp	.+4      	; 0x1308 <vfprintf+0x27c>
    1304:	20 e1       	ldi	r18, 0x10	; 16
    1306:	32 e0       	ldi	r19, 0x02	; 2
    1308:	f8 01       	movw	r30, r16
    130a:	b7 fe       	sbrs	r11, 7
    130c:	07 c0       	rjmp	.+14     	; 0x131c <vfprintf+0x290>
    130e:	60 81       	ld	r22, Z
    1310:	71 81       	ldd	r23, Z+1	; 0x01
    1312:	82 81       	ldd	r24, Z+2	; 0x02
    1314:	93 81       	ldd	r25, Z+3	; 0x03
    1316:	0c 5f       	subi	r16, 0xFC	; 252
    1318:	1f 4f       	sbci	r17, 0xFF	; 255
    131a:	06 c0       	rjmp	.+12     	; 0x1328 <vfprintf+0x29c>
    131c:	60 81       	ld	r22, Z
    131e:	71 81       	ldd	r23, Z+1	; 0x01
    1320:	80 e0       	ldi	r24, 0x00	; 0
    1322:	90 e0       	ldi	r25, 0x00	; 0
    1324:	0e 5f       	subi	r16, 0xFE	; 254
    1326:	1f 4f       	sbci	r17, 0xFF	; 255
    1328:	a4 01       	movw	r20, r8
    132a:	2e d2       	rcall	.+1116   	; 0x1788 <__ultoa_invert>
    132c:	a8 2e       	mov	r10, r24
    132e:	a8 18       	sub	r10, r8
    1330:	fb 2d       	mov	r31, r11
    1332:	ff 77       	andi	r31, 0x7F	; 127
    1334:	bf 2e       	mov	r11, r31
    1336:	b6 fe       	sbrs	r11, 6
    1338:	0b c0       	rjmp	.+22     	; 0x1350 <vfprintf+0x2c4>
    133a:	2b 2d       	mov	r18, r11
    133c:	2e 7f       	andi	r18, 0xFE	; 254
    133e:	a5 14       	cp	r10, r5
    1340:	50 f4       	brcc	.+20     	; 0x1356 <vfprintf+0x2ca>
    1342:	b4 fe       	sbrs	r11, 4
    1344:	0a c0       	rjmp	.+20     	; 0x135a <vfprintf+0x2ce>
    1346:	b2 fc       	sbrc	r11, 2
    1348:	08 c0       	rjmp	.+16     	; 0x135a <vfprintf+0x2ce>
    134a:	2b 2d       	mov	r18, r11
    134c:	2e 7e       	andi	r18, 0xEE	; 238
    134e:	05 c0       	rjmp	.+10     	; 0x135a <vfprintf+0x2ce>
    1350:	7a 2c       	mov	r7, r10
    1352:	2b 2d       	mov	r18, r11
    1354:	03 c0       	rjmp	.+6      	; 0x135c <vfprintf+0x2d0>
    1356:	7a 2c       	mov	r7, r10
    1358:	01 c0       	rjmp	.+2      	; 0x135c <vfprintf+0x2d0>
    135a:	75 2c       	mov	r7, r5
    135c:	24 ff       	sbrs	r18, 4
    135e:	0d c0       	rjmp	.+26     	; 0x137a <vfprintf+0x2ee>
    1360:	fe 01       	movw	r30, r28
    1362:	ea 0d       	add	r30, r10
    1364:	f1 1d       	adc	r31, r1
    1366:	80 81       	ld	r24, Z
    1368:	80 33       	cpi	r24, 0x30	; 48
    136a:	11 f4       	brne	.+4      	; 0x1370 <vfprintf+0x2e4>
    136c:	29 7e       	andi	r18, 0xE9	; 233
    136e:	09 c0       	rjmp	.+18     	; 0x1382 <vfprintf+0x2f6>
    1370:	22 ff       	sbrs	r18, 2
    1372:	06 c0       	rjmp	.+12     	; 0x1380 <vfprintf+0x2f4>
    1374:	73 94       	inc	r7
    1376:	73 94       	inc	r7
    1378:	04 c0       	rjmp	.+8      	; 0x1382 <vfprintf+0x2f6>
    137a:	82 2f       	mov	r24, r18
    137c:	86 78       	andi	r24, 0x86	; 134
    137e:	09 f0       	breq	.+2      	; 0x1382 <vfprintf+0x2f6>
    1380:	73 94       	inc	r7
    1382:	23 fd       	sbrc	r18, 3
    1384:	12 c0       	rjmp	.+36     	; 0x13aa <vfprintf+0x31e>
    1386:	20 ff       	sbrs	r18, 0
    1388:	06 c0       	rjmp	.+12     	; 0x1396 <vfprintf+0x30a>
    138a:	5a 2c       	mov	r5, r10
    138c:	73 14       	cp	r7, r3
    138e:	18 f4       	brcc	.+6      	; 0x1396 <vfprintf+0x30a>
    1390:	53 0c       	add	r5, r3
    1392:	57 18       	sub	r5, r7
    1394:	73 2c       	mov	r7, r3
    1396:	73 14       	cp	r7, r3
    1398:	60 f4       	brcc	.+24     	; 0x13b2 <vfprintf+0x326>
    139a:	b7 01       	movw	r22, r14
    139c:	80 e2       	ldi	r24, 0x20	; 32
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	2c 87       	std	Y+12, r18	; 0x0c
    13a2:	c0 d1       	rcall	.+896    	; 0x1724 <fputc>
    13a4:	73 94       	inc	r7
    13a6:	2c 85       	ldd	r18, Y+12	; 0x0c
    13a8:	f6 cf       	rjmp	.-20     	; 0x1396 <vfprintf+0x30a>
    13aa:	73 14       	cp	r7, r3
    13ac:	10 f4       	brcc	.+4      	; 0x13b2 <vfprintf+0x326>
    13ae:	37 18       	sub	r3, r7
    13b0:	01 c0       	rjmp	.+2      	; 0x13b4 <vfprintf+0x328>
    13b2:	31 2c       	mov	r3, r1
    13b4:	24 ff       	sbrs	r18, 4
    13b6:	11 c0       	rjmp	.+34     	; 0x13da <vfprintf+0x34e>
    13b8:	b7 01       	movw	r22, r14
    13ba:	80 e3       	ldi	r24, 0x30	; 48
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	2c 87       	std	Y+12, r18	; 0x0c
    13c0:	b1 d1       	rcall	.+866    	; 0x1724 <fputc>
    13c2:	2c 85       	ldd	r18, Y+12	; 0x0c
    13c4:	22 ff       	sbrs	r18, 2
    13c6:	16 c0       	rjmp	.+44     	; 0x13f4 <vfprintf+0x368>
    13c8:	21 ff       	sbrs	r18, 1
    13ca:	03 c0       	rjmp	.+6      	; 0x13d2 <vfprintf+0x346>
    13cc:	88 e5       	ldi	r24, 0x58	; 88
    13ce:	90 e0       	ldi	r25, 0x00	; 0
    13d0:	02 c0       	rjmp	.+4      	; 0x13d6 <vfprintf+0x34a>
    13d2:	88 e7       	ldi	r24, 0x78	; 120
    13d4:	90 e0       	ldi	r25, 0x00	; 0
    13d6:	b7 01       	movw	r22, r14
    13d8:	0c c0       	rjmp	.+24     	; 0x13f2 <vfprintf+0x366>
    13da:	82 2f       	mov	r24, r18
    13dc:	86 78       	andi	r24, 0x86	; 134
    13de:	51 f0       	breq	.+20     	; 0x13f4 <vfprintf+0x368>
    13e0:	21 fd       	sbrc	r18, 1
    13e2:	02 c0       	rjmp	.+4      	; 0x13e8 <vfprintf+0x35c>
    13e4:	80 e2       	ldi	r24, 0x20	; 32
    13e6:	01 c0       	rjmp	.+2      	; 0x13ea <vfprintf+0x35e>
    13e8:	8b e2       	ldi	r24, 0x2B	; 43
    13ea:	27 fd       	sbrc	r18, 7
    13ec:	8d e2       	ldi	r24, 0x2D	; 45
    13ee:	b7 01       	movw	r22, r14
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	98 d1       	rcall	.+816    	; 0x1724 <fputc>
    13f4:	a5 14       	cp	r10, r5
    13f6:	30 f4       	brcc	.+12     	; 0x1404 <vfprintf+0x378>
    13f8:	b7 01       	movw	r22, r14
    13fa:	80 e3       	ldi	r24, 0x30	; 48
    13fc:	90 e0       	ldi	r25, 0x00	; 0
    13fe:	92 d1       	rcall	.+804    	; 0x1724 <fputc>
    1400:	5a 94       	dec	r5
    1402:	f8 cf       	rjmp	.-16     	; 0x13f4 <vfprintf+0x368>
    1404:	aa 94       	dec	r10
    1406:	f4 01       	movw	r30, r8
    1408:	ea 0d       	add	r30, r10
    140a:	f1 1d       	adc	r31, r1
    140c:	80 81       	ld	r24, Z
    140e:	b7 01       	movw	r22, r14
    1410:	90 e0       	ldi	r25, 0x00	; 0
    1412:	88 d1       	rcall	.+784    	; 0x1724 <fputc>
    1414:	a1 10       	cpse	r10, r1
    1416:	f6 cf       	rjmp	.-20     	; 0x1404 <vfprintf+0x378>
    1418:	33 20       	and	r3, r3
    141a:	09 f4       	brne	.+2      	; 0x141e <vfprintf+0x392>
    141c:	5d ce       	rjmp	.-838    	; 0x10d8 <vfprintf+0x4c>
    141e:	b7 01       	movw	r22, r14
    1420:	80 e2       	ldi	r24, 0x20	; 32
    1422:	90 e0       	ldi	r25, 0x00	; 0
    1424:	7f d1       	rcall	.+766    	; 0x1724 <fputc>
    1426:	3a 94       	dec	r3
    1428:	f7 cf       	rjmp	.-18     	; 0x1418 <vfprintf+0x38c>
    142a:	f7 01       	movw	r30, r14
    142c:	86 81       	ldd	r24, Z+6	; 0x06
    142e:	97 81       	ldd	r25, Z+7	; 0x07
    1430:	02 c0       	rjmp	.+4      	; 0x1436 <vfprintf+0x3aa>
    1432:	8f ef       	ldi	r24, 0xFF	; 255
    1434:	9f ef       	ldi	r25, 0xFF	; 255
    1436:	2c 96       	adiw	r28, 0x0c	; 12
    1438:	0f b6       	in	r0, 0x3f	; 63
    143a:	f8 94       	cli
    143c:	de bf       	out	0x3e, r29	; 62
    143e:	0f be       	out	0x3f, r0	; 63
    1440:	cd bf       	out	0x3d, r28	; 61
    1442:	df 91       	pop	r29
    1444:	cf 91       	pop	r28
    1446:	1f 91       	pop	r17
    1448:	0f 91       	pop	r16
    144a:	ff 90       	pop	r15
    144c:	ef 90       	pop	r14
    144e:	df 90       	pop	r13
    1450:	cf 90       	pop	r12
    1452:	bf 90       	pop	r11
    1454:	af 90       	pop	r10
    1456:	9f 90       	pop	r9
    1458:	8f 90       	pop	r8
    145a:	7f 90       	pop	r7
    145c:	6f 90       	pop	r6
    145e:	5f 90       	pop	r5
    1460:	4f 90       	pop	r4
    1462:	3f 90       	pop	r3
    1464:	2f 90       	pop	r2
    1466:	08 95       	ret

00001468 <calloc>:
    1468:	0f 93       	push	r16
    146a:	1f 93       	push	r17
    146c:	cf 93       	push	r28
    146e:	df 93       	push	r29
    1470:	86 9f       	mul	r24, r22
    1472:	80 01       	movw	r16, r0
    1474:	87 9f       	mul	r24, r23
    1476:	10 0d       	add	r17, r0
    1478:	96 9f       	mul	r25, r22
    147a:	10 0d       	add	r17, r0
    147c:	11 24       	eor	r1, r1
    147e:	c8 01       	movw	r24, r16
    1480:	0d d0       	rcall	.+26     	; 0x149c <malloc>
    1482:	ec 01       	movw	r28, r24
    1484:	00 97       	sbiw	r24, 0x00	; 0
    1486:	21 f0       	breq	.+8      	; 0x1490 <calloc+0x28>
    1488:	a8 01       	movw	r20, r16
    148a:	60 e0       	ldi	r22, 0x00	; 0
    148c:	70 e0       	ldi	r23, 0x00	; 0
    148e:	38 d1       	rcall	.+624    	; 0x1700 <memset>
    1490:	ce 01       	movw	r24, r28
    1492:	df 91       	pop	r29
    1494:	cf 91       	pop	r28
    1496:	1f 91       	pop	r17
    1498:	0f 91       	pop	r16
    149a:	08 95       	ret

0000149c <malloc>:
    149c:	cf 93       	push	r28
    149e:	df 93       	push	r29
    14a0:	82 30       	cpi	r24, 0x02	; 2
    14a2:	91 05       	cpc	r25, r1
    14a4:	10 f4       	brcc	.+4      	; 0x14aa <malloc+0xe>
    14a6:	82 e0       	ldi	r24, 0x02	; 2
    14a8:	90 e0       	ldi	r25, 0x00	; 0
    14aa:	e0 91 cf 02 	lds	r30, 0x02CF
    14ae:	f0 91 d0 02 	lds	r31, 0x02D0
    14b2:	20 e0       	ldi	r18, 0x00	; 0
    14b4:	30 e0       	ldi	r19, 0x00	; 0
    14b6:	a0 e0       	ldi	r26, 0x00	; 0
    14b8:	b0 e0       	ldi	r27, 0x00	; 0
    14ba:	30 97       	sbiw	r30, 0x00	; 0
    14bc:	39 f1       	breq	.+78     	; 0x150c <malloc+0x70>
    14be:	40 81       	ld	r20, Z
    14c0:	51 81       	ldd	r21, Z+1	; 0x01
    14c2:	48 17       	cp	r20, r24
    14c4:	59 07       	cpc	r21, r25
    14c6:	b8 f0       	brcs	.+46     	; 0x14f6 <malloc+0x5a>
    14c8:	48 17       	cp	r20, r24
    14ca:	59 07       	cpc	r21, r25
    14cc:	71 f4       	brne	.+28     	; 0x14ea <malloc+0x4e>
    14ce:	82 81       	ldd	r24, Z+2	; 0x02
    14d0:	93 81       	ldd	r25, Z+3	; 0x03
    14d2:	10 97       	sbiw	r26, 0x00	; 0
    14d4:	29 f0       	breq	.+10     	; 0x14e0 <malloc+0x44>
    14d6:	13 96       	adiw	r26, 0x03	; 3
    14d8:	9c 93       	st	X, r25
    14da:	8e 93       	st	-X, r24
    14dc:	12 97       	sbiw	r26, 0x02	; 2
    14de:	2c c0       	rjmp	.+88     	; 0x1538 <malloc+0x9c>
    14e0:	90 93 d0 02 	sts	0x02D0, r25
    14e4:	80 93 cf 02 	sts	0x02CF, r24
    14e8:	27 c0       	rjmp	.+78     	; 0x1538 <malloc+0x9c>
    14ea:	21 15       	cp	r18, r1
    14ec:	31 05       	cpc	r19, r1
    14ee:	31 f0       	breq	.+12     	; 0x14fc <malloc+0x60>
    14f0:	42 17       	cp	r20, r18
    14f2:	53 07       	cpc	r21, r19
    14f4:	18 f0       	brcs	.+6      	; 0x14fc <malloc+0x60>
    14f6:	a9 01       	movw	r20, r18
    14f8:	db 01       	movw	r26, r22
    14fa:	01 c0       	rjmp	.+2      	; 0x14fe <malloc+0x62>
    14fc:	ef 01       	movw	r28, r30
    14fe:	9a 01       	movw	r18, r20
    1500:	bd 01       	movw	r22, r26
    1502:	df 01       	movw	r26, r30
    1504:	02 80       	ldd	r0, Z+2	; 0x02
    1506:	f3 81       	ldd	r31, Z+3	; 0x03
    1508:	e0 2d       	mov	r30, r0
    150a:	d7 cf       	rjmp	.-82     	; 0x14ba <malloc+0x1e>
    150c:	21 15       	cp	r18, r1
    150e:	31 05       	cpc	r19, r1
    1510:	f9 f0       	breq	.+62     	; 0x1550 <malloc+0xb4>
    1512:	28 1b       	sub	r18, r24
    1514:	39 0b       	sbc	r19, r25
    1516:	24 30       	cpi	r18, 0x04	; 4
    1518:	31 05       	cpc	r19, r1
    151a:	80 f4       	brcc	.+32     	; 0x153c <malloc+0xa0>
    151c:	8a 81       	ldd	r24, Y+2	; 0x02
    151e:	9b 81       	ldd	r25, Y+3	; 0x03
    1520:	61 15       	cp	r22, r1
    1522:	71 05       	cpc	r23, r1
    1524:	21 f0       	breq	.+8      	; 0x152e <malloc+0x92>
    1526:	fb 01       	movw	r30, r22
    1528:	93 83       	std	Z+3, r25	; 0x03
    152a:	82 83       	std	Z+2, r24	; 0x02
    152c:	04 c0       	rjmp	.+8      	; 0x1536 <malloc+0x9a>
    152e:	90 93 d0 02 	sts	0x02D0, r25
    1532:	80 93 cf 02 	sts	0x02CF, r24
    1536:	fe 01       	movw	r30, r28
    1538:	32 96       	adiw	r30, 0x02	; 2
    153a:	44 c0       	rjmp	.+136    	; 0x15c4 <malloc+0x128>
    153c:	fe 01       	movw	r30, r28
    153e:	e2 0f       	add	r30, r18
    1540:	f3 1f       	adc	r31, r19
    1542:	81 93       	st	Z+, r24
    1544:	91 93       	st	Z+, r25
    1546:	22 50       	subi	r18, 0x02	; 2
    1548:	31 09       	sbc	r19, r1
    154a:	39 83       	std	Y+1, r19	; 0x01
    154c:	28 83       	st	Y, r18
    154e:	3a c0       	rjmp	.+116    	; 0x15c4 <malloc+0x128>
    1550:	20 91 cd 02 	lds	r18, 0x02CD
    1554:	30 91 ce 02 	lds	r19, 0x02CE
    1558:	23 2b       	or	r18, r19
    155a:	41 f4       	brne	.+16     	; 0x156c <malloc+0xd0>
    155c:	20 91 02 02 	lds	r18, 0x0202
    1560:	30 91 03 02 	lds	r19, 0x0203
    1564:	30 93 ce 02 	sts	0x02CE, r19
    1568:	20 93 cd 02 	sts	0x02CD, r18
    156c:	20 91 00 02 	lds	r18, 0x0200
    1570:	30 91 01 02 	lds	r19, 0x0201
    1574:	21 15       	cp	r18, r1
    1576:	31 05       	cpc	r19, r1
    1578:	41 f4       	brne	.+16     	; 0x158a <malloc+0xee>
    157a:	2d b7       	in	r18, 0x3d	; 61
    157c:	3e b7       	in	r19, 0x3e	; 62
    157e:	40 91 04 02 	lds	r20, 0x0204
    1582:	50 91 05 02 	lds	r21, 0x0205
    1586:	24 1b       	sub	r18, r20
    1588:	35 0b       	sbc	r19, r21
    158a:	e0 91 cd 02 	lds	r30, 0x02CD
    158e:	f0 91 ce 02 	lds	r31, 0x02CE
    1592:	e2 17       	cp	r30, r18
    1594:	f3 07       	cpc	r31, r19
    1596:	a0 f4       	brcc	.+40     	; 0x15c0 <malloc+0x124>
    1598:	2e 1b       	sub	r18, r30
    159a:	3f 0b       	sbc	r19, r31
    159c:	28 17       	cp	r18, r24
    159e:	39 07       	cpc	r19, r25
    15a0:	78 f0       	brcs	.+30     	; 0x15c0 <malloc+0x124>
    15a2:	ac 01       	movw	r20, r24
    15a4:	4e 5f       	subi	r20, 0xFE	; 254
    15a6:	5f 4f       	sbci	r21, 0xFF	; 255
    15a8:	24 17       	cp	r18, r20
    15aa:	35 07       	cpc	r19, r21
    15ac:	48 f0       	brcs	.+18     	; 0x15c0 <malloc+0x124>
    15ae:	4e 0f       	add	r20, r30
    15b0:	5f 1f       	adc	r21, r31
    15b2:	50 93 ce 02 	sts	0x02CE, r21
    15b6:	40 93 cd 02 	sts	0x02CD, r20
    15ba:	81 93       	st	Z+, r24
    15bc:	91 93       	st	Z+, r25
    15be:	02 c0       	rjmp	.+4      	; 0x15c4 <malloc+0x128>
    15c0:	e0 e0       	ldi	r30, 0x00	; 0
    15c2:	f0 e0       	ldi	r31, 0x00	; 0
    15c4:	cf 01       	movw	r24, r30
    15c6:	df 91       	pop	r29
    15c8:	cf 91       	pop	r28
    15ca:	08 95       	ret

000015cc <free>:
    15cc:	cf 93       	push	r28
    15ce:	df 93       	push	r29
    15d0:	00 97       	sbiw	r24, 0x00	; 0
    15d2:	09 f4       	brne	.+2      	; 0x15d6 <free+0xa>
    15d4:	87 c0       	rjmp	.+270    	; 0x16e4 <free+0x118>
    15d6:	fc 01       	movw	r30, r24
    15d8:	32 97       	sbiw	r30, 0x02	; 2
    15da:	13 82       	std	Z+3, r1	; 0x03
    15dc:	12 82       	std	Z+2, r1	; 0x02
    15de:	c0 91 cf 02 	lds	r28, 0x02CF
    15e2:	d0 91 d0 02 	lds	r29, 0x02D0
    15e6:	20 97       	sbiw	r28, 0x00	; 0
    15e8:	81 f4       	brne	.+32     	; 0x160a <free+0x3e>
    15ea:	20 81       	ld	r18, Z
    15ec:	31 81       	ldd	r19, Z+1	; 0x01
    15ee:	28 0f       	add	r18, r24
    15f0:	39 1f       	adc	r19, r25
    15f2:	80 91 cd 02 	lds	r24, 0x02CD
    15f6:	90 91 ce 02 	lds	r25, 0x02CE
    15fa:	82 17       	cp	r24, r18
    15fc:	93 07       	cpc	r25, r19
    15fe:	79 f5       	brne	.+94     	; 0x165e <free+0x92>
    1600:	f0 93 ce 02 	sts	0x02CE, r31
    1604:	e0 93 cd 02 	sts	0x02CD, r30
    1608:	6d c0       	rjmp	.+218    	; 0x16e4 <free+0x118>
    160a:	de 01       	movw	r26, r28
    160c:	20 e0       	ldi	r18, 0x00	; 0
    160e:	30 e0       	ldi	r19, 0x00	; 0
    1610:	ae 17       	cp	r26, r30
    1612:	bf 07       	cpc	r27, r31
    1614:	50 f4       	brcc	.+20     	; 0x162a <free+0x5e>
    1616:	12 96       	adiw	r26, 0x02	; 2
    1618:	4d 91       	ld	r20, X+
    161a:	5c 91       	ld	r21, X
    161c:	13 97       	sbiw	r26, 0x03	; 3
    161e:	9d 01       	movw	r18, r26
    1620:	41 15       	cp	r20, r1
    1622:	51 05       	cpc	r21, r1
    1624:	09 f1       	breq	.+66     	; 0x1668 <free+0x9c>
    1626:	da 01       	movw	r26, r20
    1628:	f3 cf       	rjmp	.-26     	; 0x1610 <free+0x44>
    162a:	b3 83       	std	Z+3, r27	; 0x03
    162c:	a2 83       	std	Z+2, r26	; 0x02
    162e:	40 81       	ld	r20, Z
    1630:	51 81       	ldd	r21, Z+1	; 0x01
    1632:	84 0f       	add	r24, r20
    1634:	95 1f       	adc	r25, r21
    1636:	8a 17       	cp	r24, r26
    1638:	9b 07       	cpc	r25, r27
    163a:	71 f4       	brne	.+28     	; 0x1658 <free+0x8c>
    163c:	8d 91       	ld	r24, X+
    163e:	9c 91       	ld	r25, X
    1640:	11 97       	sbiw	r26, 0x01	; 1
    1642:	84 0f       	add	r24, r20
    1644:	95 1f       	adc	r25, r21
    1646:	02 96       	adiw	r24, 0x02	; 2
    1648:	91 83       	std	Z+1, r25	; 0x01
    164a:	80 83       	st	Z, r24
    164c:	12 96       	adiw	r26, 0x02	; 2
    164e:	8d 91       	ld	r24, X+
    1650:	9c 91       	ld	r25, X
    1652:	13 97       	sbiw	r26, 0x03	; 3
    1654:	93 83       	std	Z+3, r25	; 0x03
    1656:	82 83       	std	Z+2, r24	; 0x02
    1658:	21 15       	cp	r18, r1
    165a:	31 05       	cpc	r19, r1
    165c:	29 f4       	brne	.+10     	; 0x1668 <free+0x9c>
    165e:	f0 93 d0 02 	sts	0x02D0, r31
    1662:	e0 93 cf 02 	sts	0x02CF, r30
    1666:	3e c0       	rjmp	.+124    	; 0x16e4 <free+0x118>
    1668:	d9 01       	movw	r26, r18
    166a:	13 96       	adiw	r26, 0x03	; 3
    166c:	fc 93       	st	X, r31
    166e:	ee 93       	st	-X, r30
    1670:	12 97       	sbiw	r26, 0x02	; 2
    1672:	4d 91       	ld	r20, X+
    1674:	5d 91       	ld	r21, X+
    1676:	a4 0f       	add	r26, r20
    1678:	b5 1f       	adc	r27, r21
    167a:	ea 17       	cp	r30, r26
    167c:	fb 07       	cpc	r31, r27
    167e:	79 f4       	brne	.+30     	; 0x169e <free+0xd2>
    1680:	80 81       	ld	r24, Z
    1682:	91 81       	ldd	r25, Z+1	; 0x01
    1684:	84 0f       	add	r24, r20
    1686:	95 1f       	adc	r25, r21
    1688:	02 96       	adiw	r24, 0x02	; 2
    168a:	d9 01       	movw	r26, r18
    168c:	11 96       	adiw	r26, 0x01	; 1
    168e:	9c 93       	st	X, r25
    1690:	8e 93       	st	-X, r24
    1692:	82 81       	ldd	r24, Z+2	; 0x02
    1694:	93 81       	ldd	r25, Z+3	; 0x03
    1696:	13 96       	adiw	r26, 0x03	; 3
    1698:	9c 93       	st	X, r25
    169a:	8e 93       	st	-X, r24
    169c:	12 97       	sbiw	r26, 0x02	; 2
    169e:	e0 e0       	ldi	r30, 0x00	; 0
    16a0:	f0 e0       	ldi	r31, 0x00	; 0
    16a2:	8a 81       	ldd	r24, Y+2	; 0x02
    16a4:	9b 81       	ldd	r25, Y+3	; 0x03
    16a6:	00 97       	sbiw	r24, 0x00	; 0
    16a8:	19 f0       	breq	.+6      	; 0x16b0 <free+0xe4>
    16aa:	fe 01       	movw	r30, r28
    16ac:	ec 01       	movw	r28, r24
    16ae:	f9 cf       	rjmp	.-14     	; 0x16a2 <free+0xd6>
    16b0:	ce 01       	movw	r24, r28
    16b2:	02 96       	adiw	r24, 0x02	; 2
    16b4:	28 81       	ld	r18, Y
    16b6:	39 81       	ldd	r19, Y+1	; 0x01
    16b8:	82 0f       	add	r24, r18
    16ba:	93 1f       	adc	r25, r19
    16bc:	20 91 cd 02 	lds	r18, 0x02CD
    16c0:	30 91 ce 02 	lds	r19, 0x02CE
    16c4:	28 17       	cp	r18, r24
    16c6:	39 07       	cpc	r19, r25
    16c8:	69 f4       	brne	.+26     	; 0x16e4 <free+0x118>
    16ca:	30 97       	sbiw	r30, 0x00	; 0
    16cc:	29 f4       	brne	.+10     	; 0x16d8 <free+0x10c>
    16ce:	10 92 d0 02 	sts	0x02D0, r1
    16d2:	10 92 cf 02 	sts	0x02CF, r1
    16d6:	02 c0       	rjmp	.+4      	; 0x16dc <free+0x110>
    16d8:	13 82       	std	Z+3, r1	; 0x03
    16da:	12 82       	std	Z+2, r1	; 0x02
    16dc:	d0 93 ce 02 	sts	0x02CE, r29
    16e0:	c0 93 cd 02 	sts	0x02CD, r28
    16e4:	df 91       	pop	r29
    16e6:	cf 91       	pop	r28
    16e8:	08 95       	ret

000016ea <strnlen_P>:
    16ea:	fc 01       	movw	r30, r24
    16ec:	05 90       	lpm	r0, Z+
    16ee:	61 50       	subi	r22, 0x01	; 1
    16f0:	70 40       	sbci	r23, 0x00	; 0
    16f2:	01 10       	cpse	r0, r1
    16f4:	d8 f7       	brcc	.-10     	; 0x16ec <strnlen_P+0x2>
    16f6:	80 95       	com	r24
    16f8:	90 95       	com	r25
    16fa:	8e 0f       	add	r24, r30
    16fc:	9f 1f       	adc	r25, r31
    16fe:	08 95       	ret

00001700 <memset>:
    1700:	dc 01       	movw	r26, r24
    1702:	01 c0       	rjmp	.+2      	; 0x1706 <memset+0x6>
    1704:	6d 93       	st	X+, r22
    1706:	41 50       	subi	r20, 0x01	; 1
    1708:	50 40       	sbci	r21, 0x00	; 0
    170a:	e0 f7       	brcc	.-8      	; 0x1704 <memset+0x4>
    170c:	08 95       	ret

0000170e <strnlen>:
    170e:	fc 01       	movw	r30, r24
    1710:	61 50       	subi	r22, 0x01	; 1
    1712:	70 40       	sbci	r23, 0x00	; 0
    1714:	01 90       	ld	r0, Z+
    1716:	01 10       	cpse	r0, r1
    1718:	d8 f7       	brcc	.-10     	; 0x1710 <strnlen+0x2>
    171a:	80 95       	com	r24
    171c:	90 95       	com	r25
    171e:	8e 0f       	add	r24, r30
    1720:	9f 1f       	adc	r25, r31
    1722:	08 95       	ret

00001724 <fputc>:
    1724:	0f 93       	push	r16
    1726:	1f 93       	push	r17
    1728:	cf 93       	push	r28
    172a:	df 93       	push	r29
    172c:	18 2f       	mov	r17, r24
    172e:	09 2f       	mov	r16, r25
    1730:	eb 01       	movw	r28, r22
    1732:	8b 81       	ldd	r24, Y+3	; 0x03
    1734:	81 fd       	sbrc	r24, 1
    1736:	03 c0       	rjmp	.+6      	; 0x173e <fputc+0x1a>
    1738:	8f ef       	ldi	r24, 0xFF	; 255
    173a:	9f ef       	ldi	r25, 0xFF	; 255
    173c:	20 c0       	rjmp	.+64     	; 0x177e <fputc+0x5a>
    173e:	82 ff       	sbrs	r24, 2
    1740:	10 c0       	rjmp	.+32     	; 0x1762 <fputc+0x3e>
    1742:	4e 81       	ldd	r20, Y+6	; 0x06
    1744:	5f 81       	ldd	r21, Y+7	; 0x07
    1746:	2c 81       	ldd	r18, Y+4	; 0x04
    1748:	3d 81       	ldd	r19, Y+5	; 0x05
    174a:	42 17       	cp	r20, r18
    174c:	53 07       	cpc	r21, r19
    174e:	7c f4       	brge	.+30     	; 0x176e <fputc+0x4a>
    1750:	e8 81       	ld	r30, Y
    1752:	f9 81       	ldd	r31, Y+1	; 0x01
    1754:	9f 01       	movw	r18, r30
    1756:	2f 5f       	subi	r18, 0xFF	; 255
    1758:	3f 4f       	sbci	r19, 0xFF	; 255
    175a:	39 83       	std	Y+1, r19	; 0x01
    175c:	28 83       	st	Y, r18
    175e:	10 83       	st	Z, r17
    1760:	06 c0       	rjmp	.+12     	; 0x176e <fputc+0x4a>
    1762:	e8 85       	ldd	r30, Y+8	; 0x08
    1764:	f9 85       	ldd	r31, Y+9	; 0x09
    1766:	81 2f       	mov	r24, r17
    1768:	19 95       	eicall
    176a:	89 2b       	or	r24, r25
    176c:	29 f7       	brne	.-54     	; 0x1738 <fputc+0x14>
    176e:	2e 81       	ldd	r18, Y+6	; 0x06
    1770:	3f 81       	ldd	r19, Y+7	; 0x07
    1772:	2f 5f       	subi	r18, 0xFF	; 255
    1774:	3f 4f       	sbci	r19, 0xFF	; 255
    1776:	3f 83       	std	Y+7, r19	; 0x07
    1778:	2e 83       	std	Y+6, r18	; 0x06
    177a:	81 2f       	mov	r24, r17
    177c:	90 2f       	mov	r25, r16
    177e:	df 91       	pop	r29
    1780:	cf 91       	pop	r28
    1782:	1f 91       	pop	r17
    1784:	0f 91       	pop	r16
    1786:	08 95       	ret

00001788 <__ultoa_invert>:
    1788:	fa 01       	movw	r30, r20
    178a:	aa 27       	eor	r26, r26
    178c:	28 30       	cpi	r18, 0x08	; 8
    178e:	51 f1       	breq	.+84     	; 0x17e4 <__ultoa_invert+0x5c>
    1790:	20 31       	cpi	r18, 0x10	; 16
    1792:	81 f1       	breq	.+96     	; 0x17f4 <__ultoa_invert+0x6c>
    1794:	e8 94       	clt
    1796:	6f 93       	push	r22
    1798:	6e 7f       	andi	r22, 0xFE	; 254
    179a:	6e 5f       	subi	r22, 0xFE	; 254
    179c:	7f 4f       	sbci	r23, 0xFF	; 255
    179e:	8f 4f       	sbci	r24, 0xFF	; 255
    17a0:	9f 4f       	sbci	r25, 0xFF	; 255
    17a2:	af 4f       	sbci	r26, 0xFF	; 255
    17a4:	b1 e0       	ldi	r27, 0x01	; 1
    17a6:	3e d0       	rcall	.+124    	; 0x1824 <__ultoa_invert+0x9c>
    17a8:	b4 e0       	ldi	r27, 0x04	; 4
    17aa:	3c d0       	rcall	.+120    	; 0x1824 <__ultoa_invert+0x9c>
    17ac:	67 0f       	add	r22, r23
    17ae:	78 1f       	adc	r23, r24
    17b0:	89 1f       	adc	r24, r25
    17b2:	9a 1f       	adc	r25, r26
    17b4:	a1 1d       	adc	r26, r1
    17b6:	68 0f       	add	r22, r24
    17b8:	79 1f       	adc	r23, r25
    17ba:	8a 1f       	adc	r24, r26
    17bc:	91 1d       	adc	r25, r1
    17be:	a1 1d       	adc	r26, r1
    17c0:	6a 0f       	add	r22, r26
    17c2:	71 1d       	adc	r23, r1
    17c4:	81 1d       	adc	r24, r1
    17c6:	91 1d       	adc	r25, r1
    17c8:	a1 1d       	adc	r26, r1
    17ca:	20 d0       	rcall	.+64     	; 0x180c <__ultoa_invert+0x84>
    17cc:	09 f4       	brne	.+2      	; 0x17d0 <__ultoa_invert+0x48>
    17ce:	68 94       	set
    17d0:	3f 91       	pop	r19
    17d2:	2a e0       	ldi	r18, 0x0A	; 10
    17d4:	26 9f       	mul	r18, r22
    17d6:	11 24       	eor	r1, r1
    17d8:	30 19       	sub	r19, r0
    17da:	30 5d       	subi	r19, 0xD0	; 208
    17dc:	31 93       	st	Z+, r19
    17de:	de f6       	brtc	.-74     	; 0x1796 <__ultoa_invert+0xe>
    17e0:	cf 01       	movw	r24, r30
    17e2:	08 95       	ret
    17e4:	46 2f       	mov	r20, r22
    17e6:	47 70       	andi	r20, 0x07	; 7
    17e8:	40 5d       	subi	r20, 0xD0	; 208
    17ea:	41 93       	st	Z+, r20
    17ec:	b3 e0       	ldi	r27, 0x03	; 3
    17ee:	0f d0       	rcall	.+30     	; 0x180e <__ultoa_invert+0x86>
    17f0:	c9 f7       	brne	.-14     	; 0x17e4 <__ultoa_invert+0x5c>
    17f2:	f6 cf       	rjmp	.-20     	; 0x17e0 <__ultoa_invert+0x58>
    17f4:	46 2f       	mov	r20, r22
    17f6:	4f 70       	andi	r20, 0x0F	; 15
    17f8:	40 5d       	subi	r20, 0xD0	; 208
    17fa:	4a 33       	cpi	r20, 0x3A	; 58
    17fc:	18 f0       	brcs	.+6      	; 0x1804 <__ultoa_invert+0x7c>
    17fe:	49 5d       	subi	r20, 0xD9	; 217
    1800:	31 fd       	sbrc	r19, 1
    1802:	40 52       	subi	r20, 0x20	; 32
    1804:	41 93       	st	Z+, r20
    1806:	02 d0       	rcall	.+4      	; 0x180c <__ultoa_invert+0x84>
    1808:	a9 f7       	brne	.-22     	; 0x17f4 <__ultoa_invert+0x6c>
    180a:	ea cf       	rjmp	.-44     	; 0x17e0 <__ultoa_invert+0x58>
    180c:	b4 e0       	ldi	r27, 0x04	; 4
    180e:	a6 95       	lsr	r26
    1810:	97 95       	ror	r25
    1812:	87 95       	ror	r24
    1814:	77 95       	ror	r23
    1816:	67 95       	ror	r22
    1818:	ba 95       	dec	r27
    181a:	c9 f7       	brne	.-14     	; 0x180e <__ultoa_invert+0x86>
    181c:	00 97       	sbiw	r24, 0x00	; 0
    181e:	61 05       	cpc	r22, r1
    1820:	71 05       	cpc	r23, r1
    1822:	08 95       	ret
    1824:	9b 01       	movw	r18, r22
    1826:	ac 01       	movw	r20, r24
    1828:	0a 2e       	mov	r0, r26
    182a:	06 94       	lsr	r0
    182c:	57 95       	ror	r21
    182e:	47 95       	ror	r20
    1830:	37 95       	ror	r19
    1832:	27 95       	ror	r18
    1834:	ba 95       	dec	r27
    1836:	c9 f7       	brne	.-14     	; 0x182a <__ultoa_invert+0xa2>
    1838:	62 0f       	add	r22, r18
    183a:	73 1f       	adc	r23, r19
    183c:	84 1f       	adc	r24, r20
    183e:	95 1f       	adc	r25, r21
    1840:	a0 1d       	adc	r26, r0
    1842:	08 95       	ret

00001844 <_exit>:
    1844:	f8 94       	cli

00001846 <__stop_program>:
    1846:	ff cf       	rjmp	.-2      	; 0x1846 <__stop_program>
