Release 12.3 - xst M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/IM.vhd" in Library work.
Architecture behavioral of Entity im is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/DM.vhd" in Library work.
Architecture behavioral of Entity dm is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/QReg.vhd" in Library work.
Architecture behavioral of Entity qreg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/IFReg.vhd" in Library work.
Architecture behavioral of Entity ifreg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/IDReg.vhd" in Library work.
Architecture behavioral of Entity idreg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/EXEReg.vhd" in Library work.
Architecture behavioral of Entity exereg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/MEMReg.vhd" in Library work.
Architecture behavioral of Entity memreg is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" in Library work.
Architecture behavioral of Entity rf is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd" in Library work.
WARNING:HDLParsers:3555 - "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd" Line 74. Warning for LRM section 1.1.1.2 violation about connectivity rules. Parameter Ram1Addr of mode out should not be associated with a formal port of mode buffer.
Architecture behavioral of Entity memmgr is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/Adder.vhd" in Library work.
Architecture behavioral of Entity adder is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/controller.vhd" in Library work.
Architecture behavior of Entity controller is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/extension.vhd" in Library work.
Architecture behavioral of Entity extension is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" in Library work.
Architecture behavior of Entity foward is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/Pause.vhd" in Library work.
Architecture behavior of Entity pause is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_pc.vhd" in Library work.
Architecture behavioral of Entity mux_pc is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/A_MUX.vhd" in Library work.
Architecture behavior of Entity a_mux is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/B_MUX.vhd" in Library work.
Architecture behavior of Entity b_mux is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_raddr.vhd" in Library work.
Architecture behavioral of Entity mux_raddr is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_wdata.vhd" in Library work.
Architecture behavioral of Entity mux_wdata is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_sp_s.vhd" in Library work.
Architecture behavioral of Entity mux_sp_s is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/mux_rwdata.vhd" in Library work.
Architecture behavioral of Entity mux_rwdata is up to date.
Compiling vhdl file "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" in Library work.
Entity <cpu> compiled.
Entity <cpu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <QReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IFReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IDReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EXEReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RF> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memMgr> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Adder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controller> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <extension> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Foward> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <Pause> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_pc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <A_MUX> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <B_MUX> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <mux_raddr> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_wdata> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_sp_s> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_rwdata> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DM> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPU> in library <work> (Architecture <behavioral>).
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 18: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 529: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 511: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <debug_data>, <IF_PC_Data_Out>, <IF_PC_in>, <IF_INS_15_0_in>, <EXE_A_MUX_Out>, <EXE_B_MUX_Out>, <ID_RF_WD>, <MEM_Control_RF_out>, <MEM_Control_RWData_out>, <EXE_Control_RF_out>, <ID_Control_SP_S_out>, <MEM_RAddr_out>, <ID_Control_Raddr_out>, <ID_Control_ALU_out>, <EXE_ALU_FLAG_ZERO>, <EXE_Control_MEM_out>, <EXE_Control_RA>, <EXE_Control_RB>, <ID_Control_A_out>, <ID_Control_B_out>, <ID_Control_Pause>, <ID_Control_MEM_out>, <ID_Control_PC_out>, <EXE_MWD_in>, <EXE_RAddr_in>, <ID_Control_Raddr_in>, <ID_Control_ALU_in>, <IF_INS_15_0_out>, <MEM_Data_in>
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 17: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 29: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:752 - "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd" line 631: Unconnected input port 'in_raddr' of component 'mux_rwdata' is tied to default value.
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <QReg> in library <work> (Architecture <behavioral>).
Entity <QReg> analyzed. Unit <QReg> generated.

Analyzing Entity <IFReg> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/IFReg.vhd" line 37: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <IFReg> analyzed. Unit <IFReg> generated.

Analyzing Entity <IDReg> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/IDReg.vhd" line 77: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <IDReg> analyzed. Unit <IDReg> generated.

Analyzing Entity <EXEReg> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/EXEReg.vhd" line 29: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <EXEReg> analyzed. Unit <EXEReg> generated.

Analyzing Entity <MEMReg> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/MEMReg.vhd" line 27: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rst>
Entity <MEMReg> analyzed. Unit <MEMReg> generated.

Analyzing Entity <RF> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 79: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 69: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R0>, <R1>, <R2>, <R3>, <R4>, <R5>, <R6>, <R7>
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 94: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 84: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R0>, <R1>, <R2>, <R3>, <R4>, <R5>, <R6>, <R7>
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 109: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd" line 99: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R0>, <R1>, <R2>, <R3>, <R4>, <R5>, <R6>, <R7>
Entity <RF> analyzed. Unit <RF> generated.

Analyzing Entity <memMgr> in library <work> (Architecture <behavioral>).
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd" line 10: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd" line 11: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <memMgr> analyzed. Unit <memMgr> generated.

Analyzing Entity <IM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/IM.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PC>
INFO:Xst:2679 - Register <RamWE> in unit <IM> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RamEN> in unit <IM> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RamData> in unit <IM> has a constant value of ZZZZZZZZZZZZZZZZ during circuit operation. The register is replaced by logic.
Entity <IM> analyzed. Unit <IM> generated.

Analyzing Entity <DM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/DM.vhd" line 29: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <en>, <Address>
INFO:Xst:2679 - Register <rdn> in unit <DM> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <DM> analyzed. Unit <DM> generated.

Analyzing Entity <Adder> in library <work> (Architecture <behavioral>).
Entity <Adder> analyzed. Unit <Adder> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/ALU.vhd" line 72: Mux is complete : default of case is discarded
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <controller> in library <work> (Architecture <behavior>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/controller.vhd" line 397: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/controller.vhd" line 518: Mux is complete : default of case is discarded
Entity <controller> analyzed. Unit <controller> generated.

Analyzing Entity <extension> in library <work> (Architecture <behavioral>).
Entity <extension> analyzed. Unit <extension> generated.

Analyzing Entity <Foward> in library <work> (Architecture <behavior>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" line 45: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" line 91: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" line 91: Mux is complete : default of case is discarded
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd" line 24: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RAddr2>, <WDATA>, <RAddr1>
Entity <Foward> analyzed. Unit <Foward> generated.

Analyzing Entity <Pause> in library <work> (Architecture <behavior>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/Pause.vhd" line 63: Mux is complete : default of case is discarded
Entity <Pause> analyzed. Unit <Pause> generated.

Analyzing Entity <mux_pc> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/mux_pc.vhd" line 50: Mux is complete : default of case is discarded
INFO:Xst:1561 - "E:/Thinpand/CPU/project/CPU/CPU/mux_pc.vhd" line 56: Mux is complete : default of case is discarded
Entity <mux_pc> analyzed. Unit <mux_pc> generated.

Analyzing Entity <A_MUX> in library <work> (Architecture <behavior>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/A_MUX.vhd" line 23: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ALU>, <DATA>, <PC>, <IH>, <SP>, <T>, <RX>, <RY>
Entity <A_MUX> analyzed. Unit <A_MUX> generated.

Analyzing Entity <B_MUX> in library <work> (Architecture <behavior>).
Entity <B_MUX> analyzed. Unit <B_MUX> generated.

Analyzing Entity <mux_raddr> in library <work> (Architecture <behavioral>).
Entity <mux_raddr> analyzed. Unit <mux_raddr> generated.

Analyzing Entity <mux_wdata> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Thinpand/CPU/project/CPU/CPU/mux_wdata.vhd" line 30: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rmwd>
Entity <mux_wdata> analyzed. Unit <mux_wdata> generated.

Analyzing Entity <mux_sp_s> in library <work> (Architecture <behavioral>).
Entity <mux_sp_s> analyzed. Unit <mux_sp_s> generated.

Analyzing Entity <mux_rwdata> in library <work> (Architecture <behavioral>).
Entity <mux_rwdata> analyzed. Unit <mux_rwdata> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <RamData> in unit <IM> is removed.

Synthesizing Unit <QReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/QReg.vhd".
    Found 16-bit register for signal <data>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <QReg> synthesized.


Synthesizing Unit <IFReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/IFReg.vhd".
    Found 3-bit register for signal <INS_10_8_out>.
    Found 11-bit register for signal <INS_10_0_out>.
    Found 3-bit register for signal <INS_4_2_out>.
    Found 16-bit register for signal <PC_out>.
    Found 8-bit register for signal <INS_7_0_out>.
    Found 5-bit register for signal <INS_4_0_out>.
    Found 4-bit register for signal <INS_3_0_out>.
    Found 3-bit register for signal <INS_7_5_out>.
    Found 16-bit register for signal <PC_1_out>.
    Found 16-bit register for signal <INS_15_0_out>.
    Summary:
	inferred  85 D-type flip-flop(s).
Unit <IFReg> synthesized.


Synthesizing Unit <IDReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/IDReg.vhd".
    Found 1-bit register for signal <Control_SP_out>.
    Found 3-bit register for signal <Control_ALU_out>.
    Found 2-bit register for signal <Control_RWData_out>.
    Found 16-bit register for signal <RX_out>.
    Found 16-bit register for signal <IM_4_0_out>.
    Found 1-bit register for signal <Control_IH_out>.
    Found 16-bit register for signal <IM_3_0_out>.
    Found 1-bit register for signal <Control_RA_out>.
    Found 1-bit register for signal <Control_MEM_out>.
    Found 16-bit register for signal <IM_10_0_out>.
    Found 16-bit register for signal <RY_out>.
    Found 3-bit register for signal <Control_PC_out>.
    Found 16-bit register for signal <SP_out>.
    Found 16-bit register for signal <T_out>.
    Found 3-bit register for signal <Addr_RX_out>.
    Found 1-bit register for signal <Control_RF_out>.
    Found 3-bit register for signal <Control_A_out>.
    Found 2-bit register for signal <Control_Raddr_out>.
    Found 16-bit register for signal <IH_out>.
    Found 16-bit register for signal <RA_out>.
    Found 16-bit register for signal <IM_4_2_out>.
    Found 3-bit register for signal <Addr_RY_out>.
    Found 4-bit register for signal <Control_B_out>.
    Found 16-bit register for signal <IM_7_0_sign_out>.
    Found 1-bit register for signal <Control_WData_out>.
    Found 16-bit register for signal <IM_7_0_zero_out>.
    Found 1-bit register for signal <Control_SP_S_out>.
    Found 3-bit register for signal <Addr_RZ_out>.
    Found 16-bit register for signal <PC_1_out>.
    Found 1-bit register for signal <Control_T_out>.
    Summary:
	inferred 242 D-type flip-flop(s).
Unit <IDReg> synthesized.


Synthesizing Unit <EXEReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/EXEReg.vhd".
    Found 2-bit register for signal <Control_RWData_out>.
    Found 16-bit register for signal <MWD_out>.
    Found 1-bit register for signal <Control_MEM_out>.
    Found 1-bit register for signal <Control_RF_out>.
    Found 16-bit register for signal <ALU_out>.
    Found 3-bit register for signal <RAddr_out>.
    Summary:
	inferred  39 D-type flip-flop(s).
Unit <EXEReg> synthesized.


Synthesizing Unit <MEMReg>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/MEMReg.vhd".
    Found 2-bit register for signal <Control_RWData_out>.
    Found 16-bit register for signal <Data_out>.
    Found 1-bit register for signal <Control_RF_out>.
    Found 16-bit register for signal <ALU_out>.
    Found 3-bit register for signal <RAddr_out>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <MEMReg> synthesized.


Synthesizing Unit <RF>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/RF.vhd".
    Found 16-bit 8-to-1 multiplexer for signal <Debug_Data>.
    Found 16-bit 8-to-1 multiplexer for signal <RX>.
    Found 16-bit 8-to-1 multiplexer for signal <RY>.
    Found 16-bit register for signal <R0>.
    Found 16-bit register for signal <R1>.
    Found 16-bit register for signal <R2>.
    Found 16-bit register for signal <R3>.
    Found 16-bit register for signal <R4>.
    Found 16-bit register for signal <R5>.
    Found 16-bit register for signal <R6>.
    Found 16-bit register for signal <R7>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred  48 Multiplexer(s).
Unit <RF> synthesized.


Synthesizing Unit <Adder>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/Adder.vhd".
    Found 16-bit adder for signal <output>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/ALU.vhd".
    Found 16-bit 8-to-1 multiplexer for signal <c>.
    Found 16-bit addsub for signal <c$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <controller>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/controller.vhd".
WARNING:Xst:736 - Found 2-bit latch for signal <Mtridata_RWDATA> created at line 43. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_RWDATA> created at line 43. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit tristate buffer for signal <SP_S>.
    Found 3-bit tristate buffer for signal <A>.
    Found 4-bit tristate buffer for signal <B>.
    Found 3-bit tristate buffer for signal <PC>.
    Found 2-bit tristate buffer for signal <RWDATA>.
    Found 2-bit tristate buffer for signal <RADDR>.
    Found 1-bit tristate buffer for signal <WDATA>.
    Found 3-bit tristate buffer for signal <ALU>.
    Summary:
	inferred  19 Tristate(s).
Unit <controller> synthesized.


Synthesizing Unit <extension>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/extension.vhd".
Unit <extension> synthesized.


Synthesizing Unit <Foward>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/Foward.vhd".
WARNING:Xst:737 - Found 2-bit latch for signal <RMWD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit comparator equal for signal <RA$cmp_eq0000> created at line 30.
    Found 3-bit comparator equal for signal <RA$cmp_eq0002> created at line 30.
    Found 3-bit comparator equal for signal <RA$cmp_eq0004> created at line 52.
    Found 3-bit comparator equal for signal <RA$cmp_eq0005> created at line 52.
    Summary:
	inferred   4 Comparator(s).
Unit <Foward> synthesized.


Synthesizing Unit <Pause>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/Pause.vhd".
WARNING:Xst:647 - Input <NEXT15_0<10:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x1-bit ROM for signal <PAUSE_SIGNAL$mux0004>.
    Found 3-bit comparator equal for signal <PAUSE_SIGNAL$cmp_eq0000> created at line 20.
    Found 3-bit comparator equal for signal <PAUSE_SIGNAL$cmp_eq0011> created at line 38.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Comparator(s).
Unit <Pause> synthesized.


Synthesizing Unit <mux_pc>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_pc.vhd".
WARNING:Xst:647 - Input <OLD_PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_pc> synthesized.


Synthesizing Unit <A_MUX>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/A_MUX.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <OUTPUT>.
    Found 16-bit 8-to-1 multiplexer for signal <OUTPUT$mux0000> created at line 28.
    Summary:
	inferred  32 Multiplexer(s).
Unit <A_MUX> synthesized.


Synthesizing Unit <B_MUX>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/B_MUX.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <OUTPUT>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <B_MUX> synthesized.


Synthesizing Unit <mux_raddr>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_raddr.vhd".
Unit <mux_raddr> synthesized.


Synthesizing Unit <mux_wdata>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_wdata.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <out_wdata>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <mux_wdata> synthesized.


Synthesizing Unit <mux_sp_s>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_sp_s.vhd".
Unit <mux_sp_s> synthesized.


Synthesizing Unit <mux_rwdata>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/mux_rwdata.vhd".
WARNING:Xst:647 - Input <in_raddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_rwdata> synthesized.


Synthesizing Unit <IM>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/IM.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <INS>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <cur_state<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IM> synthesized.


Synthesizing Unit <DM>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/DM.vhd".
WARNING:Xst:647 - Input <tbre> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 18-bit latch for signal <RamAddr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RamWE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RamEN>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RamOE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <wrn>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit tristate buffer for signal <RamData>.
    Found 16-bit register for signal <Data>.
    Found 16-bit register for signal <Mtridata_RamData> created at line 42.
    Found 1-bit register for signal <Mtrien_RamData> created at line 42.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <DM> synthesized.


Synthesizing Unit <memMgr>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/memMgr.vhd".
Unit <memMgr> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "E:/Thinpand/CPU/project/CPU/CPU/CPU.vhd".
WARNING:Xst:647 - Input <clk_50> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW<11:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <EXE_SPAdder_Out> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <EXE_ALU_FLAG_ZERO_extend> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
    Found 16-bit 16-to-1 multiplexer for signal <L>.
    Found 6-bit up counter for signal <clk_stage>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 Multiplexer(s).
Unit <CPU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 3
 16-bit addsub                                         : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 68
 1-bit register                                        : 13
 11-bit register                                       : 1
 16-bit register                                       : 35
 2-bit register                                        : 4
 3-bit register                                        : 11
 4-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 9
 1-bit latch                                           : 5
 16-bit latch                                          : 1
 18-bit latch                                          : 1
 2-bit latch                                           : 2
# Comparators                                          : 6
 3-bit comparator equal                                : 6
# Multiplexers                                         : 9
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 5
# Tristates                                            : 9
 1-bit tristate buffer                                 : 2
 16-bit tristate buffer                                : 1
 2-bit tristate buffer                                 : 2
 3-bit tristate buffer                                 : 3
 4-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <T_out_5> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_6> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_7> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_8> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_9> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_10> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_11> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_12> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_13> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_14> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_15> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_8> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_9> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_10> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_11> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_12> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_13> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_14> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_15> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_0> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_1> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_2> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_3> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_4> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_5> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_6> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_7> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_8> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_9> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_10> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_11> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_12> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_13> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_14> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_15> has a constant value of 0 in block <T_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_0> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_1> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_2> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_3> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T_out_4> (without init value) has a constant value of 0 in block <ID_EXE_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Control_T_out> is unconnected in block <ID_EXE_Reg>.
WARNING:Xst:1290 - Hierarchical block <T_Reg> is unconnected in block <CPU>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 3
 16-bit addsub                                         : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 646
 Flip-Flops                                            : 646
# Latches                                              : 9
 1-bit latch                                           : 5
 16-bit latch                                          : 1
 18-bit latch                                          : 1
 2-bit latch                                           : 2
# Comparators                                          : 6
 3-bit comparator equal                                : 6
# Multiplexers                                         : 9
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_0> in Unit <IFReg> is equivalent to the following 4 FFs/Latches, which will be removed : <INS_3_0_out_0> <INS_15_0_out_0> <INS_10_0_out_0> <INS_7_0_out_0> 
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_1> in Unit <IFReg> is equivalent to the following 4 FFs/Latches, which will be removed : <INS_3_0_out_1> <INS_15_0_out_1> <INS_10_0_out_1> <INS_7_0_out_1> 
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_2> in Unit <IFReg> is equivalent to the following 5 FFs/Latches, which will be removed : <INS_3_0_out_2> <INS_15_0_out_2> <INS_4_2_out_0> <INS_10_0_out_2> <INS_7_0_out_2> 
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_3> in Unit <IFReg> is equivalent to the following 5 FFs/Latches, which will be removed : <INS_3_0_out_3> <INS_15_0_out_3> <INS_4_2_out_1> <INS_10_0_out_3> <INS_7_0_out_3> 
INFO:Xst:2261 - The FF/Latch <INS_4_0_out_4> in Unit <IFReg> is equivalent to the following 4 FFs/Latches, which will be removed : <INS_15_0_out_4> <INS_4_2_out_2> <INS_10_0_out_4> <INS_7_0_out_4> 
INFO:Xst:2261 - The FF/Latch <INS_7_5_out_0> in Unit <IFReg> is equivalent to the following 3 FFs/Latches, which will be removed : <INS_15_0_out_5> <INS_10_0_out_5> <INS_7_0_out_5> 
INFO:Xst:2261 - The FF/Latch <INS_7_5_out_1> in Unit <IFReg> is equivalent to the following 3 FFs/Latches, which will be removed : <INS_15_0_out_6> <INS_10_0_out_6> <INS_7_0_out_6> 
INFO:Xst:2261 - The FF/Latch <INS_7_5_out_2> in Unit <IFReg> is equivalent to the following 3 FFs/Latches, which will be removed : <INS_15_0_out_7> <INS_10_0_out_7> <INS_7_0_out_7> 
INFO:Xst:2261 - The FF/Latch <INS_15_0_out_8> in Unit <IFReg> is equivalent to the following 2 FFs/Latches, which will be removed : <INS_10_8_out_0> <INS_10_0_out_8> 
INFO:Xst:2261 - The FF/Latch <INS_15_0_out_9> in Unit <IFReg> is equivalent to the following 2 FFs/Latches, which will be removed : <INS_10_8_out_1> <INS_10_0_out_9> 
INFO:Xst:2261 - The FF/Latch <INS_15_0_out_10> in Unit <IFReg> is equivalent to the following 2 FFs/Latches, which will be removed : <INS_10_8_out_2> <INS_10_0_out_10> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_0> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_0> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_1> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_1> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_2> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_2> 
INFO:Xst:2261 - The FF/Latch <IM_4_0_out_4> in Unit <IDReg> is equivalent to the following 11 FFs/Latches, which will be removed : <IM_4_0_out_5> <IM_4_0_out_6> <IM_4_0_out_7> <IM_4_0_out_8> <IM_4_0_out_9> <IM_4_0_out_10> <IM_4_0_out_11> <IM_4_0_out_12> <IM_4_0_out_13> <IM_4_0_out_14> <IM_4_0_out_15> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_3> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_3> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_4> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_4> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_5> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_5> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_6> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_7_0_zero_out_6> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_sign_out_7> in Unit <IDReg> is equivalent to the following 9 FFs/Latches, which will be removed : <IM_7_0_sign_out_8> <IM_7_0_sign_out_9> <IM_7_0_sign_out_10> <IM_7_0_sign_out_11> <IM_7_0_sign_out_12> <IM_7_0_sign_out_13> <IM_7_0_sign_out_14> <IM_7_0_sign_out_15> <IM_7_0_zero_out_7> 
INFO:Xst:2261 - The FF/Latch <IM_3_0_out_3> in Unit <IDReg> is equivalent to the following 12 FFs/Latches, which will be removed : <IM_3_0_out_4> <IM_3_0_out_5> <IM_3_0_out_6> <IM_3_0_out_7> <IM_3_0_out_8> <IM_3_0_out_9> <IM_3_0_out_10> <IM_3_0_out_11> <IM_3_0_out_12> <IM_3_0_out_13> <IM_3_0_out_14> <IM_3_0_out_15> 
INFO:Xst:2261 - The FF/Latch <IM_7_0_zero_out_8> in Unit <IDReg> is equivalent to the following 7 FFs/Latches, which will be removed : <IM_7_0_zero_out_9> <IM_7_0_zero_out_10> <IM_7_0_zero_out_11> <IM_7_0_zero_out_12> <IM_7_0_zero_out_13> <IM_7_0_zero_out_14> <IM_7_0_zero_out_15> 
INFO:Xst:2261 - The FF/Latch <IM_10_0_out_10> in Unit <IDReg> is equivalent to the following 5 FFs/Latches, which will be removed : <IM_10_0_out_11> <IM_10_0_out_12> <IM_10_0_out_13> <IM_10_0_out_14> <IM_10_0_out_15> 
INFO:Xst:2261 - The FF/Latch <Addr_RZ_out_0> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_4_2_out_0> 
INFO:Xst:2261 - The FF/Latch <Addr_RZ_out_1> in Unit <IDReg> is equivalent to the following FF/Latch, which will be removed : <IM_4_2_out_1> 
INFO:Xst:2261 - The FF/Latch <Addr_RZ_out_2> in Unit <IDReg> is equivalent to the following 14 FFs/Latches, which will be removed : <IM_4_2_out_2> <IM_4_2_out_3> <IM_4_2_out_4> <IM_4_2_out_5> <IM_4_2_out_6> <IM_4_2_out_7> <IM_4_2_out_8> <IM_4_2_out_9> <IM_4_2_out_10> <IM_4_2_out_11> <IM_4_2_out_12> <IM_4_2_out_13> <IM_4_2_out_14> <IM_4_2_out_15> 
WARNING:Xst:1710 - FF/Latch <IM_7_0_zero_out_8> (without init value) has a constant value of 0 in block <IDReg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clk_stage_1> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_stage_2> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_stage_3> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_stage_4> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <clk_stage_5> of sequential type is unconnected in block <CPU>.
WARNING:Xst:1710 - FF/Latch <IF_MEM_MEMMgr/DM_unit/RamAddr_17> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IF_MEM_MEMMgr/DM_unit/RamAddr_16> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit controller: 19 internal tristates are replaced by logic (pull-up yes): A<0>, A<1>, A<2>, ALU<0>, ALU<1>, ALU<2>, B<0>, B<1>, B<2>, B<3>, PC<0>, PC<1>, PC<2>, RADDR<0>, RADDR<1>, RWDATA<0>, RWDATA<1>, SP_S, WDATA.

Optimizing unit <CPU> ...

Optimizing unit <QReg> ...

Optimizing unit <IFReg> ...

Optimizing unit <IDReg> ...

Optimizing unit <EXEReg> ...

Optimizing unit <MEMReg> ...

Optimizing unit <RF> ...

Optimizing unit <ALU> ...

Optimizing unit <B_MUX> ...

Optimizing unit <mux_wdata> ...

Optimizing unit <controller> ...

Optimizing unit <Foward> ...
WARNING:Xst:1293 - FF/Latch <T_Reg/data_0> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_1> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_2> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_3> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_4> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_5> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_6> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_7> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_8> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_9> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_10> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_11> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_12> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_13> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_14> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_Reg/data_15> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_0> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_1> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_2> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_3> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_4> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_5> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_7> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_8> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_9> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_10> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_11> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_12> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_13> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_14> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID_EXE_Reg/T_out_15> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_15> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_14> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_13> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_12> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_11> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_10> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_9> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_8> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_7> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_6> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_5> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_4> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_3> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_2> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_1> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <IF_ID_Reg/PC_out_0> of sequential type is unconnected in block <CPU>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ID_EXE_Reg/Control_T_out> is unconnected in block <CPU>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_0> in Unit <CPU> is equivalent to the following 3 FFs/Latches, which will be removed : <ID_EXE_Reg/IM_10_0_out_0> <ID_EXE_Reg/IM_3_0_out_0> <ID_EXE_Reg/IM_4_0_out_0> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_1> in Unit <CPU> is equivalent to the following 3 FFs/Latches, which will be removed : <ID_EXE_Reg/IM_10_0_out_1> <ID_EXE_Reg/IM_3_0_out_1> <ID_EXE_Reg/IM_4_0_out_1> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_2> in Unit <CPU> is equivalent to the following 4 FFs/Latches, which will be removed : <ID_EXE_Reg/Addr_RZ_out_0> <ID_EXE_Reg/IM_10_0_out_2> <ID_EXE_Reg/IM_3_0_out_2> <ID_EXE_Reg/IM_4_0_out_2> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_3> in Unit <CPU> is equivalent to the following 4 FFs/Latches, which will be removed : <ID_EXE_Reg/Addr_RZ_out_1> <ID_EXE_Reg/IM_10_0_out_3> <ID_EXE_Reg/IM_3_0_out_3> <ID_EXE_Reg/IM_4_0_out_3> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_4> in Unit <CPU> is equivalent to the following 3 FFs/Latches, which will be removed : <ID_EXE_Reg/Addr_RZ_out_2> <ID_EXE_Reg/IM_10_0_out_4> <ID_EXE_Reg/IM_4_0_out_4> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_5> in Unit <CPU> is equivalent to the following 2 FFs/Latches, which will be removed : <ID_EXE_Reg/IM_10_0_out_5> <ID_EXE_Reg/Addr_RY_out_0> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_6> in Unit <CPU> is equivalent to the following 2 FFs/Latches, which will be removed : <ID_EXE_Reg/IM_10_0_out_6> <ID_EXE_Reg/Addr_RY_out_1> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/IM_7_0_sign_out_7> in Unit <CPU> is equivalent to the following 2 FFs/Latches, which will be removed : <ID_EXE_Reg/IM_10_0_out_7> <ID_EXE_Reg/Addr_RY_out_2> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/Addr_RX_out_2> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <ID_EXE_Reg/IM_10_0_out_10> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/Addr_RX_out_0> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <ID_EXE_Reg/IM_10_0_out_8> 
INFO:Xst:2261 - The FF/Latch <ID_EXE_Reg/Addr_RX_out_1> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <ID_EXE_Reg/IM_10_0_out_9> 
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 9.
FlipFlop ID_EXE_Reg/Control_B_out_0 has been replicated 1 time(s)
FlipFlop ID_EXE_Reg/Control_B_out_1 has been replicated 1 time(s)
FlipFlop ID_EXE_Reg/Control_B_out_2 has been replicated 1 time(s)
FlipFlop ID_EXE_Reg/Control_B_out_3 has been replicated 1 time(s)
FlipFlop IF_MEM_MEMMgr/DM_unit/Mtrien_RamData has been replicated 15 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 486
 Flip-Flops                                            : 486

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU.ngr
Top Level Output File Name         : CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 128

Cell Usage :
# BELS                             : 2018
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 1
#      LUT2                        : 114
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 460
#      LUT3_D                      : 17
#      LUT3_L                      : 29
#      LUT4                        : 736
#      LUT4_D                      : 56
#      LUT4_L                      : 62
#      MUXCY                       : 50
#      MUXF5                       : 328
#      MUXF6                       : 88
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 527
#      FD                          : 1
#      FD_1                        : 2
#      FDC                         : 244
#      FDCE                        : 192
#      FDE_1                       : 32
#      FDR                         : 1
#      FDR_1                       : 14
#      LD                          : 39
#      LDCP                        : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 117
#      IBUF                        : 27
#      IOBUF                       : 16
#      OBUF                        : 74
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      831  out of   8672     9%  
 Number of Slice Flip Flops:            445  out of  17344     2%  
 Number of 4 input LUTs:               1494  out of  17344     8%  
 Number of IOs:                         128
 Number of bonded IOBs:                 117  out of    250    46%  
    IOB Flip Flops:                      82
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------+-----------------------------------------+-------+
Clock Signal                                                                       | Clock buffer(FF name)                   | Load  |
-----------------------------------------------------------------------------------+-----------------------------------------+-------+
clk                                                                                | IBUF+BUFG                               | 242   |
IF_MEM_MEMMgr/IM_unit/cur_state_0                                                  | NONE(IF_MEM_MEMMgr/IM_unit/INS_0)       | 16    |
IF_MEM_MEMMgr/DM_unit/RamWE_not0001(IF_MEM_MEMMgr/DM_unit/RamWE_not0001_wg_cy<4>:O)| NONE(*)(IF_MEM_MEMMgr/DM_unit/RamWE)    | 4     |
clk_stage_01                                                                       | BUFG                                    | 260   |
ID_Controller/Mtridata_RWDATA_not0001(ID_Controller/Mtridata_RWDATA_not00011:O)    | NONE(*)(ID_Controller/Mtridata_RWDATA_1)| 2     |
ID_Controller/Mtrien_RWDATA_not0001(ID_Controller/Mtrien_RWDATA_not0001:O)         | NONE(*)(ID_Controller/Mtrien_RWDATA)    | 1     |
Forward_unit/RMWD_not0001(Forward_unit/RMWD_not00011:O)                            | NONE(*)(Forward_unit/RMWD_1)            | 2     |
-----------------------------------------------------------------------------------+-----------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------+--------------------------------------+-------+
Control Signal                                                                       | Buffer(FF name)                      | Load  |
-------------------------------------------------------------------------------------+--------------------------------------+-------+
EXE_MEM_Reg/rst_inv(SP_Reg/rst_inv1_INV_0:O)                                         | NONE(EXE_MEM_Reg/ALU_out_0)          | 436   |
ID_Controller/Mtridata_RWDATA_0__and0000(ID_Controller/Mtridata_RWDATA_0__and00001:O)| NONE(ID_Controller/Mtridata_RWDATA_0)| 1     |
ID_Controller/Mtridata_RWDATA_0__or0000(ID_Controller/Mtridata_RWDATA_0__or0000:O)   | NONE(ID_Controller/Mtridata_RWDATA_0)| 1     |
ID_Controller/Mtridata_RWDATA_1__or0000(ID_Controller/Mtridata_RWDATA_1__or000027:O) | NONE(ID_Controller/Mtridata_RWDATA_1)| 1     |
ID_Controller/Mtridata_RWDATA_mux0000<0>(ID_Controller/Mtridata_RWDATA_mux0000<0>1:O)| NONE(ID_Controller/Mtridata_RWDATA_1)| 1     |
-------------------------------------------------------------------------------------+--------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 28.222ns (Maximum Frequency: 35.433MHz)
   Minimum input arrival time before clock: 3.074ns
   Maximum output required time after clock: 32.787ns
   Maximum combinational path delay: 11.151ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.101ns (frequency: 322.477MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.101ns (Levels of Logic = 1)
  Source:            IF_MEM_MEMMgr/IM_unit/cur_state_0 (FF)
  Destination:       IF_MEM_MEMMgr/IM_unit/cur_state_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: IF_MEM_MEMMgr/IM_unit/cur_state_0 to IF_MEM_MEMMgr/IM_unit/cur_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.591   1.051  IF_MEM_MEMMgr/IM_unit/cur_state_0 (IF_MEM_MEMMgr/IM_unit/cur_state_0)
     INV:I->O              2   0.704   0.447  IF_MEM_MEMMgr/IM_unit/RamOE1_INV_0 (Ram2OE_OBUF)
     FD:D                      0.308          IF_MEM_MEMMgr/IM_unit/cur_state_0
    ----------------------------------------
    Total                      3.101ns (1.603ns logic, 1.498ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_stage_01'
  Clock period: 28.222ns (frequency: 35.433MHz)
  Total number of paths / destination ports: 1086121958 / 178
-------------------------------------------------------------------------
Delay:               28.222ns (Levels of Logic = 38)
  Source:            ID_EXE_Reg/IM_7_0_sign_out_7 (FF)
  Destination:       PC_Reg/data_15 (FF)
  Source Clock:      clk_stage_01 rising
  Destination Clock: clk_stage_01 rising

  Data Path: ID_EXE_Reg/IM_7_0_sign_out_7 to PC_Reg/data_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.591   0.987  ID_EXE_Reg/IM_7_0_sign_out_7 (ID_EXE_Reg/IM_7_0_sign_out_7)
     LUT4_D:I3->LO         1   0.704   0.135  Forward_unit/RA_cmp_eq00053_SW0 (N883)
     LUT3:I2->O            4   0.704   0.591  Forward_unit/RA_cmp_eq00053 (Forward_unit/RA_cmp_eq0005)
     LUT4_D:I3->O         11   0.704   0.937  Forward_unit/RB<1>1_1 (Forward_unit/RB<1>1)
     LUT4_D:I3->O         14   0.704   1.004  EXE_B_MUX/Mmux_OUTPUT102 (EXE_B_MUX/N16)
     LUT4:I3->O            8   0.704   0.792  EXE_B_MUX/Mmux_OUTPUT14146 (EXE_B_MUX_Out<15>)
     LUT4:I2->O            9   0.704   0.855  EXE_ALU/c_mux0003<0>144_1 (EXE_ALU/c_mux0003<0>1441)
     LUT4:I2->O           28   0.704   1.340  EXE_ALU/c_mux0003<0>131 (EXE_ALU/c_mux0003<0>_bdd24)
     LUT4:I1->O            1   0.704   0.000  EXE_ALU/c_mux0003<0>2364_F (N823)
     MUXF5:I0->O           3   0.321   0.535  EXE_ALU/c_mux0003<0>2364 (EXE_ALU/c_mux0003<0>2364)
     LUT4_D:I3->O          4   0.704   0.762  EXE_ALU/c_mux0003<0>2387 (EXE_ALU/c_mux0003<0>_bdd40)
     LUT4:I0->O            1   0.704   0.000  EXE_ALU/c_mux0003<1>51_G (N846)
     MUXF5:I1->O           2   0.321   0.451  EXE_ALU/c_mux0003<1>51 (EXE_ALU/c_mux0003<1>_bdd3)
     LUT4:I3->O            1   0.704   0.000  EXE_ALU/c_mux0003<5>179_G (N570)
     MUXF5:I1->O           1   0.321   0.455  EXE_ALU/c_mux0003<5>179 (EXE_ALU/c_mux0003<5>)
     LUT3:I2->O            1   0.704   0.000  EXE_ALU/Mmux_c_411 (EXE_ALU/Mmux_c_411)
     MUXF5:I1->O           1   0.321   0.000  EXE_ALU/Mmux_c_3_f5_10 (EXE_ALU/Mmux_c_3_f511)
     MUXF6:I1->O           2   0.521   0.451  EXE_ALU/Mmux_c_2_f6_10 (EXE_ALU_in<5>)
     LUT4:I3->O           17   0.704   1.055  EXE_ALU/zero_cmp_eq000015 (EXE_ALU/zero_cmp_eq000015)
     LUT4:I3->O            1   0.704   0.000  EXE_ALU/zero_cmp_eq000080_SW13_G (N650)
     MUXF5:I1->O           2   0.321   0.451  EXE_ALU/zero_cmp_eq000080_SW13 (N359)
     LUT4:I3->O           16   0.704   1.038  IF_PC_MUX/pc<0>51_1 (IF_PC_MUX/pc<0>51)
     LUT4:I3->O            1   0.704   0.000  IF_PC_Adder/Madd_output_lut<0> (IF_PC_Adder/Madd_output_lut<0>)
     MUXCY:S->O            1   0.464   0.000  IF_PC_Adder/Madd_output_cy<0> (IF_PC_Adder/Madd_output_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<1> (IF_PC_Adder/Madd_output_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<2> (IF_PC_Adder/Madd_output_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<3> (IF_PC_Adder/Madd_output_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<4> (IF_PC_Adder/Madd_output_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<5> (IF_PC_Adder/Madd_output_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<6> (IF_PC_Adder/Madd_output_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<7> (IF_PC_Adder/Madd_output_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<8> (IF_PC_Adder/Madd_output_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<9> (IF_PC_Adder/Madd_output_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<10> (IF_PC_Adder/Madd_output_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<11> (IF_PC_Adder/Madd_output_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<12> (IF_PC_Adder/Madd_output_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  IF_PC_Adder/Madd_output_cy<13> (IF_PC_Adder/Madd_output_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  IF_PC_Adder/Madd_output_cy<14> (IF_PC_Adder/Madd_output_cy<14>)
     XORCY:CI->O           2   0.804   0.000  IF_PC_Adder/Madd_output_xor<15> (IF_PC_1_in<15>)
     FDCE:D                    0.308          PC_Reg/data_15
    ----------------------------------------
    Total                     28.222ns (16.383ns logic, 11.839ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IF_MEM_MEMMgr/IM_unit/cur_state_0'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            Ram2Data<0> (PAD)
  Destination:       IF_MEM_MEMMgr/IM_unit/INS_0 (LATCH)
  Destination Clock: IF_MEM_MEMMgr/IM_unit/cur_state_0 falling

  Data Path: Ram2Data<0> to IF_MEM_MEMMgr/IM_unit/INS_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  Ram2Data_0_IBUF (Ram2Data_0_IBUF)
     LD:D                      0.308          IF_MEM_MEMMgr/IM_unit/INS_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IF_MEM_MEMMgr/DM_unit/RamWE_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.074ns (Levels of Logic = 2)
  Source:            clk (PAD)
  Destination:       IF_MEM_MEMMgr/DM_unit/wrn (LATCH)
  Destination Clock: IF_MEM_MEMMgr/DM_unit/RamWE_not0001 falling

  Data Path: clk to IF_MEM_MEMMgr/DM_unit/wrn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  clk_IBUF (clk_IBUF1)
     LUT4:I0->O            1   0.704   0.000  IF_MEM_MEMMgr/DM_unit/wrn_mux00011 (IF_MEM_MEMMgr/DM_unit/wrn_mux0001)
     LD:D                      0.308          IF_MEM_MEMMgr/DM_unit/wrn
    ----------------------------------------
    Total                      3.074ns (2.230ns logic, 0.844ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 18 / 16
-------------------------------------------------------------------------
Offset:              2.825ns (Levels of Logic = 2)
  Source:            Ram1Data<1> (PAD)
  Destination:       IF_MEM_MEMMgr/DM_unit/Data_1 (FF)
  Destination Clock: clk falling

  Data Path: Ram1Data<1> to IF_MEM_MEMMgr/DM_unit/Data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.218   0.595  Ram1Data_1_IOBUF (N105)
     LUT4:I0->O            1   0.704   0.000  IF_MEM_MEMMgr/DM_unit/Data_mux0001<1>1 (IF_MEM_MEMMgr/DM_unit/Data_mux0001<1>)
     FD_1:D                    0.308          IF_MEM_MEMMgr/DM_unit/Data_1
    ----------------------------------------
    Total                      2.825ns (2.230ns logic, 0.595ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IF_MEM_MEMMgr/DM_unit/RamWE_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            IF_MEM_MEMMgr/DM_unit/RamWE (LATCH)
  Destination:       Ram1WE (PAD)
  Source Clock:      IF_MEM_MEMMgr/DM_unit/RamWE_not0001 falling

  Data Path: IF_MEM_MEMMgr/DM_unit/RamWE to Ram1WE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  IF_MEM_MEMMgr/DM_unit/RamWE (IF_MEM_MEMMgr/DM_unit/RamWE)
     OBUF:I->O                 3.272          Ram1WE_OBUF (Ram1WE)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 193 / 49
-------------------------------------------------------------------------
Offset:              9.687ns (Levels of Logic = 8)
  Source:            ID_RF/R0_13 (FF)
  Destination:       L<13> (PAD)
  Source Clock:      clk rising

  Data Path: ID_RF/R0_13 to L<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.610  ID_RF/R0_13 (ID_RF/R0_13)
     LUT3:I1->O            1   0.704   0.000  ID_RF/Mmux_Debug_Data_64 (ID_RF/Mmux_Debug_Data_64)
     MUXF5:I0->O           1   0.321   0.000  ID_RF/Mmux_Debug_Data_4_f5_3 (ID_RF/Mmux_Debug_Data_4_f54)
     MUXF6:I0->O           1   0.521   0.499  ID_RF/Mmux_Debug_Data_2_f6_3 (debug_data<13>)
     LUT3:I1->O            1   0.704   0.000  Mmux_L_92 (Mmux_L_92)
     MUXF5:I0->O           1   0.321   0.000  Mmux_L_7_f5_1 (Mmux_L_7_f52)
     MUXF6:I0->O           1   0.521   0.499  Mmux_L_5_f6_1 (Mmux_L_5_f62)
     LUT3:I1->O            1   0.704   0.420  SW<15>21 (L_13_OBUF)
     OBUF:I->O                 3.272          L_13_OBUF (L<13>)
    ----------------------------------------
    Total                      9.687ns (7.659ns logic, 2.028ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_stage_01'
  Total number of paths / destination ports: 131540672 / 32
-------------------------------------------------------------------------
Offset:              32.787ns (Levels of Logic = 27)
  Source:            ID_EXE_Reg/IM_7_0_sign_out_7 (FF)
  Destination:       L<13> (PAD)
  Source Clock:      clk_stage_01 rising

  Data Path: ID_EXE_Reg/IM_7_0_sign_out_7 to L<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.591   0.987  ID_EXE_Reg/IM_7_0_sign_out_7 (ID_EXE_Reg/IM_7_0_sign_out_7)
     LUT4_D:I3->LO         1   0.704   0.135  Forward_unit/RA_cmp_eq00053_SW0 (N883)
     LUT3:I2->O            4   0.704   0.591  Forward_unit/RA_cmp_eq00053 (Forward_unit/RA_cmp_eq0005)
     LUT4_D:I3->O         11   0.704   0.937  Forward_unit/RB<1>1_1 (Forward_unit/RB<1>1)
     LUT4_D:I3->O         14   0.704   1.004  EXE_B_MUX/Mmux_OUTPUT102 (EXE_B_MUX/N16)
     LUT4:I3->O            8   0.704   0.792  EXE_B_MUX/Mmux_OUTPUT14146 (EXE_B_MUX_Out<15>)
     LUT4:I2->O            9   0.704   0.855  EXE_ALU/c_mux0003<0>144_1 (EXE_ALU/c_mux0003<0>1441)
     LUT4:I2->O           28   0.704   1.340  EXE_ALU/c_mux0003<0>131 (EXE_ALU/c_mux0003<0>_bdd24)
     LUT4:I1->O            1   0.704   0.000  EXE_ALU/c_mux0003<0>2364_F (N823)
     MUXF5:I0->O           3   0.321   0.535  EXE_ALU/c_mux0003<0>2364 (EXE_ALU/c_mux0003<0>2364)
     LUT4_D:I3->O          4   0.704   0.762  EXE_ALU/c_mux0003<0>2387 (EXE_ALU/c_mux0003<0>_bdd40)
     LUT4:I0->O            1   0.704   0.000  EXE_ALU/c_mux0003<1>51_G (N846)
     MUXF5:I1->O           2   0.321   0.451  EXE_ALU/c_mux0003<1>51 (EXE_ALU/c_mux0003<1>_bdd3)
     LUT4:I3->O            1   0.704   0.000  EXE_ALU/c_mux0003<5>179_G (N570)
     MUXF5:I1->O           1   0.321   0.455  EXE_ALU/c_mux0003<5>179 (EXE_ALU/c_mux0003<5>)
     LUT3:I2->O            1   0.704   0.000  EXE_ALU/Mmux_c_411 (EXE_ALU/Mmux_c_411)
     MUXF5:I1->O           1   0.321   0.000  EXE_ALU/Mmux_c_3_f5_10 (EXE_ALU/Mmux_c_3_f511)
     MUXF6:I1->O           2   0.521   0.451  EXE_ALU/Mmux_c_2_f6_10 (EXE_ALU_in<5>)
     LUT4:I3->O           17   0.704   1.055  EXE_ALU/zero_cmp_eq000015 (EXE_ALU/zero_cmp_eq000015)
     LUT4:I3->O            1   0.704   0.000  EXE_ALU/zero_cmp_eq000080_SW13_G (N650)
     MUXF5:I1->O           2   0.321   0.451  EXE_ALU/zero_cmp_eq000080_SW13 (N359)
     LUT4:I3->O           16   0.704   1.038  IF_PC_MUX/pc<0>51 (N111)
     LUT4:I3->O            2   0.704   0.526  IF_PC_MUX/pc<9>14 (IF_PC_in<9>)
     LUT3:I1->O            1   0.704   0.000  Mmux_L_826 (Mmux_L_826)
     MUXF5:I1->O           1   0.321   0.000  Mmux_L_7_f5_6 (Mmux_L_7_f57)
     MUXF6:I0->O           1   0.521   0.499  Mmux_L_5_f6_6 (Mmux_L_5_f67)
     LUT3:I1->O            1   0.704   0.420  SW<15>754 (L_9_OBUF)
     OBUF:I->O                 3.272          L_9_OBUF (L<9>)
    ----------------------------------------
    Total                     32.787ns (19.503ns logic, 13.284ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IF_MEM_MEMMgr/IM_unit/cur_state_0'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              7.599ns (Levels of Logic = 5)
  Source:            IF_MEM_MEMMgr/IM_unit/INS_13 (LATCH)
  Destination:       L<13> (PAD)
  Source Clock:      IF_MEM_MEMMgr/IM_unit/cur_state_0 falling

  Data Path: IF_MEM_MEMMgr/IM_unit/INS_13 to L<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.482  IF_MEM_MEMMgr/IM_unit/INS_13 (IF_MEM_MEMMgr/IM_unit/INS_13)
     LUT3:I2->O            1   0.704   0.000  Mmux_L_88 (Mmux_L_88)
     MUXF5:I1->O           1   0.321   0.000  Mmux_L_7_f5_1 (Mmux_L_7_f52)
     MUXF6:I0->O           1   0.521   0.499  Mmux_L_5_f6_1 (Mmux_L_5_f62)
     LUT3:I1->O            1   0.704   0.420  SW<15>21 (L_13_OBUF)
     OBUF:I->O                 3.272          L_13_OBUF (L<13>)
    ----------------------------------------
    Total                      7.599ns (6.198ns logic, 1.401ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Forward_unit/RMWD_not0001'
  Total number of paths / destination ports: 64 / 16
-------------------------------------------------------------------------
Offset:              12.124ns (Levels of Logic = 7)
  Source:            Forward_unit/RMWD_0 (LATCH)
  Destination:       L<4> (PAD)
  Source Clock:      Forward_unit/RMWD_not0001 falling

  Data Path: Forward_unit/RMWD_0 to L<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              17   0.676   1.226  Forward_unit/RMWD_0 (Forward_unit/RMWD_0)
     LUT2:I0->O           16   0.704   1.069  EXE_WData_MUX/Mmux_out_wdata4534 (EXE_WData_MUX/Mmux_out_wdata1234)
     LUT4:I2->O            2   0.704   0.622  EXE_WData_MUX/Mmux_out_wdata3335 (EXE_WData_MUX/Mmux_out_wdata3335)
     LUT3:I0->O            1   0.704   0.000  Mmux_L_123 (Mmux_L_123)
     MUXF5:I0->O           1   0.321   0.499  Mmux_L_10_f5_2 (Mmux_L_10_f53)
     LUT2:I1->O            1   0.704   0.499  SW<15>50 (SW<15>50)
     LUT4:I1->O            1   0.704   0.420  SW<15>530 (L_4_OBUF)
     OBUF:I->O                 3.272          L_4_OBUF (L<4>)
    ----------------------------------------
    Total                     12.124ns (7.789ns logic, 4.335ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 345 / 16
-------------------------------------------------------------------------
Delay:               11.151ns (Levels of Logic = 9)
  Source:            SW<0> (PAD)
  Destination:       L<13> (PAD)

  Data Path: SW<0> to L<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.218   1.447  SW_0_IBUF (SW_0_IBUF)
     LUT3:I0->O            1   0.704   0.000  ID_RF/Mmux_Debug_Data_43 (ID_RF/Mmux_Debug_Data_43)
     MUXF5:I1->O           1   0.321   0.000  ID_RF/Mmux_Debug_Data_3_f5_2 (ID_RF/Mmux_Debug_Data_3_f53)
     MUXF6:I1->O           1   0.521   0.499  ID_RF/Mmux_Debug_Data_2_f6_2 (debug_data<12>)
     LUT3:I1->O            1   0.704   0.000  Mmux_L_91 (Mmux_L_91)
     MUXF5:I0->O           1   0.321   0.000  Mmux_L_7_f5_0 (Mmux_L_7_f51)
     MUXF6:I0->O           1   0.521   0.499  Mmux_L_5_f6_0 (Mmux_L_5_f61)
     LUT3:I1->O            1   0.704   0.420  SW<15>11 (L_12_OBUF)
     OBUF:I->O                 3.272          L_12_OBUF (L<12>)
    ----------------------------------------
    Total                     11.151ns (8.286ns logic, 2.865ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.42 secs
 
--> 

Total memory usage is 295532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  134 (   0 filtered)
Number of infos    :   68 (   0 filtered)

