// Seed: 3153036433
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_2.id_2 = 0;
  logic id_5;
  ;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    input wand id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    output tri1 id_7,
    output tri1 id_8,
    input wor id_9,
    input wor id_10,
    input tri id_11,
    output wire id_12,
    input wor id_13,
    output wor id_14
    , id_17,
    output supply1 id_15
);
  assign id_7 = ~id_13;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
  wire id_18;
endmodule
