============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 16:33:48 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post2_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(202)
HDL-1007 : undeclared symbol 'post2_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(203)
HDL-1007 : undeclared symbol 'post2_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(204)
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(205)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(207)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-7007 CRITICAL-WARNING: 'post2_frame_vsync' is already implicitly declared on line 202 in ../../RTL/image_process.v(216)
HDL-7007 CRITICAL-WARNING: 'post2_frame_href' is already implicitly declared on line 203 in ../../RTL/image_process.v(217)
HDL-7007 CRITICAL-WARNING: 'post2_frame_clken' is already implicitly declared on line 204 in ../../RTL/image_process.v(218)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 205 in ../../RTL/image_process.v(239)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 207 in ../../RTL/image_process.v(240)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 208 in ../../RTL/image_process.v(241)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 209 in ../../RTL/image_process.v(242)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net u_image_process/figuredata[19]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net u_image_process/figuredata[18]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net u_image_process/figuredata[17]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net u_image_process/figuredata[16]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net u_image_process/figuredata[15]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net u_image_process/figuredata[14]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net u_image_process/figuredata[13]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net u_image_process/figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5755 instances
RUN-0007 : 2281 luts, 2027 seqs, 836 mslices, 437 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 6904 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4701 nets have 2 pins
RUN-1001 : 1427 nets have [3 - 5] pins
RUN-1001 : 612 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1296     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |     523     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    59   |  35   |    101     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 194
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5753 instances, 2281 luts, 2027 seqs, 1273 slices, 241 macros(1272 instances: 835 mslices 437 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1627 pins
PHY-0007 : Cell area utilization is 24%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27114, tnet num: 6902, tinst num: 5753, tnode num: 33704, tedge num: 44906.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.157956s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (101.2%)

RUN-1004 : used memory is 259 MB, reserved memory is 237 MB, peak memory is 259 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6902 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.289084s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.72047e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5753.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.12362e+06, overlap = 47.25
PHY-3002 : Step(2): len = 954375, overlap = 51.75
PHY-3002 : Step(3): len = 588827, overlap = 64.7812
PHY-3002 : Step(4): len = 530589, overlap = 79.5938
PHY-3002 : Step(5): len = 414904, overlap = 71.625
PHY-3002 : Step(6): len = 380058, overlap = 73.125
PHY-3002 : Step(7): len = 338100, overlap = 120.094
PHY-3002 : Step(8): len = 295436, overlap = 152.938
PHY-3002 : Step(9): len = 263845, overlap = 179.531
PHY-3002 : Step(10): len = 237676, overlap = 191.25
PHY-3002 : Step(11): len = 224897, overlap = 203.781
PHY-3002 : Step(12): len = 200638, overlap = 224
PHY-3002 : Step(13): len = 188558, overlap = 244.844
PHY-3002 : Step(14): len = 179873, overlap = 252.656
PHY-3002 : Step(15): len = 167420, overlap = 257.719
PHY-3002 : Step(16): len = 165110, overlap = 259.75
PHY-3002 : Step(17): len = 154899, overlap = 277.469
PHY-3002 : Step(18): len = 154240, overlap = 278.719
PHY-3002 : Step(19): len = 146297, overlap = 283.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.01953e-05
PHY-3002 : Step(20): len = 164341, overlap = 218.656
PHY-3002 : Step(21): len = 167677, overlap = 216
PHY-3002 : Step(22): len = 155675, overlap = 209.688
PHY-3002 : Step(23): len = 157035, overlap = 219.188
PHY-3002 : Step(24): len = 158674, overlap = 220.562
PHY-3002 : Step(25): len = 158875, overlap = 211.625
PHY-3002 : Step(26): len = 161373, overlap = 191.344
PHY-3002 : Step(27): len = 155978, overlap = 179.406
PHY-3002 : Step(28): len = 157013, overlap = 183.438
PHY-3002 : Step(29): len = 151199, overlap = 178.625
PHY-3002 : Step(30): len = 150809, overlap = 177.906
PHY-3002 : Step(31): len = 145400, overlap = 172.938
PHY-3002 : Step(32): len = 144023, overlap = 165.031
PHY-3002 : Step(33): len = 140214, overlap = 153.438
PHY-3002 : Step(34): len = 134632, overlap = 144.469
PHY-3002 : Step(35): len = 132208, overlap = 143.344
PHY-3002 : Step(36): len = 130481, overlap = 147.344
PHY-3002 : Step(37): len = 128159, overlap = 141.469
PHY-3002 : Step(38): len = 126404, overlap = 137.688
PHY-3002 : Step(39): len = 124091, overlap = 126.938
PHY-3002 : Step(40): len = 120192, overlap = 119.438
PHY-3002 : Step(41): len = 118797, overlap = 117.938
PHY-3002 : Step(42): len = 117016, overlap = 124.875
PHY-3002 : Step(43): len = 114094, overlap = 124.281
PHY-3002 : Step(44): len = 113012, overlap = 124.062
PHY-3002 : Step(45): len = 112108, overlap = 125.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.03906e-05
PHY-3002 : Step(46): len = 112343, overlap = 122.062
PHY-3002 : Step(47): len = 112502, overlap = 122.75
PHY-3002 : Step(48): len = 112729, overlap = 122.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.07812e-05
PHY-3002 : Step(49): len = 112847, overlap = 120.688
PHY-3002 : Step(50): len = 112964, overlap = 120.688
PHY-3002 : Step(51): len = 114470, overlap = 119.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.15624e-05
PHY-3002 : Step(52): len = 116468, overlap = 119.625
PHY-3002 : Step(53): len = 116477, overlap = 117.219
PHY-3002 : Step(54): len = 116234, overlap = 116.438
PHY-3002 : Step(55): len = 116210, overlap = 115.312
PHY-3002 : Step(56): len = 118261, overlap = 110.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000135017
PHY-3002 : Step(57): len = 120871, overlap = 108.062
PHY-3002 : Step(58): len = 122692, overlap = 103.781
PHY-3002 : Step(59): len = 123166, overlap = 100.594
PHY-3002 : Step(60): len = 122749, overlap = 101.656
PHY-3002 : Step(61): len = 122239, overlap = 105.562
PHY-3002 : Step(62): len = 121817, overlap = 103.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000218457
PHY-3002 : Step(63): len = 122602, overlap = 105.562
PHY-3002 : Step(64): len = 122683, overlap = 105.562
PHY-3002 : Step(65): len = 122632, overlap = 105.562
PHY-3002 : Step(66): len = 122508, overlap = 105.406
PHY-3002 : Step(67): len = 122437, overlap = 105.656
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016324s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (382.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6902 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.129747s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (108.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.54571e-06
PHY-3002 : Step(68): len = 133810, overlap = 194.938
PHY-3002 : Step(69): len = 134343, overlap = 193.906
PHY-3002 : Step(70): len = 127321, overlap = 208.094
PHY-3002 : Step(71): len = 127661, overlap = 212.062
PHY-3002 : Step(72): len = 124397, overlap = 213.75
PHY-3002 : Step(73): len = 124212, overlap = 212.375
PHY-3002 : Step(74): len = 122701, overlap = 204.656
PHY-3002 : Step(75): len = 121547, overlap = 201.281
PHY-3002 : Step(76): len = 121682, overlap = 197.969
PHY-3002 : Step(77): len = 119677, overlap = 194.406
PHY-3002 : Step(78): len = 119194, overlap = 196.469
PHY-3002 : Step(79): len = 118704, overlap = 199.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.09142e-06
PHY-3002 : Step(80): len = 118020, overlap = 202.656
PHY-3002 : Step(81): len = 118032, overlap = 202.656
PHY-3002 : Step(82): len = 118057, overlap = 201.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.41828e-05
PHY-3002 : Step(83): len = 121938, overlap = 193.75
PHY-3002 : Step(84): len = 122617, overlap = 189.781
PHY-3002 : Step(85): len = 127964, overlap = 184.812
PHY-3002 : Step(86): len = 126281, overlap = 187.5
PHY-3002 : Step(87): len = 125990, overlap = 190.406
PHY-3002 : Step(88): len = 125357, overlap = 190.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.83657e-05
PHY-3002 : Step(89): len = 125492, overlap = 192.219
PHY-3002 : Step(90): len = 125607, overlap = 192.531
PHY-3002 : Step(91): len = 125866, overlap = 194.438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.67314e-05
PHY-3002 : Step(92): len = 129755, overlap = 188.031
PHY-3002 : Step(93): len = 130232, overlap = 188.188
PHY-3002 : Step(94): len = 135644, overlap = 179.781
PHY-3002 : Step(95): len = 130332, overlap = 175.469
PHY-3002 : Step(96): len = 129650, overlap = 176.156
PHY-3002 : Step(97): len = 127141, overlap = 167.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000113463
PHY-3002 : Step(98): len = 130866, overlap = 171.094
PHY-3002 : Step(99): len = 133023, overlap = 170.5
PHY-3002 : Step(100): len = 136729, overlap = 155.062
PHY-3002 : Step(101): len = 133914, overlap = 119.938
PHY-3002 : Step(102): len = 133172, overlap = 117.062
PHY-3002 : Step(103): len = 131467, overlap = 111.781
PHY-3002 : Step(104): len = 131182, overlap = 110.438
PHY-3002 : Step(105): len = 128786, overlap = 108.656
PHY-3002 : Step(106): len = 128676, overlap = 108.875
PHY-3002 : Step(107): len = 127917, overlap = 104.062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000226926
PHY-3002 : Step(108): len = 127943, overlap = 102.719
PHY-3002 : Step(109): len = 127904, overlap = 101.344
PHY-3002 : Step(110): len = 127904, overlap = 101.344
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000453851
PHY-3002 : Step(111): len = 128102, overlap = 101.188
PHY-3002 : Step(112): len = 128105, overlap = 100.875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000907702
PHY-3002 : Step(113): len = 128554, overlap = 100.781
PHY-3002 : Step(114): len = 128724, overlap = 101.156
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0018154
PHY-3002 : Step(115): len = 128906, overlap = 99.5
PHY-3002 : Step(116): len = 129018, overlap = 98.625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00363081
PHY-3002 : Step(117): len = 129171, overlap = 96.25
PHY-3002 : Step(118): len = 129189, overlap = 97.7188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00726162
PHY-3002 : Step(119): len = 129190, overlap = 94.9688
PHY-3002 : Step(120): len = 129309, overlap = 94.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6902 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.131362s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.58179e-05
PHY-3002 : Step(121): len = 133789, overlap = 308.531
PHY-3002 : Step(122): len = 134714, overlap = 305
PHY-3002 : Step(123): len = 133612, overlap = 294.594
PHY-3002 : Step(124): len = 134258, overlap = 292.688
PHY-3002 : Step(125): len = 132178, overlap = 278.594
PHY-3002 : Step(126): len = 132236, overlap = 278.062
PHY-3002 : Step(127): len = 130144, overlap = 282.5
PHY-3002 : Step(128): len = 130091, overlap = 280.406
PHY-3002 : Step(129): len = 130150, overlap = 283.312
PHY-3002 : Step(130): len = 128414, overlap = 281.531
PHY-3002 : Step(131): len = 128371, overlap = 283.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.16358e-05
PHY-3002 : Step(132): len = 130572, overlap = 274.031
PHY-3002 : Step(133): len = 130884, overlap = 272.812
PHY-3002 : Step(134): len = 133499, overlap = 253.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.32717e-05
PHY-3002 : Step(135): len = 134574, overlap = 236.688
PHY-3002 : Step(136): len = 134912, overlap = 231.969
PHY-3002 : Step(137): len = 137958, overlap = 210.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000126543
PHY-3002 : Step(138): len = 140127, overlap = 186.531
PHY-3002 : Step(139): len = 141280, overlap = 185.844
PHY-3002 : Step(140): len = 143367, overlap = 171.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000253087
PHY-3002 : Step(141): len = 144522, overlap = 164.844
PHY-3002 : Step(142): len = 147455, overlap = 146.656
PHY-3002 : Step(143): len = 149373, overlap = 137
PHY-3002 : Step(144): len = 150213, overlap = 133.938
PHY-3002 : Step(145): len = 148276, overlap = 134.438
PHY-3002 : Step(146): len = 148064, overlap = 134.781
PHY-3002 : Step(147): len = 147105, overlap = 130.031
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000506173
PHY-3002 : Step(148): len = 148925, overlap = 129.219
PHY-3002 : Step(149): len = 149597, overlap = 127.812
PHY-3002 : Step(150): len = 150086, overlap = 123.062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27114, tnet num: 6902, tinst num: 5753, tnode num: 33704, tedge num: 44906.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.220673s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (101.1%)

RUN-1004 : used memory is 255 MB, reserved memory is 234 MB, peak memory is 268 MB
OPT-1001 : Total overflow 365.50 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6904.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 180768, over cnt = 825(2%), over = 3311, worst = 19
PHY-1001 : End global iterations;  0.423725s wall, 0.531250s user + 0.062500s system = 0.593750s CPU (140.1%)

PHY-1001 : Congestion index: top1 = 51.34, top5 = 37.73, top10 = 30.85, top15 = 26.64.
PHY-1001 : End incremental global routing;  0.520962s wall, 0.625000s user + 0.062500s system = 0.687500s CPU (132.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6902 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.157111s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.789620s wall, 0.890625s user + 0.062500s system = 0.953125s CPU (120.7%)

OPT-1001 : Current memory(MB): used = 293, reserve = 272, peak = 293.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5006/6904.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 180768, over cnt = 825(2%), over = 3311, worst = 19
PHY-1002 : len = 204256, over cnt = 479(1%), over = 1048, worst = 12
PHY-1002 : len = 212760, over cnt = 194(0%), over = 306, worst = 7
PHY-1002 : len = 215432, over cnt = 53(0%), over = 81, worst = 7
PHY-1002 : len = 216448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.421079s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (148.4%)

PHY-1001 : Congestion index: top1 = 42.35, top5 = 33.89, top10 = 29.21, top15 = 26.18.
OPT-1001 : End congestion update;  0.510967s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (140.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6902 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.131820s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (106.7%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.642934s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (133.7%)

OPT-1001 : Current memory(MB): used = 298, reserve = 277, peak = 298.
OPT-1001 : End physical optimization;  2.714319s wall, 2.968750s user + 0.125000s system = 3.093750s CPU (114.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2281 LUT to BLE ...
SYN-4008 : Packed 2281 LUT and 1047 SEQ to BLE.
SYN-4003 : Packing 980 remaining SEQ's ...
SYN-4005 : Packed 566 SEQ with LUT/SLICE
SYN-4006 : 854 single LUT's are left
SYN-4006 : 414 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2695/5192 primitive instances ...
PHY-3001 : End packing;  0.285552s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (98.5%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2960 instances
RUN-1001 : 1393 mslices, 1393 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5920 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3704 nets have 2 pins
RUN-1001 : 1425 nets have [3 - 5] pins
RUN-1001 : 630 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 2958 instances, 2786 slices, 241 macros(1272 instances: 835 mslices 437 lslices)
PHY-3001 : Cell area utilization is 34%
PHY-3001 : After packing: Len = 152511, Over = 178.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23611, tnet num: 5918, tinst num: 2958, tnode num: 28389, tedge num: 40802.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.270128s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.6%)

RUN-1004 : used memory is 95 MB, reserved memory is 285 MB, peak memory is 298 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5918 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.407907s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.95115e-05
PHY-3002 : Step(151): len = 148180, overlap = 186.5
PHY-3002 : Step(152): len = 147661, overlap = 187.75
PHY-3002 : Step(153): len = 143922, overlap = 194.75
PHY-3002 : Step(154): len = 143110, overlap = 202.75
PHY-3002 : Step(155): len = 142023, overlap = 204.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.90231e-05
PHY-3002 : Step(156): len = 142392, overlap = 202.75
PHY-3002 : Step(157): len = 142980, overlap = 199.5
PHY-3002 : Step(158): len = 143918, overlap = 197
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.67e-05
PHY-3002 : Step(159): len = 147894, overlap = 192.25
PHY-3002 : Step(160): len = 149915, overlap = 189
PHY-3002 : Step(161): len = 154963, overlap = 171
PHY-3002 : Step(162): len = 153051, overlap = 169
PHY-3002 : Step(163): len = 152565, overlap = 169.25
PHY-3002 : Step(164): len = 152154, overlap = 169.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.313737s wall, 0.218750s user + 0.578125s system = 0.796875s CPU (254.0%)

PHY-3001 : Trial Legalized: Len = 200346
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5918 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.113677s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000130359
PHY-3002 : Step(165): len = 187629, overlap = 14
PHY-3002 : Step(166): len = 178872, overlap = 42.5
PHY-3002 : Step(167): len = 175312, overlap = 48.5
PHY-3002 : Step(168): len = 173236, overlap = 51.75
PHY-3002 : Step(169): len = 171881, overlap = 59
PHY-3002 : Step(170): len = 171005, overlap = 62
PHY-3002 : Step(171): len = 170761, overlap = 63
PHY-3002 : Step(172): len = 170520, overlap = 64.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000260719
PHY-3002 : Step(173): len = 172216, overlap = 60.25
PHY-3002 : Step(174): len = 173576, overlap = 57.5
PHY-3002 : Step(175): len = 174219, overlap = 57.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000521437
PHY-3002 : Step(176): len = 175378, overlap = 58
PHY-3002 : Step(177): len = 176398, overlap = 54
PHY-3002 : Step(178): len = 178048, overlap = 52.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008697s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 188847, Over = 0
PHY-3001 : Spreading special nets. 28 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019752s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.1%)

PHY-3001 : 37 instances has been re-located, deltaX = 10, deltaY = 21, maxDist = 1.
PHY-3001 : Final: Len = 189587, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23611, tnet num: 5918, tinst num: 2958, tnode num: 28389, tedge num: 40802.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.381484s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.5%)

RUN-1004 : used memory is 100 MB, reserved memory is 284 MB, peak memory is 298 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 230/5920.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 235600, over cnt = 659(1%), over = 1138, worst = 7
PHY-1002 : len = 239816, over cnt = 413(1%), over = 622, worst = 7
PHY-1002 : len = 242640, over cnt = 263(0%), over = 387, worst = 7
PHY-1002 : len = 246616, over cnt = 49(0%), over = 67, worst = 4
PHY-1002 : len = 247432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.692445s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (153.4%)

PHY-1001 : Congestion index: top1 = 37.18, top5 = 30.80, top10 = 27.60, top15 = 25.49.
PHY-1001 : End incremental global routing;  0.837686s wall, 1.140625s user + 0.078125s system = 1.218750s CPU (145.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5918 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.155501s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.108702s wall, 1.406250s user + 0.078125s system = 1.484375s CPU (133.9%)

OPT-1001 : Current memory(MB): used = 146, reserve = 291, peak = 298.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5013/5920.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 247432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027470s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.8%)

PHY-1001 : Congestion index: top1 = 37.18, top5 = 30.80, top10 = 27.60, top15 = 25.49.
OPT-1001 : End congestion update;  0.129710s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (108.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5918 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.141049s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.7%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.270908s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.8%)

OPT-1001 : Current memory(MB): used = 149, reserve = 294, peak = 298.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5918 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.135959s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (91.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5013/5920.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 247432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028439s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.9%)

PHY-1001 : Congestion index: top1 = 37.18, top5 = 30.80, top10 = 27.60, top15 = 25.49.
PHY-1001 : End incremental global routing;  0.133657s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5918 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.169511s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5013/5920.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 247432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030596s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.1%)

PHY-1001 : Congestion index: top1 = 37.18, top5 = 30.80, top10 = 27.60, top15 = 25.49.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5918 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.141408s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 36.827586
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.527235s wall, 3.812500s user + 0.078125s system = 3.890625s CPU (110.3%)

RUN-1003 : finish command "place" in  16.808986s wall, 30.015625s user + 7.421875s system = 37.437500s CPU (222.7%)

RUN-1004 : used memory is 144 MB, reserved memory is 284 MB, peak memory is 298 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2960 instances
RUN-1001 : 1393 mslices, 1393 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5920 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3704 nets have 2 pins
RUN-1001 : 1425 nets have [3 - 5] pins
RUN-1001 : 630 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23611, tnet num: 5918, tinst num: 2958, tnode num: 28389, tedge num: 40802.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.239823s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (99.6%)

RUN-1004 : used memory is 218 MB, reserved memory is 288 MB, peak memory is 298 MB
PHY-1001 : 1393 mslices, 1393 lslices, 144 pads, 14 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5918 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 233024, over cnt = 687(1%), over = 1152, worst = 7
PHY-1002 : len = 237832, over cnt = 395(1%), over = 588, worst = 7
PHY-1002 : len = 241552, over cnt = 190(0%), over = 285, worst = 7
PHY-1002 : len = 245208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.693648s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (146.4%)

PHY-1001 : Congestion index: top1 = 37.26, top5 = 30.72, top10 = 27.54, top15 = 25.44.
PHY-1001 : End global routing;  0.816270s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (139.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 253, reserve = 324, peak = 298.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 511, reserve = 582, peak = 511.
PHY-1001 : End build detailed router design. 3.916784s wall, 3.875000s user + 0.046875s system = 3.921875s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 70696, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.240663s wall, 4.218750s user + 0.015625s system = 4.234375s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 544, reserve = 616, peak = 544.
PHY-1001 : End phase 1; 4.247064s wall, 4.234375s user + 0.015625s system = 4.250000s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Patch 2675 net; 2.931199s wall, 2.937500s user + 0.000000s system = 2.937500s CPU (100.2%)

PHY-1022 : len = 496240, over cnt = 376(0%), over = 376, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 549, reserve = 620, peak = 549.
PHY-1001 : End initial routed; 6.406590s wall, 9.515625s user + 0.078125s system = 9.593750s CPU (149.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4817(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.530503s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 555, reserve = 624, peak = 555.
PHY-1001 : End phase 2; 7.937160s wall, 11.015625s user + 0.093750s system = 11.109375s CPU (140.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 496240, over cnt = 376(0%), over = 376, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.021091s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (148.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 494600, over cnt = 73(0%), over = 73, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.345492s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (149.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 494904, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.101177s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (123.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 494984, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.053778s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4817(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.542120s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 67 feed throughs used by 45 nets
PHY-1001 : End commit to database; 0.614210s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 587, reserve = 656, peak = 587.
PHY-1001 : End phase 3; 2.845139s wall, 3.000000s user + 0.031250s system = 3.031250s CPU (106.5%)

PHY-1003 : Routed, final wirelength = 494984
PHY-1001 : Current memory(MB): used = 588, reserve = 658, peak = 588.
PHY-1001 : End export database. 0.020137s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (155.2%)

PHY-1001 : End detail routing;  19.236135s wall, 22.421875s user + 0.187500s system = 22.609375s CPU (117.5%)

RUN-1003 : finish command "route" in  21.533939s wall, 25.015625s user + 0.203125s system = 25.218750s CPU (117.1%)

RUN-1004 : used memory is 588 MB, reserved memory is 658 MB, peak memory is 588 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4914   out of  19600   25.07%
#reg                     2030   out of  19600   10.36%
#le                      5325
  #lut only              3295   out of   5325   61.88%
  #reg only               411   out of   5325    7.72%
  #lut&reg               1619   out of   5325   30.40%
#dsp                        7   out of     29   24.14%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                                   887
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                                182
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                                42
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_39.q0                                                        24
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                                20
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                                        18
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_select/mode[3]_syn_33.f0                                                    11
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_Dilation_Detector/u_three_martix_4/u_fifo_1/full_flag_syn_7.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                                    6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5325   |3641    |1273    |2030    |14      |7       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |711    |463     |132     |393     |2       |0       |
|    command1                          |command                                    |49     |49      |0       |41      |0       |0       |
|    control1                          |control_interface                          |100    |72      |24      |53      |0       |0       |
|    data_path1                        |sdr_data_path                              |15     |15      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |128    |58      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |58      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |17      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |21      |0       |36      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |127    |60      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |127    |60      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |18      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |21      |0       |33      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |153    |89      |64      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |574    |558     |9       |85      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |171    |171     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |94     |57      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |3491   |2240    |983     |1365    |12      |7       |
|    u_Dilation_Detector               |Dilation_Detector                          |171    |120     |45      |80      |2       |0       |
|      u_three_martix_4                |three_martix                               |158    |110     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |175    |119     |45      |77      |2       |0       |
|      u_three_martix_3                |three_martix                               |166    |112     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |937    |661     |252     |251     |0       |3       |
|    u_Median_Gray                     |Median_Gray                                |166    |116     |45      |60      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |4      |2       |0       |4       |0       |0       |
|      u_three_martix                  |three_martix                               |162    |114     |45      |56      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |711    |410     |235     |284     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |485    |295     |190     |149     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |83     |53      |30      |34      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |35      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |16      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |226    |115     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |713    |433     |235     |254     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |491    |301     |190     |125     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |33      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |25      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |36      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |222    |132     |45      |129     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |76     |32      |14      |50      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |379    |218     |92      |192     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |147    |96      |47      |57      |0       |0       |
|      u_three_martix_2                |three_martix                               |232    |122     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |163    |129     |34      |68      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |83     |61      |22      |21      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3635  
    #2          2       640   
    #3          3       538   
    #4          4       199   
    #5        5-10      641   
    #6        11-50     122   
    #7       51-100      9    
    #8       101-500     4    
    #9        >500       1    
  Average     2.82            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2958
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5920, pip num: 49727
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 67
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2220 valid insts, and 157578 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.579777s wall, 50.203125s user + 0.406250s system = 50.609375s CPU (1105.1%)

RUN-1004 : used memory is 574 MB, reserved memory is 634 MB, peak memory is 782 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_163348.log"
