// Seed: 3969583098
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd96
) (
    id_1,
    _id_2
);
  input wire _id_2;
  inout wire id_1;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  parameter id_3 = 1;
  logic [7:0][-1 : id_2] id_4;
  assign id_4[1'b0] = id_3;
  parameter id_5 = 1'b0;
endmodule
module module_2 #(
    parameter id_4 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output logic [7:0] id_10;
  inout wire id_9;
  module_0 modCall_1 (
      id_3,
      id_9
  );
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire _id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
