/* Do not modify this file, it auto gen by md-parser script */
#ifndef DEF_RISCV_ARG_MODE_ATTR_VARIABLE
#define DEF_RISCV_ARG_MODE_ATTR_VARIABLE(A, B)
#endif

#ifndef DEF_RISCV_ARG_MODE_ATTR
#define DEF_RISCV_ARG_MODE_ATTR(A, B, C, D, E)
#endif

DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VL, 2)
DEF_RISCV_ARG_MODE_ATTR(VL, 0, SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VL, 1, DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V, 37)
DEF_RISCV_ARG_MODE_ATTR(V, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 4, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 5, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 6, VNx128QI, VNx128QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 7, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 8, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 9, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 10, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 11, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 12, VNx64HI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 13, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 14, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 15, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 16, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 17, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 18, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 19, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 20, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 21, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V, 22, VNx2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V, 23, VNx4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V, 24, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V, 25, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V, 26, VNx32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V, 27, VNx64HF, VNx64HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V, 28, VNx2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V, 29, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V, 30, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V, 31, VNx16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V, 32, VNx32SF, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V, 33, VNx2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V, 34, VNx4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V, 35, VNx8DF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V, 36, VNx16DF, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V16, 36)
DEF_RISCV_ARG_MODE_ATTR(V16, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 4, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 5, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 6, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 7, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 8, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 9, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 10, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 11, VNx64HI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 12, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 13, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 14, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 15, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 16, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 17, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 18, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 19, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 20, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16, 21, VNx2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V16, 22, VNx4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V16, 23, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V16, 24, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V16, 25, VNx32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V16, 26, VNx64HF, VNx64HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V16, 27, VNx2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V16, 28, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V16, 29, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V16, 30, VNx16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V16, 31, VNx32SF, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V16, 32, VNx2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V16, 33, VNx4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V16, 34, VNx8DF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V16, 35, VNx16DF, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VI16, 21)
DEF_RISCV_ARG_MODE_ATTR(VI16, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 4, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 5, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 6, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 7, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 8, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 9, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 10, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 11, VNx64HI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 12, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 13, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 14, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 15, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 16, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 17, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 18, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 19, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI16, 20, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VSETI, 12)
DEF_RISCV_ARG_MODE_ATTR(VSETI, 0, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSETI, 1, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSETI, 2, VNx128QI, VNx128QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSETI, 3, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSETI, 4, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSETI, 5, VNx64HI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSETI, 6, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSETI, 7, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSETI, 8, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSETI, 9, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSETI, 10, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSETI, 11, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VSETF, 9)
DEF_RISCV_ARG_MODE_ATTR(VSETF, 0, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSETF, 1, VNx32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSETF, 2, VNx64HF, VNx64HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSETF, 3, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSETF, 4, VNx16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSETF, 5, VNx32SF, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSETF, 6, VNx4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSETF, 7, VNx8DF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSETF, 8, VNx16DF, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VGETI, 12)
DEF_RISCV_ARG_MODE_ATTR(VGETI, 0, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VGETI, 1, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VGETI, 2, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VGETI, 3, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VGETI, 4, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VGETI, 5, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VGETI, 6, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VGETI, 7, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VGETI, 8, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VGETI, 9, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VGETI, 10, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VGETI, 11, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VGETF, 9)
DEF_RISCV_ARG_MODE_ATTR(VGETF, 0, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VGETF, 1, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VGETF, 2, VNx32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VGETF, 3, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VGETF, 4, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VGETF, 5, VNx16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VGETF, 6, VNx2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VGETF, 7, VNx4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VGETF, 8, VNx8DF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VLMULEXT, 30)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 0, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 1, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 2, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 3, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 4, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 5, VNx128QI, VNx128QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 6, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 7, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 8, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 9, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 10, VNx64HI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 11, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 12, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 13, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 14, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 15, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 16, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 17, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 18, VNx4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 19, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 20, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 21, VNx32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 22, VNx64HF, VNx64HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 23, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 24, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 25, VNx16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 26, VNx32SF, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 27, VNx4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 28, VNx8DF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMULEXT, 29, VNx16DF, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VLMULTRUNC, 30)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 4, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 5, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 6, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 7, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 8, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 9, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 10, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 11, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 12, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 13, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 14, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 15, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 16, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 17, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 18, VNx2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 19, VNx4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 20, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 21, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 22, VNx32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 23, VNx2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 24, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 25, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 26, VNx16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 27, VNx2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 28, VNx4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMULTRUNC, 29, VNx8DF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V2UNITS, 7)
DEF_RISCV_ARG_MODE_ATTR(V2UNITS, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V2UNITS, 1, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V2UNITS, 2, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V2UNITS, 3, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V2UNITS, 4, VNx2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V2UNITS, 5, VNx2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V2UNITS, 6, VNx2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V4UNITS, 7)
DEF_RISCV_ARG_MODE_ATTR(V4UNITS, 0, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V4UNITS, 1, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V4UNITS, 2, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V4UNITS, 3, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V4UNITS, 4, VNx4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V4UNITS, 5, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V4UNITS, 6, VNx4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V8UNITS, 7)
DEF_RISCV_ARG_MODE_ATTR(V8UNITS, 0, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V8UNITS, 1, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V8UNITS, 2, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V8UNITS, 3, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V8UNITS, 4, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V8UNITS, 5, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V8UNITS, 6, VNx8DF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V16UNITS, 7)
DEF_RISCV_ARG_MODE_ATTR(V16UNITS, 0, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16UNITS, 1, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16UNITS, 2, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16UNITS, 3, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16UNITS, 4, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V16UNITS, 5, VNx16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V16UNITS, 6, VNx16DF, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V32UNITS, 5)
DEF_RISCV_ARG_MODE_ATTR(V32UNITS, 0, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V32UNITS, 1, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V32UNITS, 2, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V32UNITS, 3, VNx32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V32UNITS, 4, VNx32SF, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V64UNITS, 3)
DEF_RISCV_ARG_MODE_ATTR(V64UNITS, 0, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V64UNITS, 1, VNx64HI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V64UNITS, 2, VNx64HF, VNx64HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT2UNITS, 49)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 0, VNx2x2QI, VNx2x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 1, VNx3x2QI, VNx3x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 2, VNx4x2QI, VNx4x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 3, VNx5x2QI, VNx5x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 4, VNx6x2QI, VNx6x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 5, VNx7x2QI, VNx7x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 6, VNx8x2QI, VNx8x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 7, VNx2x2HI, VNx2x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 8, VNx3x2HI, VNx3x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 9, VNx4x2HI, VNx4x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 10, VNx5x2HI, VNx5x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 11, VNx6x2HI, VNx6x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 12, VNx7x2HI, VNx7x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 13, VNx8x2HI, VNx8x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 14, VNx2x2SI, VNx2x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 15, VNx3x2SI, VNx3x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 16, VNx4x2SI, VNx4x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 17, VNx5x2SI, VNx5x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 18, VNx6x2SI, VNx6x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 19, VNx7x2SI, VNx7x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 20, VNx8x2SI, VNx8x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 21, VNx2x2DI, VNx2x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 22, VNx3x2DI, VNx3x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 23, VNx4x2DI, VNx4x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 24, VNx5x2DI, VNx5x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 25, VNx6x2DI, VNx6x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 26, VNx7x2DI, VNx7x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 27, VNx8x2DI, VNx8x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 28, VNx2x2HF, VNx2x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 29, VNx3x2HF, VNx3x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 30, VNx4x2HF, VNx4x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 31, VNx5x2HF, VNx5x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 32, VNx6x2HF, VNx6x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 33, VNx7x2HF, VNx7x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 34, VNx8x2HF, VNx8x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 35, VNx2x2SF, VNx2x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 36, VNx3x2SF, VNx3x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 37, VNx4x2SF, VNx4x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 38, VNx5x2SF, VNx5x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 39, VNx6x2SF, VNx6x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 40, VNx7x2SF, VNx7x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 41, VNx8x2SF, VNx8x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 42, VNx2x2DF, VNx2x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 43, VNx3x2DF, VNx3x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 44, VNx4x2DF, VNx4x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 45, VNx5x2DF, VNx5x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 46, VNx6x2DF, VNx6x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 47, VNx7x2DF, VNx7x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITS, 48, VNx8x2DF, VNx8x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT2UNITSI, 28)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 0, VNx2x2QI, VNx2x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 1, VNx3x2QI, VNx3x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 2, VNx4x2QI, VNx4x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 3, VNx5x2QI, VNx5x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 4, VNx6x2QI, VNx6x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 5, VNx7x2QI, VNx7x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 6, VNx8x2QI, VNx8x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 7, VNx2x2HI, VNx2x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 8, VNx3x2HI, VNx3x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 9, VNx4x2HI, VNx4x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 10, VNx5x2HI, VNx5x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 11, VNx6x2HI, VNx6x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 12, VNx7x2HI, VNx7x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 13, VNx8x2HI, VNx8x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 14, VNx2x2SI, VNx2x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 15, VNx3x2SI, VNx3x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 16, VNx4x2SI, VNx4x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 17, VNx5x2SI, VNx5x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 18, VNx6x2SI, VNx6x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 19, VNx7x2SI, VNx7x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 20, VNx8x2SI, VNx8x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 21, VNx2x2DI, VNx2x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 22, VNx3x2DI, VNx3x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 23, VNx4x2DI, VNx4x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 24, VNx5x2DI, VNx5x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 25, VNx6x2DI, VNx6x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 26, VNx7x2DI, VNx7x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSI, 27, VNx8x2DI, VNx8x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT2UNITSF, 21)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 0, VNx2x2HF, VNx2x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 1, VNx3x2HF, VNx3x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 2, VNx4x2HF, VNx4x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 3, VNx5x2HF, VNx5x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 4, VNx6x2HF, VNx6x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 5, VNx7x2HF, VNx7x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 6, VNx8x2HF, VNx8x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 7, VNx2x2SF, VNx2x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 8, VNx3x2SF, VNx3x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 9, VNx4x2SF, VNx4x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 10, VNx5x2SF, VNx5x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 11, VNx6x2SF, VNx6x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 12, VNx7x2SF, VNx7x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 13, VNx8x2SF, VNx8x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 14, VNx2x2DF, VNx2x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 15, VNx3x2DF, VNx3x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 16, VNx4x2DF, VNx4x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 17, VNx5x2DF, VNx5x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 18, VNx6x2DF, VNx6x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 19, VNx7x2DF, VNx7x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2UNITSF, 20, VNx8x2DF, VNx8x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT4UNITS, 41)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 0, VNx2x4QI, VNx2x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 1, VNx3x4QI, VNx3x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 2, VNx4x4QI, VNx4x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 3, VNx5x4QI, VNx5x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 4, VNx6x4QI, VNx6x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 5, VNx7x4QI, VNx7x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 6, VNx8x4QI, VNx8x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 7, VNx2x4HI, VNx2x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 8, VNx3x4HI, VNx3x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 9, VNx4x4HI, VNx4x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 10, VNx5x4HI, VNx5x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 11, VNx6x4HI, VNx6x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 12, VNx7x4HI, VNx7x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 13, VNx8x4HI, VNx8x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 14, VNx2x4SI, VNx2x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 15, VNx3x4SI, VNx3x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 16, VNx4x4SI, VNx4x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 17, VNx5x4SI, VNx5x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 18, VNx6x4SI, VNx6x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 19, VNx7x4SI, VNx7x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 20, VNx8x4SI, VNx8x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 21, VNx2x4DI, VNx2x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 22, VNx3x4DI, VNx3x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 23, VNx4x4DI, VNx4x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 24, VNx2x4HF, VNx2x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 25, VNx3x4HF, VNx3x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 26, VNx4x4HF, VNx4x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 27, VNx5x4HF, VNx5x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 28, VNx6x4HF, VNx6x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 29, VNx7x4HF, VNx7x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 30, VNx8x4HF, VNx8x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 31, VNx2x4SF, VNx2x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 32, VNx3x4SF, VNx3x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 33, VNx4x4SF, VNx4x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 34, VNx5x4SF, VNx5x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 35, VNx6x4SF, VNx6x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 36, VNx7x4SF, VNx7x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 37, VNx8x4SF, VNx8x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 38, VNx2x4DF, VNx2x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 39, VNx3x4DF, VNx3x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITS, 40, VNx4x4DF, VNx4x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT4UNITSI, 24)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 0, VNx2x4QI, VNx2x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 1, VNx3x4QI, VNx3x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 2, VNx4x4QI, VNx4x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 3, VNx5x4QI, VNx5x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 4, VNx6x4QI, VNx6x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 5, VNx7x4QI, VNx7x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 6, VNx8x4QI, VNx8x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 7, VNx2x4HI, VNx2x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 8, VNx3x4HI, VNx3x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 9, VNx4x4HI, VNx4x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 10, VNx5x4HI, VNx5x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 11, VNx6x4HI, VNx6x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 12, VNx7x4HI, VNx7x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 13, VNx8x4HI, VNx8x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 14, VNx2x4SI, VNx2x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 15, VNx3x4SI, VNx3x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 16, VNx4x4SI, VNx4x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 17, VNx5x4SI, VNx5x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 18, VNx6x4SI, VNx6x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 19, VNx7x4SI, VNx7x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 20, VNx8x4SI, VNx8x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 21, VNx2x4DI, VNx2x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 22, VNx3x4DI, VNx3x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSI, 23, VNx4x4DI, VNx4x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT4UNITSF, 17)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 0, VNx2x4HF, VNx2x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 1, VNx3x4HF, VNx3x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 2, VNx4x4HF, VNx4x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 3, VNx5x4HF, VNx5x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 4, VNx6x4HF, VNx6x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 5, VNx7x4HF, VNx7x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 6, VNx8x4HF, VNx8x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 7, VNx2x4SF, VNx2x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 8, VNx3x4SF, VNx3x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 9, VNx4x4SF, VNx4x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 10, VNx5x4SF, VNx5x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 11, VNx6x4SF, VNx6x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 12, VNx7x4SF, VNx7x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 13, VNx8x4SF, VNx8x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 14, VNx2x4DF, VNx2x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 15, VNx3x4DF, VNx3x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4UNITSF, 16, VNx4x4DF, VNx4x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT8UNITS, 29)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 0, VNx2x8QI, VNx2x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 1, VNx3x8QI, VNx3x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 2, VNx4x8QI, VNx4x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 3, VNx5x8QI, VNx5x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 4, VNx6x8QI, VNx6x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 5, VNx7x8QI, VNx7x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 6, VNx8x8QI, VNx8x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 7, VNx2x8HI, VNx2x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 8, VNx3x8HI, VNx3x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 9, VNx4x8HI, VNx4x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 10, VNx5x8HI, VNx5x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 11, VNx6x8HI, VNx6x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 12, VNx7x8HI, VNx7x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 13, VNx8x8HI, VNx8x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 14, VNx2x8SI, VNx2x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 15, VNx3x8SI, VNx3x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 16, VNx4x8SI, VNx4x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 17, VNx2x8DI, VNx2x8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 18, VNx2x8HF, VNx2x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 19, VNx3x8HF, VNx3x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 20, VNx4x8HF, VNx4x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 21, VNx5x8HF, VNx5x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 22, VNx6x8HF, VNx6x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 23, VNx7x8HF, VNx7x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 24, VNx8x8HF, VNx8x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 25, VNx2x8SF, VNx2x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 26, VNx3x8SF, VNx3x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 27, VNx4x8SF, VNx4x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITS, 28, VNx2x8DF, VNx2x8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT8UNITSI, 18)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 0, VNx2x8QI, VNx2x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 1, VNx3x8QI, VNx3x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 2, VNx4x8QI, VNx4x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 3, VNx5x8QI, VNx5x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 4, VNx6x8QI, VNx6x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 5, VNx7x8QI, VNx7x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 6, VNx8x8QI, VNx8x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 7, VNx2x8HI, VNx2x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 8, VNx3x8HI, VNx3x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 9, VNx4x8HI, VNx4x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 10, VNx5x8HI, VNx5x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 11, VNx6x8HI, VNx6x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 12, VNx7x8HI, VNx7x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 13, VNx8x8HI, VNx8x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 14, VNx2x8SI, VNx2x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 15, VNx3x8SI, VNx3x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 16, VNx4x8SI, VNx4x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSI, 17, VNx2x8DI, VNx2x8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT8UNITSF, 11)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSF, 0, VNx2x8HF, VNx2x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSF, 1, VNx3x8HF, VNx3x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSF, 2, VNx4x8HF, VNx4x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSF, 3, VNx5x8HF, VNx5x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSF, 4, VNx6x8HF, VNx6x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSF, 5, VNx7x8HF, VNx7x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSF, 6, VNx8x8HF, VNx8x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSF, 7, VNx2x8SF, VNx2x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSF, 8, VNx3x8SF, VNx3x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSF, 9, VNx4x8SF, VNx4x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT8UNITSF, 10, VNx2x8DF, VNx2x8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT16UNITS, 15)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 0, VNx2x16QI, VNx2x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 1, VNx3x16QI, VNx3x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 2, VNx4x16QI, VNx4x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 3, VNx5x16QI, VNx5x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 4, VNx6x16QI, VNx6x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 5, VNx7x16QI, VNx7x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 6, VNx8x16QI, VNx8x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 7, VNx2x16HI, VNx2x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 8, VNx3x16HI, VNx3x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 9, VNx4x16HI, VNx4x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 10, VNx2x16SI, VNx2x16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 11, VNx2x16HF, VNx2x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 12, VNx3x16HF, VNx3x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 13, VNx4x16HF, VNx4x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITS, 14, VNx2x16SF, VNx2x16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT16UNITSI, 11)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSI, 0, VNx2x16QI, VNx2x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSI, 1, VNx3x16QI, VNx3x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSI, 2, VNx4x16QI, VNx4x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSI, 3, VNx5x16QI, VNx5x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSI, 4, VNx6x16QI, VNx6x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSI, 5, VNx7x16QI, VNx7x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSI, 6, VNx8x16QI, VNx8x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSI, 7, VNx2x16HI, VNx2x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSI, 8, VNx3x16HI, VNx3x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSI, 9, VNx4x16HI, VNx4x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSI, 10, VNx2x16SI, VNx2x16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT16UNITSF, 4)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSF, 0, VNx2x16HF, VNx2x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSF, 1, VNx3x16HF, VNx3x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSF, 2, VNx4x16HF, VNx4x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT16UNITSF, 3, VNx2x16SF, VNx2x16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT32UNITS, 5)
DEF_RISCV_ARG_MODE_ATTR(VT32UNITS, 0, VNx2x32QI, VNx2x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT32UNITS, 1, VNx3x32QI, VNx3x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT32UNITS, 2, VNx4x32QI, VNx4x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT32UNITS, 3, VNx2x32HI, VNx2x32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT32UNITS, 4, VNx2x32HF, VNx2x32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT32UNITSI, 4)
DEF_RISCV_ARG_MODE_ATTR(VT32UNITSI, 0, VNx2x32QI, VNx2x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT32UNITSI, 1, VNx3x32QI, VNx3x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT32UNITSI, 2, VNx4x32QI, VNx4x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT32UNITSI, 3, VNx2x32HI, VNx2x32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT32UNITSF, 1)
DEF_RISCV_ARG_MODE_ATTR(VT32UNITSF, 0, VNx2x32HF, VNx2x32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT64UNITS, 1)
DEF_RISCV_ARG_MODE_ATTR(VT64UNITS, 0, VNx2x64QI, VNx2x64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VPARTIAL, 9)
DEF_RISCV_ARG_MODE_ATTR(VPARTIAL, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VPARTIAL, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VPARTIAL, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VPARTIAL, 3, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VPARTIAL, 4, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VPARTIAL, 5, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VPARTIAL, 6, VNx2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VPARTIAL, 7, VNx4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VPARTIAL, 8, VNx2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VFULL, 28)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 0, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 1, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 2, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 3, VNx128QI, VNx128QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 4, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 5, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 6, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 7, VNx64HI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 8, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 9, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 10, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 11, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 12, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 13, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 14, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 15, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 16, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 17, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 18, VNx32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 19, VNx64HF, VNx64HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 20, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 21, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 22, VNx16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 23, VNx32SF, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 24, VNx2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 25, VNx4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 26, VNx8DF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VFULL, 27, VNx16DF, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VI, 22)
DEF_RISCV_ARG_MODE_ATTR(VI, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 4, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 5, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 6, VNx128QI, VNx128QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 7, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 8, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 9, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 10, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 11, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 12, VNx64HI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 13, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 14, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 15, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 16, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 17, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 18, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 19, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 20, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VI, 21, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VEXTI, 15)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 0, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 1, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 2, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 3, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 4, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 5, VNx64HI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 6, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 7, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 8, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 9, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 10, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 11, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 12, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 13, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI, 14, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VEXTI2, 9)
DEF_RISCV_ARG_MODE_ATTR(VEXTI2, 0, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI2, 1, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI2, 2, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI2, 3, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI2, 4, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI2, 5, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI2, 6, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI2, 7, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VEXTI2, 8, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VTRUNCI, 15)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 4, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 5, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 6, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 7, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 8, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 9, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 10, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 11, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 12, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 13, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCI, 14, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VQTRUNCI, 9)
DEF_RISCV_ARG_MODE_ATTR(VQTRUNCI, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQTRUNCI, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQTRUNCI, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQTRUNCI, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQTRUNCI, 4, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQTRUNCI, 5, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQTRUNCI, 6, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQTRUNCI, 7, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQTRUNCI, 8, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VOTRUNCI, 4)
DEF_RISCV_ARG_MODE_ATTR(VOTRUNCI, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VOTRUNCI, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VOTRUNCI, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VOTRUNCI, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VQEXTI, 9)
DEF_RISCV_ARG_MODE_ATTR(VQEXTI, 0, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQEXTI, 1, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQEXTI, 2, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQEXTI, 3, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQEXTI, 4, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQEXTI, 5, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQEXTI, 6, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQEXTI, 7, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQEXTI, 8, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VOEXTI, 4)
DEF_RISCV_ARG_MODE_ATTR(VOEXTI, 0, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VOEXTI, 1, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VOEXTI, 2, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VOEXTI, 3, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V2UNITSI, 4)
DEF_RISCV_ARG_MODE_ATTR(V2UNITSI, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V2UNITSI, 1, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V2UNITSI, 2, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V2UNITSI, 3, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V4UNITSI, 4)
DEF_RISCV_ARG_MODE_ATTR(V4UNITSI, 0, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V4UNITSI, 1, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V4UNITSI, 2, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V4UNITSI, 3, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V8UNITSI, 4)
DEF_RISCV_ARG_MODE_ATTR(V8UNITSI, 0, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V8UNITSI, 1, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V8UNITSI, 2, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V8UNITSI, 3, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V16UNITSI, 4)
DEF_RISCV_ARG_MODE_ATTR(V16UNITSI, 0, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16UNITSI, 1, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16UNITSI, 2, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V16UNITSI, 3, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V32UNITSI, 3)
DEF_RISCV_ARG_MODE_ATTR(V32UNITSI, 0, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V32UNITSI, 1, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V32UNITSI, 2, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V64UNITSI, 2)
DEF_RISCV_ARG_MODE_ATTR(V64UNITSI, 0, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V64UNITSI, 1, VNx64HI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V128UNITSI, 1)
DEF_RISCV_ARG_MODE_ATTR(V128UNITSI, 0, VNx128QI, VNx128QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V2UNITSF, 3)
DEF_RISCV_ARG_MODE_ATTR(V2UNITSF, 0, VNx2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V2UNITSF, 1, VNx2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V2UNITSF, 2, VNx2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V4UNITSF, 3)
DEF_RISCV_ARG_MODE_ATTR(V4UNITSF, 0, VNx4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V4UNITSF, 1, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V4UNITSF, 2, VNx4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V8UNITSF, 3)
DEF_RISCV_ARG_MODE_ATTR(V8UNITSF, 0, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V8UNITSF, 1, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V8UNITSF, 2, VNx8DF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V16UNITSF, 3)
DEF_RISCV_ARG_MODE_ATTR(V16UNITSF, 0, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V16UNITSF, 1, VNx16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(V16UNITSF, 2, VNx16DF, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V32UNITSF, 2)
DEF_RISCV_ARG_MODE_ATTR(V32UNITSF, 0, VNx32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(V32UNITSF, 1, VNx32SF, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V64UNITSF, 1)
DEF_RISCV_ARG_MODE_ATTR(V64UNITSF, 0, VNx64HF, VNx64HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(V64BITI, 4)
DEF_RISCV_ARG_MODE_ATTR(V64BITI, 0, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V64BITI, 1, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V64BITI, 2, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(V64BITI, 3, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VDI_TO_VSI, 22)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 0, VNx2QI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 1, VNx4QI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 2, VNx8QI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 3, VNx16QI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 4, VNx32QI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 5, VNx64QI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 6, VNx128QI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 7, VNx2HI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 8, VNx4HI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 9, VNx8HI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 10, VNx16HI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 11, VNx32HI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 12, VNx64HI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 13, VNx2SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 14, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 15, VNx8SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 16, VNx16SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 17, VNx32SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 18, VNx2DI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 19, VNx4DI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 20, VNx8DI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI, 21, VNx16DI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VDI_TO_VSI_VM, 22)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 0, VNx2QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 1, VNx4QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 2, VNx8QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 3, VNx16QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 4, VNx32QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 5, VNx64QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 6, VNx128QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 7, VNx2HI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 8, VNx4HI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 9, VNx8HI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 10, VNx16HI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 11, VNx32HI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 12, VNx64HI, VNx64BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 13, VNx2SI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 14, VNx4SI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 15, VNx8SI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 16, VNx16SI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 17, VNx32SI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 18, VNx2DI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 19, VNx4DI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 20, VNx8DI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VDI_TO_VSI_VM, 21, VNx16DI, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VNOT64BITI, 18)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 4, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 5, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 6, VNx128QI, VNx128QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 7, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 8, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 9, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 10, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 11, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 12, VNx64HI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 13, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 14, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 15, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 16, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNOT64BITI, 17, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VF, 15)
DEF_RISCV_ARG_MODE_ATTR(VF, 0, VNx2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VF, 1, VNx4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VF, 2, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VF, 3, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VF, 4, VNx32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VF, 5, VNx64HF, VNx64HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VF, 6, VNx2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VF, 7, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VF, 8, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VF, 9, VNx16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VF, 10, VNx32SF, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VF, 11, VNx2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VF, 12, VNx4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VF, 13, VNx8DF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VF, 14, VNx16DF, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VEXTF, 9)
DEF_RISCV_ARG_MODE_ATTR(VEXTF, 0, VNx2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VEXTF, 1, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VEXTF, 2, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VEXTF, 3, VNx16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VEXTF, 4, VNx32SF, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VEXTF, 5, VNx2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VEXTF, 6, VNx4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VEXTF, 7, VNx8DF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VEXTF, 8, VNx16DF, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VQEXTF, 4)
DEF_RISCV_ARG_MODE_ATTR(VQEXTF, 0, VNx2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQEXTF, 1, VNx4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQEXTF, 2, VNx8DF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQEXTF, 3, VNx16DF, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VTRUNCF, 9)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCF, 0, VNx2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCF, 1, VNx4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCF, 2, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCF, 3, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCF, 4, VNx32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCF, 5, VNx2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCF, 6, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCF, 7, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTRUNCF, 8, VNx16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VQTRUNCF, 4)
DEF_RISCV_ARG_MODE_ATTR(VQTRUNCF, 0, VNx2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VQTRUNCF, 1, VNx4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VQTRUNCF, 2, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VQTRUNCF, 3, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VB, 7)
DEF_RISCV_ARG_MODE_ATTR(VB, 0, VNx2BI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VB, 1, VNx4BI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VB, 2, VNx8BI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VB, 3, VNx16BI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VB, 4, VNx32BI, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VB, 5, VNx64BI, VNx64BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VB, 6, VNx128BI, VNx128BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VWI, 15)
DEF_RISCV_ARG_MODE_ATTR(VWI, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWI, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWI, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWI, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWI, 4, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWI, 5, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWI, 6, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWI, 7, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWI, 8, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWI, 9, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWI, 10, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWI, 11, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWI, 12, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWI, 13, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWI, 14, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VWF, 9)
DEF_RISCV_ARG_MODE_ATTR(VWF, 0, VNx2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWF, 1, VNx4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWF, 2, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWF, 3, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWF, 4, VNx32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWF, 5, VNx2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWF, 6, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWF, 7, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWF, 8, VNx16SF, VNx16SF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VQWI, 9)
DEF_RISCV_ARG_MODE_ATTR(VQWI, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQWI, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQWI, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQWI, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQWI, 4, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQWI, 5, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQWI, 6, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQWI, 7, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQWI, 8, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VOWI, 4)
DEF_RISCV_ARG_MODE_ATTR(VOWI, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VOWI, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VOWI, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VOWI, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT, 140)
DEF_RISCV_ARG_MODE_ATTR(VT, 0, VNx2x2QI, VNx2x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 1, VNx3x2QI, VNx3x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 2, VNx4x2QI, VNx4x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 3, VNx5x2QI, VNx5x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 4, VNx6x2QI, VNx6x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 5, VNx7x2QI, VNx7x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 6, VNx8x2QI, VNx8x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 7, VNx2x4QI, VNx2x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 8, VNx3x4QI, VNx3x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 9, VNx4x4QI, VNx4x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 10, VNx5x4QI, VNx5x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 11, VNx6x4QI, VNx6x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 12, VNx7x4QI, VNx7x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 13, VNx8x4QI, VNx8x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 14, VNx2x8QI, VNx2x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 15, VNx3x8QI, VNx3x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 16, VNx4x8QI, VNx4x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 17, VNx5x8QI, VNx5x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 18, VNx6x8QI, VNx6x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 19, VNx7x8QI, VNx7x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 20, VNx8x8QI, VNx8x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 21, VNx2x16QI, VNx2x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 22, VNx3x16QI, VNx3x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 23, VNx4x16QI, VNx4x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 24, VNx5x16QI, VNx5x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 25, VNx6x16QI, VNx6x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 26, VNx7x16QI, VNx7x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 27, VNx8x16QI, VNx8x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 28, VNx2x32QI, VNx2x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 29, VNx3x32QI, VNx3x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 30, VNx4x32QI, VNx4x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 31, VNx2x64QI, VNx2x64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 32, VNx2x2HI, VNx2x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 33, VNx3x2HI, VNx3x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 34, VNx4x2HI, VNx4x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 35, VNx5x2HI, VNx5x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 36, VNx6x2HI, VNx6x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 37, VNx7x2HI, VNx7x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 38, VNx8x2HI, VNx8x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 39, VNx2x4HI, VNx2x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 40, VNx3x4HI, VNx3x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 41, VNx4x4HI, VNx4x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 42, VNx5x4HI, VNx5x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 43, VNx6x4HI, VNx6x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 44, VNx7x4HI, VNx7x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 45, VNx8x4HI, VNx8x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 46, VNx2x8HI, VNx2x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 47, VNx3x8HI, VNx3x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 48, VNx4x8HI, VNx4x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 49, VNx5x8HI, VNx5x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 50, VNx6x8HI, VNx6x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 51, VNx7x8HI, VNx7x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 52, VNx8x8HI, VNx8x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 53, VNx2x16HI, VNx2x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 54, VNx3x16HI, VNx3x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 55, VNx4x16HI, VNx4x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 56, VNx2x32HI, VNx2x32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 57, VNx2x2SI, VNx2x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 58, VNx3x2SI, VNx3x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 59, VNx4x2SI, VNx4x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 60, VNx5x2SI, VNx5x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 61, VNx6x2SI, VNx6x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 62, VNx7x2SI, VNx7x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 63, VNx8x2SI, VNx8x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 64, VNx2x4SI, VNx2x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 65, VNx3x4SI, VNx3x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 66, VNx4x4SI, VNx4x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 67, VNx5x4SI, VNx5x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 68, VNx6x4SI, VNx6x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 69, VNx7x4SI, VNx7x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 70, VNx8x4SI, VNx8x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 71, VNx2x8SI, VNx2x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 72, VNx3x8SI, VNx3x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 73, VNx4x8SI, VNx4x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 74, VNx2x16SI, VNx2x16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 75, VNx2x2DI, VNx2x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 76, VNx3x2DI, VNx3x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 77, VNx4x2DI, VNx4x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 78, VNx5x2DI, VNx5x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 79, VNx6x2DI, VNx6x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 80, VNx7x2DI, VNx7x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 81, VNx8x2DI, VNx8x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 82, VNx2x4DI, VNx2x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 83, VNx3x4DI, VNx3x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 84, VNx4x4DI, VNx4x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 85, VNx2x8DI, VNx2x8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT, 86, VNx2x2HF, VNx2x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 87, VNx3x2HF, VNx3x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 88, VNx4x2HF, VNx4x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 89, VNx5x2HF, VNx5x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 90, VNx6x2HF, VNx6x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 91, VNx7x2HF, VNx7x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 92, VNx8x2HF, VNx8x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 93, VNx2x4HF, VNx2x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 94, VNx3x4HF, VNx3x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 95, VNx4x4HF, VNx4x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 96, VNx5x4HF, VNx5x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 97, VNx6x4HF, VNx6x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 98, VNx7x4HF, VNx7x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 99, VNx8x4HF, VNx8x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 100, VNx2x8HF, VNx2x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 101, VNx3x8HF, VNx3x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 102, VNx4x8HF, VNx4x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 103, VNx5x8HF, VNx5x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 104, VNx6x8HF, VNx6x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 105, VNx7x8HF, VNx7x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 106, VNx8x8HF, VNx8x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 107, VNx2x16HF, VNx2x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 108, VNx3x16HF, VNx3x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 109, VNx4x16HF, VNx4x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 110, VNx2x32HF, VNx2x32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT, 111, VNx2x2SF, VNx2x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 112, VNx3x2SF, VNx3x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 113, VNx4x2SF, VNx4x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 114, VNx5x2SF, VNx5x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 115, VNx6x2SF, VNx6x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 116, VNx7x2SF, VNx7x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 117, VNx8x2SF, VNx8x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 118, VNx2x4SF, VNx2x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 119, VNx3x4SF, VNx3x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 120, VNx4x4SF, VNx4x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 121, VNx5x4SF, VNx5x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 122, VNx6x4SF, VNx6x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 123, VNx7x4SF, VNx7x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 124, VNx8x4SF, VNx8x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 125, VNx2x8SF, VNx2x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 126, VNx3x8SF, VNx3x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 127, VNx4x8SF, VNx4x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 128, VNx2x16SF, VNx2x16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 129, VNx2x2DF, VNx2x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 130, VNx3x2DF, VNx3x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 131, VNx4x2DF, VNx4x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 132, VNx5x2DF, VNx5x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 133, VNx6x2DF, VNx6x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 134, VNx7x2DF, VNx7x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 135, VNx8x2DF, VNx8x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 136, VNx2x4DF, VNx2x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 137, VNx3x4DF, VNx3x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 138, VNx4x4DF, VNx4x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT, 139, VNx2x8DF, VNx2x8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VTI, 86)
DEF_RISCV_ARG_MODE_ATTR(VTI, 0, VNx2x2QI, VNx2x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 1, VNx3x2QI, VNx3x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 2, VNx4x2QI, VNx4x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 3, VNx5x2QI, VNx5x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 4, VNx6x2QI, VNx6x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 5, VNx7x2QI, VNx7x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 6, VNx8x2QI, VNx8x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 7, VNx2x4QI, VNx2x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 8, VNx3x4QI, VNx3x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 9, VNx4x4QI, VNx4x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 10, VNx5x4QI, VNx5x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 11, VNx6x4QI, VNx6x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 12, VNx7x4QI, VNx7x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 13, VNx8x4QI, VNx8x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 14, VNx2x8QI, VNx2x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 15, VNx3x8QI, VNx3x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 16, VNx4x8QI, VNx4x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 17, VNx5x8QI, VNx5x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 18, VNx6x8QI, VNx6x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 19, VNx7x8QI, VNx7x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 20, VNx8x8QI, VNx8x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 21, VNx2x16QI, VNx2x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 22, VNx3x16QI, VNx3x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 23, VNx4x16QI, VNx4x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 24, VNx5x16QI, VNx5x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 25, VNx6x16QI, VNx6x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 26, VNx7x16QI, VNx7x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 27, VNx8x16QI, VNx8x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 28, VNx2x32QI, VNx2x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 29, VNx3x32QI, VNx3x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 30, VNx4x32QI, VNx4x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 31, VNx2x64QI, VNx2x64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 32, VNx2x2HI, VNx2x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 33, VNx3x2HI, VNx3x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 34, VNx4x2HI, VNx4x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 35, VNx5x2HI, VNx5x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 36, VNx6x2HI, VNx6x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 37, VNx7x2HI, VNx7x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 38, VNx8x2HI, VNx8x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 39, VNx2x4HI, VNx2x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 40, VNx3x4HI, VNx3x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 41, VNx4x4HI, VNx4x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 42, VNx5x4HI, VNx5x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 43, VNx6x4HI, VNx6x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 44, VNx7x4HI, VNx7x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 45, VNx8x4HI, VNx8x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 46, VNx2x8HI, VNx2x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 47, VNx3x8HI, VNx3x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 48, VNx4x8HI, VNx4x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 49, VNx5x8HI, VNx5x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 50, VNx6x8HI, VNx6x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 51, VNx7x8HI, VNx7x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 52, VNx8x8HI, VNx8x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 53, VNx2x16HI, VNx2x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 54, VNx3x16HI, VNx3x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 55, VNx4x16HI, VNx4x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 56, VNx2x32HI, VNx2x32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 57, VNx2x2SI, VNx2x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 58, VNx3x2SI, VNx3x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 59, VNx4x2SI, VNx4x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 60, VNx5x2SI, VNx5x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 61, VNx6x2SI, VNx6x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 62, VNx7x2SI, VNx7x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 63, VNx8x2SI, VNx8x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 64, VNx2x4SI, VNx2x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 65, VNx3x4SI, VNx3x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 66, VNx4x4SI, VNx4x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 67, VNx5x4SI, VNx5x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 68, VNx6x4SI, VNx6x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 69, VNx7x4SI, VNx7x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 70, VNx8x4SI, VNx8x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 71, VNx2x8SI, VNx2x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 72, VNx3x8SI, VNx3x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 73, VNx4x8SI, VNx4x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 74, VNx2x16SI, VNx2x16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 75, VNx2x2DI, VNx2x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 76, VNx3x2DI, VNx3x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 77, VNx4x2DI, VNx4x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 78, VNx5x2DI, VNx5x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 79, VNx6x2DI, VNx6x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 80, VNx7x2DI, VNx7x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 81, VNx8x2DI, VNx8x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 82, VNx2x4DI, VNx2x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 83, VNx3x4DI, VNx3x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 84, VNx4x4DI, VNx4x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTI, 85, VNx2x8DI, VNx2x8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VTF, 54)
DEF_RISCV_ARG_MODE_ATTR(VTF, 0, VNx2x2HF, VNx2x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 1, VNx3x2HF, VNx3x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 2, VNx4x2HF, VNx4x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 3, VNx5x2HF, VNx5x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 4, VNx6x2HF, VNx6x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 5, VNx7x2HF, VNx7x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 6, VNx8x2HF, VNx8x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 7, VNx2x4HF, VNx2x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 8, VNx3x4HF, VNx3x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 9, VNx4x4HF, VNx4x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 10, VNx5x4HF, VNx5x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 11, VNx6x4HF, VNx6x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 12, VNx7x4HF, VNx7x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 13, VNx8x4HF, VNx8x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 14, VNx2x8HF, VNx2x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 15, VNx3x8HF, VNx3x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 16, VNx4x8HF, VNx4x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 17, VNx5x8HF, VNx5x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 18, VNx6x8HF, VNx6x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 19, VNx7x8HF, VNx7x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 20, VNx8x8HF, VNx8x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 21, VNx2x16HF, VNx2x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 22, VNx3x16HF, VNx3x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 23, VNx4x16HF, VNx4x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 24, VNx2x32HF, VNx2x32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTF, 25, VNx2x2SF, VNx2x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 26, VNx3x2SF, VNx3x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 27, VNx4x2SF, VNx4x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 28, VNx5x2SF, VNx5x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 29, VNx6x2SF, VNx6x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 30, VNx7x2SF, VNx7x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 31, VNx8x2SF, VNx8x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 32, VNx2x4SF, VNx2x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 33, VNx3x4SF, VNx3x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 34, VNx4x4SF, VNx4x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 35, VNx5x4SF, VNx5x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 36, VNx6x4SF, VNx6x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 37, VNx7x4SF, VNx7x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 38, VNx8x4SF, VNx8x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 39, VNx2x8SF, VNx2x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 40, VNx3x8SF, VNx3x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 41, VNx4x8SF, VNx4x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 42, VNx2x16SF, VNx2x16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 43, VNx2x2DF, VNx2x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 44, VNx3x2DF, VNx3x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 45, VNx4x2DF, VNx4x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 46, VNx5x2DF, VNx5x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 47, VNx6x2DF, VNx6x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 48, VNx7x2DF, VNx7x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 49, VNx8x2DF, VNx8x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 50, VNx2x4DF, VNx2x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 51, VNx3x4DF, VNx3x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 52, VNx4x4DF, VNx4x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTF, 53, VNx2x8DF, VNx2x8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VWREDI, 18)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 4, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 5, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 6, VNx128QI, VNx128QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 7, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 8, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 9, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 10, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 11, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 12, VNx64HI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 13, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 14, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 15, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 16, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWREDI, 17, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VWREDF, 11)
DEF_RISCV_ARG_MODE_ATTR(VWREDF, 0, VNx2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWREDF, 1, VNx4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWREDF, 2, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWREDF, 3, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWREDF, 4, VNx32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWREDF, 5, VNx64HF, VNx64HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWREDF, 6, VNx2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWREDF, 7, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWREDF, 8, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWREDF, 9, VNx16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWREDF, 10, VNx32SF, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VCONVERF, 15)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 0, VNx2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 1, VNx4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 2, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 3, VNx16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 4, VNx32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 5, VNx64HF, VNx64HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 6, VNx2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 7, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 8, VNx8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 9, VNx16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 10, VNx32SF, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 11, VNx2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 12, VNx4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 13, VNx8DF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VCONVERF, 14, VNx16DF, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VW, 24)
DEF_RISCV_ARG_MODE_ATTR(VW, 0, VNx2QI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 1, VNx4QI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 2, VNx8QI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 3, VNx16QI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 4, VNx32QI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 5, VNx64QI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 6, VNx2HI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 7, VNx4HI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 8, VNx8HI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 9, VNx16HI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 10, VNx32HI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 11, VNx2SI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 12, VNx4SI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 13, VNx8SI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 14, VNx16SI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VW, 15, VNx2HF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VW, 16, VNx4HF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VW, 17, VNx8HF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VW, 18, VNx16HF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VW, 19, VNx32HF, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VW, 20, VNx2SF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VW, 21, VNx4SF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VW, 22, VNx8SF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VW, 23, VNx16SF, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VWDIFF, 24)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 0, VNx2QI, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 1, VNx4QI, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 2, VNx8QI, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 3, VNx16QI, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 4, VNx32QI, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 5, VNx64QI, VNx64HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 6, VNx2HI, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 7, VNx4HI, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 8, VNx8HI, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 9, VNx16HI, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 10, VNx32HI, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 11, VNx2SI, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 12, VNx4SI, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 13, VNx8SI, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 14, VNx16SI, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 15, VNx2HF, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 16, VNx4HF, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 17, VNx8HF, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 18, VNx16HF, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 19, VNx32HF, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 20, VNx2SF, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 21, VNx4SF, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 22, VNx8SF, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWDIFF, 23, VNx16SF, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VQWDIFF, 13)
DEF_RISCV_ARG_MODE_ATTR(VQWDIFF, 0, VNx2QI, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQWDIFF, 1, VNx4QI, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQWDIFF, 2, VNx8QI, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQWDIFF, 3, VNx16QI, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQWDIFF, 4, VNx32QI, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQWDIFF, 5, VNx2HI, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQWDIFF, 6, VNx4HI, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQWDIFF, 7, VNx8HI, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQWDIFF, 8, VNx16HI, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQWDIFF, 9, VNx2HF, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQWDIFF, 10, VNx4HF, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQWDIFF, 11, VNx8HF, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQWDIFF, 12, VNx16HF, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VOWDIFF, 4)
DEF_RISCV_ARG_MODE_ATTR(VOWDIFF, 0, VNx2QI, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VOWDIFF, 1, VNx4QI, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VOWDIFF, 2, VNx8QI, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VOWDIFF, 3, VNx16QI, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VN, 24)
DEF_RISCV_ARG_MODE_ATTR(VN, 0, VNx2HI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 1, VNx4HI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 2, VNx8HI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 3, VNx16HI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 4, VNx32HI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 5, VNx64HI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 6, VNx2SI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 7, VNx4SI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 8, VNx8SI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 9, VNx16SI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 10, VNx32SI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 11, VNx2DI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 12, VNx4DI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 13, VNx8DI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 14, VNx16DI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VN, 15, VNx2SF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VN, 16, VNx4SF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VN, 17, VNx8SF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VN, 18, VNx16SF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VN, 19, VNx32SF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VN, 20, VNx2DF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VN, 21, VNx4DF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VN, 22, VNx8DF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VN, 23, VNx16DF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VNSUB, 24)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 0, VNx2HI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 1, VNx4HI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 2, VNx8HI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 3, VNx16HI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 4, VNx32HI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 5, VNx64HI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 6, VNx2SI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 7, VNx4SI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 8, VNx8SI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 9, VNx16SI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 10, VNx32SI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 11, VNx2DI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 12, VNx4DI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 13, VNx8DI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 14, VNx16DI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 15, VNx2SF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 16, VNx4SF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 17, VNx8SF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 18, VNx16SF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 19, VNx32SF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 20, VNx2DF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 21, VNx4DF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 22, VNx8DF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VNSUB, 23, VNx16DF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VNDIFF, 24)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 0, VNx2SI, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 1, VNx4SI, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 2, VNx8SI, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 3, VNx16SI, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 4, VNx32SI, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 5, VNx2DI, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 6, VNx4DI, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 7, VNx8DI, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 8, VNx16DI, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 9, VNx2HF, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 10, VNx4HF, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 11, VNx8HF, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 12, VNx16HF, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 13, VNx32HF, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 14, VNx64HF, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 15, VNx2SF, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 16, VNx4SF, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 17, VNx8SF, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 18, VNx16SF, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 19, VNx32SF, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 20, VNx2DF, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 21, VNx4DF, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 22, VNx8DF, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VNDIFF, 23, VNx16DF, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VQNDIFF, 13)
DEF_RISCV_ARG_MODE_ATTR(VQNDIFF, 0, VNx2DI, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VQNDIFF, 1, VNx4DI, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VQNDIFF, 2, VNx8DI, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VQNDIFF, 3, VNx16DI, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VQNDIFF, 4, VNx2SF, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNDIFF, 5, VNx4SF, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNDIFF, 6, VNx8SF, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNDIFF, 7, VNx16SF, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNDIFF, 8, VNx32SF, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNDIFF, 9, VNx2DF, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNDIFF, 10, VNx4DF, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNDIFF, 11, VNx8DF, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNDIFF, 12, VNx16DF, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VONDIFF, 4)
DEF_RISCV_ARG_MODE_ATTR(VONDIFF, 0, VNx2DF, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VONDIFF, 1, VNx4DF, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VONDIFF, 2, VNx8DF, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VONDIFF, 3, VNx16DF, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VQN, 13)
DEF_RISCV_ARG_MODE_ATTR(VQN, 0, VNx2SI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQN, 1, VNx4SI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQN, 2, VNx8SI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQN, 3, VNx16SI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQN, 4, VNx32SI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQN, 5, VNx2DI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQN, 6, VNx4DI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQN, 7, VNx8DI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQN, 8, VNx16DI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQN, 9, VNx2DF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VQN, 10, VNx4DF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VQN, 11, VNx8DF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VQN, 12, VNx16DF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VQNSUB, 13)
DEF_RISCV_ARG_MODE_ATTR(VQNSUB, 0, VNx2SI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNSUB, 1, VNx4SI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNSUB, 2, VNx8SI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNSUB, 3, VNx16SI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNSUB, 4, VNx32SI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNSUB, 5, VNx2DI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNSUB, 6, VNx4DI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNSUB, 7, VNx8DI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNSUB, 8, VNx16DI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQNSUB, 9, VNx2DF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VQNSUB, 10, VNx4DF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VQNSUB, 11, VNx8DF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VQNSUB, 12, VNx16DF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VON, 4)
DEF_RISCV_ARG_MODE_ATTR(VON, 0, VNx2DI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VON, 1, VNx4DI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VON, 2, VNx8DI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VON, 3, VNx16DI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VONSUB, 4)
DEF_RISCV_ARG_MODE_ATTR(VONSUB, 0, VNx2DI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VONSUB, 1, VNx4DI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VONSUB, 2, VNx8DI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VONSUB, 3, VNx16DI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VQW, 13)
DEF_RISCV_ARG_MODE_ATTR(VQW, 0, VNx2QI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQW, 1, VNx4QI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQW, 2, VNx8QI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQW, 3, VNx16QI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQW, 4, VNx32QI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQW, 5, VNx2HI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQW, 6, VNx4HI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQW, 7, VNx8HI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQW, 8, VNx16HI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VQW, 9, VNx2HF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQW, 10, VNx4HF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQW, 11, VNx8HF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VQW, 12, VNx16HF, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VOW, 4)
DEF_RISCV_ARG_MODE_ATTR(VOW, 0, VNx2QI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VOW, 1, VNx4QI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VOW, 2, VNx8QI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VOW, 3, VNx16QI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VM, 221)
DEF_RISCV_ARG_MODE_ATTR(VM, 0, VNx2BI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 1, VNx4BI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 2, VNx8BI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 3, VNx16BI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 4, VNx32BI, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 5, VNx64BI, VNx64BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 6, VNx128BI, VNx128BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 7, VNx2QI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 8, VNx4QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 9, VNx8QI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 10, VNx16QI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 11, VNx32QI, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 12, VNx64QI, VNx64BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 13, VNx128QI, VNx128BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 14, VNx2HI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 15, VNx4HI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 16, VNx8HI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 17, VNx16HI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 18, VNx32HI, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 19, VNx64HI, VNx64BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 20, VNx2SI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 21, VNx4SI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 22, VNx8SI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 23, VNx16SI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 24, VNx32SI, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 25, VNx2DI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 26, VNx4DI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 27, VNx8DI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 28, VNx16DI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 29, VNx2HF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 30, VNx4HF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 31, VNx8HF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 32, VNx16HF, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 33, VNx32HF, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 34, VNx64HF, VNx64BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 35, VNx2SF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 36, VNx4SF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 37, VNx8SF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 38, VNx16SF, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 39, VNx32SF, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 40, VNx2DF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 41, VNx4DF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 42, VNx8DF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 43, VNx16DF, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 44, VNx2QI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 45, VNx4QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 46, VNx8QI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 47, VNx16QI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 48, VNx32QI, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 49, VNx64QI, VNx64BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 50, VNx128QI, VNx128BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 51, VNx2HI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 52, VNx4HI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 53, VNx8HI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 54, VNx16HI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 55, VNx32HI, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 56, VNx64HI, VNx64BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 57, VNx2SI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 58, VNx4SI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 59, VNx8SI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 60, VNx16SI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 61, VNx32SI, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 62, VNx2DI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 63, VNx4DI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 64, VNx8DI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 65, VNx16DI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 66, VNx2HF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 67, VNx4HF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 68, VNx8HF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 69, VNx16HF, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 70, VNx32HF, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 71, VNx64HF, VNx64BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 72, VNx2SF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 73, VNx4SF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 74, VNx8SF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 75, VNx16SF, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 76, VNx32SF, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 77, VNx2DF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 78, VNx4DF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 79, VNx8DF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 80, VNx16DF, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 81, VNx2x2QI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 82, VNx3x2QI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 83, VNx4x2QI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 84, VNx5x2QI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 85, VNx6x2QI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 86, VNx7x2QI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 87, VNx8x2QI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 88, VNx2x4QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 89, VNx3x4QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 90, VNx4x4QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 91, VNx5x4QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 92, VNx6x4QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 93, VNx7x4QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 94, VNx8x4QI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 95, VNx2x8QI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 96, VNx3x8QI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 97, VNx4x8QI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 98, VNx5x8QI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 99, VNx6x8QI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 100, VNx7x8QI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 101, VNx8x8QI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 102, VNx2x16QI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 103, VNx3x16QI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 104, VNx4x16QI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 105, VNx5x16QI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 106, VNx6x16QI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 107, VNx7x16QI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 108, VNx8x16QI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 109, VNx2x32QI, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 110, VNx3x32QI, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 111, VNx4x32QI, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 112, VNx2x64QI, VNx64BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 113, VNx2x2HI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 114, VNx3x2HI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 115, VNx4x2HI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 116, VNx5x2HI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 117, VNx6x2HI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 118, VNx7x2HI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 119, VNx8x2HI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 120, VNx2x4HI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 121, VNx3x4HI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 122, VNx4x4HI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 123, VNx5x4HI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 124, VNx6x4HI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 125, VNx7x4HI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 126, VNx8x4HI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 127, VNx2x8HI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 128, VNx3x8HI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 129, VNx4x8HI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 130, VNx5x8HI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 131, VNx6x8HI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 132, VNx7x8HI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 133, VNx8x8HI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 134, VNx2x16HI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 135, VNx3x16HI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 136, VNx4x16HI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 137, VNx2x32HI, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 138, VNx2x2SI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 139, VNx3x2SI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 140, VNx4x2SI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 141, VNx5x2SI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 142, VNx6x2SI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 143, VNx7x2SI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 144, VNx8x2SI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 145, VNx2x4SI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 146, VNx3x4SI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 147, VNx4x4SI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 148, VNx5x4SI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 149, VNx6x4SI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 150, VNx7x4SI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 151, VNx8x4SI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 152, VNx2x8SI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 153, VNx3x8SI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 154, VNx4x8SI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 155, VNx2x16SI, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 156, VNx2x2DI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 157, VNx3x2DI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 158, VNx4x2DI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 159, VNx5x2DI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 160, VNx6x2DI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 161, VNx7x2DI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 162, VNx8x2DI, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 163, VNx2x4DI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 164, VNx3x4DI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 165, VNx4x4DI, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 166, VNx2x8DI, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 167, VNx2x2HF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 168, VNx3x2HF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 169, VNx4x2HF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 170, VNx5x2HF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 171, VNx6x2HF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 172, VNx7x2HF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 173, VNx8x2HF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 174, VNx2x4HF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 175, VNx3x4HF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 176, VNx4x4HF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 177, VNx5x4HF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 178, VNx6x4HF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 179, VNx7x4HF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 180, VNx8x4HF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 181, VNx2x8HF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 182, VNx3x8HF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 183, VNx4x8HF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 184, VNx5x8HF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 185, VNx6x8HF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 186, VNx7x8HF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 187, VNx8x8HF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 188, VNx2x16HF, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 189, VNx3x16HF, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 190, VNx4x16HF, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 191, VNx2x32HF, VNx32BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 192, VNx2x2SF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 193, VNx3x2SF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 194, VNx4x2SF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 195, VNx5x2SF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 196, VNx6x2SF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 197, VNx7x2SF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 198, VNx8x2SF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 199, VNx2x4SF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 200, VNx3x4SF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 201, VNx4x4SF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 202, VNx5x4SF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 203, VNx6x4SF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 204, VNx7x4SF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 205, VNx8x4SF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 206, VNx2x8SF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 207, VNx3x8SF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 208, VNx4x8SF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 209, VNx2x16SF, VNx16BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 210, VNx2x2DF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 211, VNx3x2DF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 212, VNx4x2DF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 213, VNx5x2DF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 214, VNx6x2DF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 215, VNx7x2DF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 216, VNx8x2DF, VNx2BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 217, VNx2x4DF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 218, VNx3x4DF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 219, VNx4x4DF, VNx4BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VM, 220, VNx2x8DF, VNx8BI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VTSUB, 140)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 0, VNx2x2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 1, VNx3x2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 2, VNx4x2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 3, VNx5x2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 4, VNx6x2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 5, VNx7x2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 6, VNx8x2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 7, VNx2x4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 8, VNx3x4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 9, VNx4x4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 10, VNx5x4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 11, VNx6x4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 12, VNx7x4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 13, VNx8x4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 14, VNx2x8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 15, VNx3x8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 16, VNx4x8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 17, VNx5x8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 18, VNx6x8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 19, VNx7x8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 20, VNx8x8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 21, VNx2x16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 22, VNx3x16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 23, VNx4x16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 24, VNx5x16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 25, VNx6x16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 26, VNx7x16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 27, VNx8x16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 28, VNx2x32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 29, VNx3x32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 30, VNx4x32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 31, VNx2x64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 32, VNx2x2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 33, VNx3x2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 34, VNx4x2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 35, VNx5x2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 36, VNx6x2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 37, VNx7x2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 38, VNx8x2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 39, VNx2x4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 40, VNx3x4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 41, VNx4x4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 42, VNx5x4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 43, VNx6x4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 44, VNx7x4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 45, VNx8x4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 46, VNx2x8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 47, VNx3x8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 48, VNx4x8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 49, VNx5x8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 50, VNx6x8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 51, VNx7x8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 52, VNx8x8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 53, VNx2x16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 54, VNx3x16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 55, VNx4x16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 56, VNx2x32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 57, VNx2x2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 58, VNx3x2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 59, VNx4x2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 60, VNx5x2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 61, VNx6x2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 62, VNx7x2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 63, VNx8x2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 64, VNx2x4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 65, VNx3x4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 66, VNx4x4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 67, VNx5x4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 68, VNx6x4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 69, VNx7x4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 70, VNx8x4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 71, VNx2x8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 72, VNx3x8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 73, VNx4x8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 74, VNx2x16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 75, VNx2x2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 76, VNx3x2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 77, VNx4x2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 78, VNx5x2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 79, VNx6x2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 80, VNx7x2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 81, VNx8x2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 82, VNx2x4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 83, VNx3x4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 84, VNx4x4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 85, VNx2x8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 86, VNx2x2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 87, VNx3x2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 88, VNx4x2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 89, VNx5x2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 90, VNx6x2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 91, VNx7x2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 92, VNx8x2HF, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 93, VNx2x4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 94, VNx3x4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 95, VNx4x4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 96, VNx5x4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 97, VNx6x4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 98, VNx7x4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 99, VNx8x4HF, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 100, VNx2x8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 101, VNx3x8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 102, VNx4x8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 103, VNx5x8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 104, VNx6x8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 105, VNx7x8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 106, VNx8x8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 107, VNx2x16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 108, VNx3x16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 109, VNx4x16HF, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 110, VNx2x32HF, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 111, VNx2x2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 112, VNx3x2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 113, VNx4x2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 114, VNx5x2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 115, VNx6x2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 116, VNx7x2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 117, VNx8x2SF, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 118, VNx2x4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 119, VNx3x4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 120, VNx4x4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 121, VNx5x4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 122, VNx6x4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 123, VNx7x4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 124, VNx8x4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 125, VNx2x8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 126, VNx3x8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 127, VNx4x8SF, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 128, VNx2x16SF, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 129, VNx2x2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 130, VNx3x2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 131, VNx4x2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 132, VNx5x2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 133, VNx6x2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 134, VNx7x2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 135, VNx8x2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 136, VNx2x4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 137, VNx3x4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 138, VNx4x4DF, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VTSUB, 139, VNx2x8DF, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT2, 30)
DEF_RISCV_ARG_MODE_ATTR(VT2, 0, VNx2QI, VNx2x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 1, VNx4QI, VNx2x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 2, VNx8QI, VNx2x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 3, VNx16QI, VNx2x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 4, VNx32QI, VNx2x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 5, VNx64QI, VNx2x64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 6, VNx2HI, VNx2x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 7, VNx4HI, VNx2x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 8, VNx8HI, VNx2x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 9, VNx16HI, VNx2x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 10, VNx32HI, VNx2x32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 11, VNx2SI, VNx2x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 12, VNx4SI, VNx2x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 13, VNx8SI, VNx2x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 14, VNx16SI, VNx2x16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 15, VNx2DI, VNx2x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 16, VNx4DI, VNx2x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 17, VNx8DI, VNx2x8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT2, 18, VNx2HF, VNx2x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2, 19, VNx4HF, VNx2x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2, 20, VNx8HF, VNx2x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2, 21, VNx16HF, VNx2x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2, 22, VNx32HF, VNx2x32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT2, 23, VNx2SF, VNx2x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2, 24, VNx4SF, VNx2x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2, 25, VNx8SF, VNx2x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2, 26, VNx16SF, VNx2x16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2, 27, VNx2DF, VNx2x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2, 28, VNx4DF, VNx2x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT2, 29, VNx8DF, VNx2x8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT3, 23)
DEF_RISCV_ARG_MODE_ATTR(VT3, 0, VNx2QI, VNx3x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT3, 1, VNx4QI, VNx3x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT3, 2, VNx8QI, VNx3x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT3, 3, VNx16QI, VNx3x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT3, 4, VNx32QI, VNx3x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT3, 5, VNx2HI, VNx3x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT3, 6, VNx4HI, VNx3x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT3, 7, VNx8HI, VNx3x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT3, 8, VNx16HI, VNx3x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT3, 9, VNx2SI, VNx3x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT3, 10, VNx4SI, VNx3x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT3, 11, VNx8SI, VNx3x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT3, 12, VNx2DI, VNx3x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT3, 13, VNx4DI, VNx3x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT3, 14, VNx2HF, VNx3x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT3, 15, VNx4HF, VNx3x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT3, 16, VNx8HF, VNx3x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT3, 17, VNx16HF, VNx3x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT3, 18, VNx2SF, VNx3x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT3, 19, VNx4SF, VNx3x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT3, 20, VNx8SF, VNx3x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT3, 21, VNx2DF, VNx3x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT3, 22, VNx4DF, VNx3x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT4, 23)
DEF_RISCV_ARG_MODE_ATTR(VT4, 0, VNx2QI, VNx4x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4, 1, VNx4QI, VNx4x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4, 2, VNx8QI, VNx4x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4, 3, VNx16QI, VNx4x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4, 4, VNx32QI, VNx4x32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4, 5, VNx2HI, VNx4x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4, 6, VNx4HI, VNx4x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4, 7, VNx8HI, VNx4x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4, 8, VNx16HI, VNx4x16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4, 9, VNx2SI, VNx4x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4, 10, VNx4SI, VNx4x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4, 11, VNx8SI, VNx4x8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4, 12, VNx2DI, VNx4x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4, 13, VNx4DI, VNx4x4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT4, 14, VNx2HF, VNx4x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4, 15, VNx4HF, VNx4x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4, 16, VNx8HF, VNx4x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4, 17, VNx16HF, VNx4x16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT4, 18, VNx2SF, VNx4x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4, 19, VNx4SF, VNx4x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4, 20, VNx8SF, VNx4x8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4, 21, VNx2DF, VNx4x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT4, 22, VNx4DF, VNx4x4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT5, 16)
DEF_RISCV_ARG_MODE_ATTR(VT5, 0, VNx2QI, VNx5x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT5, 1, VNx4QI, VNx5x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT5, 2, VNx8QI, VNx5x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT5, 3, VNx16QI, VNx5x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT5, 4, VNx2HI, VNx5x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT5, 5, VNx4HI, VNx5x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT5, 6, VNx8HI, VNx5x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT5, 7, VNx2SI, VNx5x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT5, 8, VNx4SI, VNx5x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT5, 9, VNx2DI, VNx5x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT5, 10, VNx2HF, VNx5x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT5, 11, VNx4HF, VNx5x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT5, 12, VNx8HF, VNx5x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT5, 13, VNx2SF, VNx5x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT5, 14, VNx4SF, VNx5x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT5, 15, VNx2DF, VNx5x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT6, 16)
DEF_RISCV_ARG_MODE_ATTR(VT6, 0, VNx2QI, VNx6x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT6, 1, VNx4QI, VNx6x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT6, 2, VNx8QI, VNx6x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT6, 3, VNx16QI, VNx6x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT6, 4, VNx2HI, VNx6x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT6, 5, VNx4HI, VNx6x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT6, 6, VNx8HI, VNx6x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT6, 7, VNx2SI, VNx6x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT6, 8, VNx4SI, VNx6x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT6, 9, VNx2DI, VNx6x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT6, 10, VNx2HF, VNx6x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT6, 11, VNx4HF, VNx6x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT6, 12, VNx8HF, VNx6x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT6, 13, VNx2SF, VNx6x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT6, 14, VNx4SF, VNx6x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT6, 15, VNx2DF, VNx6x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT7, 16)
DEF_RISCV_ARG_MODE_ATTR(VT7, 0, VNx2QI, VNx7x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT7, 1, VNx4QI, VNx7x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT7, 2, VNx8QI, VNx7x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT7, 3, VNx16QI, VNx7x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT7, 4, VNx2HI, VNx7x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT7, 5, VNx4HI, VNx7x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT7, 6, VNx8HI, VNx7x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT7, 7, VNx2SI, VNx7x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT7, 8, VNx4SI, VNx7x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT7, 9, VNx2DI, VNx7x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT7, 10, VNx2HF, VNx7x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT7, 11, VNx4HF, VNx7x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT7, 12, VNx8HF, VNx7x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT7, 13, VNx2SF, VNx7x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT7, 14, VNx4SF, VNx7x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT7, 15, VNx2DF, VNx7x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VT8, 16)
DEF_RISCV_ARG_MODE_ATTR(VT8, 0, VNx2QI, VNx8x2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8, 1, VNx4QI, VNx8x4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8, 2, VNx8QI, VNx8x8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8, 3, VNx16QI, VNx8x16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8, 4, VNx2HI, VNx8x2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8, 5, VNx4HI, VNx8x4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8, 6, VNx8HI, VNx8x8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8, 7, VNx2SI, VNx8x2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8, 8, VNx4SI, VNx8x4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8, 9, VNx2DI, VNx8x2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VT8, 10, VNx2HF, VNx8x2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8, 11, VNx4HF, VNx8x4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8, 12, VNx8HF, VNx8x8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VT8, 13, VNx2SF, VNx8x2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT8, 14, VNx4SF, VNx8x4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VT8, 15, VNx2DF, VNx8x2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VSUB, 177)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 0, VNx2QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 1, VNx4QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 2, VNx8QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 3, VNx16QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 4, VNx32QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 5, VNx64QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 6, VNx128QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 7, VNx2HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 8, VNx4HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 9, VNx8HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 10, VNx16HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 11, VNx32HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 12, VNx64HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 13, VNx2SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 14, VNx4SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 15, VNx8SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 16, VNx16SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 17, VNx32SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 18, VNx2DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 19, VNx4DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 20, VNx8DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 21, VNx16DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 22, VNx2HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 23, VNx4HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 24, VNx8HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 25, VNx16HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 26, VNx32HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 27, VNx64HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 28, VNx2SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 29, VNx4SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 30, VNx8SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 31, VNx16SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 32, VNx32SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 33, VNx2DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 34, VNx4DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 35, VNx8DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 36, VNx16DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 37, VNx2x2QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 38, VNx3x2QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 39, VNx4x2QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 40, VNx5x2QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 41, VNx6x2QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 42, VNx7x2QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 43, VNx8x2QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 44, VNx2x4QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 45, VNx3x4QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 46, VNx4x4QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 47, VNx5x4QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 48, VNx6x4QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 49, VNx7x4QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 50, VNx8x4QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 51, VNx2x8QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 52, VNx3x8QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 53, VNx4x8QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 54, VNx5x8QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 55, VNx6x8QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 56, VNx7x8QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 57, VNx8x8QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 58, VNx2x16QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 59, VNx3x16QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 60, VNx4x16QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 61, VNx5x16QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 62, VNx6x16QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 63, VNx7x16QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 64, VNx8x16QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 65, VNx2x32QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 66, VNx3x32QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 67, VNx4x32QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 68, VNx2x64QI, QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 69, VNx2x2HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 70, VNx3x2HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 71, VNx4x2HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 72, VNx5x2HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 73, VNx6x2HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 74, VNx7x2HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 75, VNx8x2HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 76, VNx2x4HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 77, VNx3x4HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 78, VNx4x4HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 79, VNx5x4HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 80, VNx6x4HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 81, VNx7x4HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 82, VNx8x4HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 83, VNx2x8HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 84, VNx3x8HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 85, VNx4x8HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 86, VNx5x8HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 87, VNx6x8HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 88, VNx7x8HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 89, VNx8x8HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 90, VNx2x16HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 91, VNx3x16HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 92, VNx4x16HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 93, VNx2x32HI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 94, VNx2x2SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 95, VNx3x2SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 96, VNx4x2SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 97, VNx5x2SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 98, VNx6x2SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 99, VNx7x2SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 100, VNx8x2SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 101, VNx2x4SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 102, VNx3x4SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 103, VNx4x4SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 104, VNx5x4SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 105, VNx6x4SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 106, VNx7x4SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 107, VNx8x4SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 108, VNx2x8SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 109, VNx3x8SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 110, VNx4x8SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 111, VNx2x16SI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 112, VNx2x2DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 113, VNx3x2DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 114, VNx4x2DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 115, VNx5x2DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 116, VNx6x2DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 117, VNx7x2DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 118, VNx8x2DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 119, VNx2x4DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 120, VNx3x4DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 121, VNx4x4DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 122, VNx2x8DI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 123, VNx2x2HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 124, VNx3x2HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 125, VNx4x2HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 126, VNx5x2HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 127, VNx6x2HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 128, VNx7x2HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 129, VNx8x2HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 130, VNx2x4HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 131, VNx3x4HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 132, VNx4x4HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 133, VNx5x4HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 134, VNx6x4HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 135, VNx7x4HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 136, VNx8x4HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 137, VNx2x8HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 138, VNx3x8HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 139, VNx4x8HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 140, VNx5x8HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 141, VNx6x8HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 142, VNx7x8HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 143, VNx8x8HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 144, VNx2x16HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 145, VNx3x16HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 146, VNx4x16HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 147, VNx2x32HF, HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 148, VNx2x2SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 149, VNx3x2SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 150, VNx4x2SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 151, VNx5x2SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 152, VNx6x2SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 153, VNx7x2SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 154, VNx8x2SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 155, VNx2x4SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 156, VNx3x4SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 157, VNx4x4SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 158, VNx5x4SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 159, VNx6x4SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 160, VNx7x4SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 161, VNx8x4SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 162, VNx2x8SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 163, VNx3x8SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 164, VNx4x8SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 165, VNx2x16SF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 166, VNx2x2DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 167, VNx3x2DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 168, VNx4x2DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 169, VNx5x2DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 170, VNx6x2DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 171, VNx7x2DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 172, VNx8x2DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 173, VNx2x4DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 174, VNx3x4DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 175, VNx4x4DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VSUB, 176, VNx2x8DF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VWSUB, 147)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 0, VNx2QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 1, VNx4QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 2, VNx8QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 3, VNx16QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 4, VNx32QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 5, VNx64QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 6, VNx128QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 7, VNx2HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 8, VNx4HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 9, VNx8HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 10, VNx16HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 11, VNx32HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 12, VNx64HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 13, VNx2SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 14, VNx4SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 15, VNx8SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 16, VNx16SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 17, VNx32SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 18, VNx2HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 19, VNx4HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 20, VNx8HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 21, VNx16HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 22, VNx32HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 23, VNx64HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 24, VNx2SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 25, VNx4SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 26, VNx8SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 27, VNx16SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 28, VNx32SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 29, VNx2x2QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 30, VNx3x2QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 31, VNx4x2QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 32, VNx5x2QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 33, VNx6x2QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 34, VNx7x2QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 35, VNx8x2QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 36, VNx2x4QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 37, VNx3x4QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 38, VNx4x4QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 39, VNx5x4QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 40, VNx6x4QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 41, VNx7x4QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 42, VNx8x4QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 43, VNx2x8QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 44, VNx3x8QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 45, VNx4x8QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 46, VNx5x8QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 47, VNx6x8QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 48, VNx7x8QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 49, VNx8x8QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 50, VNx2x16QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 51, VNx3x16QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 52, VNx4x16QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 53, VNx5x16QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 54, VNx6x16QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 55, VNx7x16QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 56, VNx8x16QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 57, VNx2x32QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 58, VNx3x32QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 59, VNx4x32QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 60, VNx2x64QI, HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 61, VNx2x2HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 62, VNx3x2HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 63, VNx4x2HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 64, VNx5x2HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 65, VNx6x2HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 66, VNx7x2HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 67, VNx8x2HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 68, VNx2x4HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 69, VNx3x4HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 70, VNx4x4HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 71, VNx5x4HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 72, VNx6x4HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 73, VNx7x4HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 74, VNx8x4HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 75, VNx2x8HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 76, VNx3x8HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 77, VNx4x8HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 78, VNx5x8HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 79, VNx6x8HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 80, VNx7x8HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 81, VNx8x8HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 82, VNx2x16HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 83, VNx3x16HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 84, VNx4x16HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 85, VNx2x32HI, SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 86, VNx2x2SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 87, VNx3x2SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 88, VNx4x2SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 89, VNx5x2SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 90, VNx6x2SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 91, VNx7x2SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 92, VNx8x2SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 93, VNx2x4SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 94, VNx3x4SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 95, VNx4x4SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 96, VNx5x4SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 97, VNx6x4SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 98, VNx7x4SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 99, VNx8x4SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 100, VNx2x8SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 101, VNx3x8SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 102, VNx4x8SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 103, VNx2x16SI, DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 104, VNx2x2HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 105, VNx3x2HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 106, VNx4x2HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 107, VNx5x2HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 108, VNx6x2HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 109, VNx7x2HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 110, VNx8x2HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 111, VNx2x4HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 112, VNx3x4HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 113, VNx4x4HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 114, VNx5x4HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 115, VNx6x4HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 116, VNx7x4HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 117, VNx8x4HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 118, VNx2x8HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 119, VNx3x8HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 120, VNx4x8HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 121, VNx5x8HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 122, VNx6x8HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 123, VNx7x8HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 124, VNx8x8HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 125, VNx2x16HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 126, VNx3x16HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 127, VNx4x16HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 128, VNx2x32HF, SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 129, VNx2x2SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 130, VNx3x2SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 131, VNx4x2SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 132, VNx5x2SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 133, VNx6x2SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 134, VNx7x2SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 135, VNx8x2SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 136, VNx2x4SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 137, VNx3x4SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 138, VNx4x4SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 139, VNx5x4SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 140, VNx6x4SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 141, VNx7x4SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 142, VNx8x4SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 143, VNx2x8SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 144, VNx3x8SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 145, VNx4x8SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWSUB, 146, VNx2x16SF, DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VMAP, 37)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 0, VNx2QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 1, VNx4QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 2, VNx8QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 4, VNx32QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 5, VNx64QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 6, VNx128QI, VNx128QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 7, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 8, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 9, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 10, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 11, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 12, VNx64HI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 13, VNx2SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 14, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 15, VNx8SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 16, VNx16SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 17, VNx32SI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 18, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 19, VNx4DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 20, VNx8DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 21, VNx16DI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 22, VNx2HF, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 23, VNx4HF, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 24, VNx8HF, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 25, VNx16HF, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 26, VNx32HF, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 27, VNx64HF, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 28, VNx2SF, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 29, VNx4SF, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 30, VNx8SF, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 31, VNx16SF, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 32, VNx32SF, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 33, VNx2DF, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 34, VNx4DF, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 35, VNx8DF, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP, 36, VNx16DF, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VMAP_HALF, 30)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 0, VNx4QI, VNx2QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 1, VNx8QI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 2, VNx16QI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 3, VNx32QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 4, VNx64QI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 5, VNx128QI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 6, VNx4HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 7, VNx8HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 8, VNx16HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 9, VNx32HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 10, VNx64HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 11, VNx4SI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 12, VNx8SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 13, VNx16SI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 14, VNx32SI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 15, VNx4DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 16, VNx8DI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 17, VNx16DI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 18, VNx4HF, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 19, VNx8HF, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 20, VNx16HF, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 21, VNx32HF, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 22, VNx64HF, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 23, VNx4SF, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 24, VNx8SF, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 25, VNx16SF, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 26, VNx32SF, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 27, VNx4DF, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 28, VNx8DF, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAP_HALF, 29, VNx16DF, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VMAPI16, 36)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 0, VNx2QI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 1, VNx4QI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 2, VNx8QI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 3, VNx16QI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 4, VNx32QI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 5, VNx64QI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 6, VNx2HI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 7, VNx4HI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 8, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 9, VNx16HI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 10, VNx32HI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 11, VNx64HI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 12, VNx2SI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 13, VNx4SI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 14, VNx8SI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 15, VNx16SI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 16, VNx32SI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 17, VNx2DI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 18, VNx4DI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 19, VNx8DI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 20, VNx16DI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 21, VNx2HF, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 22, VNx4HF, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 23, VNx8HF, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 24, VNx16HF, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 25, VNx32HF, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 26, VNx64HF, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 27, VNx2SF, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 28, VNx4SF, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 29, VNx8SF, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 30, VNx16SF, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 31, VNx32SF, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 32, VNx2DF, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 33, VNx4DF, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 34, VNx8DF, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VMAPI16, 35, VNx16DF, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VWMAP, 9)
DEF_RISCV_ARG_MODE_ATTR(VWMAP, 0, VNx2HF, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWMAP, 1, VNx4HF, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWMAP, 2, VNx8HF, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWMAP, 3, VNx16HF, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWMAP, 4, VNx32HF, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWMAP, 5, VNx2SF, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWMAP, 6, VNx4SF, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWMAP, 7, VNx8SF, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWMAP, 8, VNx16SF, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VWFMAP, 15)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 0, VNx2QI, VNx2HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 1, VNx4QI, VNx4HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 2, VNx8QI, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 3, VNx16QI, VNx16HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 4, VNx32QI, VNx32HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 5, VNx64QI, VNx64HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 6, VNx2HI, VNx2SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 7, VNx4HI, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 8, VNx8HI, VNx8SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 9, VNx16HI, VNx16SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 10, VNx32HI, VNx32SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 11, VNx2SI, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 12, VNx4SI, VNx4DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 13, VNx8SI, VNx8DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWFMAP, 14, VNx16SI, VNx16DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VLMUL1, 37)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 0, VNx2QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 1, VNx4QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 2, VNx8QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 3, VNx16QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 4, VNx32QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 5, VNx64QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 6, VNx128QI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 7, VNx2HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 8, VNx4HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 9, VNx8HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 10, VNx16HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 11, VNx32HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 12, VNx64HI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 13, VNx2SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 14, VNx4SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 15, VNx8SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 16, VNx16SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 17, VNx32SI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 18, VNx2DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 19, VNx4DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 20, VNx8DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 21, VNx16DI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 22, VNx2HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 23, VNx4HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 24, VNx8HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 25, VNx16HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 26, VNx32HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 27, VNx64HF, VNx8HF, TARGET_FP16)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 28, VNx2SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 29, VNx4SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 30, VNx8SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 31, VNx16SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 32, VNx32SF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 33, VNx2DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 34, VNx4DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 35, VNx8DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VLMUL1, 36, VNx16DF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VWLMUL1, 29)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 0, VNx2QI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 1, VNx4QI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 2, VNx8QI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 3, VNx16QI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 4, VNx32QI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 5, VNx64QI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 6, VNx128QI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 7, VNx2HI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 8, VNx4HI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 9, VNx8HI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 10, VNx16HI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 11, VNx32HI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 12, VNx64HI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 13, VNx2SI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 14, VNx4SI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 15, VNx8SI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 16, VNx16SI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 17, VNx32SI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 18, VNx2HF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 19, VNx4HF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 20, VNx8HF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 21, VNx16HF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 22, VNx32HF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 23, VNx64HF, VNx4SF, TARGET_HARD_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 24, VNx2SF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 25, VNx4SF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 26, VNx8SF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 27, VNx16SF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR(VWLMUL1, 28, VNx32SF, VNx2DF, TARGET_DOUBLE_FLOAT)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VCONVERFI, 15)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 0, VNx2HF, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 1, VNx4HF, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 2, VNx8HF, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 3, VNx16HF, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 4, VNx32HF, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 5, VNx64HF, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 6, VNx2SF, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 7, VNx4SF, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 8, VNx8SF, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 9, VNx16SF, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 10, VNx32SF, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 11, VNx2DF, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 12, VNx4DF, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 13, VNx8DF, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERFI, 14, VNx16DF, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VCONVERI, 21)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 0, VNx2HI, VNx4QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 1, VNx4HI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 2, VNx8HI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 3, VNx16HI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 4, VNx32HI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 5, VNx64HI, VNx128QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 6, VNx2SI, VNx8QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 7, VNx4SI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 8, VNx8SI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 9, VNx16SI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 10, VNx32SI, VNx128QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 11, VNx2DI, VNx16QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 12, VNx4DI, VNx32QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 13, VNx8DI, VNx64QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 14, VNx16DI, VNx128QI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 15, VNx4QI, VNx2HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 16, VNx8QI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 17, VNx16QI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 18, VNx32QI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 19, VNx64QI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI, 20, VNx128QI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VCONVERI2, 19)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 0, VNx2SI, VNx4HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 1, VNx4SI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 2, VNx8SI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 3, VNx16SI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 4, VNx32SI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 5, VNx2DI, VNx8HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 6, VNx4DI, VNx16HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 7, VNx8DI, VNx32HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 8, VNx16DI, VNx64HI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 9, VNx8QI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 10, VNx16QI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 11, VNx32QI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 12, VNx64QI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 13, VNx128QI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 14, VNx4HI, VNx2SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 15, VNx8HI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 16, VNx16HI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 17, VNx32HI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI2, 18, VNx64HI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR_VARIABLE(VCONVERI3, 16)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 0, VNx2DI, VNx4SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 1, VNx4DI, VNx8SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 2, VNx8DI, VNx16SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 3, VNx16DI, VNx32SI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 4, VNx16QI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 5, VNx32QI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 6, VNx64QI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 7, VNx128QI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 8, VNx8HI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 9, VNx16HI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 10, VNx32HI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 11, VNx64HI, VNx16DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 12, VNx4SI, VNx2DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 13, VNx8SI, VNx4DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 14, VNx16SI, VNx8DI, TARGET_ANY)
DEF_RISCV_ARG_MODE_ATTR(VCONVERI3, 15, VNx32SI, VNx16DI, TARGET_ANY)

#undef DEF_RISCV_ARG_MODE_ATTR_VARIABLE
#undef DEF_RISCV_ARG_MODE_ATTR
