Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jun  8 02:05:13 2019
| Host         : ispc2016 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.232     -510.331                     33                  291        0.044        0.000                      0                  291        3.000        0.000                       0                   297  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0      -17.232     -510.331                     33                  291        0.044        0.000                      0                  291        4.020        0.000                       0                   293  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           33  Failing Endpoints,  Worst Slack      -17.232ns,  Total Violation     -510.331ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.232ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.212ns  (logic 8.785ns (32.284%)  route 18.427ns (67.716%))
  Logic Levels:           41  (CARRY4=14 LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=16)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.543    -0.924    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X11Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/Q
                         net (fo=11, routed)          0.612     0.145    design_1_i/fadd_top_0/inst/u1/x2[24]
    SLICE_X11Y69         LUT4 (Prop_lut4_I1_O)        0.124     0.269 r  design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.571     0.840    design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17/O
                         net (fo=6, routed)           0.573     1.537    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.124     1.661 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77/O
                         net (fo=1, routed)           0.000     1.661    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.193 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.193    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.307 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.307    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.578 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_23/CO[0]
                         net (fo=14, routed)          0.693     3.271    design_1_i/fadd_top_0/inst/u1/p_0_in
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.373     3.644 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44/O
                         net (fo=4, routed)           0.544     4.189    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I3_O)        0.124     4.313 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25/O
                         net (fo=45, routed)          0.621     4.934    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.124     5.058 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10/O
                         net (fo=78, routed)          0.790     5.848    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.124     5.972 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77/O
                         net (fo=2, routed)           0.901     6.873    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77_n_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.124     6.997 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64/O
                         net (fo=4, routed)           0.572     7.569    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.693 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60/O
                         net (fo=4, routed)           0.629     8.322    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     8.446 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11/O
                         net (fo=2, routed)           0.620     9.066    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.464 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.464    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.578    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.692    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.806    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.920    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.034    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.273 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_2/O[2]
                         net (fo=119, routed)         1.214    11.486    design_1_i/fadd_top_0/inst/u1/O[0]
    SLICE_X10Y70         LUT2 (Prop_lut2_I0_O)        0.328    11.814 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134/O
                         net (fo=1, routed)           0.594    12.408    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.328    12.736 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114/O
                         net (fo=1, routed)           0.810    13.546    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.670 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71/O
                         net (fo=1, routed)           0.645    14.315    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    14.439 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42/O
                         net (fo=2, routed)           0.438    14.876    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24/O
                         net (fo=2, routed)           0.670    15.670    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124    15.794 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_11/O
                         net (fo=44, routed)          0.627    16.421    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_2_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124    16.545 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6/O
                         net (fo=1, routed)           0.000    16.545    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.943 r  design_1_i/fadd_top_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    16.943    design_1_i/fadd_top_0/inst/u1/eyf_carry_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.256 r  design_1_i/fadd_top_0/inst/u1/eyf_carry__0/O[3]
                         net (fo=4, routed)           0.908    18.164    design_1_i/fadd_top_0/inst/u1/eyf[7]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.306    18.470 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.162    18.632    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.124    18.756 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1/O
                         net (fo=42, routed)          0.528    19.283    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1_n_0
    SLICE_X4Y75          LUT2 (Prop_lut2_I1_O)        0.124    19.407 r  design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4/O
                         net (fo=29, routed)          0.594    20.002    design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    20.126 r  design_1_i/fadd_top_0/inst/u1/y[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.365    20.491    design_1_i/fadd_top_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.071 r  design_1_i/fadd_top_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/fadd_top_0/inst/u1/myr0_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.384 r  design_1_i/fadd_top_0/inst/u1/myr0_carry__0/O[3]
                         net (fo=1, routed)           0.594    21.978    design_1_i/fadd_top_0/inst/u1/myr0[8]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.335    22.313 r  design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.721    23.033    design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.327    23.360 r  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12/O
                         net (fo=1, routed)           1.110    24.471    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124    24.595 f  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4/O
                         net (fo=13, routed)          0.372    24.967    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.124    25.091 r  design_1_i/fadd_top_0/inst/u1/y[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.795    25.885    design_1_i/fadd_top_0/inst/u1/y[31]_INST_0_i_12_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I3_O)        0.124    26.009 r  design_1_i/fadd_top_0/inst/u1/y[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.154    26.164    design_1_i/fadd_top_0/inst/u1/y[31]_INST_0_i_3_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I2_O)        0.124    26.288 r  design_1_i/fadd_top_0/inst/u1/y[31]_INST_0/O
                         net (fo=1, routed)           0.000    26.288    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/d[31]
    SLICE_X1Y75          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.489     8.537    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X1Y75          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                         clock pessimism              0.564     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)        0.029     9.056    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                         -26.288    
  -------------------------------------------------------------------
                         slack                                -17.232    

Slack (VIOLATED) :        -17.080ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        27.069ns  (logic 8.661ns (31.996%)  route 18.408ns (68.004%))
  Logic Levels:           40  (CARRY4=14 LUT2=4 LUT3=3 LUT4=2 LUT5=3 LUT6=14)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 8.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.543    -0.924    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X11Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/Q
                         net (fo=11, routed)          0.612     0.145    design_1_i/fadd_top_0/inst/u1/x2[24]
    SLICE_X11Y69         LUT4 (Prop_lut4_I1_O)        0.124     0.269 r  design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.571     0.840    design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17/O
                         net (fo=6, routed)           0.573     1.537    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.124     1.661 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77/O
                         net (fo=1, routed)           0.000     1.661    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.193 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.193    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.307 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.307    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.578 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_23/CO[0]
                         net (fo=14, routed)          0.693     3.271    design_1_i/fadd_top_0/inst/u1/p_0_in
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.373     3.644 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44/O
                         net (fo=4, routed)           0.544     4.189    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I3_O)        0.124     4.313 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25/O
                         net (fo=45, routed)          0.621     4.934    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.124     5.058 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10/O
                         net (fo=78, routed)          0.790     5.848    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.124     5.972 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77/O
                         net (fo=2, routed)           0.901     6.873    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77_n_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.124     6.997 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64/O
                         net (fo=4, routed)           0.572     7.569    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.693 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60/O
                         net (fo=4, routed)           0.629     8.322    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     8.446 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11/O
                         net (fo=2, routed)           0.620     9.066    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.464 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.464    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.578    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.692    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.806    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.920    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.034    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.273 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_2/O[2]
                         net (fo=119, routed)         1.214    11.486    design_1_i/fadd_top_0/inst/u1/O[0]
    SLICE_X10Y70         LUT2 (Prop_lut2_I0_O)        0.328    11.814 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134/O
                         net (fo=1, routed)           0.594    12.408    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.328    12.736 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114/O
                         net (fo=1, routed)           0.810    13.546    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.670 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71/O
                         net (fo=1, routed)           0.645    14.315    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    14.439 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42/O
                         net (fo=2, routed)           0.438    14.876    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24/O
                         net (fo=2, routed)           0.670    15.670    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124    15.794 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_11/O
                         net (fo=44, routed)          0.627    16.421    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_2_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124    16.545 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6/O
                         net (fo=1, routed)           0.000    16.545    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.943 r  design_1_i/fadd_top_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    16.943    design_1_i/fadd_top_0/inst/u1/eyf_carry_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.256 r  design_1_i/fadd_top_0/inst/u1/eyf_carry__0/O[3]
                         net (fo=4, routed)           0.908    18.164    design_1_i/fadd_top_0/inst/u1/eyf[7]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.306    18.470 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.162    18.632    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.124    18.756 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1/O
                         net (fo=42, routed)          0.528    19.283    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1_n_0
    SLICE_X4Y75          LUT2 (Prop_lut2_I1_O)        0.124    19.407 r  design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4/O
                         net (fo=29, routed)          0.594    20.002    design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    20.126 r  design_1_i/fadd_top_0/inst/u1/y[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.365    20.491    design_1_i/fadd_top_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.071 r  design_1_i/fadd_top_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/fadd_top_0/inst/u1/myr0_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.384 r  design_1_i/fadd_top_0/inst/u1/myr0_carry__0/O[3]
                         net (fo=1, routed)           0.594    21.978    design_1_i/fadd_top_0/inst/u1/myr0[8]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.335    22.313 r  design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.721    23.033    design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.327    23.360 r  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12/O
                         net (fo=1, routed)           1.110    24.471    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124    24.595 f  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4/O
                         net (fo=13, routed)          0.703    25.298    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4_n_0
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.124    25.422 f  design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_1/O
                         net (fo=2, routed)           0.599    26.021    design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_1_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124    26.145 r  design_1_i/fadd_top_0/inst/u1/y[20]_INST_0/O
                         net (fo=1, routed)           0.000    26.145    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/d[20]
    SLICE_X0Y68          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.496     8.544    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X0Y68          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/C
                         clock pessimism              0.564     9.108    
                         clock uncertainty           -0.074     9.034    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)        0.031     9.065    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]
  -------------------------------------------------------------------
                         required time                          9.065    
                         arrival time                         -26.145    
  -------------------------------------------------------------------
                         slack                                -17.080    

Slack (VIOLATED) :        -16.915ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        26.897ns  (logic 8.661ns (32.200%)  route 18.236ns (67.800%))
  Logic Levels:           40  (CARRY4=14 LUT2=4 LUT3=4 LUT4=2 LUT5=3 LUT6=13)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.543    -0.924    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X11Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/Q
                         net (fo=11, routed)          0.612     0.145    design_1_i/fadd_top_0/inst/u1/x2[24]
    SLICE_X11Y69         LUT4 (Prop_lut4_I1_O)        0.124     0.269 r  design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.571     0.840    design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17/O
                         net (fo=6, routed)           0.573     1.537    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.124     1.661 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77/O
                         net (fo=1, routed)           0.000     1.661    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.193 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.193    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.307 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.307    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.578 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_23/CO[0]
                         net (fo=14, routed)          0.693     3.271    design_1_i/fadd_top_0/inst/u1/p_0_in
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.373     3.644 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44/O
                         net (fo=4, routed)           0.544     4.189    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I3_O)        0.124     4.313 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25/O
                         net (fo=45, routed)          0.621     4.934    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.124     5.058 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10/O
                         net (fo=78, routed)          0.790     5.848    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.124     5.972 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77/O
                         net (fo=2, routed)           0.901     6.873    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77_n_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.124     6.997 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64/O
                         net (fo=4, routed)           0.572     7.569    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.693 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60/O
                         net (fo=4, routed)           0.629     8.322    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     8.446 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11/O
                         net (fo=2, routed)           0.620     9.066    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.464 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.464    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.578    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.692    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.806    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.920    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.034    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.273 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_2/O[2]
                         net (fo=119, routed)         1.214    11.486    design_1_i/fadd_top_0/inst/u1/O[0]
    SLICE_X10Y70         LUT2 (Prop_lut2_I0_O)        0.328    11.814 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134/O
                         net (fo=1, routed)           0.594    12.408    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.328    12.736 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114/O
                         net (fo=1, routed)           0.810    13.546    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.670 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71/O
                         net (fo=1, routed)           0.645    14.315    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    14.439 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42/O
                         net (fo=2, routed)           0.438    14.876    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24/O
                         net (fo=2, routed)           0.670    15.670    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124    15.794 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_11/O
                         net (fo=44, routed)          0.627    16.421    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_2_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124    16.545 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6/O
                         net (fo=1, routed)           0.000    16.545    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.943 r  design_1_i/fadd_top_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    16.943    design_1_i/fadd_top_0/inst/u1/eyf_carry_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.256 r  design_1_i/fadd_top_0/inst/u1/eyf_carry__0/O[3]
                         net (fo=4, routed)           0.908    18.164    design_1_i/fadd_top_0/inst/u1/eyf[7]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.306    18.470 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.162    18.632    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.124    18.756 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1/O
                         net (fo=42, routed)          0.528    19.283    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1_n_0
    SLICE_X4Y75          LUT2 (Prop_lut2_I1_O)        0.124    19.407 r  design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4/O
                         net (fo=29, routed)          0.594    20.002    design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    20.126 r  design_1_i/fadd_top_0/inst/u1/y[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.365    20.491    design_1_i/fadd_top_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.071 r  design_1_i/fadd_top_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/fadd_top_0/inst/u1/myr0_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.384 r  design_1_i/fadd_top_0/inst/u1/myr0_carry__0/O[3]
                         net (fo=1, routed)           0.594    21.978    design_1_i/fadd_top_0/inst/u1/myr0[8]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.335    22.313 r  design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.721    23.033    design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.327    23.360 r  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12/O
                         net (fo=1, routed)           1.110    24.471    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124    24.595 f  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4/O
                         net (fo=13, routed)          0.703    25.298    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4_n_0
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.124    25.422 f  design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_1/O
                         net (fo=2, routed)           0.427    25.849    design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_1_n_0
    SLICE_X0Y72          LUT3 (Prop_lut3_I0_O)        0.124    25.973 r  design_1_i/fadd_top_0/inst/u1/y[17]_INST_0/O
                         net (fo=1, routed)           0.000    25.973    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/d[17]
    SLICE_X0Y72          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.492     8.540    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X0Y72          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][17]/C
                         clock pessimism              0.564     9.104    
                         clock uncertainty           -0.074     9.030    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.029     9.059    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                         -25.973    
  -------------------------------------------------------------------
                         slack                                -16.915    

Slack (VIOLATED) :        -16.736ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        26.764ns  (logic 8.656ns (32.342%)  route 18.108ns (67.658%))
  Logic Levels:           40  (CARRY4=14 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=14)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.543    -0.924    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X11Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/Q
                         net (fo=11, routed)          0.612     0.145    design_1_i/fadd_top_0/inst/u1/x2[24]
    SLICE_X11Y69         LUT4 (Prop_lut4_I1_O)        0.124     0.269 r  design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.571     0.840    design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17/O
                         net (fo=6, routed)           0.573     1.537    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.124     1.661 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77/O
                         net (fo=1, routed)           0.000     1.661    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.193 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.193    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.307 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.307    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.578 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_23/CO[0]
                         net (fo=14, routed)          0.693     3.271    design_1_i/fadd_top_0/inst/u1/p_0_in
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.373     3.644 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44/O
                         net (fo=4, routed)           0.544     4.189    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I3_O)        0.124     4.313 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25/O
                         net (fo=45, routed)          0.621     4.934    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.124     5.058 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10/O
                         net (fo=78, routed)          0.790     5.848    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.124     5.972 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77/O
                         net (fo=2, routed)           0.901     6.873    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77_n_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.124     6.997 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64/O
                         net (fo=4, routed)           0.572     7.569    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.693 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60/O
                         net (fo=4, routed)           0.629     8.322    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     8.446 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11/O
                         net (fo=2, routed)           0.620     9.066    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.464 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.464    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.578    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.692    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.806    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.920    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.034    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.273 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_2/O[2]
                         net (fo=119, routed)         1.214    11.486    design_1_i/fadd_top_0/inst/u1/O[0]
    SLICE_X10Y70         LUT2 (Prop_lut2_I0_O)        0.328    11.814 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134/O
                         net (fo=1, routed)           0.594    12.408    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.328    12.736 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114/O
                         net (fo=1, routed)           0.810    13.546    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.670 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71/O
                         net (fo=1, routed)           0.645    14.315    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    14.439 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42/O
                         net (fo=2, routed)           0.438    14.876    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24/O
                         net (fo=2, routed)           0.670    15.670    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124    15.794 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_11/O
                         net (fo=44, routed)          0.627    16.421    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_2_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124    16.545 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6/O
                         net (fo=1, routed)           0.000    16.545    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.943 r  design_1_i/fadd_top_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    16.943    design_1_i/fadd_top_0/inst/u1/eyf_carry_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.256 r  design_1_i/fadd_top_0/inst/u1/eyf_carry__0/O[3]
                         net (fo=4, routed)           0.908    18.164    design_1_i/fadd_top_0/inst/u1/eyf[7]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.306    18.470 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.162    18.632    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.124    18.756 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1/O
                         net (fo=42, routed)          0.528    19.283    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1_n_0
    SLICE_X4Y75          LUT2 (Prop_lut2_I1_O)        0.124    19.407 r  design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4/O
                         net (fo=29, routed)          0.594    20.002    design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    20.126 r  design_1_i/fadd_top_0/inst/u1/y[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.365    20.491    design_1_i/fadd_top_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.071 r  design_1_i/fadd_top_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/fadd_top_0/inst/u1/myr0_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.384 r  design_1_i/fadd_top_0/inst/u1/myr0_carry__0/O[3]
                         net (fo=1, routed)           0.594    21.978    design_1_i/fadd_top_0/inst/u1/myr0[8]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.335    22.313 r  design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.721    23.033    design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.327    23.360 r  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12/O
                         net (fo=1, routed)           1.110    24.471    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124    24.595 f  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4/O
                         net (fo=13, routed)          0.407    25.002    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.124    25.126 r  design_1_i/fadd_top_0/inst/u1/y[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.596    25.721    design_1_i/fadd_top_0/inst/u1/y[28]_INST_0_i_1_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.119    25.840 r  design_1_i/fadd_top_0/inst/u1/y[28]_INST_0/O
                         net (fo=1, routed)           0.000    25.840    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/d[28]
    SLICE_X1Y72          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.492     8.540    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X1Y72          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/C
                         clock pessimism              0.564     9.104    
                         clock uncertainty           -0.074     9.030    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)        0.075     9.105    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                         -25.840    
  -------------------------------------------------------------------
                         slack                                -16.736    

Slack (VIOLATED) :        -16.682ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        26.711ns  (logic 8.655ns (32.403%)  route 18.056ns (67.597%))
  Logic Levels:           40  (CARRY4=14 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=14)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.543    -0.924    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X11Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/Q
                         net (fo=11, routed)          0.612     0.145    design_1_i/fadd_top_0/inst/u1/x2[24]
    SLICE_X11Y69         LUT4 (Prop_lut4_I1_O)        0.124     0.269 r  design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.571     0.840    design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17/O
                         net (fo=6, routed)           0.573     1.537    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.124     1.661 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77/O
                         net (fo=1, routed)           0.000     1.661    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.193 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.193    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.307 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.307    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.578 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_23/CO[0]
                         net (fo=14, routed)          0.693     3.271    design_1_i/fadd_top_0/inst/u1/p_0_in
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.373     3.644 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44/O
                         net (fo=4, routed)           0.544     4.189    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I3_O)        0.124     4.313 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25/O
                         net (fo=45, routed)          0.621     4.934    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.124     5.058 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10/O
                         net (fo=78, routed)          0.790     5.848    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.124     5.972 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77/O
                         net (fo=2, routed)           0.901     6.873    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77_n_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.124     6.997 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64/O
                         net (fo=4, routed)           0.572     7.569    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.693 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60/O
                         net (fo=4, routed)           0.629     8.322    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     8.446 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11/O
                         net (fo=2, routed)           0.620     9.066    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.464 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.464    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.578    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.692    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.806    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.920    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.034    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.273 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_2/O[2]
                         net (fo=119, routed)         1.214    11.486    design_1_i/fadd_top_0/inst/u1/O[0]
    SLICE_X10Y70         LUT2 (Prop_lut2_I0_O)        0.328    11.814 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134/O
                         net (fo=1, routed)           0.594    12.408    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.328    12.736 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114/O
                         net (fo=1, routed)           0.810    13.546    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.670 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71/O
                         net (fo=1, routed)           0.645    14.315    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    14.439 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42/O
                         net (fo=2, routed)           0.438    14.876    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24/O
                         net (fo=2, routed)           0.670    15.670    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124    15.794 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_11/O
                         net (fo=44, routed)          0.627    16.421    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_2_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124    16.545 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6/O
                         net (fo=1, routed)           0.000    16.545    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.943 r  design_1_i/fadd_top_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    16.943    design_1_i/fadd_top_0/inst/u1/eyf_carry_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.256 r  design_1_i/fadd_top_0/inst/u1/eyf_carry__0/O[3]
                         net (fo=4, routed)           0.908    18.164    design_1_i/fadd_top_0/inst/u1/eyf[7]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.306    18.470 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.162    18.632    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.124    18.756 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1/O
                         net (fo=42, routed)          0.528    19.283    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1_n_0
    SLICE_X4Y75          LUT2 (Prop_lut2_I1_O)        0.124    19.407 r  design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4/O
                         net (fo=29, routed)          0.594    20.002    design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    20.126 r  design_1_i/fadd_top_0/inst/u1/y[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.365    20.491    design_1_i/fadd_top_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.071 r  design_1_i/fadd_top_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/fadd_top_0/inst/u1/myr0_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.384 r  design_1_i/fadd_top_0/inst/u1/myr0_carry__0/O[3]
                         net (fo=1, routed)           0.594    21.978    design_1_i/fadd_top_0/inst/u1/myr0[8]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.335    22.313 r  design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.721    23.033    design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.327    23.360 r  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12/O
                         net (fo=1, routed)           1.110    24.471    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124    24.595 f  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4/O
                         net (fo=13, routed)          0.547    25.142    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124    25.266 r  design_1_i/fadd_top_0/inst/u1/y[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.403    25.669    design_1_i/fadd_top_0/inst/u1/y[30]_INST_0_i_1_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.118    25.787 r  design_1_i/fadd_top_0/inst/u1/y[30]_INST_0/O
                         net (fo=1, routed)           0.000    25.787    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/d[30]
    SLICE_X1Y72          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.492     8.540    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X1Y72          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][30]/C
                         clock pessimism              0.564     9.104    
                         clock uncertainty           -0.074     9.030    
    SLICE_X1Y72          FDRE (Setup_fdre_C_D)        0.075     9.105    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][30]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                         -25.787    
  -------------------------------------------------------------------
                         slack                                -16.682    

Slack (VIOLATED) :        -16.640ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        26.623ns  (logic 8.661ns (32.532%)  route 17.962ns (67.468%))
  Logic Levels:           40  (CARRY4=14 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=14)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.543    -0.924    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X11Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/Q
                         net (fo=11, routed)          0.612     0.145    design_1_i/fadd_top_0/inst/u1/x2[24]
    SLICE_X11Y69         LUT4 (Prop_lut4_I1_O)        0.124     0.269 r  design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.571     0.840    design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17/O
                         net (fo=6, routed)           0.573     1.537    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.124     1.661 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77/O
                         net (fo=1, routed)           0.000     1.661    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.193 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.193    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.307 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.307    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.578 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_23/CO[0]
                         net (fo=14, routed)          0.693     3.271    design_1_i/fadd_top_0/inst/u1/p_0_in
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.373     3.644 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44/O
                         net (fo=4, routed)           0.544     4.189    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I3_O)        0.124     4.313 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25/O
                         net (fo=45, routed)          0.621     4.934    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.124     5.058 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10/O
                         net (fo=78, routed)          0.790     5.848    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.124     5.972 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77/O
                         net (fo=2, routed)           0.901     6.873    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77_n_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.124     6.997 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64/O
                         net (fo=4, routed)           0.572     7.569    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.693 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60/O
                         net (fo=4, routed)           0.629     8.322    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     8.446 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11/O
                         net (fo=2, routed)           0.620     9.066    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.464 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.464    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.578    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.692    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.806    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.920    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.034    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.273 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_2/O[2]
                         net (fo=119, routed)         1.214    11.486    design_1_i/fadd_top_0/inst/u1/O[0]
    SLICE_X10Y70         LUT2 (Prop_lut2_I0_O)        0.328    11.814 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134/O
                         net (fo=1, routed)           0.594    12.408    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.328    12.736 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114/O
                         net (fo=1, routed)           0.810    13.546    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.670 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71/O
                         net (fo=1, routed)           0.645    14.315    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    14.439 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42/O
                         net (fo=2, routed)           0.438    14.876    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24/O
                         net (fo=2, routed)           0.670    15.670    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124    15.794 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_11/O
                         net (fo=44, routed)          0.627    16.421    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_2_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124    16.545 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6/O
                         net (fo=1, routed)           0.000    16.545    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.943 r  design_1_i/fadd_top_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    16.943    design_1_i/fadd_top_0/inst/u1/eyf_carry_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.256 r  design_1_i/fadd_top_0/inst/u1/eyf_carry__0/O[3]
                         net (fo=4, routed)           0.908    18.164    design_1_i/fadd_top_0/inst/u1/eyf[7]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.306    18.470 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.162    18.632    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.124    18.756 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1/O
                         net (fo=42, routed)          0.528    19.283    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1_n_0
    SLICE_X4Y75          LUT2 (Prop_lut2_I1_O)        0.124    19.407 r  design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4/O
                         net (fo=29, routed)          0.594    20.002    design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    20.126 r  design_1_i/fadd_top_0/inst/u1/y[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.365    20.491    design_1_i/fadd_top_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.071 r  design_1_i/fadd_top_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/fadd_top_0/inst/u1/myr0_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.384 r  design_1_i/fadd_top_0/inst/u1/myr0_carry__0/O[3]
                         net (fo=1, routed)           0.594    21.978    design_1_i/fadd_top_0/inst/u1/myr0[8]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.335    22.313 r  design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.721    23.033    design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.327    23.360 r  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12/O
                         net (fo=1, routed)           1.110    24.471    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124    24.595 f  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4/O
                         net (fo=13, routed)          0.402    24.997    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.124    25.121 r  design_1_i/fadd_top_0/inst/u1/y[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.455    25.575    design_1_i/fadd_top_0/inst/u1/y[24]_INST_0_i_1_n_0
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.124    25.699 r  design_1_i/fadd_top_0/inst/u1/y[24]_INST_0/O
                         net (fo=1, routed)           0.000    25.699    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/d[24]
    SLICE_X1Y73          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.491     8.539    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X1Y73          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][24]/C
                         clock pessimism              0.564     9.103    
                         clock uncertainty           -0.074     9.029    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)        0.031     9.060    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][24]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                         -25.699    
  -------------------------------------------------------------------
                         slack                                -16.640    

Slack (VIOLATED) :        -16.613ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        26.593ns  (logic 8.661ns (32.569%)  route 17.932ns (67.431%))
  Logic Levels:           40  (CARRY4=14 LUT2=5 LUT3=2 LUT4=2 LUT5=3 LUT6=14)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.543    -0.924    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X11Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/Q
                         net (fo=11, routed)          0.612     0.145    design_1_i/fadd_top_0/inst/u1/x2[24]
    SLICE_X11Y69         LUT4 (Prop_lut4_I1_O)        0.124     0.269 r  design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.571     0.840    design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17/O
                         net (fo=6, routed)           0.573     1.537    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.124     1.661 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77/O
                         net (fo=1, routed)           0.000     1.661    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.193 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.193    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.307 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.307    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.578 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_23/CO[0]
                         net (fo=14, routed)          0.693     3.271    design_1_i/fadd_top_0/inst/u1/p_0_in
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.373     3.644 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44/O
                         net (fo=4, routed)           0.544     4.189    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I3_O)        0.124     4.313 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25/O
                         net (fo=45, routed)          0.621     4.934    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.124     5.058 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10/O
                         net (fo=78, routed)          0.790     5.848    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.124     5.972 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77/O
                         net (fo=2, routed)           0.901     6.873    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77_n_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.124     6.997 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64/O
                         net (fo=4, routed)           0.572     7.569    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.693 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60/O
                         net (fo=4, routed)           0.629     8.322    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     8.446 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11/O
                         net (fo=2, routed)           0.620     9.066    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.464 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.464    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.578    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.692    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.806    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.920    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.034    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.273 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_2/O[2]
                         net (fo=119, routed)         1.214    11.486    design_1_i/fadd_top_0/inst/u1/O[0]
    SLICE_X10Y70         LUT2 (Prop_lut2_I0_O)        0.328    11.814 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134/O
                         net (fo=1, routed)           0.594    12.408    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.328    12.736 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114/O
                         net (fo=1, routed)           0.810    13.546    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.670 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71/O
                         net (fo=1, routed)           0.645    14.315    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    14.439 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42/O
                         net (fo=2, routed)           0.438    14.876    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24/O
                         net (fo=2, routed)           0.670    15.670    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124    15.794 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_11/O
                         net (fo=44, routed)          0.627    16.421    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_2_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124    16.545 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6/O
                         net (fo=1, routed)           0.000    16.545    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.943 r  design_1_i/fadd_top_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    16.943    design_1_i/fadd_top_0/inst/u1/eyf_carry_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.256 r  design_1_i/fadd_top_0/inst/u1/eyf_carry__0/O[3]
                         net (fo=4, routed)           0.908    18.164    design_1_i/fadd_top_0/inst/u1/eyf[7]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.306    18.470 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.162    18.632    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.124    18.756 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1/O
                         net (fo=42, routed)          0.528    19.283    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1_n_0
    SLICE_X4Y75          LUT2 (Prop_lut2_I1_O)        0.124    19.407 r  design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4/O
                         net (fo=29, routed)          0.594    20.002    design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    20.126 r  design_1_i/fadd_top_0/inst/u1/y[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.365    20.491    design_1_i/fadd_top_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.071 r  design_1_i/fadd_top_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/fadd_top_0/inst/u1/myr0_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.384 r  design_1_i/fadd_top_0/inst/u1/myr0_carry__0/O[3]
                         net (fo=1, routed)           0.594    21.978    design_1_i/fadd_top_0/inst/u1/myr0[8]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.335    22.313 r  design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.721    23.033    design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.327    23.360 r  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12/O
                         net (fo=1, routed)           1.110    24.471    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124    24.595 f  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4/O
                         net (fo=13, routed)          0.375    24.970    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I5_O)        0.124    25.094 r  design_1_i/fadd_top_0/inst/u1/y[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.451    25.545    design_1_i/fadd_top_0/inst/u1/y[29]_INST_0_i_1_n_0
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.124    25.669 r  design_1_i/fadd_top_0/inst/u1/y[29]_INST_0/O
                         net (fo=1, routed)           0.000    25.669    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/d[29]
    SLICE_X1Y74          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.489     8.537    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X1Y74          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][29]/C
                         clock pessimism              0.564     9.101    
                         clock uncertainty           -0.074     9.027    
    SLICE_X1Y74          FDRE (Setup_fdre_C_D)        0.029     9.056    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][29]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                         -25.669    
  -------------------------------------------------------------------
                         slack                                -16.613    

Slack (VIOLATED) :        -16.340ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        26.340ns  (logic 8.531ns (32.388%)  route 17.809ns (67.612%))
  Logic Levels:           39  (CARRY4=14 LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 8.539 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.543    -0.924    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X11Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/Q
                         net (fo=11, routed)          0.612     0.145    design_1_i/fadd_top_0/inst/u1/x2[24]
    SLICE_X11Y69         LUT4 (Prop_lut4_I1_O)        0.124     0.269 r  design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.571     0.840    design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17/O
                         net (fo=6, routed)           0.573     1.537    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.124     1.661 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77/O
                         net (fo=1, routed)           0.000     1.661    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.193 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.193    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.307 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.307    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.578 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_23/CO[0]
                         net (fo=14, routed)          0.693     3.271    design_1_i/fadd_top_0/inst/u1/p_0_in
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.373     3.644 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44/O
                         net (fo=4, routed)           0.544     4.189    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I3_O)        0.124     4.313 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25/O
                         net (fo=45, routed)          0.621     4.934    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.124     5.058 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10/O
                         net (fo=78, routed)          0.790     5.848    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.124     5.972 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77/O
                         net (fo=2, routed)           0.901     6.873    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77_n_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.124     6.997 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64/O
                         net (fo=4, routed)           0.572     7.569    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.693 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60/O
                         net (fo=4, routed)           0.629     8.322    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     8.446 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11/O
                         net (fo=2, routed)           0.620     9.066    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.464 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.464    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.578    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.692    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.806    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.920    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.034    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.273 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_2/O[2]
                         net (fo=119, routed)         1.214    11.486    design_1_i/fadd_top_0/inst/u1/O[0]
    SLICE_X10Y70         LUT2 (Prop_lut2_I0_O)        0.328    11.814 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134/O
                         net (fo=1, routed)           0.594    12.408    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.328    12.736 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114/O
                         net (fo=1, routed)           0.810    13.546    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.670 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71/O
                         net (fo=1, routed)           0.645    14.315    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    14.439 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42/O
                         net (fo=2, routed)           0.438    14.876    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24/O
                         net (fo=2, routed)           0.670    15.670    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124    15.794 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_11/O
                         net (fo=44, routed)          0.627    16.421    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_2_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124    16.545 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6/O
                         net (fo=1, routed)           0.000    16.545    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.943 r  design_1_i/fadd_top_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    16.943    design_1_i/fadd_top_0/inst/u1/eyf_carry_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.256 r  design_1_i/fadd_top_0/inst/u1/eyf_carry__0/O[3]
                         net (fo=4, routed)           0.908    18.164    design_1_i/fadd_top_0/inst/u1/eyf[7]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.306    18.470 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.162    18.632    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.124    18.756 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1/O
                         net (fo=42, routed)          0.528    19.283    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1_n_0
    SLICE_X4Y75          LUT2 (Prop_lut2_I1_O)        0.124    19.407 r  design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4/O
                         net (fo=29, routed)          0.594    20.002    design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    20.126 r  design_1_i/fadd_top_0/inst/u1/y[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.365    20.491    design_1_i/fadd_top_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.071 r  design_1_i/fadd_top_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/fadd_top_0/inst/u1/myr0_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.384 r  design_1_i/fadd_top_0/inst/u1/myr0_carry__0/O[3]
                         net (fo=1, routed)           0.594    21.978    design_1_i/fadd_top_0/inst/u1/myr0[8]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.335    22.313 r  design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.721    23.033    design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.327    23.360 r  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12/O
                         net (fo=1, routed)           1.110    24.471    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124    24.595 f  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4/O
                         net (fo=13, routed)          0.703    25.298    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I0_O)        0.118    25.416 r  design_1_i/fadd_top_0/inst/u1/y[23]_INST_0/O
                         net (fo=1, routed)           0.000    25.416    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/d[23]
    SLICE_X1Y73          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.491     8.539    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X1Y73          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                         clock pessimism              0.564     9.103    
                         clock uncertainty           -0.074     9.029    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)        0.047     9.076    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                         -25.416    
  -------------------------------------------------------------------
                         slack                                -16.340    

Slack (VIOLATED) :        -16.280ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        26.267ns  (logic 8.537ns (32.501%)  route 17.730ns (67.499%))
  Logic Levels:           39  (CARRY4=14 LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=14)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 8.542 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.543    -0.924    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X11Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/Q
                         net (fo=11, routed)          0.612     0.145    design_1_i/fadd_top_0/inst/u1/x2[24]
    SLICE_X11Y69         LUT4 (Prop_lut4_I1_O)        0.124     0.269 r  design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.571     0.840    design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17/O
                         net (fo=6, routed)           0.573     1.537    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.124     1.661 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77/O
                         net (fo=1, routed)           0.000     1.661    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.193 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.193    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.307 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.307    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.578 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_23/CO[0]
                         net (fo=14, routed)          0.693     3.271    design_1_i/fadd_top_0/inst/u1/p_0_in
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.373     3.644 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44/O
                         net (fo=4, routed)           0.544     4.189    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I3_O)        0.124     4.313 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25/O
                         net (fo=45, routed)          0.621     4.934    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.124     5.058 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10/O
                         net (fo=78, routed)          0.790     5.848    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.124     5.972 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77/O
                         net (fo=2, routed)           0.901     6.873    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77_n_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.124     6.997 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64/O
                         net (fo=4, routed)           0.572     7.569    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.693 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60/O
                         net (fo=4, routed)           0.629     8.322    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     8.446 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11/O
                         net (fo=2, routed)           0.620     9.066    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.464 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.464    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.578    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.692    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.806    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.920    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.034    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.273 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_2/O[2]
                         net (fo=119, routed)         1.214    11.486    design_1_i/fadd_top_0/inst/u1/O[0]
    SLICE_X10Y70         LUT2 (Prop_lut2_I0_O)        0.328    11.814 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134/O
                         net (fo=1, routed)           0.594    12.408    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.328    12.736 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114/O
                         net (fo=1, routed)           0.810    13.546    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.670 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71/O
                         net (fo=1, routed)           0.645    14.315    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    14.439 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42/O
                         net (fo=2, routed)           0.438    14.876    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24/O
                         net (fo=2, routed)           0.670    15.670    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124    15.794 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_11/O
                         net (fo=44, routed)          0.627    16.421    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_2_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124    16.545 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6/O
                         net (fo=1, routed)           0.000    16.545    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.943 r  design_1_i/fadd_top_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    16.943    design_1_i/fadd_top_0/inst/u1/eyf_carry_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.256 r  design_1_i/fadd_top_0/inst/u1/eyf_carry__0/O[3]
                         net (fo=4, routed)           0.908    18.164    design_1_i/fadd_top_0/inst/u1/eyf[7]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.306    18.470 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.162    18.632    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.124    18.756 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1/O
                         net (fo=42, routed)          0.528    19.283    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1_n_0
    SLICE_X4Y75          LUT2 (Prop_lut2_I1_O)        0.124    19.407 r  design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4/O
                         net (fo=29, routed)          0.594    20.002    design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    20.126 r  design_1_i/fadd_top_0/inst/u1/y[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.365    20.491    design_1_i/fadd_top_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.071 r  design_1_i/fadd_top_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/fadd_top_0/inst/u1/myr0_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.384 r  design_1_i/fadd_top_0/inst/u1/myr0_carry__0/O[3]
                         net (fo=1, routed)           0.594    21.978    design_1_i/fadd_top_0/inst/u1/myr0[8]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.335    22.313 r  design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.721    23.033    design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.327    23.360 r  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12/O
                         net (fo=1, routed)           1.110    24.471    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124    24.595 f  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4/O
                         net (fo=13, routed)          0.624    25.219    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I0_O)        0.124    25.343 r  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0/O
                         net (fo=1, routed)           0.000    25.343    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/d[26]
    SLICE_X1Y78          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.494     8.542    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X1Y78          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][26]/C
                         clock pessimism              0.564     9.106    
                         clock uncertainty           -0.074     9.032    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)        0.031     9.063    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][26]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                         -25.343    
  -------------------------------------------------------------------
                         slack                                -16.280    

Slack (VIOLATED) :        -16.196ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        26.181ns  (logic 8.537ns (32.608%)  route 17.644ns (67.392%))
  Logic Levels:           39  (CARRY4=14 LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=14)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 8.540 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.543    -0.924    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X11Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][24]/Q
                         net (fo=11, routed)          0.612     0.145    design_1_i/fadd_top_0/inst/u1/x2[24]
    SLICE_X11Y69         LUT4 (Prop_lut4_I1_O)        0.124     0.269 r  design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12/O
                         net (fo=2, routed)           0.571     0.840    design_1_i/fadd_top_0/inst/u1/sel2_carry__1_i_12_n_0
    SLICE_X10Y68         LUT5 (Prop_lut5_I1_O)        0.124     0.964 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17/O
                         net (fo=6, routed)           0.573     1.537    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.124     1.661 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77/O
                         net (fo=1, routed)           0.000     1.661    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_77_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.193 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000     2.193    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_45_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.307 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.307    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_43_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.578 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_23/CO[0]
                         net (fo=14, routed)          0.693     3.271    design_1_i/fadd_top_0/inst/u1/p_0_in
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.373     3.644 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44/O
                         net (fo=4, routed)           0.544     4.189    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_44_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I3_O)        0.124     4.313 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25/O
                         net (fo=45, routed)          0.621     4.934    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_25_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.124     5.058 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10/O
                         net (fo=78, routed)          0.790     5.848    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_10_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.124     5.972 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77/O
                         net (fo=2, routed)           0.901     6.873    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_77_n_0
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.124     6.997 f  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64/O
                         net (fo=4, routed)           0.572     7.569    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_64_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I3_O)        0.124     7.693 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60/O
                         net (fo=4, routed)           0.629     8.322    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_60_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.124     8.446 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11/O
                         net (fo=2, routed)           0.620     9.066    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_11_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.464 r  design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.464    design_1_i/fadd_top_0/inst/u1/y[7]_INST_0_i_9_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.578 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000     9.578    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_60_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.692    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_59_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.806    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_30_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.920    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_16_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.034    design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_5_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.273 r  design_1_i/fadd_top_0/inst/u1/ovf_INST_0_i_2/O[2]
                         net (fo=119, routed)         1.214    11.486    design_1_i/fadd_top_0/inst/u1/O[0]
    SLICE_X10Y70         LUT2 (Prop_lut2_I0_O)        0.328    11.814 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134/O
                         net (fo=1, routed)           0.594    12.408    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_134_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I1_O)        0.328    12.736 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114/O
                         net (fo=1, routed)           0.810    13.546    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_114_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.670 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71/O
                         net (fo=1, routed)           0.645    14.315    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_71_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I3_O)        0.124    14.439 f  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42/O
                         net (fo=2, routed)           0.438    14.876    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_42_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    15.000 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24/O
                         net (fo=2, routed)           0.670    15.670    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_24_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I1_O)        0.124    15.794 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_11/O
                         net (fo=44, routed)          0.627    16.421    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_2_n_0
    SLICE_X7Y73          LUT2 (Prop_lut2_I1_O)        0.124    16.545 r  design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6/O
                         net (fo=1, routed)           0.000    16.545    design_1_i/fadd_top_0/inst/u1/eyf_carry_i_6_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.943 r  design_1_i/fadd_top_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    16.943    design_1_i/fadd_top_0/inst/u1/eyf_carry_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.256 r  design_1_i/fadd_top_0/inst/u1/eyf_carry__0/O[3]
                         net (fo=4, routed)           0.908    18.164    design_1_i/fadd_top_0/inst/u1/eyf[7]
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.306    18.470 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.162    18.632    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_3_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.124    18.756 f  design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1/O
                         net (fo=42, routed)          0.528    19.283    design_1_i/fadd_top_0/inst/u1/y[26]_INST_0_i_1_n_0
    SLICE_X4Y75          LUT2 (Prop_lut2_I1_O)        0.124    19.407 r  design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4/O
                         net (fo=29, routed)          0.594    20.002    design_1_i/fadd_top_0/inst/u1/y[20]_INST_0_i_4_n_0
    SLICE_X3Y72          LUT6 (Prop_lut6_I4_O)        0.124    20.126 r  design_1_i/fadd_top_0/inst/u1/y[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.365    20.491    design_1_i/fadd_top_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X5Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    21.071 r  design_1_i/fadd_top_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.071    design_1_i/fadd_top_0/inst/u1/myr0_carry_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.384 r  design_1_i/fadd_top_0/inst/u1/myr0_carry__0/O[3]
                         net (fo=1, routed)           0.594    21.978    design_1_i/fadd_top_0/inst/u1/myr0[8]
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.335    22.313 r  design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1/O
                         net (fo=3, routed)           0.721    23.033    design_1_i/fadd_top_0/inst/u1/y[8]_INST_0_i_1_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.327    23.360 r  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12/O
                         net (fo=1, routed)           1.110    24.471    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_12_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124    24.595 f  design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4/O
                         net (fo=13, routed)          0.538    25.133    design_1_i/fadd_top_0/inst/u1/y[27]_INST_0_i_4_n_0
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.124    25.257 r  design_1_i/fadd_top_0/inst/u1/y[25]_INST_0/O
                         net (fo=1, routed)           0.000    25.257    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/d[25]
    SLICE_X0Y77          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         1.492     8.540    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X0Y77          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][25]/C
                         clock pessimism              0.564     9.104    
                         clock uncertainty           -0.074     9.030    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.031     9.061    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][25]
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                         -25.257    
  -------------------------------------------------------------------
                         slack                                -16.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.579    -0.568    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X1Y73          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/Q
                         net (fo=1, routed)           0.101    -0.326    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][23]
    SLICE_X2Y72          SRL16E                                       r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.849    -0.806    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X2Y72          SRL16E                                       r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/CLK
                         clock pessimism              0.253    -0.553    
    SLICE_X2Y72          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.370    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.586    -0.561    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X3Y66          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/Q
                         net (fo=1, routed)           0.113    -0.307    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][7]
    SLICE_X2Y65          SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.855    -0.799    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X2Y65          SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/CLK
                         clock pessimism              0.253    -0.546    
    SLICE_X2Y65          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.363    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.556    -0.591    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X11Y67         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/Q
                         net (fo=1, routed)           0.113    -0.350    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][23]
    SLICE_X10Y67         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.823    -0.831    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X10Y67         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/CLK
                         clock pessimism              0.253    -0.578    
    SLICE_X10Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.448    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.606%)  route 0.182ns (56.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.578    -0.569    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X1Y75          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/Q
                         net (fo=1, routed)           0.182    -0.246    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][31]
    SLICE_X2Y73          SRL16E                                       r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.846    -0.808    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X2Y73          SRL16E                                       r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/CLK
                         clock pessimism              0.274    -0.534    
    SLICE_X2Y73          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.351    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][29]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.554    -0.593    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X11Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][29]/Q
                         net (fo=1, routed)           0.116    -0.337    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][29]
    SLICE_X8Y69          SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][29]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.822    -0.833    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X8Y69          SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][29]_srl14/CLK
                         clock pessimism              0.274    -0.559    
    SLICE_X8Y69          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.444    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][29]_srl14
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][11]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.581    -0.566    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X1Y72          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][11]/Q
                         net (fo=1, routed)           0.101    -0.324    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][11]
    SLICE_X2Y71          SRL16E                                       r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][11]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.850    -0.805    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X2Y71          SRL16E                                       r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][11]_srl14/CLK
                         clock pessimism              0.253    -0.552    
    SLICE_X2Y71          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.444    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][11]_srl14
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][17]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.581    -0.566    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X0Y72          FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][17]/Q
                         net (fo=1, routed)           0.106    -0.320    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][17]
    SLICE_X2Y72          SRL16E                                       r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][17]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.849    -0.806    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X2Y72          SRL16E                                       r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][17]_srl14/CLK
                         clock pessimism              0.253    -0.553    
    SLICE_X2Y72          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.444    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][17]_srl14
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][12]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.584    -0.563    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X3Y68          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][12]/Q
                         net (fo=1, routed)           0.116    -0.306    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][12]
    SLICE_X2Y68          SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][12]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.853    -0.802    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X2Y68          SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][12]_srl14/CLK
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.433    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][12]_srl14
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][28]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.555    -0.592    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X9Y68          FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/Q
                         net (fo=1, routed)           0.116    -0.335    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][28]
    SLICE_X8Y68          SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][28]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.822    -0.832    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X8Y68          SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][28]_srl14/CLK
                         clock pessimism              0.253    -0.579    
    SLICE_X8Y68          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.462    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][28]_srl14
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][27]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.554    -0.593    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X9Y69          FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][27]/Q
                         net (fo=1, routed)           0.110    -0.342    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][27]
    SLICE_X8Y69          SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][27]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=291, routed)         0.822    -0.833    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X8Y69          SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][27]_srl14/CLK
                         clock pessimism              0.253    -0.580    
    SLICE_X8Y69          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.472    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][27]_srl14
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y63      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y68      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y68      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y68      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y68      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y68      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y68      design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y67     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][20]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][21]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][22]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y72      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y73      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][24]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y73      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][25]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y73      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][26]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y73      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][27]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y73      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][28]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y73      design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][29]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y65      design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y68      design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][16]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y68      design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][17]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y68      design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][18]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y68      design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][19]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y65      design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][1]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y68      design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][20]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y68      design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][21]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y68      design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][22]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y68      design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][23]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



