<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.07.18.17:16:55"
 outputDirectory="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M50DAF484C6GES"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SENSOR_RECON_0_CALIBRATION_RAM_INTERFACE_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SENSOR_RECON_0_CALIBRATION_RAM_INTERFACE_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SENSOR_RECON_0_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SENSOR_RECON_0_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SENSOR_RECON_0_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface
     name="sensor_recon_0_calibration_ram_interface"
     kind="avalon"
     start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="sensor_recon_0_clk" />
   <property name="associatedReset" value="sensor_recon_0_rst" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="writeWaitTime" value="0" />
   <port
       name="sensor_recon_0_calibration_ram_interface_address"
       direction="output"
       role="address"
       width="9" />
   <port
       name="sensor_recon_0_calibration_ram_interface_read"
       direction="output"
       role="read"
       width="1" />
   <port
       name="sensor_recon_0_calibration_ram_interface_readdata"
       direction="input"
       role="readdata"
       width="16" />
   <port
       name="sensor_recon_0_calibration_ram_interface_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="sensor_recon_0_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sensor_recon_0_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="sensor_recon_0_csr" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="16" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="sensor_recon_0_clk" />
   <property name="associatedReset" value="sensor_recon_0_rst" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="sensor_recon_0_csr_address"
       direction="input"
       role="address"
       width="2" />
   <port
       name="sensor_recon_0_csr_read"
       direction="input"
       role="read"
       width="1" />
   <port
       name="sensor_recon_0_csr_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="sensor_recon_0_csr_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="sensor_recon_0_csr_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="sensor_recon_0_csr_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
  </interface>
  <interface name="sensor_recon_0_data_out" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="sensor_recon_0_clk" />
   <property name="associatedReset" value="sensor_recon_0_rst" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="sensor_recon_0_data_out_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port
       name="sensor_recon_0_data_out_data"
       direction="output"
       role="data"
       width="32" />
   <port
       name="sensor_recon_0_data_out_empty"
       direction="output"
       role="empty"
       width="2" />
   <port
       name="sensor_recon_0_data_out_ready"
       direction="input"
       role="ready"
       width="1" />
   <port
       name="sensor_recon_0_data_out_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="sensor_recon_0_data_out_valid"
       direction="output"
       role="valid"
       width="1" />
  </interface>
  <interface name="sensor_recon_0_rst" kind="reset" start="0">
   <property name="associatedClock" value="sensor_recon_0_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="sensor_recon_0_rst_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="sensor_recon_0_sensor" kind="conduit" start="0">
   <property name="associatedClock" value="sensor_recon_0_clk" />
   <property name="associatedReset" value="" />
   <port
       name="sensor_recon_0_sensor_in_adc_data"
       direction="input"
       role="in_adc_data"
       width="5" />
   <port
       name="sensor_recon_0_sensor_in_trg"
       direction="input"
       role="in_trg"
       width="1" />
   <port
       name="sensor_recon_0_sensor_out_adc_clk"
       direction="output"
       role="out_adc_clk"
       width="1" />
   <port
       name="sensor_recon_0_sensor_out_adc_cnv"
       direction="output"
       role="out_adc_cnv"
       width="1" />
   <port
       name="sensor_recon_0_sensor_out_sensor_clk"
       direction="output"
       role="out_sensor_clk"
       width="1" />
   <port
       name="sensor_recon_0_sensor_out_sensor_gain"
       direction="output"
       role="out_sensor_gain"
       width="1" />
   <port
       name="sensor_recon_0_sensor_out_sensor_rst"
       direction="output"
       role="out_sensor_rst"
       width="1" />
  </interface>
  <interface name="sensor_recon_0_status_out" kind="conduit" start="0">
   <property name="associatedClock" value="sensor_recon_0_clk" />
   <property name="associatedReset" value="" />
   <port
       name="sensor_recon_0_status_out_status_out"
       direction="output"
       role="status_out"
       width="8" />
  </interface>
  <interface name="sensor_recon_0_synchro" kind="conduit" start="0">
   <property name="associatedClock" value="sensor_recon_0_clk" />
   <property name="associatedReset" value="" />
   <port
       name="sensor_recon_0_synchro_ext_input"
       direction="input"
       role="ext_input"
       width="8" />
   <port
       name="sensor_recon_0_synchro_serial_rx"
       direction="input"
       role="serial_rx"
       width="1" />
   <port
       name="sensor_recon_0_synchro_serial_tx"
       direction="output"
       role="serial_tx"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="unsaved:1.0:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1721315815,AUTO_SENSOR_RECON_0_CALIBRATION_RAM_INTERFACE_ADDRESS_MAP=,AUTO_SENSOR_RECON_0_CALIBRATION_RAM_INTERFACE_ADDRESS_WIDTH=AddressWidth = -1,AUTO_SENSOR_RECON_0_CLK_CLOCK_DOMAIN=-1,AUTO_SENSOR_RECON_0_CLK_CLOCK_RATE=-1,AUTO_SENSOR_RECON_0_CLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(sensor_recon:1:)"
   instancePathKey="unsaved"
   kind="unsaved"
   version="1.0"
   name="unsaved">
  <parameter name="AUTO_SENSOR_RECON_0_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter
     name="AUTO_SENSOR_RECON_0_CALIBRATION_RAM_INTERFACE_ADDRESS_MAP"
     value="" />
  <parameter name="AUTO_GENERATION_ID" value="1721315815" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_SENSOR_RECON_0_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_SENSOR_RECON_0_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter
     name="AUTO_SENSOR_RECON_0_CALIBRATION_RAM_INTERFACE_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <generatedFiles>
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/unsaved.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/rms.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/stl2sts.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/calibration.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/algo_top_cl_cali_rms.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/sensor_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/serial_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/serial_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/sensor_algo.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/bkg_subtraction_pipe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/cluster_locate.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/data_caled_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/st_splitter16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/div.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/sqrt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/ram4bkg.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/unsaved.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/sensor_recon_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="unsaved">queue size: 0 starting:unsaved "unsaved"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="unsaved"><![CDATA["<b>unsaved</b>" reuses <b>sensor_recon</b> "<b>submodules/sensor_algo</b>"]]></message>
   <message level="Debug" culprit="unsaved">queue size: 0 starting:sensor_recon "submodules/sensor_algo"</message>
   <message level="Info" culprit="sensor_recon_0"><![CDATA["<b>unsaved</b>" instantiated <b>sensor_recon</b> "<b>sensor_recon_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="sensor_recon:1:"
   instancePathKey="unsaved:.:sensor_recon_0"
   kind="sensor_recon"
   version="1"
   name="sensor_algo">
  <generatedFiles>
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/rms.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/stl2sts.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/calibration.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/algo_top_cl_cali_rms.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/sensor_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/serial_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/serial_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/sensor_algo.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/bkg_subtraction_pipe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/cluster_locate.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/data_caled_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/st_splitter16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/altera_avalon_st_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/div.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/sqrt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/q_sys/synthesis/submodules/ram4bkg.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/auto/work/qinliqing/intelFPGA_lite/19.1/dev_room_qlq/sensor_algo_qsys/sensor_recon_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="unsaved" as="sensor_recon_0" />
  <messages>
   <message level="Debug" culprit="unsaved">queue size: 0 starting:sensor_recon "submodules/sensor_algo"</message>
   <message level="Info" culprit="sensor_recon_0"><![CDATA["<b>unsaved</b>" instantiated <b>sensor_recon</b> "<b>sensor_recon_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
