Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Fri May 26 14:57:32 2017
| Host             : DESKTOP-HQFO937 running 64-bit major release  (build 9200)
| Command          : report_power -file fifo16x4_power_routed.rpt -pb fifo16x4_power_summary_routed.pb -rpx fifo16x4_power_routed.rpx
| Design           : fifo16x4
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.888 |
| Dynamic (W)              | 1.811 |
| Device Static (W)        | 0.076 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 75.6  |
| Junction Temperature (C) | 34.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.133 |      220 |       --- |             --- |
|   LUT as Logic |     0.101 |       82 |     20800 |            0.39 |
|   CARRY4       |     0.013 |       20 |      8150 |            0.25 |
|   BUFG         |     0.011 |        2 |        32 |            6.25 |
|   Register     |     0.008 |       86 |     41600 |            0.21 |
|   Others       |     0.000 |       17 |       --- |             --- |
| Signals        |     0.180 |      165 |       --- |             --- |
| Block RAM      |     0.047 |      0.5 |        50 |            1.00 |
| I/O            |     1.451 |       16 |       106 |           15.09 |
| Static Power   |     0.076 |          |           |                 |
| Total          |     1.888 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.408 |       0.395 |      0.014 |
| Vccaux    |       1.800 |     0.065 |       0.052 |      0.013 |
| Vcco33    |       3.300 |     0.402 |       0.401 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------+-----------+
| Name                                                                   | Power (W) |
+------------------------------------------------------------------------+-----------+
| fifo16x4                                                               |     1.811 |
|   U1                                                                   |     0.202 |
|     U0                                                                 |     0.202 |
|       inst_fifo_gen                                                    |     0.202 |
|         gconvfifo.rf                                                   |     0.202 |
|           grf.rf                                                       |     0.202 |
|             gntv_or_sync_fifo.gl0.rd                                   |     0.060 |
|               gr1.gr1_int.rfwft                                        |     0.022 |
|               grss.rsts                                                |    <0.001 |
|               rpntr                                                    |     0.037 |
|             gntv_or_sync_fifo.gl0.wr                                   |     0.079 |
|               gwss.wsts                                                |     0.009 |
|               wpntr                                                    |     0.070 |
|             gntv_or_sync_fifo.mem                                      |     0.063 |
|               gbm.gbmg.gbmga.ngecc.bmg                                 |     0.055 |
|                 inst_blk_mem_gen                                       |     0.055 |
|                   gnbram.gnativebmg.native_blk_mem_gen                 |     0.055 |
|                     valid.cstr                                         |     0.055 |
|                       ramloop[0].ram.r                                 |     0.055 |
|                         prim_noinit.ram                                |     0.055 |
|             rstblk                                                     |    <0.001 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |     0.000 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |     0.000 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |     0.000 |
|               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |     0.000 |
+------------------------------------------------------------------------+-----------+


