Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bccdd4e37587476a8828c9601a8cde75 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/GitHub/harman_Verilog/zero2oneH_adder/zero2oneH_adder.srcs/sources_1/new/adder.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.storage
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.adder_13bit
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder_2x4
Compiling module xil_defaultlib.digit_splitter
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.BCDtoSEG_decoder
Compiling module xil_defaultlib.fnd_controller
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
