{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus II " "Info: Running Quartus II Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 06 19:50:36 2018 " "Info: Processing started: Sat Oct 06 19:50:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AdderLab -c AdderLab --convert_bdf_to_verilog=\"C:/Users/yongy/Digital Logic/AdderLab/AdderLab.bdf\" " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AdderLab -c AdderLab --convert_bdf_to_verilog=\"C:/Users/yongy/Digital Logic/AdderLab/AdderLab.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderlab.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adderlab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adderlab " "Info: Found entity 1: adderlab" {  } { { "adderlab.bdf" "" { Schematic "C:/Users/yongy/Digital Logic/AdderLab/adderlab.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Info: Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst8 " "Warning: Block or symbol \"OR2\" of instance \"inst8\" overlaps another block or symbol" {  } { { "adderlab.bdf" "" { Schematic "C:/Users/yongy/Digital Logic/AdderLab/adderlab.bdf" { { 280 512 576 328 "inst8" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Cout " "Warning: Pin \"Cout\" is missing source" {  } { { "adderlab.bdf" "" { Schematic "C:/Users/yongy/Digital Logic/AdderLab/adderlab.bdf" { { 296 568 744 312 "Cout" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst4 " "Warning: Primitive \"AND2\" of instance \"inst4\" not used" {  } { { "adderlab.bdf" "" { Schematic "C:/Users/yongy/Digital Logic/AdderLab/adderlab.bdf" { { 224 296 360 272 "inst4" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst5 " "Warning: Primitive \"AND2\" of instance \"inst5\" not used" {  } { { "adderlab.bdf" "" { Schematic "C:/Users/yongy/Digital Logic/AdderLab/adderlab.bdf" { { 280 296 360 328 "inst5" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst6 " "Warning: Primitive \"AND2\" of instance \"inst6\" not used" {  } { { "adderlab.bdf" "" { Schematic "C:/Users/yongy/Digital Logic/AdderLab/adderlab.bdf" { { 336 296 360 384 "inst6" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst7 " "Warning: Primitive \"OR2\" of instance \"inst7\" not used" {  } { { "adderlab.bdf" "" { Schematic "C:/Users/yongy/Digital Logic/AdderLab/adderlab.bdf" { { 232 416 480 280 "inst7" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst8 " "Warning: Primitive \"OR2\" of instance \"inst8\" not used" {  } { { "adderlab.bdf" "" { Schematic "C:/Users/yongy/Digital Logic/AdderLab/adderlab.bdf" { { 280 512 576 328 "inst8" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 7 s Quartus II " "Info: Quartus II Create Verilog File was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 06 19:50:36 2018 " "Info: Processing ended: Sat Oct 06 19:50:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
