// Seed: 23442406
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_6;
  assign id_4 = 1 / 1;
  id_7(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1), .id_4(), .id_5(1), .id_6(1), .id_7(id_3), .id_8(~id_6)
  );
  assign id_4 = id_5;
  always_ff #id_8 id_2 = 1;
  wire id_9;
  assign id_8 = id_7;
  wire id_10;
  tri  id_11 = 1;
  always @(*);
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    output wor   id_4,
    input  tri   id_5,
    output tri   id_6,
    output uwire id_7
);
  assign id_6 = id_3;
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_9, id_9
  );
endmodule
