 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : MAC
Version: U-2022.12-SP7
Date   : Sun Nov 17 22:58:20 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: y_reg_30_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U695/Y (INVX6TS)                         0.07       3.12 f
  U1770/Y (AOI21X2TS)                      0.18       3.30 r
  U1679/Y (XOR2X4TS)                       0.18       3.48 r
  U1678/Y (OAI22X2TS)                      0.13       3.61 f
  y_reg_30_/D (DFFHQX4TS)                  0.00       3.61 f
  data arrival time                                   3.61

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_30_/CK (DFFHQX4TS)                 0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: y_reg_19_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U695/Y (INVX6TS)                         0.07       3.12 f
  U1601/Y (AOI21X2TS)                      0.18       3.30 r
  U1586/Y (XOR2X4TS)                       0.18       3.48 r
  U1660/Y (OAI22X2TS)                      0.13       3.61 f
  y_reg_19_/D (DFFHQX4TS)                  0.00       3.61 f
  data arrival time                                   3.61

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_19_/CK (DFFHQX4TS)                 0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: y_reg_20_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U697/Y (INVX4TS)                         0.07       3.11 f
  U675/Y (AOI21X2TS)                       0.19       3.30 r
  U1661/Y (XOR2X4TS)                       0.18       3.48 r
  U1782/Y (OAI22X2TS)                      0.13       3.61 f
  y_reg_20_/D (DFFHQX4TS)                  0.00       3.61 f
  data arrival time                                   3.61

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_20_/CK (DFFHQX4TS)                 0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: y_reg_29_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U696/Y (INVX6TS)                         0.06       3.11 f
  U1555/Y (AOI21X2TS)                      0.19       3.30 r
  U1759/Y (XOR2X4TS)                       0.18       3.48 r
  U1761/Y (OAI22X2TS)                      0.13       3.61 f
  y_reg_29_/D (DFFHQX8TS)                  0.00       3.61 f
  data arrival time                                   3.61

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_29_/CK (DFFHQX8TS)                 0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: y_reg_22_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U697/Y (INVX4TS)                         0.07       3.11 f
  U1587/Y (AOI21X2TS)                      0.19       3.30 r
  U1547/Y (XOR2X4TS)                       0.18       3.48 r
  U1731/Y (OAI22X2TS)                      0.13       3.61 f
  y_reg_22_/D (DFFHQX8TS)                  0.00       3.61 f
  data arrival time                                   3.61

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_22_/CK (DFFHQX8TS)                 0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: y_reg_26_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U678/Y (INVX4TS)                         0.07       3.11 f
  U1776/Y (AOI21X2TS)                      0.19       3.30 r
  U1675/Y (XOR2X4TS)                       0.18       3.48 r
  U1674/Y (OAI22X2TS)                      0.13       3.61 f
  y_reg_26_/D (DFFHQX8TS)                  0.00       3.61 f
  data arrival time                                   3.61

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_26_/CK (DFFHQX8TS)                 0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: y_reg_24_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U678/Y (INVX4TS)                         0.07       3.11 f
  U1436/Y (AOI21X2TS)                      0.19       3.30 r
  U1747/Y (XOR2X4TS)                       0.18       3.48 r
  U1749/Y (OAI22X2TS)                      0.13       3.61 f
  y_reg_24_/D (DFFHQX8TS)                  0.00       3.61 f
  data arrival time                                   3.61

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_24_/CK (DFFHQX8TS)                 0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: y_reg_28_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U678/Y (INVX4TS)                         0.07       3.11 f
  U1435/Y (AOI21X2TS)                      0.19       3.30 r
  U1743/Y (XOR2X4TS)                       0.18       3.48 r
  U1745/Y (OAI22X2TS)                      0.13       3.61 f
  y_reg_28_/D (DFFHQX8TS)                  0.00       3.61 f
  data arrival time                                   3.61

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_28_/CK (DFFHQX8TS)                 0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: y_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U697/Y (INVX4TS)                         0.07       3.11 f
  U1434/Y (AOI21X2TS)                      0.19       3.30 r
  U1765/Y (XOR2X4TS)                       0.18       3.48 r
  U1768/Y (OAI22X2TS)                      0.13       3.61 f
  y_reg_31_/D (DFFHQX8TS)                  0.00       3.61 f
  data arrival time                                   3.61

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_31_/CK (DFFHQX8TS)                 0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.86


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: accum_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U695/Y (INVX6TS)                         0.07       3.12 f
  U1601/Y (AOI21X2TS)                      0.18       3.30 r
  U1586/Y (XOR2X4TS)                       0.19       3.49 f
  U1850/Y (NOR2X1TS)                       0.14       3.63 r
  accum_reg_19_/D (DFFHQX4TS)              0.00       3.63 r
  data arrival time                                   3.63

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_19_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -3.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.85


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: accum_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U695/Y (INVX6TS)                         0.07       3.12 f
  U1770/Y (AOI21X2TS)                      0.18       3.30 r
  U1679/Y (XOR2X4TS)                       0.19       3.49 f
  U1677/Y (NOR2X1TS)                       0.14       3.63 r
  accum_reg_30_/D (DFFHQX4TS)              0.00       3.63 r
  data arrival time                                   3.63

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_30_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -3.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.85


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: accum_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U697/Y (INVX4TS)                         0.07       3.11 f
  U675/Y (AOI21X2TS)                       0.19       3.30 r
  U1661/Y (XOR2X4TS)                       0.19       3.49 f
  U1846/Y (NOR2X1TS)                       0.14       3.63 r
  accum_reg_20_/D (DFFHQX4TS)              0.00       3.63 r
  data arrival time                                   3.63

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_20_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -3.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.85


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: accum_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U678/Y (INVX4TS)                         0.07       3.11 f
  U1436/Y (AOI21X2TS)                      0.19       3.30 r
  U1747/Y (XOR2X4TS)                       0.19       3.49 f
  U1845/Y (NOR2X1TS)                       0.14       3.63 r
  accum_reg_24_/D (DFFHQX4TS)              0.00       3.63 r
  data arrival time                                   3.63

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_24_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -3.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.85


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: accum_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U678/Y (INVX4TS)                         0.07       3.11 f
  U1776/Y (AOI21X2TS)                      0.19       3.30 r
  U1675/Y (XOR2X4TS)                       0.19       3.49 f
  U1673/Y (NOR2X1TS)                       0.14       3.63 r
  accum_reg_26_/D (DFFHQX4TS)              0.00       3.63 r
  data arrival time                                   3.63

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_26_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -3.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.85


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: accum_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U697/Y (INVX4TS)                         0.07       3.11 f
  U1587/Y (AOI21X2TS)                      0.19       3.30 r
  U1547/Y (XOR2X4TS)                       0.19       3.49 f
  U1847/Y (NOR2X1TS)                       0.14       3.63 r
  accum_reg_22_/D (DFFHQX4TS)              0.00       3.63 r
  data arrival time                                   3.63

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_22_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -3.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.85


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: accum_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U696/Y (INVX6TS)                         0.06       3.11 f
  U1555/Y (AOI21X2TS)                      0.19       3.30 r
  U1759/Y (XOR2X4TS)                       0.19       3.49 f
  U1859/Y (NOR2X1TS)                       0.14       3.63 r
  accum_reg_29_/D (DFFHQX4TS)              0.00       3.63 r
  data arrival time                                   3.63

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_29_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -3.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.85


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: accum_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U678/Y (INVX4TS)                         0.07       3.11 f
  U1435/Y (AOI21X2TS)                      0.19       3.30 r
  U1743/Y (XOR2X4TS)                       0.19       3.49 f
  U1844/Y (NOR2X1TS)                       0.14       3.63 r
  accum_reg_28_/D (DFFHQX4TS)              0.00       3.63 r
  data arrival time                                   3.63

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_28_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -3.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.85


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: accum_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U422/Y (INVX6TS)                         0.08       0.92 f
  U657/Y (OAI22X4TS)                       0.16       1.08 r
  U428/Y (XOR2X4TS)                        0.20       1.28 r
  U1257/Y (XOR2X4TS)                       0.22       1.49 f
  U815/Y (OAI21X4TS)                       0.11       1.60 r
  U1413/Y (OAI2BB1X4TS)                    0.13       1.73 f
  U738/Y (OAI21X2TS)                       0.18       1.91 r
  U458/Y (OAI2BB1X4TS)                     0.13       2.04 f
  U457/Y (XOR2X4TS)                        0.14       2.18 r
  U1293/Y (XOR2X4TS)                       0.22       2.41 f
  U788/Y (NOR2X8TS)                        0.16       2.57 r
  U1396/Y (OAI21X4TS)                      0.12       2.69 f
  U1395/Y (AOI21X4TS)                      0.14       2.82 r
  U1394/Y (OAI21X4TS)                      0.13       2.96 f
  U1656/Y (CLKINVX12TS)                    0.09       3.05 r
  U697/Y (INVX4TS)                         0.07       3.11 f
  U1434/Y (AOI21X2TS)                      0.19       3.30 r
  U1765/Y (XOR2X4TS)                       0.19       3.49 f
  U1848/Y (NOR2X1TS)                       0.14       3.63 r
  accum_reg_31_/D (DFFHQX4TS)              0.00       3.63 r
  data arrival time                                   3.63

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_31_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -3.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.85


  Startpoint: coeff[15] (input port clocked by clk)
  Endpoint: y_reg_25_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[15] (in)                           0.04       0.09 f
  U386/Y (INVX3TS)                         0.10       0.19 r
  U446/Y (INVX8TS)                         0.07       0.27 f
  U328/Y (INVX6TS)                         0.10       0.37 r
  U239/Y (CLKXOR2X2TS)                     0.42       0.79 f
  U347/Y (OR2X8TS)                         0.29       1.08 f
  U491/Y (NAND2X6TS)                       0.09       1.17 r
  U1287/Y (XOR2X4TS)                       0.23       1.40 r
  U638/Y (XOR2X4TS)                        0.30       1.69 r
  U1195/Y (XOR2X4TS)                       0.21       1.90 r
  U1286/Y (XOR2X4TS)                       0.21       2.11 r
  U1285/Y (OAI2BB1X4TS)                    0.30       2.41 r
  U624/Y (NAND2X2TS)                       0.10       2.51 f
  U1652/Y (OA21X4TS)                       0.31       2.82 f
  U451/Y (NAND2X8TS)                       0.11       2.93 r
  U107/Y (INVX4TS)                         0.09       3.02 f
  U1483/Y (OAI21X2TS)                      0.19       3.21 r
  U674/Y (AOI21X4TS)                       0.11       3.32 f
  U1482/Y (XOR2X4TS)                       0.14       3.46 r
  U1481/Y (OAI22X2TS)                      0.14       3.60 f
  y_reg_25_/D (DFFHQX8TS)                  0.00       3.60 f
  data arrival time                                   3.60

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_25_/CK (DFFHQX8TS)                 0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.85


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: y_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U805/Y (OAI22X4TS)                       0.20       1.08 r
  U1185/Y (INVX2TS)                        0.13       1.21 f
  U1045/Y (NAND2BX2TS)                     0.08       1.29 r
  U781/Y (AO21X4TS)                        0.21       1.51 r
  U1354/Y (XOR2X4TS)                       0.15       1.66 r
  U1353/Y (XOR2X4TS)                       0.26       1.92 r
  U1352/Y (XOR2X4TS)                       0.28       2.20 r
  U853/Y (NAND2X4TS)                       0.15       2.35 f
  U1226/Y (AOI21X4TS)                      0.17       2.52 r
  U1260/Y (OAI21X4TS)                      0.12       2.64 f
  U1562/Y (AO21X4TS)                       0.30       2.95 f
  U1798/Y (AOI21X1TS)                      0.18       3.12 r
  U1694/Y (XNOR2X1TS)                      0.20       3.33 r
  U1801/Y (OAI22X1TS)                      0.19       3.51 f
  y_reg_15_/D (DFFQX1TS)                   0.00       3.51 f
  data arrival time                                   3.51

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_15_/CK (DFFQX1TS)                  0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -3.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.84


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: accum_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U805/Y (OAI22X4TS)                       0.20       1.08 r
  U1185/Y (INVX2TS)                        0.13       1.21 f
  U1045/Y (NAND2BX2TS)                     0.08       1.29 r
  U781/Y (AO21X4TS)                        0.21       1.51 r
  U1354/Y (XOR2X4TS)                       0.15       1.66 r
  U1353/Y (XOR2X4TS)                       0.26       1.92 r
  U1352/Y (XOR2X4TS)                       0.28       2.20 r
  U853/Y (NAND2X4TS)                       0.15       2.35 f
  U1226/Y (AOI21X4TS)                      0.17       2.52 r
  U1260/Y (OAI21X4TS)                      0.12       2.64 f
  U1562/Y (AO21X4TS)                       0.30       2.95 f
  U1641/Y (AOI21X1TS)                      0.21       3.15 r
  U360/Y (XNOR2X2TS)                       0.21       3.37 r
  U1591/Y (NOR2XLTS)                       0.15       3.52 f
  accum_reg_16_/D (DFFX4TS)                0.00       3.52 f
  data arrival time                                   3.52

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_16_/CK (DFFX4TS)               0.00       2.00 r
  library setup time                      -0.32       1.68
  data required time                                  1.68
  -----------------------------------------------------------
  data required time                                  1.68
  data arrival time                                  -3.52
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.84


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: y_reg_21_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U399/Y (NAND3BX2TS)                      0.16       0.76 f
  U1054/Y (NAND2X4TS)                      0.14       0.90 r
  U504/Y (NAND2X4TS)                       0.10       1.00 f
  U1477/Y (XNOR2X4TS)                      0.21       1.21 r
  U1301/Y (XOR2X4TS)                       0.21       1.42 r
  U1299/Y (OAI21X2TS)                      0.16       1.58 f
  U1304/Y (OAI2BB1X4TS)                    0.12       1.69 r
  U1296/Y (XOR2X4TS)                       0.22       1.91 r
  U1294/Y (XOR2X4TS)                       0.20       2.11 r
  U1293/Y (XOR2X4TS)                       0.31       2.42 r
  U788/Y (NOR2X8TS)                        0.15       2.57 f
  U1313/Y (NOR2X8TS)                       0.11       2.68 r
  U1398/Y (NAND2X4TS)                      0.09       2.77 f
  U1394/Y (OAI21X4TS)                      0.19       2.97 r
  U1656/Y (CLKINVX12TS)                    0.13       3.10 f
  U695/Y (INVX6TS)                         0.10       3.20 r
  U1778/Y (AOI21X4TS)                      0.10       3.30 f
  U1779/Y (XOR2X4TS)                       0.14       3.45 r
  U1621/Y (OAI22X2TS)                      0.14       3.58 f
  y_reg_21_/D (DFFHQX8TS)                  0.00       3.58 f
  data arrival time                                   3.58

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_21_/CK (DFFHQX8TS)                 0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.58
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.83


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: accum_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U805/Y (OAI22X4TS)                       0.20       1.08 r
  U1185/Y (INVX2TS)                        0.13       1.21 f
  U1045/Y (NAND2BX2TS)                     0.08       1.29 r
  U781/Y (AO21X4TS)                        0.21       1.51 r
  U1354/Y (XOR2X4TS)                       0.15       1.66 r
  U1353/Y (XOR2X4TS)                       0.26       1.92 r
  U1352/Y (XOR2X4TS)                       0.28       2.20 r
  U853/Y (NAND2X4TS)                       0.15       2.35 f
  U1226/Y (AOI21X4TS)                      0.17       2.52 r
  U1260/Y (OAI21X4TS)                      0.12       2.64 f
  U1562/Y (AO21X4TS)                       0.30       2.95 f
  U1798/Y (AOI21X1TS)                      0.18       3.12 r
  U1694/Y (XNOR2X1TS)                      0.20       3.33 r
  U1590/Y (NOR2XLTS)                       0.17       3.50 f
  accum_reg_15_/D (DFFX4TS)                0.00       3.50 f
  data arrival time                                   3.50

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_15_/CK (DFFX4TS)               0.00       2.00 r
  library setup time                      -0.32       1.68
  data required time                                  1.68
  -----------------------------------------------------------
  data required time                                  1.68
  data arrival time                                  -3.50
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.82


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: y_reg_27_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U388/Y (INVX6TS)                         0.08       0.93 f
  U740/Y (OAI22X4TS)                       0.14       1.07 r
  U352/Y (OAI2BB1X1TS)                     0.16       1.22 f
  U1126/Y (OAI2BB1X2TS)                    0.15       1.38 r
  U1629/Y (XOR2X4TS)                       0.23       1.60 r
  U1212/Y (XOR2X4TS)                       0.21       1.82 r
  U146/Y (OAI21X1TS)                       0.18       2.00 f
  U956/Y (OAI2BB1X2TS)                     0.17       2.17 r
  U549/Y (NAND2X4TS)                       0.12       2.29 f
  U1023/Y (NAND2X4TS)                      0.10       2.39 r
  U134/Y (CLKINVX6TS)                      0.12       2.51 f
  U484/Y (NAND2X4TS)                       0.12       2.63 r
  U632/Y (NAND2X8TS)                       0.11       2.74 f
  U643/Y (NOR2X8TS)                        0.12       2.85 r
  U1179/Y (NAND2X2TS)                      0.17       3.03 f
  U374/Y (NOR2X4TS)                        0.15       3.18 r
  U613/Y (AOI21X4TS)                       0.12       3.29 f
  U1672/Y (XOR2X4TS)                       0.14       3.44 r
  U1671/Y (OAI22X2TS)                      0.14       3.58 f
  y_reg_27_/D (DFFHQX8TS)                  0.00       3.58 f
  data arrival time                                   3.58

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_27_/CK (DFFHQX8TS)                 0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.58
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.82


  Startpoint: coeff[15] (input port clocked by clk)
  Endpoint: accum_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[15] (in)                           0.04       0.09 f
  U386/Y (INVX3TS)                         0.10       0.19 r
  U446/Y (INVX8TS)                         0.07       0.27 f
  U328/Y (INVX6TS)                         0.10       0.37 r
  U239/Y (CLKXOR2X2TS)                     0.42       0.79 f
  U347/Y (OR2X8TS)                         0.29       1.08 f
  U491/Y (NAND2X6TS)                       0.09       1.17 r
  U1287/Y (XOR2X4TS)                       0.23       1.40 r
  U638/Y (XOR2X4TS)                        0.30       1.69 r
  U1195/Y (XOR2X4TS)                       0.21       1.90 r
  U1286/Y (XOR2X4TS)                       0.21       2.11 r
  U1285/Y (OAI2BB1X4TS)                    0.30       2.41 r
  U624/Y (NAND2X2TS)                       0.10       2.51 f
  U1652/Y (OA21X4TS)                       0.31       2.82 f
  U451/Y (NAND2X8TS)                       0.11       2.93 r
  U107/Y (INVX4TS)                         0.09       3.02 f
  U1483/Y (OAI21X2TS)                      0.19       3.21 r
  U674/Y (AOI21X4TS)                       0.11       3.32 f
  U1482/Y (XOR2X4TS)                       0.14       3.46 r
  U353/Y (NOR2X2TS)                        0.11       3.57 f
  accum_reg_25_/D (DFFHQX4TS)              0.00       3.57 f
  data arrival time                                   3.57

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_25_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.81


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: y_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U805/Y (OAI22X4TS)                       0.20       1.08 r
  U1185/Y (INVX2TS)                        0.13       1.21 f
  U1045/Y (NAND2BX2TS)                     0.08       1.29 r
  U781/Y (AO21X4TS)                        0.21       1.51 r
  U1354/Y (XOR2X4TS)                       0.15       1.66 r
  U1353/Y (XOR2X4TS)                       0.26       1.92 r
  U1352/Y (XOR2X4TS)                       0.28       2.20 r
  U853/Y (NAND2X4TS)                       0.15       2.35 f
  U1226/Y (AOI21X4TS)                      0.17       2.52 r
  U1260/Y (OAI21X4TS)                      0.12       2.64 f
  U1562/Y (AO21X4TS)                       0.30       2.95 f
  U1681/Y (AOI21X2TS)                      0.21       3.16 r
  U346/Y (XNOR2X4TS)                       0.18       3.34 r
  U339/Y (OAI22X1TS)                       0.15       3.48 f
  y_reg_17_/D (DFFQX1TS)                   0.00       3.48 f
  data arrival time                                   3.48

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_17_/CK (DFFQX1TS)                  0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -3.48
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.81


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: y_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U805/Y (OAI22X4TS)                       0.20       1.08 r
  U1185/Y (INVX2TS)                        0.13       1.21 f
  U1045/Y (NAND2BX2TS)                     0.08       1.29 r
  U781/Y (AO21X4TS)                        0.21       1.51 r
  U1354/Y (XOR2X4TS)                       0.15       1.66 r
  U1353/Y (XOR2X4TS)                       0.26       1.92 r
  U1352/Y (XOR2X4TS)                       0.28       2.20 r
  U853/Y (NAND2X4TS)                       0.15       2.35 f
  U1226/Y (AOI21X4TS)                      0.17       2.52 r
  U1260/Y (OAI21X4TS)                      0.12       2.64 f
  U1562/Y (AO21X4TS)                       0.30       2.95 f
  U1641/Y (AOI21X1TS)                      0.21       3.15 r
  U360/Y (XNOR2X2TS)                       0.21       3.37 r
  U1869/Y (OAI22X1TS)                      0.18       3.54 f
  y_reg_16_/D (DFFHQX4TS)                  0.00       3.54 f
  data arrival time                                   3.54

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_16_/CK (DFFHQX4TS)                 0.00       2.00 r
  library setup time                      -0.26       1.74
  data required time                                  1.74
  -----------------------------------------------------------
  data required time                                  1.74
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.80


  Startpoint: coeff[9] (input port clocked by clk)
  Endpoint: y_reg_23_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[9] (in)                            0.05       0.10 r
  U924/Y (BUFX6TS)                         0.18       0.28 r
  U705/Y (XOR2X4TS)                        0.24       0.52 r
  U480/Y (NAND2X6TS)                       0.17       0.69 f
  U1214/Y (OAI21X4TS)                      0.20       0.89 r
  U1302/Y (XOR2X4TS)                       0.24       1.13 r
  U389/Y (XOR2X4TS)                        0.19       1.33 r
  U1206/Y (XOR2X4TS)                       0.20       1.53 r
  U540/Y (XOR2X1TS)                        0.28       1.81 f
  U1386/Y (OAI21X2TS)                      0.14       1.95 r
  U430/Y (OAI2BB1X4TS)                     0.13       2.08 f
  U838/Y (BUFX4TS)                         0.17       2.25 f
  U1199/Y (OAI21X4TS)                      0.08       2.32 r
  U1611/Y (OAI2BB1X4TS)                    0.12       2.45 f
  U372/Y (NOR2X6TS)                        0.14       2.59 r
  U1655/Y (OAI21X4TS)                      0.13       2.72 f
  U1609/Y (NAND2X4TS)                      0.10       2.83 r
  U451/Y (NAND2X8TS)                       0.09       2.92 f
  U1388/Y (AOI21X1TS)                      0.20       3.12 r
  U1662/Y (OAI2BB1X2TS)                    0.15       3.27 f
  U1579/Y (XOR2X4TS)                       0.15       3.42 r
  U1773/Y (OAI22X2TS)                      0.13       3.55 f
  y_reg_23_/D (DFFHQX4TS)                  0.00       3.55 f
  data arrival time                                   3.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_23_/CK (DFFHQX4TS)                 0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.80


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: accum_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U399/Y (NAND3BX2TS)                      0.16       0.76 f
  U1054/Y (NAND2X4TS)                      0.14       0.90 r
  U504/Y (NAND2X4TS)                       0.10       1.00 f
  U1477/Y (XNOR2X4TS)                      0.21       1.21 r
  U1301/Y (XOR2X4TS)                       0.21       1.42 r
  U1299/Y (OAI21X2TS)                      0.16       1.58 f
  U1304/Y (OAI2BB1X4TS)                    0.12       1.69 r
  U1296/Y (XOR2X4TS)                       0.22       1.91 r
  U1294/Y (XOR2X4TS)                       0.20       2.11 r
  U1293/Y (XOR2X4TS)                       0.31       2.42 r
  U788/Y (NOR2X8TS)                        0.15       2.57 f
  U1313/Y (NOR2X8TS)                       0.11       2.68 r
  U1398/Y (NAND2X4TS)                      0.09       2.77 f
  U1394/Y (OAI21X4TS)                      0.19       2.97 r
  U1656/Y (CLKINVX12TS)                    0.13       3.10 f
  U695/Y (INVX6TS)                         0.10       3.20 r
  U1778/Y (AOI21X4TS)                      0.10       3.30 f
  U1779/Y (XOR2X4TS)                       0.14       3.45 r
  U354/Y (NOR2X2TS)                        0.11       3.56 f
  accum_reg_21_/D (DFFHQX8TS)              0.00       3.56 f
  data arrival time                                   3.56

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_21_/CK (DFFHQX8TS)             0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.56
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.79


  Startpoint: coeff[9] (input port clocked by clk)
  Endpoint: accum_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[9] (in)                            0.05       0.10 r
  U924/Y (BUFX6TS)                         0.18       0.28 r
  U705/Y (XOR2X4TS)                        0.24       0.52 r
  U480/Y (NAND2X6TS)                       0.17       0.69 f
  U1214/Y (OAI21X4TS)                      0.20       0.89 r
  U1302/Y (XOR2X4TS)                       0.24       1.13 r
  U389/Y (XOR2X4TS)                        0.19       1.33 r
  U1206/Y (XOR2X4TS)                       0.20       1.53 r
  U540/Y (XOR2X1TS)                        0.28       1.81 f
  U1386/Y (OAI21X2TS)                      0.14       1.95 r
  U430/Y (OAI2BB1X4TS)                     0.13       2.08 f
  U838/Y (BUFX4TS)                         0.17       2.25 f
  U1199/Y (OAI21X4TS)                      0.08       2.32 r
  U1611/Y (OAI2BB1X4TS)                    0.12       2.45 f
  U372/Y (NOR2X6TS)                        0.14       2.59 r
  U1655/Y (OAI21X4TS)                      0.13       2.72 f
  U1609/Y (NAND2X4TS)                      0.10       2.83 r
  U451/Y (NAND2X8TS)                       0.09       2.92 f
  U1388/Y (AOI21X1TS)                      0.20       3.12 r
  U1662/Y (OAI2BB1X2TS)                    0.15       3.27 f
  U1579/Y (XOR2X4TS)                       0.16       3.43 f
  U77/Y (NOR2X1TS)                         0.14       3.57 r
  accum_reg_23_/D (DFFHQX4TS)              0.00       3.57 r
  data arrival time                                   3.57

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_23_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -3.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.79


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: accum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U427/Y (NAND2X8TS)                       0.13       0.74 f
  U265/Y (INVX6TS)                         0.11       0.85 r
  U388/Y (INVX6TS)                         0.08       0.93 f
  U740/Y (OAI22X4TS)                       0.14       1.07 r
  U352/Y (OAI2BB1X1TS)                     0.16       1.22 f
  U1126/Y (OAI2BB1X2TS)                    0.15       1.38 r
  U1629/Y (XOR2X4TS)                       0.23       1.60 r
  U1212/Y (XOR2X4TS)                       0.21       1.82 r
  U146/Y (OAI21X1TS)                       0.18       2.00 f
  U956/Y (OAI2BB1X2TS)                     0.17       2.17 r
  U549/Y (NAND2X4TS)                       0.12       2.29 f
  U1023/Y (NAND2X4TS)                      0.10       2.39 r
  U134/Y (CLKINVX6TS)                      0.12       2.51 f
  U484/Y (NAND2X4TS)                       0.12       2.63 r
  U632/Y (NAND2X8TS)                       0.11       2.74 f
  U643/Y (NOR2X8TS)                        0.12       2.85 r
  U1179/Y (NAND2X2TS)                      0.17       3.03 f
  U374/Y (NOR2X4TS)                        0.15       3.18 r
  U613/Y (AOI21X4TS)                       0.12       3.29 f
  U1672/Y (XOR2X4TS)                       0.14       3.44 r
  U341/Y (NOR2X2TS)                        0.11       3.55 f
  accum_reg_27_/D (DFFHQX4TS)              0.00       3.55 f
  data arrival time                                   3.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_27_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.78


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: y_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U821/Y (OAI22X2TS)                       0.18       1.07 r
  U1540/Y (XOR2X4TS)                       0.23       1.30 r
  U794/Y (XOR2X4TS)                        0.20       1.51 r
  U791/Y (XOR2X4TS)                        0.19       1.70 r
  U787/S (ADDFHX2TS)                       0.41       2.10 r
  U1668/Y (NAND2BX4TS)                     0.12       2.22 f
  U1263/Y (OAI21X4TS)                      0.17       2.39 r
  U1262/Y (AOI21X4TS)                      0.09       2.48 f
  U1260/Y (OAI21X4TS)                      0.16       2.65 r
  U1584/Y (CLKBUFX2TS)                     0.20       2.84 r
  U1791/Y (INVX2TS)                        0.07       2.92 f
  U1685/Y (OAI21X2TS)                      0.17       3.09 r
  U1684/Y (XNOR2X4TS)                      0.20       3.29 f
  U936/Y (NAND2X2TS)                       0.09       3.37 r
  U1795/Y (OAI2BB1X1TS)                    0.09       3.46 f
  y_reg_13_/D (DFFQX1TS)                   0.00       3.46 f
  data arrival time                                   3.46

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_13_/CK (DFFQX1TS)                  0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.78


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: accum_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U399/Y (NAND3BX2TS)                      0.16       0.76 f
  U1054/Y (NAND2X4TS)                      0.14       0.90 r
  U504/Y (NAND2X4TS)                       0.10       1.00 f
  U1477/Y (XNOR2X4TS)                      0.21       1.21 r
  U1301/Y (XOR2X4TS)                       0.21       1.42 r
  U1299/Y (OAI21X2TS)                      0.16       1.58 f
  U1304/Y (OAI2BB1X4TS)                    0.12       1.69 r
  U1296/Y (XOR2X4TS)                       0.22       1.91 r
  U1294/Y (XOR2X4TS)                       0.20       2.11 r
  U1293/Y (XOR2X4TS)                       0.31       2.42 r
  U788/Y (NOR2X8TS)                        0.15       2.57 f
  U1313/Y (NOR2X8TS)                       0.11       2.68 r
  U1398/Y (NAND2X4TS)                      0.09       2.77 f
  U1394/Y (OAI21X4TS)                      0.19       2.97 r
  U1656/Y (CLKINVX12TS)                    0.13       3.10 f
  U696/Y (INVX6TS)                         0.09       3.19 r
  U1688/Y (XNOR2X4TS)                      0.14       3.33 r
  U1682/Y (INVX2TS)                        0.11       3.44 f
  U1861/Y (NOR2X1TS)                       0.11       3.55 r
  accum_reg_18_/D (DFFHQX2TS)              0.00       3.55 r
  data arrival time                                   3.55

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_18_/CK (DFFHQX2TS)             0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.78


  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: y_reg_18_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[14] (in)                           0.03       0.08 r
  U907/Y (BUFX4TS)                         0.17       0.25 r
  U1278/Y (XOR2X4TS)                       0.23       0.48 f
  U737/Y (INVX8TS)                         0.13       0.61 r
  U399/Y (NAND3BX2TS)                      0.16       0.76 f
  U1054/Y (NAND2X4TS)                      0.14       0.90 r
  U504/Y (NAND2X4TS)                       0.10       1.00 f
  U1477/Y (XNOR2X4TS)                      0.21       1.21 r
  U1301/Y (XOR2X4TS)                       0.21       1.42 r
  U1299/Y (OAI21X2TS)                      0.16       1.58 f
  U1304/Y (OAI2BB1X4TS)                    0.12       1.69 r
  U1296/Y (XOR2X4TS)                       0.22       1.91 r
  U1294/Y (XOR2X4TS)                       0.20       2.11 r
  U1293/Y (XOR2X4TS)                       0.31       2.42 r
  U788/Y (NOR2X8TS)                        0.15       2.57 f
  U1313/Y (NOR2X8TS)                       0.11       2.68 r
  U1398/Y (NAND2X4TS)                      0.09       2.77 f
  U1394/Y (OAI21X4TS)                      0.19       2.97 r
  U1656/Y (CLKINVX12TS)                    0.13       3.10 f
  U696/Y (INVX6TS)                         0.09       3.19 r
  U1688/Y (XNOR2X4TS)                      0.16       3.35 f
  U1870/Y (NAND2X2TS)                      0.09       3.44 r
  U935/Y (OAI2BB1X2TS)                     0.08       3.53 f
  y_reg_18_/D (DFFHQX8TS)                  0.00       3.53 f
  data arrival time                                   3.53

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_18_/CK (DFFHQX8TS)                 0.00       2.00 r
  library setup time                      -0.24       1.76
  data required time                                  1.76
  -----------------------------------------------------------
  data required time                                  1.76
  data arrival time                                  -3.53
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.77


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: accum_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U821/Y (OAI22X2TS)                       0.18       1.07 r
  U1540/Y (XOR2X4TS)                       0.23       1.30 r
  U794/Y (XOR2X4TS)                        0.20       1.51 r
  U791/Y (XOR2X4TS)                        0.19       1.70 r
  U787/S (ADDFHX2TS)                       0.41       2.10 r
  U1668/Y (NAND2BX4TS)                     0.12       2.22 f
  U1263/Y (OAI21X4TS)                      0.17       2.39 r
  U1262/Y (AOI21X4TS)                      0.09       2.48 f
  U1260/Y (OAI21X4TS)                      0.16       2.65 r
  U1584/Y (CLKBUFX2TS)                     0.20       2.84 r
  U1791/Y (INVX2TS)                        0.07       2.92 f
  U1685/Y (OAI21X2TS)                      0.17       3.09 r
  U1684/Y (XNOR2X4TS)                      0.19       3.27 r
  U1802/Y (INVX2TS)                        0.12       3.39 f
  U1019/Y (NOR2X2TS)                       0.09       3.49 r
  accum_reg_13_/D (DFFHQX4TS)              0.00       3.49 r
  data arrival time                                   3.49

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_13_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.20       1.80
  data required time                                  1.80
  -----------------------------------------------------------
  data required time                                  1.80
  data arrival time                                  -3.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.69


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: accum_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U805/Y (OAI22X4TS)                       0.20       1.08 r
  U1185/Y (INVX2TS)                        0.13       1.21 f
  U1045/Y (NAND2BX2TS)                     0.08       1.29 r
  U781/Y (AO21X4TS)                        0.21       1.51 r
  U1354/Y (XOR2X4TS)                       0.15       1.66 r
  U1353/Y (XOR2X4TS)                       0.26       1.92 r
  U1352/Y (XOR2X4TS)                       0.28       2.20 r
  U853/Y (NAND2X4TS)                       0.15       2.35 f
  U1226/Y (AOI21X4TS)                      0.17       2.52 r
  U1260/Y (OAI21X4TS)                      0.12       2.64 f
  U1562/Y (AO21X4TS)                       0.30       2.95 f
  U1681/Y (AOI21X2TS)                      0.21       3.16 r
  U346/Y (XNOR2X4TS)                       0.18       3.34 r
  U338/Y (NOR2X2TS)                        0.11       3.44 f
  accum_reg_17_/D (DFFHQX8TS)              0.00       3.44 f
  data arrival time                                   3.44

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_17_/CK (DFFHQX8TS)             0.00       2.00 r
  library setup time                      -0.23       1.77
  data required time                                  1.77
  -----------------------------------------------------------
  data required time                                  1.77
  data arrival time                                  -3.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.68


  Startpoint: coeff[9] (input port clocked by clk)
  Endpoint: y_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[9] (in)                            0.03       0.08 f
  U924/Y (BUFX6TS)                         0.18       0.26 f
  U395/Y (BUFX16TS)                        0.16       0.42 f
  U382/Y (INVX4TS)                         0.08       0.50 r
  U867/Y (BUFX8TS)                         0.16       0.66 r
  U1403/Y (XOR2X4TS)                       0.23       0.89 r
  U1392/Y (OAI22X4TS)                      0.17       1.06 f
  U970/Y (INVX1TS)                         0.10       1.16 r
  U1419/Y (OAI2BB1X4TS)                    0.22       1.38 r
  U1418/Y (NAND2X4TS)                      0.09       1.47 f
  U625/Y (OAI21X2TS)                       0.17       1.64 r
  U507/Y (OAI2BB1X4TS)                     0.13       1.78 f
  U1103/Y (INVX3TS)                        0.12       1.90 r
  U1489/Y (XOR2X4TS)                       0.22       2.13 r
  U1341/Y (XOR2X4TS)                       0.28       2.41 r
  U1340/Y (NAND2X4TS)                      0.15       2.56 f
  U122/Y (INVX1TS)                         0.11       2.67 r
  U763/Y (INVX2TS)                         0.08       2.75 f
  U343/Y (INVX2TS)                         0.07       2.82 r
  U335/Y (NAND2BX4TS)                      0.15       2.98 r
  U337/Y (XNOR2X4TS)                       0.20       3.18 f
  U336/Y (NAND2X2TS)                       0.09       3.27 r
  U1797/Y (OAI2BB1X1TS)                    0.08       3.35 f
  y_reg_14_/D (DFFQX1TS)                   0.00       3.35 f
  data arrival time                                   3.35

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_14_/CK (DFFQX1TS)                  0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -3.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.68


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: y_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U805/Y (OAI22X4TS)                       0.20       1.08 r
  U1185/Y (INVX2TS)                        0.13       1.21 f
  U1045/Y (NAND2BX2TS)                     0.08       1.29 r
  U781/Y (AO21X4TS)                        0.21       1.51 r
  U1354/Y (XOR2X4TS)                       0.15       1.66 r
  U1353/Y (XOR2X4TS)                       0.26       1.92 r
  U1352/Y (XOR2X4TS)                       0.28       2.20 r
  U853/Y (NAND2X4TS)                       0.15       2.35 f
  U1226/Y (AOI21X4TS)                      0.17       2.52 r
  U1260/Y (OAI21X4TS)                      0.12       2.64 f
  U1584/Y (CLKBUFX2TS)                     0.21       2.85 f
  U1791/Y (INVX2TS)                        0.10       2.95 r
  U1693/Y (XNOR2X1TS)                      0.19       3.14 r
  U1793/Y (OAI22X1TS)                      0.19       3.33 f
  y_reg_12_/D (DFFQX1TS)                   0.00       3.33 f
  data arrival time                                   3.33

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_12_/CK (DFFQX1TS)                  0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -3.33
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.66


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: y_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U821/Y (OAI22X2TS)                       0.18       1.07 r
  U1540/Y (XOR2X4TS)                       0.23       1.30 r
  U794/Y (XOR2X4TS)                        0.20       1.51 r
  U791/Y (XOR2X4TS)                        0.19       1.70 r
  U787/S (ADDFHX2TS)                       0.41       2.10 r
  U1668/Y (NAND2BX4TS)                     0.12       2.22 f
  U618/Y (OAI21XLTS)                       0.33       2.55 r
  U340/Y (AO21X4TS)                        0.26       2.82 r
  U1834/Y (AOI21X1TS)                      0.11       2.93 f
  U1698/Y (XNOR2X1TS)                      0.20       3.13 r
  U1867/Y (OAI22X1TS)                      0.19       3.32 f
  y_reg_11_/D (DFFQX1TS)                   0.00       3.32 f
  data arrival time                                   3.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_11_/CK (DFFQX1TS)                  0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -3.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.65


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: y_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U821/Y (OAI22X2TS)                       0.18       1.07 r
  U1540/Y (XOR2X4TS)                       0.23       1.30 r
  U794/Y (XOR2X4TS)                        0.20       1.51 r
  U791/Y (XOR2X4TS)                        0.19       1.70 r
  U787/S (ADDFHX2TS)                       0.41       2.10 r
  U1668/Y (NAND2BX4TS)                     0.12       2.22 f
  U618/Y (OAI21XLTS)                       0.33       2.55 r
  U340/Y (AO21X4TS)                        0.26       2.82 r
  U512/Y (AOI21X2TS)                       0.11       2.93 f
  U511/Y (XOR2X4TS)                        0.16       3.09 f
  U1084/Y (NAND2X1TS)                      0.10       3.19 r
  U1842/Y (OAI2BB1X1TS)                    0.10       3.29 f
  y_reg_10_/D (DFFQX1TS)                   0.00       3.29 f
  data arrival time                                   3.29

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_10_/CK (DFFQX1TS)                  0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -3.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.61


  Startpoint: coeff[9] (input port clocked by clk)
  Endpoint: accum_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[9] (in)                            0.03       0.08 f
  U924/Y (BUFX6TS)                         0.18       0.26 f
  U395/Y (BUFX16TS)                        0.16       0.42 f
  U382/Y (INVX4TS)                         0.08       0.50 r
  U867/Y (BUFX8TS)                         0.16       0.66 r
  U1403/Y (XOR2X4TS)                       0.23       0.89 r
  U1392/Y (OAI22X4TS)                      0.17       1.06 f
  U970/Y (INVX1TS)                         0.10       1.16 r
  U1419/Y (OAI2BB1X4TS)                    0.22       1.38 r
  U1418/Y (NAND2X4TS)                      0.09       1.47 f
  U625/Y (OAI21X2TS)                       0.17       1.64 r
  U507/Y (OAI2BB1X4TS)                     0.13       1.78 f
  U1103/Y (INVX3TS)                        0.12       1.90 r
  U1489/Y (XOR2X4TS)                       0.22       2.13 r
  U1341/Y (XOR2X4TS)                       0.28       2.41 r
  U1340/Y (NAND2X4TS)                      0.15       2.56 f
  U122/Y (INVX1TS)                         0.11       2.67 r
  U763/Y (INVX2TS)                         0.08       2.75 f
  U343/Y (INVX2TS)                         0.07       2.82 r
  U335/Y (NAND2BX4TS)                      0.15       2.98 r
  U337/Y (XNOR2X4TS)                       0.21       3.19 r
  U1803/Y (INVX2TS)                        0.12       3.31 f
  U978/Y (NOR2X2TS)                        0.09       3.41 r
  accum_reg_14_/D (DFFHQX4TS)              0.00       3.41 r
  data arrival time                                   3.41

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_14_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.20       1.80
  data required time                                  1.80
  -----------------------------------------------------------
  data required time                                  1.80
  data arrival time                                  -3.41
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.61


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: y_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U821/Y (OAI22X2TS)                       0.18       1.07 r
  U1540/Y (XOR2X4TS)                       0.23       1.30 r
  U794/Y (XOR2X4TS)                        0.20       1.51 r
  U791/Y (XOR2X4TS)                        0.19       1.70 r
  U787/S (ADDFHX2TS)                       0.41       2.10 r
  U1668/Y (NAND2BX4TS)                     0.12       2.22 f
  U618/Y (OAI21XLTS)                       0.33       2.55 r
  U340/Y (AO21X4TS)                        0.26       2.82 r
  U1789/Y (XNOR2X1TS)                      0.23       3.05 f
  U980/Y (NAND2X1TS)                       0.13       3.18 r
  U1790/Y (OAI2BB1X1TS)                    0.10       3.28 f
  y_reg_9_/D (DFFQX1TS)                    0.00       3.28 f
  data arrival time                                   3.28

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_9_/CK (DFFQX1TS)                   0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -3.28
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.60


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: accum_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U821/Y (OAI22X2TS)                       0.18       1.07 r
  U1540/Y (XOR2X4TS)                       0.23       1.30 r
  U794/Y (XOR2X4TS)                        0.20       1.51 r
  U791/Y (XOR2X4TS)                        0.19       1.70 r
  U787/S (ADDFHX2TS)                       0.41       2.10 r
  U1668/Y (NAND2BX4TS)                     0.12       2.22 f
  U618/Y (OAI21XLTS)                       0.33       2.55 r
  U340/Y (AO21X4TS)                        0.26       2.82 r
  U1834/Y (AOI21X1TS)                      0.11       2.93 f
  U1698/Y (XNOR2X1TS)                      0.20       3.13 r
  U1836/Y (NOR2X1TS)                       0.17       3.29 f
  accum_reg_11_/D (DFFHQX2TS)              0.00       3.29 f
  data arrival time                                   3.29

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_11_/CK (DFFHQX2TS)             0.00       2.00 r
  library setup time                      -0.30       1.70
  data required time                                  1.70
  -----------------------------------------------------------
  data required time                                  1.70
  data arrival time                                  -3.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.59


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: accum_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U805/Y (OAI22X4TS)                       0.20       1.08 r
  U1185/Y (INVX2TS)                        0.13       1.21 f
  U1045/Y (NAND2BX2TS)                     0.08       1.29 r
  U781/Y (AO21X4TS)                        0.21       1.51 r
  U1354/Y (XOR2X4TS)                       0.15       1.66 r
  U1353/Y (XOR2X4TS)                       0.26       1.92 r
  U1352/Y (XOR2X4TS)                       0.28       2.20 r
  U853/Y (NAND2X4TS)                       0.15       2.35 f
  U1226/Y (AOI21X4TS)                      0.17       2.52 r
  U1260/Y (OAI21X4TS)                      0.12       2.64 f
  U1584/Y (CLKBUFX2TS)                     0.21       2.85 f
  U1791/Y (INVX2TS)                        0.10       2.95 r
  U1693/Y (XNOR2X1TS)                      0.24       3.18 f
  U1792/Y (NOR2X1TS)                       0.17       3.35 r
  accum_reg_12_/D (DFFHQX4TS)              0.00       3.35 r
  data arrival time                                   3.35

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_12_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -3.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.57


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: accum_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U821/Y (OAI22X2TS)                       0.18       1.07 r
  U1540/Y (XOR2X4TS)                       0.23       1.30 r
  U794/Y (XOR2X4TS)                        0.20       1.51 r
  U791/Y (XOR2X4TS)                        0.19       1.70 r
  U787/S (ADDFHX2TS)                       0.41       2.10 r
  U1668/Y (NAND2BX4TS)                     0.12       2.22 f
  U618/Y (OAI21XLTS)                       0.33       2.55 r
  U340/Y (AO21X4TS)                        0.26       2.82 r
  U512/Y (AOI21X2TS)                       0.11       2.93 f
  U511/Y (XOR2X4TS)                        0.14       3.08 r
  U1085/Y (INVX1TS)                        0.12       3.19 f
  U1833/Y (NOR2X1TS)                       0.12       3.32 r
  accum_reg_10_/D (DFFHQX4TS)              0.00       3.32 r
  data arrival time                                   3.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_10_/CK (DFFHQX4TS)             0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -3.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.54


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: accum_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U821/Y (OAI22X2TS)                       0.18       1.07 r
  U1540/Y (XOR2X4TS)                       0.23       1.30 r
  U794/Y (XOR2X4TS)                        0.20       1.51 r
  U791/Y (XOR2X4TS)                        0.19       1.70 r
  U787/S (ADDFHX2TS)                       0.41       2.10 r
  U1668/Y (NAND2BX4TS)                     0.12       2.22 f
  U618/Y (OAI21XLTS)                       0.33       2.55 r
  U340/Y (AO21X4TS)                        0.26       2.82 r
  U1789/Y (XNOR2X1TS)                      0.18       3.00 r
  U1087/Y (INVX1TS)                        0.17       3.17 f
  U1830/Y (NOR2X1TS)                       0.13       3.30 r
  accum_reg_9_/D (DFFHQX4TS)               0.00       3.30 r
  data arrival time                                   3.30

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_9_/CK (DFFHQX4TS)              0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -3.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.52


  Startpoint: coeff[1] (input port clocked by clk)
  Endpoint: y_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[1] (in)                            0.04       0.09 r
  U833/Y (INVX2TS)                         0.11       0.20 f
  U774/Y (INVX4TS)                         0.11       0.31 r
  U1711/Y (XNOR2X1TS)                      0.42       0.73 r
  U408/Y (OAI22X4TS)                       0.32       1.05 f
  U1491/Y (XOR2X4TS)                       0.23       1.29 r
  U1451/Y (XOR2X4TS)                       0.26       1.55 r
  U1326/Y (XNOR2X4TS)                      0.26       1.81 r
  U148/Y (NAND2X2TS)                       0.20       2.01 f
  U444/Y (OAI21X4TS)                       0.15       2.16 r
  U443/Y (INVX2TS)                         0.09       2.25 f
  U1191/Y (NAND2X4TS)                      0.10       2.35 r
  U1090/Y (INVX2TS)                        0.08       2.43 f
  U1827/Y (OAI21X1TS)                      0.15       2.58 r
  U1828/Y (XNOR2X1TS)                      0.26       2.84 f
  U1840/Y (NAND2X1TS)                      0.13       2.98 r
  U1841/Y (OAI2BB1X1TS)                    0.10       3.07 f
  y_reg_8_/D (DFFQX1TS)                    0.00       3.07 f
  data arrival time                                   3.07

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_8_/CK (DFFQX1TS)                   0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.40


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: y_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U821/Y (OAI22X2TS)                       0.18       1.07 r
  U1540/Y (XOR2X4TS)                       0.23       1.30 r
  U794/Y (XOR2X4TS)                        0.20       1.51 r
  U791/Y (XOR2X4TS)                        0.19       1.70 r
  U1683/S (ADDFHX2TS)                      0.42       2.11 f
  U1264/Y (NOR2X4TS)                       0.13       2.24 r
  U629/Y (CLKBUFX2TS)                      0.18       2.42 r
  U1026/Y (INVX1TS)                        0.07       2.49 f
  U1093/Y (NAND2X1TS)                      0.09       2.58 r
  U1692/Y (XNOR2X1TS)                      0.28       2.86 r
  U1866/Y (OAI22X1TS)                      0.19       3.05 f
  y_reg_7_/D (DFFQX1TS)                    0.00       3.05 f
  data arrival time                                   3.05

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_7_/CK (DFFQX1TS)                   0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -3.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.38


  Startpoint: coeff[1] (input port clocked by clk)
  Endpoint: accum_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[1] (in)                            0.04       0.09 r
  U833/Y (INVX2TS)                         0.11       0.20 f
  U774/Y (INVX4TS)                         0.11       0.31 r
  U1711/Y (XNOR2X1TS)                      0.42       0.73 r
  U408/Y (OAI22X4TS)                       0.32       1.05 f
  U1491/Y (XOR2X4TS)                       0.23       1.29 r
  U1451/Y (XOR2X4TS)                       0.26       1.55 r
  U1326/Y (XNOR2X4TS)                      0.26       1.81 r
  U148/Y (NAND2X2TS)                       0.20       2.01 f
  U444/Y (OAI21X4TS)                       0.15       2.16 r
  U443/Y (INVX2TS)                         0.09       2.25 f
  U1191/Y (NAND2X4TS)                      0.10       2.35 r
  U1090/Y (INVX2TS)                        0.08       2.43 f
  U1827/Y (OAI21X1TS)                      0.15       2.58 r
  U1828/Y (XNOR2X1TS)                      0.21       2.79 r
  U1088/Y (INVX1TS)                        0.17       2.96 f
  U1829/Y (NOR2X1TS)                       0.13       3.09 r
  accum_reg_8_/D (DFFHQX4TS)               0.00       3.09 r
  data arrival time                                   3.09

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_8_/CK (DFFHQX4TS)              0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -3.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.31


  Startpoint: coeff[6] (input port clocked by clk)
  Endpoint: accum_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[6] (in)                            0.02       0.07 f
  U598/Y (BUFX4TS)                         0.16       0.23 f
  U331/Y (BUFX3TS)                         0.17       0.40 f
  U1689/Y (XOR2X4TS)                       0.16       0.56 r
  U404/Y (NAND2X8TS)                       0.16       0.72 f
  U557/Y (CLKINVX6TS)                      0.09       0.81 r
  U536/Y (INVX8TS)                         0.07       0.88 f
  U821/Y (OAI22X2TS)                       0.18       1.07 r
  U1540/Y (XOR2X4TS)                       0.23       1.30 r
  U794/Y (XOR2X4TS)                        0.20       1.51 r
  U791/Y (XOR2X4TS)                        0.19       1.70 r
  U1683/S (ADDFHX2TS)                      0.42       2.11 f
  U1264/Y (NOR2X4TS)                       0.13       2.24 r
  U629/Y (CLKBUFX2TS)                      0.18       2.42 r
  U1026/Y (INVX1TS)                        0.07       2.49 f
  U1093/Y (NAND2X1TS)                      0.09       2.58 r
  U1692/Y (XNOR2X1TS)                      0.28       2.86 r
  U1826/Y (NOR2X1TS)                       0.17       3.03 f
  accum_reg_7_/D (DFFHQX4TS)               0.00       3.03 f
  data arrival time                                   3.03

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_7_/CK (DFFHQX4TS)              0.00       2.00 r
  library setup time                      -0.25       1.75
  data required time                                  1.75
  -----------------------------------------------------------
  data required time                                  1.75
  data arrival time                                  -3.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.28


  Startpoint: coeff[2] (input port clocked by clk)
  Endpoint: y_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[2] (in)                            0.04       0.09 r
  U1599/Y (INVX2TS)                        0.10       0.19 f
  U508/Y (INVX4TS)                         0.08       0.27 r
  U1200/Y (XOR2X4TS)                       0.24       0.51 r
  U724/Y (INVX6TS)                         0.14       0.65 f
  U1310/Y (NAND2X8TS)                      0.10       0.75 r
  U453/Y (INVX8TS)                         0.09       0.84 f
  U489/Y (BUFX8TS)                         0.16       1.00 f
  U217/Y (NAND2X2TS)                       0.11       1.11 r
  U1666/Y (OAI21X4TS)                      0.11       1.21 f
  U414/Y (OAI21XLTS)                       0.26       1.47 r
  U413/Y (OAI2BB1X1TS)                     0.18       1.66 f
  U942/Y (INVX2TS)                         0.13       1.78 r
  U987/Y (NAND2BX2TS)                      0.20       1.98 r
  U1029/Y (NAND2X4TS)                      0.12       2.10 f
  U1099/Y (AND2X4TS)                       0.19       2.29 f
  U1822/Y (AOI21X1TS)                      0.16       2.45 r
  U1823/Y (XOR2X1TS)                       0.26       2.71 f
  U938/Y (NAND2X1TS)                       0.13       2.84 r
  U1839/Y (OAI2BB1X1TS)                    0.10       2.93 f
  y_reg_6_/D (DFFQX1TS)                    0.00       2.93 f
  data arrival time                                   2.93

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_6_/CK (DFFQX1TS)                   0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.26


  Startpoint: coeff[2] (input port clocked by clk)
  Endpoint: accum_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[2] (in)                            0.04       0.09 r
  U1599/Y (INVX2TS)                        0.10       0.19 f
  U508/Y (INVX4TS)                         0.08       0.27 r
  U1200/Y (XOR2X4TS)                       0.24       0.51 r
  U724/Y (INVX6TS)                         0.14       0.65 f
  U1310/Y (NAND2X8TS)                      0.10       0.75 r
  U453/Y (INVX8TS)                         0.09       0.84 f
  U489/Y (BUFX8TS)                         0.16       1.00 f
  U217/Y (NAND2X2TS)                       0.11       1.11 r
  U1666/Y (OAI21X4TS)                      0.11       1.21 f
  U414/Y (OAI21XLTS)                       0.26       1.47 r
  U413/Y (OAI2BB1X1TS)                     0.18       1.66 f
  U942/Y (INVX2TS)                         0.13       1.78 r
  U987/Y (NAND2BX2TS)                      0.20       1.98 r
  U1029/Y (NAND2X4TS)                      0.12       2.10 f
  U1099/Y (AND2X4TS)                       0.19       2.29 f
  U1822/Y (AOI21X1TS)                      0.16       2.45 r
  U1823/Y (XOR2X1TS)                       0.21       2.66 r
  U1824/Y (INVX1TS)                        0.16       2.82 f
  U1825/Y (NOR2X1TS)                       0.13       2.94 r
  accum_reg_6_/D (DFFHQX4TS)               0.00       2.94 r
  data arrival time                                   2.94

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_6_/CK (DFFHQX4TS)              0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -2.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.16


  Startpoint: coeff[2] (input port clocked by clk)
  Endpoint: accum_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[2] (in)                            0.04       0.09 r
  U1599/Y (INVX2TS)                        0.10       0.19 f
  U508/Y (INVX4TS)                         0.08       0.27 r
  U1200/Y (XOR2X4TS)                       0.24       0.51 r
  U724/Y (INVX6TS)                         0.14       0.65 f
  U1310/Y (NAND2X8TS)                      0.10       0.75 r
  U453/Y (INVX8TS)                         0.09       0.84 f
  U489/Y (BUFX8TS)                         0.16       1.00 f
  U217/Y (NAND2X2TS)                       0.11       1.11 r
  U1666/Y (OAI21X4TS)                      0.11       1.21 f
  U414/Y (OAI21XLTS)                       0.26       1.47 r
  U413/Y (OAI2BB1X1TS)                     0.18       1.66 f
  U942/Y (INVX2TS)                         0.13       1.78 r
  U987/Y (NAND2BX2TS)                      0.20       1.98 r
  U1029/Y (NAND2X4TS)                      0.12       2.10 f
  U1099/Y (AND2X4TS)                       0.19       2.29 f
  U1819/Y (XNOR2X1TS)                      0.25       2.54 r
  U1820/Y (INVX1TS)                        0.17       2.71 f
  U1821/Y (NOR2X1TS)                       0.13       2.84 r
  accum_reg_5_/D (DFFHQX4TS)               0.00       2.84 r
  data arrival time                                   2.84

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_5_/CK (DFFHQX4TS)              0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -2.84
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.06


  Startpoint: coeff[2] (input port clocked by clk)
  Endpoint: y_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[2] (in)                            0.04       0.09 r
  U1599/Y (INVX2TS)                        0.10       0.19 f
  U508/Y (INVX4TS)                         0.08       0.27 r
  U1200/Y (XOR2X4TS)                       0.24       0.51 r
  U724/Y (INVX6TS)                         0.14       0.65 f
  U1310/Y (NAND2X8TS)                      0.10       0.75 r
  U453/Y (INVX8TS)                         0.09       0.84 f
  U489/Y (BUFX8TS)                         0.16       1.00 f
  U217/Y (NAND2X2TS)                       0.11       1.11 r
  U1666/Y (OAI21X4TS)                      0.11       1.21 f
  U414/Y (OAI21XLTS)                       0.26       1.47 r
  U413/Y (OAI2BB1X1TS)                     0.18       1.66 f
  U942/Y (INVX2TS)                         0.13       1.78 r
  U987/Y (NAND2BX2TS)                      0.20       1.98 r
  U1029/Y (NAND2X4TS)                      0.12       2.10 f
  U1099/Y (AND2X4TS)                       0.19       2.29 f
  U1819/Y (XNOR2X1TS)                      0.25       2.54 r
  U1837/Y (NAND2X1TS)                      0.18       2.71 f
  U1838/Y (OAI2BB1X1TS)                    0.12       2.83 r
  y_reg_5_/D (DFFHQX4TS)                   0.00       2.83 r
  data arrival time                                   2.83

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_5_/CK (DFFHQX4TS)                  0.00       2.00 r
  library setup time                      -0.21       1.79
  data required time                                  1.79
  -----------------------------------------------------------
  data required time                                  1.79
  data arrival time                                  -2.83
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.04


  Startpoint: coeff[2] (input port clocked by clk)
  Endpoint: y_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[2] (in)                            0.04       0.09 r
  U1599/Y (INVX2TS)                        0.10       0.19 f
  U508/Y (INVX4TS)                         0.08       0.27 r
  U1200/Y (XOR2X4TS)                       0.23       0.50 f
  U724/Y (INVX6TS)                         0.11       0.61 r
  U1310/Y (NAND2X8TS)                      0.09       0.69 f
  U453/Y (INVX8TS)                         0.12       0.82 r
  U377/Y (INVX12TS)                        0.08       0.89 f
  U497/Y (BUFX4TS)                         0.17       1.06 f
  U445/Y (OAI22X4TS)                       0.19       1.25 r
  U1643/S (ADDFHX2TS)                      0.55       1.81 f
  U992/Y (INVX2TS)                         0.10       1.91 r
  U1033/Y (NAND2X4TS)                      0.10       2.01 f
  U1817/Y (NAND2X1TS)                      0.11       2.12 r
  U1696/Y (XOR2X1TS)                       0.20       2.32 r
  U1865/Y (OAI22X1TS)                      0.18       2.50 f
  y_reg_4_/D (DFFQX1TS)                    0.00       2.50 f
  data arrival time                                   2.50

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_4_/CK (DFFQX1TS)                   0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -2.50
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.83


  Startpoint: coeff[2] (input port clocked by clk)
  Endpoint: accum_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[2] (in)                            0.04       0.09 r
  U1599/Y (INVX2TS)                        0.10       0.19 f
  U508/Y (INVX4TS)                         0.08       0.27 r
  U1200/Y (XOR2X4TS)                       0.23       0.50 f
  U724/Y (INVX6TS)                         0.11       0.61 r
  U1310/Y (NAND2X8TS)                      0.09       0.69 f
  U453/Y (INVX8TS)                         0.12       0.82 r
  U377/Y (INVX12TS)                        0.08       0.89 f
  U497/Y (BUFX4TS)                         0.17       1.06 f
  U445/Y (OAI22X4TS)                       0.19       1.25 r
  U1643/S (ADDFHX2TS)                      0.55       1.81 f
  U992/Y (INVX2TS)                         0.10       1.91 r
  U1033/Y (NAND2X4TS)                      0.10       2.01 f
  U1817/Y (NAND2X1TS)                      0.11       2.12 r
  U1696/Y (XOR2X1TS)                       0.25       2.37 f
  U1818/Y (NOR2X1TS)                       0.17       2.53 r
  accum_reg_4_/D (DFFHQX4TS)               0.00       2.53 r
  data arrival time                                   2.53

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_4_/CK (DFFHQX4TS)              0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -2.53
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.75


  Startpoint: coeff[1] (input port clocked by clk)
  Endpoint: y_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[1] (in)                            0.04       0.09 r
  U833/Y (INVX2TS)                         0.11       0.20 f
  U716/Y (CLKBUFX2TS)                      0.26       0.46 f
  U488/Y (XOR2X2TS)                        0.23       0.70 f
  U1055/Y (OAI22X2TS)                      0.23       0.93 r
  U722/S (CMPR22X2TS)                      0.21       1.14 r
  U416/Y (XNOR2X4TS)                       0.26       1.39 r
  U415/Y (XNOR2X4TS)                       0.22       1.61 f
  U1114/Y (NOR2X4TS)                       0.15       1.76 r
  U1110/Y (INVX2TS)                        0.08       1.85 f
  U1815/Y (NAND2X1TS)                      0.09       1.93 r
  U1697/Y (XNOR2X1TS)                      0.20       2.13 r
  U1864/Y (OAI22X1TS)                      0.19       2.32 f
  y_reg_3_/D (DFFQX1TS)                    0.00       2.32 f
  data arrival time                                   2.32

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_3_/CK (DFFQX1TS)                   0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -2.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.65


  Startpoint: coeff[1] (input port clocked by clk)
  Endpoint: accum_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  coeff[1] (in)                            0.04       0.09 r
  U833/Y (INVX2TS)                         0.11       0.20 f
  U716/Y (CLKBUFX2TS)                      0.26       0.46 f
  U488/Y (XOR2X2TS)                        0.23       0.70 f
  U1055/Y (OAI22X2TS)                      0.23       0.93 r
  U722/S (CMPR22X2TS)                      0.21       1.14 r
  U416/Y (XNOR2X4TS)                       0.26       1.39 r
  U415/Y (XNOR2X4TS)                       0.22       1.61 f
  U1114/Y (NOR2X4TS)                       0.15       1.76 r
  U1110/Y (INVX2TS)                        0.08       1.85 f
  U1815/Y (NAND2X1TS)                      0.09       1.93 r
  U1697/Y (XNOR2X1TS)                      0.24       2.18 f
  U1816/Y (NOR2X1TS)                       0.17       2.34 r
  accum_reg_3_/D (DFFHQX4TS)               0.00       2.34 r
  data arrival time                                   2.34

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_3_/CK (DFFHQX4TS)              0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -2.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.57


  Startpoint: coeff[1] (input port clocked by clk)
  Endpoint: y_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[1] (in)                            0.03       0.08 f
  U833/Y (INVX2TS)                         0.12       0.20 r
  U665/Y (BUFX8TS)                         0.20       0.39 r
  U437/Y (BUFX20TS)                        0.15       0.54 r
  U441/Y (XOR2X4TS)                        0.15       0.69 f
  U214/Y (OAI22X1TS)                       0.23       0.92 r
  U1135/S (ADDFHX2TS)                      0.43       1.34 f
  U440/Y (NAND2BX4TS)                      0.18       1.52 f
  U1785/Y (NAND2X1TS)                      0.10       1.62 r
  U1786/Y (XNOR2X1TS)                      0.23       1.86 f
  U1111/Y (NAND2XLTS)                      0.15       2.01 r
  U1787/Y (OAI2BB1X1TS)                    0.11       2.12 f
  y_reg_2_/D (DFFQX1TS)                    0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_2_/CK (DFFQX1TS)                   0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.44


  Startpoint: coeff[1] (input port clocked by clk)
  Endpoint: accum_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[1] (in)                            0.03       0.08 f
  U833/Y (INVX2TS)                         0.12       0.20 r
  U665/Y (BUFX8TS)                         0.20       0.39 r
  U437/Y (BUFX20TS)                        0.15       0.54 r
  U441/Y (XOR2X4TS)                        0.15       0.69 f
  U214/Y (OAI22X1TS)                       0.23       0.92 r
  U1135/S (ADDFHX2TS)                      0.43       1.34 f
  U440/Y (NAND2BX4TS)                      0.18       1.52 f
  U1785/Y (NAND2X1TS)                      0.10       1.62 r
  U1786/Y (XNOR2X1TS)                      0.18       1.80 r
  U1813/Y (INVX1TS)                        0.17       1.97 f
  U1814/Y (NOR2X1TS)                       0.13       2.10 r
  accum_reg_2_/D (DFFHQX4TS)               0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_2_/CK (DFFHQX4TS)              0.00       2.00 r
  library setup time                      -0.22       1.78
  data required time                                  1.78
  -----------------------------------------------------------
  data required time                                  1.78
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.32


  Startpoint: coeff[1] (input port clocked by clk)
  Endpoint: y_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[1] (in)                            0.03       0.08 f
  U833/Y (INVX2TS)                         0.12       0.20 r
  U665/Y (BUFX8TS)                         0.20       0.39 r
  U437/Y (BUFX20TS)                        0.15       0.54 r
  U1614/Y (XOR2X4TS)                       0.16       0.69 f
  U439/Y (OAI22X4TS)                       0.18       0.88 r
  U211/S (CMPR22X2TS)                      0.20       1.07 f
  U847/Y (NOR2X2TS)                        0.13       1.21 r
  U1120/Y (INVX1TS)                        0.09       1.30 f
  U1811/Y (NAND2X1TS)                      0.09       1.39 r
  U918/Y (XNOR2X1TS)                       0.20       1.58 r
  U1863/Y (OAI22X1TS)                      0.19       1.78 f
  y_reg_1_/D (DFFQX1TS)                    0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_1_/CK (DFFQX1TS)                   0.00       2.00 r
  library setup time                      -0.33       1.67
  data required time                                  1.67
  -----------------------------------------------------------
  data required time                                  1.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.11


  Startpoint: coeff[1] (input port clocked by clk)
  Endpoint: accum_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  coeff[1] (in)                            0.03       0.08 f
  U833/Y (INVX2TS)                         0.12       0.20 r
  U665/Y (BUFX8TS)                         0.20       0.39 r
  U437/Y (BUFX20TS)                        0.15       0.54 r
  U1614/Y (XOR2X4TS)                       0.16       0.69 f
  U439/Y (OAI22X4TS)                       0.18       0.88 r
  U211/S (CMPR22X2TS)                      0.20       1.07 f
  U847/Y (NOR2X2TS)                        0.13       1.21 r
  U1120/Y (INVX1TS)                        0.09       1.30 f
  U1811/Y (NAND2X1TS)                      0.09       1.39 r
  U918/Y (XNOR2X1TS)                       0.20       1.58 r
  U1812/Y (NOR2X1TS)                       0.16       1.75 f
  accum_reg_1_/D (DFFQX1TS)                0.00       1.75 f
  data arrival time                                   1.75

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_1_/CK (DFFQX1TS)               0.00       2.00 r
  library setup time                      -0.32       1.68
  data required time                                  1.68
  -----------------------------------------------------------
  data required time                                  1.68
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.07


  Startpoint: counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: accum_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg_2_/CK (DFFHQX2TS)            0.00       0.00 r
  counter_reg_2_/Q (DFFHQX2TS)             0.30       0.30 r
  U1699/Y (NAND2X2TS)                      0.12       0.42 f
  U1075/Y (NOR2X4TS)                       0.15       0.57 r
  U1070/Y (NAND2X4TS)                      0.11       0.68 f
  U1145/Y (XOR2X4TS)                       0.15       0.82 r
  U1700/Y (NAND2BX4TS)                     0.14       0.97 f
  U1138/Y (AND2X8TS)                       0.17       1.14 f
  U99/Y (CLKBUFX2TS)                       0.21       1.35 f
  U1784/Y (BUFX4TS)                        0.18       1.53 f
  U1810/Y (INVX2TS)                        0.09       1.62 r
  U916/Y (NOR2XLTS)                        0.08       1.70 f
  accum_reg_0_/D (DFFQX1TS)                0.00       1.70 f
  data arrival time                                   1.70

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  accum_reg_0_/CK (DFFQX1TS)               0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg_2_/CK (DFFHQX2TS)            0.00       0.00 r
  counter_reg_2_/Q (DFFHQX2TS)             0.30       0.30 r
  U1699/Y (NAND2X2TS)                      0.12       0.42 f
  U1075/Y (NOR2X4TS)                       0.15       0.57 r
  U1070/Y (NAND2X4TS)                      0.11       0.68 f
  U1145/Y (XOR2X4TS)                       0.15       0.83 f
  U1700/Y (NAND2BX4TS)                     0.11       0.95 r
  U1138/Y (AND2X8TS)                       0.16       1.10 r
  U911/Y (BUFX4TS)                         0.15       1.25 r
  U965/Y (BUFX8TS)                         0.13       1.39 r
  U1766/Y (INVX2TS)                        0.08       1.46 f
  U915/Y (OAI21XLTS)                       0.21       1.67 r
  y_reg_0_/D (DFFQX1TS)                    0.00       1.67 r
  data arrival time                                   1.67

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  y_reg_0_/CK (DFFQX1TS)                   0.00       2.00 r
  library setup time                      -0.30       1.70
  data required time                                  1.70
  -----------------------------------------------------------
  data required time                                  1.70
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tick_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg_2_/CK (DFFHQX2TS)            0.00       0.00 r
  counter_reg_2_/Q (DFFHQX2TS)             0.30       0.30 r
  U1699/Y (NAND2X2TS)                      0.12       0.42 f
  U1075/Y (NOR2X4TS)                       0.15       0.57 r
  U1070/Y (NAND2X4TS)                      0.11       0.68 f
  U1145/Y (XOR2X4TS)                       0.15       0.83 f
  U1700/Y (NAND2BX4TS)                     0.11       0.95 r
  U1597/Y (NOR2X2TS)                       0.08       1.02 f
  U1595/Y (CLKBUFX2TS)                     0.23       1.26 f
  tick_reg/D (DFFQX1TS)                    0.00       1.26 f
  data arrival time                                   1.26

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  tick_reg/CK (DFFQX1TS)                   0.00       2.00 r
  library setup time                      -0.35       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg_2_/CK (DFFHQX2TS)            0.00       0.00 r
  counter_reg_2_/Q (DFFHQX2TS)             0.30       0.30 r
  U1699/Y (NAND2X2TS)                      0.12       0.42 f
  U1075/Y (NOR2X4TS)                       0.15       0.57 r
  U1070/Y (NAND2X4TS)                      0.11       0.68 f
  U1145/Y (XOR2X4TS)                       0.15       0.83 f
  U1141/Y (NOR2XLTS)                       0.17       1.01 r
  counter_reg_5_/D (DFFHQX1TS)             0.00       1.01 r
  data arrival time                                   1.01

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg_5_/CK (DFFHQX1TS)            0.00       2.00 r
  library setup time                      -0.30       1.70
  data required time                                  1.70
  -----------------------------------------------------------
  data required time                                  1.70
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg_0_/CK (DFFHQX2TS)            0.00       0.00 r
  counter_reg_0_/Q (DFFHQX2TS)             0.32       0.32 r
  U1077/Y (NAND2X4TS)                      0.12       0.44 f
  U1150/Y (OAI21XLTS)                      0.23       0.67 r
  U1856/Y (NOR3BXLTS)                      0.34       1.01 r
  counter_reg_3_/D (DFFHQX2TS)             0.00       1.01 r
  data arrival time                                   1.01

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg_3_/CK (DFFHQX2TS)            0.00       2.00 r
  library setup time                      -0.29       1.71
  data required time                                  1.71
  -----------------------------------------------------------
  data required time                                  1.71
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg_0_/CK (DFFHQX2TS)            0.00       0.00 r
  counter_reg_0_/Q (DFFHQX2TS)             0.35       0.35 f
  U1077/Y (NAND2X4TS)                      0.12       0.48 r
  U1075/Y (NOR2X4TS)                       0.08       0.55 f
  U1857/Y (OAI21XLTS)                      0.24       0.79 r
  U1858/Y (NOR2BX1TS)                      0.15       0.94 f
  counter_reg_4_/D (DFFHQX1TS)             0.00       0.94 f
  data arrival time                                   0.94

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg_4_/CK (DFFHQX1TS)            0.00       2.00 r
  library setup time                      -0.29       1.71
  data required time                                  1.71
  -----------------------------------------------------------
  data required time                                  1.71
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg_0_/CK (DFFHQX2TS)            0.00       0.00 r
  counter_reg_0_/Q (DFFHQX2TS)             0.35       0.35 f
  U1077/Y (NAND2X4TS)                      0.12       0.48 r
  U1151/Y (XOR2XLTS)                       0.21       0.69 r
  U1806/Y (NOR2X1TS)                       0.19       0.88 f
  counter_reg_2_/D (DFFHQX2TS)             0.00       0.88 f
  data arrival time                                   0.88

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg_2_/CK (DFFHQX2TS)            0.00       2.00 r
  library setup time                      -0.31       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg_0_/CK (DFFHQX2TS)            0.00       0.00 r
  counter_reg_0_/Q (DFFHQX2TS)             0.35       0.35 f
  U1153/Y (OAI21XLTS)                      0.30       0.65 r
  U1805/Y (NOR2X1TS)                       0.15       0.80 f
  counter_reg_1_/D (DFFHQX2TS)             0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg_1_/CK (DFFHQX2TS)            0.00       2.00 r
  library setup time                      -0.30       1.70
  data required time                                  1.70
  -----------------------------------------------------------
  data required time                                  1.70
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: rst (input port clocked by clk)
  Endpoint: counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  rst (in)                                 0.01       0.06 f
  U126/Y (CLKBUFX2TS)                      0.23       0.30 f
  U120/Y (INVX2TS)                         0.15       0.45 r
  U1546/Y (CLKINVX1TS)                     0.12       0.57 f
  U1783/Y (NOR2XLTS)                       0.20       0.76 r
  counter_reg_0_/D (DFFHQX2TS)             0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg_0_/CK (DFFHQX2TS)            0.00       2.00 r
  library setup time                      -0.26       1.74
  data required time                                  1.74
  -----------------------------------------------------------
  data required time                                  1.74
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: y_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_12_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_12_/Q (DFFQX1TS)                   0.74       0.74 f
  y[12] (out)                              0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         1.21


  Startpoint: y_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_17_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_17_/Q (DFFQX1TS)                   0.73       0.73 f
  y[17] (out)                              0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         1.22


  Startpoint: y_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_15_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_15_/Q (DFFQX1TS)                   0.73       0.73 f
  y[15] (out)                              0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         1.22


  Startpoint: y_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_11_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_11_/Q (DFFQX1TS)                   0.73       0.73 f
  y[11] (out)                              0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         1.22


  Startpoint: y_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_7_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_7_/Q (DFFQX1TS)                    0.73       0.73 f
  y[7] (out)                               0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         1.22


  Startpoint: y_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_4_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_4_/Q (DFFQX1TS)                    0.73       0.73 f
  y[4] (out)                               0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         1.22


  Startpoint: y_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_3_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_3_/Q (DFFQX1TS)                    0.73       0.73 f
  y[3] (out)                               0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         1.22


  Startpoint: y_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_1_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_1_/Q (DFFQX1TS)                    0.73       0.73 f
  y[1] (out)                               0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         1.22


  Startpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_0_/Q (DFFQX1TS)                    0.73       0.73 f
  y[0] (out)                               0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         1.22


  Startpoint: y_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_14_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_14_/Q (DFFQX1TS)                   0.72       0.72 f
  y[14] (out)                              0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: y_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_13_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_13_/Q (DFFQX1TS)                   0.72       0.72 f
  y[13] (out)                              0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: y_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_10_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_10_/Q (DFFQX1TS)                   0.72       0.72 f
  y[10] (out)                              0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: y_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_9_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_9_/Q (DFFQX1TS)                    0.72       0.72 f
  y[9] (out)                               0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: y_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_8_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_8_/Q (DFFQX1TS)                    0.72       0.72 f
  y[8] (out)                               0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: y_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_6_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_6_/Q (DFFQX1TS)                    0.72       0.72 f
  y[6] (out)                               0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: y_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_2_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_2_/Q (DFFQX1TS)                    0.72       0.72 f
  y[2] (out)                               0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: tick_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: tick (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  tick_reg/CK (DFFQX1TS)                   0.00       0.00 r
  tick_reg/Q (DFFQX1TS)                    0.72       0.72 f
  tick (out)                               0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: y_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_31_/CK (DFFHQX8TS)                 0.00       0.00 r
  y_reg_31_/Q (DFFHQX8TS)                  0.33       0.33 f
  y[31] (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         1.62


  Startpoint: y_reg_29_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_29_/CK (DFFHQX8TS)                 0.00       0.00 r
  y_reg_29_/Q (DFFHQX8TS)                  0.33       0.33 f
  y[29] (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         1.62


  Startpoint: y_reg_28_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_28_/CK (DFFHQX8TS)                 0.00       0.00 r
  y_reg_28_/Q (DFFHQX8TS)                  0.33       0.33 f
  y[28] (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         1.62


  Startpoint: y_reg_27_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_27_/CK (DFFHQX8TS)                 0.00       0.00 r
  y_reg_27_/Q (DFFHQX8TS)                  0.33       0.33 f
  y[27] (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         1.62


  Startpoint: y_reg_26_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_26_/CK (DFFHQX8TS)                 0.00       0.00 r
  y_reg_26_/Q (DFFHQX8TS)                  0.33       0.33 f
  y[26] (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         1.62


  Startpoint: y_reg_25_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_25_/CK (DFFHQX8TS)                 0.00       0.00 r
  y_reg_25_/Q (DFFHQX8TS)                  0.33       0.33 f
  y[25] (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         1.62


  Startpoint: y_reg_24_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_24_/CK (DFFHQX8TS)                 0.00       0.00 r
  y_reg_24_/Q (DFFHQX8TS)                  0.33       0.33 f
  y[24] (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         1.62


  Startpoint: y_reg_22_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[22] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_22_/CK (DFFHQX8TS)                 0.00       0.00 r
  y_reg_22_/Q (DFFHQX8TS)                  0.33       0.33 f
  y[22] (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         1.62


  Startpoint: y_reg_21_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_21_/CK (DFFHQX8TS)                 0.00       0.00 r
  y_reg_21_/Q (DFFHQX8TS)                  0.33       0.33 f
  y[21] (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         1.62


  Startpoint: y_reg_18_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_18_/CK (DFFHQX8TS)                 0.00       0.00 r
  y_reg_18_/Q (DFFHQX8TS)                  0.33       0.33 f
  y[18] (out)                              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         1.62


  Startpoint: y_reg_30_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_30_/CK (DFFHQX4TS)                 0.00       0.00 r
  y_reg_30_/Q (DFFHQX4TS)                  0.29       0.29 f
  y[30] (out)                              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         1.66


  Startpoint: y_reg_23_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[23] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_23_/CK (DFFHQX4TS)                 0.00       0.00 r
  y_reg_23_/Q (DFFHQX4TS)                  0.29       0.29 f
  y[23] (out)                              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         1.66


  Startpoint: y_reg_20_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_20_/CK (DFFHQX4TS)                 0.00       0.00 r
  y_reg_20_/Q (DFFHQX4TS)                  0.29       0.29 f
  y[20] (out)                              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         1.66


  Startpoint: y_reg_19_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_19_/CK (DFFHQX4TS)                 0.00       0.00 r
  y_reg_19_/Q (DFFHQX4TS)                  0.29       0.29 f
  y[19] (out)                              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         1.66


  Startpoint: y_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_16_/CK (DFFHQX4TS)                 0.00       0.00 r
  y_reg_16_/Q (DFFHQX4TS)                  0.29       0.29 f
  y[16] (out)                              0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (MET)                                         1.66


  Startpoint: y_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_5_/CK (DFFHQX4TS)                  0.00       0.00 r
  y_reg_5_/Q (DFFHQX4TS)                   0.28       0.28 f
  y[5] (out)                               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  output external delay                   -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         1.67


1
