Experiment 1
./csim 1 1 16 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 69728
Load misses: 248469
Store hits: 64520
Store misses: 132966
Total cycles: 173585214


Experiment 2
./csim 1 1 16 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 69728
Load misses: 248469
Store hits: 64520
Store misses: 132966
Total cycles: 173585214


Experiment 3
./csim 1 1 16 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 69375
Load misses: 248822
Store hits: 22390
Store misses: 175096
Total cycles: 119369165


Experiment 4
./csim 1 1 16 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 69375
Load misses: 248822
Store hits: 22390
Store misses: 175096
Total cycles: 119369165


Experiment 5
./csim 1 4 16 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 120364
Load misses: 197833
Store hits: 101401
Store misses: 96085
Total cycles: 146693050


Experiment 6
./csim 1 4 16 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 118260
Load misses: 199937
Store hits: 100341
Store misses: 97145
Total cycles: 148538946


Experiment 7
./csim 1 4 16 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 118340
Load misses: 199857
Store hits: 52112
Store misses: 145374
Total cycles: 99861852


Experiment 8
./csim 1 4 16 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 118312
Load misses: 199885
Store hits: 51158
Store misses: 146328
Total cycles: 99872070


Experiment 9
./csim 1 1024 16 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 314973
Load misses: 3224
Store hits: 188300
Store misses: 9186
Total cycles: 9074459


Experiment 10
./csim 1 1024 16 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 314311
Load misses: 3886
Store hits: 188117
Store misses: 9369
Total cycles: 9582197


Experiment 11
./csim 1 1024 16 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 311723
Load misses: 6474
Store hits: 164778
Store misses: 32708
Total cycles: 22814701


Experiment 12
./csim 1 1024 16 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 311160
Load misses: 7037
Store hits: 164196
Store misses: 33290
Total cycles: 23038756


Experiment 13
./csim 1024 1 16 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 312238
Load misses: 5959
Store hits: 187502
Store misses: 9984
Total cycles: 10894524


Experiment 14
./csim 1024 1 16 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 312238
Load misses: 5959
Store hits: 187502
Store misses: 9984
Total cycles: 10894524


Experiment 15
./csim 1024 1 16 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 309108
Load misses: 9089
Store hits: 162581
Store misses: 34905
Total cycles: 23855889


Experiment 16
./csim 1024 1 16 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 309108
Load misses: 9089
Store hits: 162581
Store misses: 34905
Total cycles: 23855889


Experiment 17
./csim 1024 4 16 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 315505
Load misses: 2692
Store hits: 188561
Store misses: 8925
Total cycles: 7558191


Experiment 18
./csim 1024 4 16 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 315334
Load misses: 2863
Store hits: 188499
Store misses: 8987
Total cycles: 7708820


Experiment 19
./csim 1024 4 16 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 312125
Load misses: 6072
Store hits: 165202
Store misses: 32284
Total cycles: 22654727


Experiment 20
./csim 1024 4 16 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 311974
Load misses: 6223
Store hits: 164849
Store misses: 32637
Total cycles: 22714623


Experiment 21
./csim 1024 1024 16 write-allocate write-back lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 315855
Load misses: 2342
Store hits: 188617
Store misses: 8869
Total cycles: 4997741


Experiment 22
./csim 1024 1024 16 write-allocate write-back fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 315855
Load misses: 2342
Store hits: 188617
Store misses: 8869
Total cycles: 4997741


Experiment 23
./csim 1024 1024 16 no-write-allocate write-through lru < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 312207
Load misses: 5990
Store hits: 165216
Store misses: 32270
Total cycles: 22622023


Experiment 24
./csim 1024 1024 16 no-write-allocate write-through fifo < trace/gcc.trace
Total loads: 318197
Total stores: 197486
Load hits: 312207
Load misses: 5990
Store hits: 165216
Store misses: 32270
Total cycles: 22622023