|testtop
CLOCK_50 => CLOCK_50.IN1
KEY[0] => reset_n.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => Mux0.IN2
SW[0] => Mux1.IN2
SW[0] => Mux2.IN2
SW[0] => Mux3.IN2
SW[0] => Mux4.IN2
SW[0] => Mux5.IN2
SW[0] => Mux6.IN2
SW[0] => Mux7.IN2
SW[0] => Mux8.IN2
SW[0] => Mux9.IN2
SW[0] => Mux10.IN2
SW[0] => Mux11.IN2
SW[0] => Mux12.IN2
SW[0] => Mux13.IN2
SW[0] => Mux14.IN2
SW[0] => Mux15.IN2
SW[1] => Mux0.IN1
SW[1] => Mux1.IN1
SW[1] => Mux2.IN1
SW[1] => Mux3.IN1
SW[1] => Mux4.IN1
SW[1] => Mux5.IN1
SW[1] => Mux6.IN1
SW[1] => Mux7.IN1
SW[1] => Mux8.IN1
SW[1] => Mux9.IN1
SW[1] => Mux10.IN1
SW[1] => Mux11.IN1
SW[1] => Mux12.IN1
SW[1] => Mux13.IN1
SW[1] => Mux14.IN1
SW[1] => Mux15.IN1
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
HEX0[0] << seven_seg_decoder:u0.hex_out
HEX0[1] << seven_seg_decoder:u0.hex_out
HEX0[2] << seven_seg_decoder:u0.hex_out
HEX0[3] << seven_seg_decoder:u0.hex_out
HEX0[4] << seven_seg_decoder:u0.hex_out
HEX0[5] << seven_seg_decoder:u0.hex_out
HEX0[6] << seven_seg_decoder:u0.hex_out
HEX1[0] << seven_seg_decoder:u1.hex_out
HEX1[1] << seven_seg_decoder:u1.hex_out
HEX1[2] << seven_seg_decoder:u1.hex_out
HEX1[3] << seven_seg_decoder:u1.hex_out
HEX1[4] << seven_seg_decoder:u1.hex_out
HEX1[5] << seven_seg_decoder:u1.hex_out
HEX1[6] << seven_seg_decoder:u1.hex_out
HEX2[0] << seven_seg_decoder:u2.hex_out
HEX2[1] << seven_seg_decoder:u2.hex_out
HEX2[2] << seven_seg_decoder:u2.hex_out
HEX2[3] << seven_seg_decoder:u2.hex_out
HEX2[4] << seven_seg_decoder:u2.hex_out
HEX2[5] << seven_seg_decoder:u2.hex_out
HEX2[6] << seven_seg_decoder:u2.hex_out
HEX3[0] << seven_seg_decoder:u3.hex_out
HEX3[1] << seven_seg_decoder:u3.hex_out
HEX3[2] << seven_seg_decoder:u3.hex_out
HEX3[3] << seven_seg_decoder:u3.hex_out
HEX3[4] << seven_seg_decoder:u3.hex_out
HEX3[5] << seven_seg_decoder:u3.hex_out
HEX3[6] << seven_seg_decoder:u3.hex_out
HEX4[0] << <VCC>
HEX4[1] << <VCC>
HEX4[2] << <VCC>
HEX4[3] << <VCC>
HEX4[4] << <VCC>
HEX4[5] << <VCC>
HEX4[6] << <VCC>
HEX5[0] << <VCC>
HEX5[1] << <VCC>
HEX5[2] << <VCC>
HEX5[3] << <VCC>
HEX5[4] << <VCC>
HEX5[5] << <VCC>
HEX5[6] << <VCC>
FPGA_I2C_SCL << mpu6050_controller:my_accel.i2c_scl
FPGA_I2C_SDAT <> mpu6050_controller:my_accel.i2c_sda


|testtop|mpu6050_controller:my_accel
clk => rx_data[5][0].CLK
clk => rx_data[5][1].CLK
clk => rx_data[5][2].CLK
clk => rx_data[5][3].CLK
clk => rx_data[5][4].CLK
clk => rx_data[5][5].CLK
clk => rx_data[5][6].CLK
clk => rx_data[5][7].CLK
clk => rx_data[4][0].CLK
clk => rx_data[4][1].CLK
clk => rx_data[4][2].CLK
clk => rx_data[4][3].CLK
clk => rx_data[4][4].CLK
clk => rx_data[4][5].CLK
clk => rx_data[4][6].CLK
clk => rx_data[4][7].CLK
clk => rx_data[3][0].CLK
clk => rx_data[3][1].CLK
clk => rx_data[3][2].CLK
clk => rx_data[3][3].CLK
clk => rx_data[3][4].CLK
clk => rx_data[3][5].CLK
clk => rx_data[3][6].CLK
clk => rx_data[3][7].CLK
clk => rx_data[2][0].CLK
clk => rx_data[2][1].CLK
clk => rx_data[2][2].CLK
clk => rx_data[2][3].CLK
clk => rx_data[2][4].CLK
clk => rx_data[2][5].CLK
clk => rx_data[2][6].CLK
clk => rx_data[2][7].CLK
clk => rx_data[1][0].CLK
clk => rx_data[1][1].CLK
clk => rx_data[1][2].CLK
clk => rx_data[1][3].CLK
clk => rx_data[1][4].CLK
clk => rx_data[1][5].CLK
clk => rx_data[1][6].CLK
clk => rx_data[1][7].CLK
clk => rx_data[0][0].CLK
clk => rx_data[0][1].CLK
clk => rx_data[0][2].CLK
clk => rx_data[0][3].CLK
clk => rx_data[0][4].CLK
clk => rx_data[0][5].CLK
clk => rx_data[0][6].CLK
clk => rx_data[0][7].CLK
clk => data_buffer[0].CLK
clk => data_buffer[1].CLK
clk => data_buffer[2].CLK
clk => data_buffer[3].CLK
clk => data_buffer[4].CLK
clk => data_buffer[5].CLK
clk => data_buffer[6].CLK
clk => data_buffer[7].CLK
clk => byte_cnt[0].CLK
clk => byte_cnt[1].CLK
clk => byte_cnt[2].CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => accel_z[0]~reg0.CLK
clk => accel_z[1]~reg0.CLK
clk => accel_z[2]~reg0.CLK
clk => accel_z[3]~reg0.CLK
clk => accel_z[4]~reg0.CLK
clk => accel_z[5]~reg0.CLK
clk => accel_z[6]~reg0.CLK
clk => accel_z[7]~reg0.CLK
clk => accel_z[8]~reg0.CLK
clk => accel_z[9]~reg0.CLK
clk => accel_z[10]~reg0.CLK
clk => accel_z[11]~reg0.CLK
clk => accel_z[12]~reg0.CLK
clk => accel_z[13]~reg0.CLK
clk => accel_z[14]~reg0.CLK
clk => accel_z[15]~reg0.CLK
clk => accel_y[0]~reg0.CLK
clk => accel_y[1]~reg0.CLK
clk => accel_y[2]~reg0.CLK
clk => accel_y[3]~reg0.CLK
clk => accel_y[4]~reg0.CLK
clk => accel_y[5]~reg0.CLK
clk => accel_y[6]~reg0.CLK
clk => accel_y[7]~reg0.CLK
clk => accel_y[8]~reg0.CLK
clk => accel_y[9]~reg0.CLK
clk => accel_y[10]~reg0.CLK
clk => accel_y[11]~reg0.CLK
clk => accel_y[12]~reg0.CLK
clk => accel_y[13]~reg0.CLK
clk => accel_y[14]~reg0.CLK
clk => accel_y[15]~reg0.CLK
clk => accel_x[0]~reg0.CLK
clk => accel_x[1]~reg0.CLK
clk => accel_x[2]~reg0.CLK
clk => accel_x[3]~reg0.CLK
clk => accel_x[4]~reg0.CLK
clk => accel_x[5]~reg0.CLK
clk => accel_x[6]~reg0.CLK
clk => accel_x[7]~reg0.CLK
clk => accel_x[8]~reg0.CLK
clk => accel_x[9]~reg0.CLK
clk => accel_x[10]~reg0.CLK
clk => accel_x[11]~reg0.CLK
clk => accel_x[12]~reg0.CLK
clk => accel_x[13]~reg0.CLK
clk => accel_x[14]~reg0.CLK
clk => accel_x[15]~reg0.CLK
clk => config_write.CLK
clk => config_done.CLK
clk => refresh_timer[0].CLK
clk => refresh_timer[1].CLK
clk => refresh_timer[2].CLK
clk => refresh_timer[3].CLK
clk => refresh_timer[4].CLK
clk => refresh_timer[5].CLK
clk => refresh_timer[6].CLK
clk => refresh_timer[7].CLK
clk => refresh_timer[8].CLK
clk => refresh_timer[9].CLK
clk => refresh_timer[10].CLK
clk => refresh_timer[11].CLK
clk => refresh_timer[12].CLK
clk => refresh_timer[13].CLK
clk => refresh_timer[14].CLK
clk => refresh_timer[15].CLK
clk => refresh_timer[16].CLK
clk => refresh_timer[17].CLK
clk => refresh_timer[18].CLK
clk => refresh_timer[19].CLK
clk => sda_en.CLK
clk => sda_out.CLK
clk => i2c_scl~reg0.CLK
clk => phase[0].CLK
clk => phase[1].CLK
clk => i2c_tick.CLK
clk => clk_count[0].CLK
clk => clk_count[1].CLK
clk => clk_count[2].CLK
clk => clk_count[3].CLK
clk => clk_count[4].CLK
clk => clk_count[5].CLK
clk => clk_count[6].CLK
clk => clk_count[7].CLK
clk => clk_count[8].CLK
clk => saved_state~7.DATAIN
clk => state~13.DATAIN
reset_n => data_buffer[0].ACLR
reset_n => data_buffer[1].ACLR
reset_n => data_buffer[2].ACLR
reset_n => data_buffer[3].ACLR
reset_n => data_buffer[4].ACLR
reset_n => data_buffer[5].ACLR
reset_n => data_buffer[6].ACLR
reset_n => data_buffer[7].ACLR
reset_n => byte_cnt[0].ACLR
reset_n => byte_cnt[1].ACLR
reset_n => byte_cnt[2].ACLR
reset_n => bit_cnt[0].ACLR
reset_n => bit_cnt[1].ACLR
reset_n => bit_cnt[2].ACLR
reset_n => accel_z[0]~reg0.ACLR
reset_n => accel_z[1]~reg0.ACLR
reset_n => accel_z[2]~reg0.ACLR
reset_n => accel_z[3]~reg0.ACLR
reset_n => accel_z[4]~reg0.ACLR
reset_n => accel_z[5]~reg0.ACLR
reset_n => accel_z[6]~reg0.ACLR
reset_n => accel_z[7]~reg0.ACLR
reset_n => accel_z[8]~reg0.ACLR
reset_n => accel_z[9]~reg0.ACLR
reset_n => accel_z[10]~reg0.ACLR
reset_n => accel_z[11]~reg0.ACLR
reset_n => accel_z[12]~reg0.ACLR
reset_n => accel_z[13]~reg0.ACLR
reset_n => accel_z[14]~reg0.ACLR
reset_n => accel_z[15]~reg0.ACLR
reset_n => accel_y[0]~reg0.ACLR
reset_n => accel_y[1]~reg0.ACLR
reset_n => accel_y[2]~reg0.ACLR
reset_n => accel_y[3]~reg0.ACLR
reset_n => accel_y[4]~reg0.ACLR
reset_n => accel_y[5]~reg0.ACLR
reset_n => accel_y[6]~reg0.ACLR
reset_n => accel_y[7]~reg0.ACLR
reset_n => accel_y[8]~reg0.ACLR
reset_n => accel_y[9]~reg0.ACLR
reset_n => accel_y[10]~reg0.ACLR
reset_n => accel_y[11]~reg0.ACLR
reset_n => accel_y[12]~reg0.ACLR
reset_n => accel_y[13]~reg0.ACLR
reset_n => accel_y[14]~reg0.ACLR
reset_n => accel_y[15]~reg0.ACLR
reset_n => accel_x[0]~reg0.ACLR
reset_n => accel_x[1]~reg0.ACLR
reset_n => accel_x[2]~reg0.ACLR
reset_n => accel_x[3]~reg0.ACLR
reset_n => accel_x[4]~reg0.ACLR
reset_n => accel_x[5]~reg0.ACLR
reset_n => accel_x[6]~reg0.ACLR
reset_n => accel_x[7]~reg0.ACLR
reset_n => accel_x[8]~reg0.ACLR
reset_n => accel_x[9]~reg0.ACLR
reset_n => accel_x[10]~reg0.ACLR
reset_n => accel_x[11]~reg0.ACLR
reset_n => accel_x[12]~reg0.ACLR
reset_n => accel_x[13]~reg0.ACLR
reset_n => accel_x[14]~reg0.ACLR
reset_n => accel_x[15]~reg0.ACLR
reset_n => config_write.PRESET
reset_n => config_done.ACLR
reset_n => refresh_timer[0].ACLR
reset_n => refresh_timer[1].ACLR
reset_n => refresh_timer[2].ACLR
reset_n => refresh_timer[3].ACLR
reset_n => refresh_timer[4].ACLR
reset_n => refresh_timer[5].ACLR
reset_n => refresh_timer[6].ACLR
reset_n => refresh_timer[7].ACLR
reset_n => refresh_timer[8].ACLR
reset_n => refresh_timer[9].ACLR
reset_n => refresh_timer[10].ACLR
reset_n => refresh_timer[11].ACLR
reset_n => refresh_timer[12].ACLR
reset_n => refresh_timer[13].ACLR
reset_n => refresh_timer[14].ACLR
reset_n => refresh_timer[15].ACLR
reset_n => refresh_timer[16].ACLR
reset_n => refresh_timer[17].ACLR
reset_n => refresh_timer[18].ACLR
reset_n => refresh_timer[19].ACLR
reset_n => sda_en.PRESET
reset_n => sda_out.PRESET
reset_n => i2c_scl~reg0.PRESET
reset_n => phase[0].ACLR
reset_n => phase[1].ACLR
reset_n => i2c_tick.ACLR
reset_n => clk_count[0].ACLR
reset_n => clk_count[1].ACLR
reset_n => clk_count[2].ACLR
reset_n => clk_count[3].ACLR
reset_n => clk_count[4].ACLR
reset_n => clk_count[5].ACLR
reset_n => clk_count[6].ACLR
reset_n => clk_count[7].ACLR
reset_n => clk_count[8].ACLR
reset_n => saved_state~9.DATAIN
reset_n => state~15.DATAIN
reset_n => rx_data[5][0].ENA
reset_n => rx_data[0][7].ENA
reset_n => rx_data[0][6].ENA
reset_n => rx_data[0][5].ENA
reset_n => rx_data[0][4].ENA
reset_n => rx_data[0][3].ENA
reset_n => rx_data[0][2].ENA
reset_n => rx_data[0][1].ENA
reset_n => rx_data[0][0].ENA
reset_n => rx_data[1][7].ENA
reset_n => rx_data[1][6].ENA
reset_n => rx_data[1][5].ENA
reset_n => rx_data[1][4].ENA
reset_n => rx_data[1][3].ENA
reset_n => rx_data[1][2].ENA
reset_n => rx_data[1][1].ENA
reset_n => rx_data[1][0].ENA
reset_n => rx_data[2][7].ENA
reset_n => rx_data[2][6].ENA
reset_n => rx_data[2][5].ENA
reset_n => rx_data[2][4].ENA
reset_n => rx_data[2][3].ENA
reset_n => rx_data[2][2].ENA
reset_n => rx_data[2][1].ENA
reset_n => rx_data[2][0].ENA
reset_n => rx_data[3][7].ENA
reset_n => rx_data[3][6].ENA
reset_n => rx_data[3][5].ENA
reset_n => rx_data[3][4].ENA
reset_n => rx_data[3][3].ENA
reset_n => rx_data[3][2].ENA
reset_n => rx_data[3][1].ENA
reset_n => rx_data[3][0].ENA
reset_n => rx_data[4][7].ENA
reset_n => rx_data[4][6].ENA
reset_n => rx_data[4][5].ENA
reset_n => rx_data[4][4].ENA
reset_n => rx_data[4][3].ENA
reset_n => rx_data[4][2].ENA
reset_n => rx_data[4][1].ENA
reset_n => rx_data[4][0].ENA
reset_n => rx_data[5][7].ENA
reset_n => rx_data[5][6].ENA
reset_n => rx_data[5][5].ENA
reset_n => rx_data[5][4].ENA
reset_n => rx_data[5][3].ENA
reset_n => rx_data[5][2].ENA
reset_n => rx_data[5][1].ENA
accel_x[0] <= accel_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[1] <= accel_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[2] <= accel_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[3] <= accel_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[4] <= accel_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[5] <= accel_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[6] <= accel_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[7] <= accel_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[8] <= accel_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[9] <= accel_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[10] <= accel_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[11] <= accel_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[12] <= accel_x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[13] <= accel_x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[14] <= accel_x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_x[15] <= accel_x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[0] <= accel_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[1] <= accel_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[2] <= accel_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[3] <= accel_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[4] <= accel_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[5] <= accel_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[6] <= accel_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[7] <= accel_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[8] <= accel_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[9] <= accel_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[10] <= accel_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[11] <= accel_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[12] <= accel_y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[13] <= accel_y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[14] <= accel_y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_y[15] <= accel_y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[0] <= accel_z[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[1] <= accel_z[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[2] <= accel_z[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[3] <= accel_z[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[4] <= accel_z[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[5] <= accel_z[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[6] <= accel_z[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[7] <= accel_z[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[8] <= accel_z[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[9] <= accel_z[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[10] <= accel_z[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[11] <= accel_z[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[12] <= accel_z[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[13] <= accel_z[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[14] <= accel_z[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
accel_z[15] <= accel_z[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_scl <= i2c_scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_sda <> i2c_sda


|testtop|seven_seg_decoder:u0
bcd_in[0] => Decoder0.IN3
bcd_in[1] => Decoder0.IN2
bcd_in[2] => Decoder0.IN1
bcd_in[3] => Decoder0.IN0
hex_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|testtop|seven_seg_decoder:u1
bcd_in[0] => Decoder0.IN3
bcd_in[1] => Decoder0.IN2
bcd_in[2] => Decoder0.IN1
bcd_in[3] => Decoder0.IN0
hex_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|testtop|seven_seg_decoder:u2
bcd_in[0] => Decoder0.IN3
bcd_in[1] => Decoder0.IN2
bcd_in[2] => Decoder0.IN1
bcd_in[3] => Decoder0.IN0
hex_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|testtop|seven_seg_decoder:u3
bcd_in[0] => Decoder0.IN3
bcd_in[1] => Decoder0.IN2
bcd_in[2] => Decoder0.IN1
bcd_in[3] => Decoder0.IN0
hex_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


