
PDoA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d7d0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000060c  0800d9b0  0800d9b0  0000e9b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dfbc  0800dfbc  0000f2ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dfbc  0800dfbc  0000efbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dfc4  0800dfc4  0000f2ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dfc4  0800dfc4  0000efc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dfc8  0800dfc8  0000efc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002ec  20000000  0800dfcc  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c40  200002ec  0800e2b8  0000f2ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f2c  0800e2b8  0000ff2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f2ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001525a  00000000  00000000  0000f31c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c7e  00000000  00000000  00024576  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d8  00000000  00000000  000281f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e04  00000000  00000000  000294d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a4ab  00000000  00000000  0002a2d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a4ba  00000000  00000000  0005477f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9e11  00000000  00000000  0006ec39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00158a4a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ba8  00000000  00000000  00158a90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0015e638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002ec 	.word	0x200002ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d998 	.word	0x0800d998

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002f0 	.word	0x200002f0
 800021c:	0800d998 	.word	0x0800d998

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <sendBytes>:
    number >>= 1; // Right shift the number by 1 bit
  }
  return count;
}

HAL_StatusTypeDef sendBytes(uint8_t *sendb, uint16_t sendLen) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8000f30:	2300      	movs	r3, #0
 8000f32:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&UWB_SPI_HANDLE, sendb, sendLen, 1);
 8000f34:	887a      	ldrh	r2, [r7, #2]
 8000f36:	2301      	movs	r3, #1
 8000f38:	6879      	ldr	r1, [r7, #4]
 8000f3a:	4805      	ldr	r0, [pc, #20]	@ (8000f50 <sendBytes+0x2c>)
 8000f3c:	f005 f81d 	bl	8005f7a <HAL_SPI_Transmit>
 8000f40:	4603      	mov	r3, r0
 8000f42:	73fb      	strb	r3, [r7, #15]

  return status;
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	2000034c 	.word	0x2000034c

08000f54 <readBytes>:

HAL_StatusTypeDef readBytes(uint8_t *recvb, uint16_t recLen) {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8000f60:	2300      	movs	r3, #0
 8000f62:	73fb      	strb	r3, [r7, #15]

  HAL_SPI_Receive(&UWB_SPI_HANDLE, recvb, recLen, 1);
 8000f64:	887a      	ldrh	r2, [r7, #2]
 8000f66:	2301      	movs	r3, #1
 8000f68:	6879      	ldr	r1, [r7, #4]
 8000f6a:	4804      	ldr	r0, [pc, #16]	@ (8000f7c <readBytes+0x28>)
 8000f6c:	f005 f97b 	bl	8006266 <HAL_SPI_Receive>

  return status;
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	2000034c 	.word	0x2000034c

08000f80 <DW3000pack_fast_command>:

uint8_t DW3000pack_fast_command(uint8_t cmd) {
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	71fb      	strb	r3, [r7, #7]
  uint8_t b = 0x81;
 8000f8a:	2381      	movs	r3, #129	@ 0x81
 8000f8c:	73fb      	strb	r3, [r7, #15]
  b |= ((cmd & 0x1F) << 1);
 8000f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	b25b      	sxtb	r3, r3
 8000f96:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8000f9a:	b25a      	sxtb	r2, r3
 8000f9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	b25b      	sxtb	r3, r3
 8000fa4:	73fb      	strb	r3, [r7, #15]

  return b;
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3714      	adds	r7, #20
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <DW3000pack_full_address>:
  b |= ((address & 0x1F) << 1);

  return b;
}

uint16_t DW3000pack_full_address(uint8_t base, uint8_t sub, uint8_t rw) {
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71fb      	strb	r3, [r7, #7]
 8000fbe:	460b      	mov	r3, r1
 8000fc0:	71bb      	strb	r3, [r7, #6]
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	717b      	strb	r3, [r7, #5]
  uint16_t header = 0x4000;
 8000fc6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000fca:	81fb      	strh	r3, [r7, #14]

  header |= (rw << 15);
 8000fcc:	797b      	ldrb	r3, [r7, #5]
 8000fce:	b21b      	sxth	r3, r3
 8000fd0:	03db      	lsls	r3, r3, #15
 8000fd2:	b21a      	sxth	r2, r3
 8000fd4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	b21b      	sxth	r3, r3
 8000fdc:	81fb      	strh	r3, [r7, #14]
  header |= ((base & 0x1F) << 9);
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	b21b      	sxth	r3, r3
 8000fe2:	025b      	lsls	r3, r3, #9
 8000fe4:	b21b      	sxth	r3, r3
 8000fe6:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8000fea:	b21a      	sxth	r2, r3
 8000fec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	b21b      	sxth	r3, r3
 8000ff4:	81fb      	strh	r3, [r7, #14]
  header |= ((sub & 0x7F) << 2);
 8000ff6:	79bb      	ldrb	r3, [r7, #6]
 8000ff8:	b21b      	sxth	r3, r3
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	b21b      	sxth	r3, r3
 8000ffe:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8001002:	b21a      	sxth	r2, r3
 8001004:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001008:	4313      	orrs	r3, r2
 800100a:	b21b      	sxth	r3, r3
 800100c:	81fb      	strh	r3, [r7, #14]

  return header;
 800100e:	89fb      	ldrh	r3, [r7, #14]
}
 8001010:	4618      	mov	r0, r3
 8001012:	3714      	adds	r7, #20
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr

0800101c <DW3000pack_mask_cmd_1octet>:

void DW3000pack_mask_cmd_1octet(uint32_t reg, uint8_t andmask, uint8_t ormask, uint8_t* cmd) {
 800101c:	b480      	push	{r7}
 800101e:	b087      	sub	sp, #28
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	607b      	str	r3, [r7, #4]
 8001026:	460b      	mov	r3, r1
 8001028:	72fb      	strb	r3, [r7, #11]
 800102a:	4613      	mov	r3, r2
 800102c:	72bb      	strb	r3, [r7, #10]
  uint8_t base = reg >> 16;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	0c1b      	lsrs	r3, r3, #16
 8001032:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC001;
 8001038:	f24c 0301 	movw	r3, #49153	@ 0xc001
 800103c:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 800103e:	7dfb      	ldrb	r3, [r7, #23]
 8001040:	b21b      	sxth	r3, r3
 8001042:	025b      	lsls	r3, r3, #9
 8001044:	b21b      	sxth	r3, r3
 8001046:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 800104a:	b21a      	sxth	r2, r3
 800104c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001050:	4313      	orrs	r3, r2
 8001052:	b21b      	sxth	r3, r3
 8001054:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 8001056:	7dbb      	ldrb	r3, [r7, #22]
 8001058:	b21b      	sxth	r3, r3
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	b21b      	sxth	r3, r3
 800105e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8001062:	b21a      	sxth	r2, r3
 8001064:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001068:	4313      	orrs	r3, r2
 800106a:	b21b      	sxth	r3, r3
 800106c:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 800106e:	8abb      	ldrh	r3, [r7, #20]
 8001070:	0a1b      	lsrs	r3, r3, #8
 8001072:	b29b      	uxth	r3, r3
 8001074:	b2da      	uxtb	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	3301      	adds	r3, #1
 800107e:	8aba      	ldrh	r2, [r7, #20]
 8001080:	b2d2      	uxtb	r2, r2
 8001082:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	3302      	adds	r3, #2
 8001088:	7afa      	ldrb	r2, [r7, #11]
 800108a:	701a      	strb	r2, [r3, #0]
  cmd[3] = ormask;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	3303      	adds	r3, #3
 8001090:	7aba      	ldrb	r2, [r7, #10]
 8001092:	701a      	strb	r2, [r3, #0]
}
 8001094:	bf00      	nop
 8001096:	371c      	adds	r7, #28
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <DW3000pack_mask_cmd_2octet>:

void DW3000pack_mask_cmd_2octet(uint32_t reg, uint16_t andmask, uint16_t ormask, uint8_t* cmd) {
 80010a0:	b480      	push	{r7}
 80010a2:	b087      	sub	sp, #28
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	60f8      	str	r0, [r7, #12]
 80010a8:	607b      	str	r3, [r7, #4]
 80010aa:	460b      	mov	r3, r1
 80010ac:	817b      	strh	r3, [r7, #10]
 80010ae:	4613      	mov	r3, r2
 80010b0:	813b      	strh	r3, [r7, #8]
  uint8_t base = reg >> 16;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	0c1b      	lsrs	r3, r3, #16
 80010b6:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC002;
 80010bc:	f24c 0302 	movw	r3, #49154	@ 0xc002
 80010c0:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 80010c2:	7dfb      	ldrb	r3, [r7, #23]
 80010c4:	b21b      	sxth	r3, r3
 80010c6:	025b      	lsls	r3, r3, #9
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80010ce:	b21a      	sxth	r2, r3
 80010d0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	b21b      	sxth	r3, r3
 80010d8:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 80010da:	7dbb      	ldrb	r3, [r7, #22]
 80010dc:	b21b      	sxth	r3, r3
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	b21b      	sxth	r3, r3
 80010e2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80010e6:	b21a      	sxth	r2, r3
 80010e8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	b21b      	sxth	r3, r3
 80010f0:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 80010f2:	8abb      	ldrh	r3, [r7, #20]
 80010f4:	0a1b      	lsrs	r3, r3, #8
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	b2da      	uxtb	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	8aba      	ldrh	r2, [r7, #20]
 8001104:	b2d2      	uxtb	r2, r2
 8001106:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	3302      	adds	r3, #2
 800110c:	897a      	ldrh	r2, [r7, #10]
 800110e:	b2d2      	uxtb	r2, r2
 8001110:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 8001112:	897b      	ldrh	r3, [r7, #10]
 8001114:	0a1b      	lsrs	r3, r3, #8
 8001116:	b29a      	uxth	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	3303      	adds	r3, #3
 800111c:	b2d2      	uxtb	r2, r2
 800111e:	701a      	strb	r2, [r3, #0]
  cmd[4] = ormask & 0xFF;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	3304      	adds	r3, #4
 8001124:	893a      	ldrh	r2, [r7, #8]
 8001126:	b2d2      	uxtb	r2, r2
 8001128:	701a      	strb	r2, [r3, #0]
  cmd[5] = ormask >> 8;
 800112a:	893b      	ldrh	r3, [r7, #8]
 800112c:	0a1b      	lsrs	r3, r3, #8
 800112e:	b29a      	uxth	r2, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	3305      	adds	r3, #5
 8001134:	b2d2      	uxtb	r2, r2
 8001136:	701a      	strb	r2, [r3, #0]
}
 8001138:	bf00      	nop
 800113a:	371c      	adds	r7, #28
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <DW3000pack_mask_cmd_4octet>:

void DW3000pack_mask_cmd_4octet(uint32_t reg, uint32_t andmask, uint32_t ormask, uint8_t* cmd) {
 8001144:	b480      	push	{r7}
 8001146:	b087      	sub	sp, #28
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	607a      	str	r2, [r7, #4]
 8001150:	603b      	str	r3, [r7, #0]
  uint8_t base = reg >> 16;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	0c1b      	lsrs	r3, r3, #16
 8001156:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC003;
 800115c:	f24c 0303 	movw	r3, #49155	@ 0xc003
 8001160:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 8001162:	7dfb      	ldrb	r3, [r7, #23]
 8001164:	b21b      	sxth	r3, r3
 8001166:	025b      	lsls	r3, r3, #9
 8001168:	b21b      	sxth	r3, r3
 800116a:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 800116e:	b21a      	sxth	r2, r3
 8001170:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001174:	4313      	orrs	r3, r2
 8001176:	b21b      	sxth	r3, r3
 8001178:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 800117a:	7dbb      	ldrb	r3, [r7, #22]
 800117c:	b21b      	sxth	r3, r3
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	b21b      	sxth	r3, r3
 8001182:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8001186:	b21a      	sxth	r2, r3
 8001188:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800118c:	4313      	orrs	r3, r2
 800118e:	b21b      	sxth	r3, r3
 8001190:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 8001192:	8abb      	ldrh	r3, [r7, #20]
 8001194:	0a1b      	lsrs	r3, r3, #8
 8001196:	b29b      	uxth	r3, r3
 8001198:	b2da      	uxtb	r2, r3
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	3301      	adds	r3, #1
 80011a2:	8aba      	ldrh	r2, [r7, #20]
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	3302      	adds	r3, #2
 80011ac:	68ba      	ldr	r2, [r7, #8]
 80011ae:	b2d2      	uxtb	r2, r2
 80011b0:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	0a1a      	lsrs	r2, r3, #8
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	3303      	adds	r3, #3
 80011ba:	b2d2      	uxtb	r2, r2
 80011bc:	701a      	strb	r2, [r3, #0]
  cmd[4] = andmask >> 16;
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	0c1a      	lsrs	r2, r3, #16
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	3304      	adds	r3, #4
 80011c6:	b2d2      	uxtb	r2, r2
 80011c8:	701a      	strb	r2, [r3, #0]
  cmd[5] = andmask >> 24;
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	0e1a      	lsrs	r2, r3, #24
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	3305      	adds	r3, #5
 80011d2:	b2d2      	uxtb	r2, r2
 80011d4:	701a      	strb	r2, [r3, #0]
  cmd[6] = ormask & 0xFF;
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	3306      	adds	r3, #6
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	b2d2      	uxtb	r2, r2
 80011de:	701a      	strb	r2, [r3, #0]
  cmd[7] = ormask >> 8;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	0a1a      	lsrs	r2, r3, #8
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	3307      	adds	r3, #7
 80011e8:	b2d2      	uxtb	r2, r2
 80011ea:	701a      	strb	r2, [r3, #0]
  cmd[8] = ormask >> 16;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	0c1a      	lsrs	r2, r3, #16
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	3308      	adds	r3, #8
 80011f4:	b2d2      	uxtb	r2, r2
 80011f6:	701a      	strb	r2, [r3, #0]
  cmd[9] = ormask >> 24;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	0e1a      	lsrs	r2, r3, #24
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	3309      	adds	r3, #9
 8001200:	b2d2      	uxtb	r2, r2
 8001202:	701a      	strb	r2, [r3, #0]
}
 8001204:	bf00      	nop
 8001206:	371c      	adds	r7, #28
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <set_bits>:

void set_bits(uint32_t reg, uint32_t mask, uint8_t reg_width) {
 8001210:	b580      	push	{r7, lr}
 8001212:	b08a      	sub	sp, #40	@ 0x28
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	4613      	mov	r3, r2
 800121c:	71fb      	strb	r3, [r7, #7]
  // longest command is 10 bytes, so allocate 10 bytes
  uint8_t cmd[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 800121e:	f107 0314 	add.w	r3, r7, #20
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]
 8001228:	811a      	strh	r2, [r3, #8]
  uint32_t andmask = 0xFFFFFFFFUL;
 800122a:	f04f 33ff 	mov.w	r3, #4294967295
 800122e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ormask  = mask;
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	623b      	str	r3, [r7, #32]

  if (reg_width == 1)      DW3000pack_mask_cmd_1octet(reg, andmask, ormask, cmd);
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	2b01      	cmp	r3, #1
 8001238:	d109      	bne.n	800124e <set_bits+0x3e>
 800123a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800123c:	b2d9      	uxtb	r1, r3
 800123e:	6a3b      	ldr	r3, [r7, #32]
 8001240:	b2da      	uxtb	r2, r3
 8001242:	f107 0314 	add.w	r3, r7, #20
 8001246:	68f8      	ldr	r0, [r7, #12]
 8001248:	f7ff fee8 	bl	800101c <DW3000pack_mask_cmd_1octet>
 800124c:	e016      	b.n	800127c <set_bits+0x6c>
  else if (reg_width == 2) DW3000pack_mask_cmd_2octet(reg, andmask, ormask, cmd);
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	2b02      	cmp	r3, #2
 8001252:	d109      	bne.n	8001268 <set_bits+0x58>
 8001254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001256:	b299      	uxth	r1, r3
 8001258:	6a3b      	ldr	r3, [r7, #32]
 800125a:	b29a      	uxth	r2, r3
 800125c:	f107 0314 	add.w	r3, r7, #20
 8001260:	68f8      	ldr	r0, [r7, #12]
 8001262:	f7ff ff1d 	bl	80010a0 <DW3000pack_mask_cmd_2octet>
 8001266:	e009      	b.n	800127c <set_bits+0x6c>
  else if (reg_width == 4) DW3000pack_mask_cmd_4octet(reg, andmask, ormask, cmd);
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	2b04      	cmp	r3, #4
 800126c:	d106      	bne.n	800127c <set_bits+0x6c>
 800126e:	f107 0314 	add.w	r3, r7, #20
 8001272:	6a3a      	ldr	r2, [r7, #32]
 8001274:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f7ff ff64 	bl	8001144 <DW3000pack_mask_cmd_4octet>

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 800127c:	2200      	movs	r2, #0
 800127e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001282:	4809      	ldr	r0, [pc, #36]	@ (80012a8 <set_bits+0x98>)
 8001284:	f002 fac6 	bl	8003814 <HAL_GPIO_WritePin>
  sendBytes(cmd, 10);
 8001288:	f107 0314 	add.w	r3, r7, #20
 800128c:	210a      	movs	r1, #10
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff fe48 	bl	8000f24 <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8001294:	2201      	movs	r2, #1
 8001296:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800129a:	4803      	ldr	r0, [pc, #12]	@ (80012a8 <set_bits+0x98>)
 800129c:	f002 faba 	bl	8003814 <HAL_GPIO_WritePin>
}
 80012a0:	bf00      	nop
 80012a2:	3728      	adds	r7, #40	@ 0x28
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40020800 	.word	0x40020800

080012ac <set_SPI2lowspeed>:
/**
 * @brief Set the SPI speed to low speed (5 MHz)
 *
 * @param hspi
 */
void set_SPI2lowspeed(SPI_HandleTypeDef *hspi) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  // set SPI speed to 3 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2218      	movs	r2, #24
 80012b8:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f004 fdb2 	bl	8005e24 <HAL_SPI_Init>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <set_SPI2lowspeed+0x1e>
    Error_Handler();
 80012c6:	f001 fd6f 	bl	8002da8 <Error_Handler>
  }
}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <set_SPI2highspeed>:
/**
 * @brief set the SPI speed to high speed (20 MHz)
 *
 * @param hspi
 */
void set_SPI2highspeed(SPI_HandleTypeDef *hspi) {
 80012d2:	b580      	push	{r7, lr}
 80012d4:	b082      	sub	sp, #8
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
  // set SPI speed to 24 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2200      	movs	r2, #0
 80012de:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f004 fd9f 	bl	8005e24 <HAL_SPI_Init>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <set_SPI2highspeed+0x1e>
    Error_Handler();
 80012ec:	f001 fd5c 	bl	8002da8 <Error_Handler>
  }
}
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <DW3000poweron>:

/**
 * @brief Enable on the DW3000 3.3V LDO
 *
 */
void DW3000poweron(void) {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_PWR_EN_GPIO_Port, UWB_PWR_EN_Pin, GPIO_PIN_SET);
 80012fc:	2201      	movs	r2, #1
 80012fe:	2102      	movs	r1, #2
 8001300:	4802      	ldr	r0, [pc, #8]	@ (800130c <DW3000poweron+0x14>)
 8001302:	f002 fa87 	bl	8003814 <HAL_GPIO_WritePin>
}
 8001306:	bf00      	nop
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40020000 	.word	0x40020000

08001310 <DW3000hardReset>:
 * Host microprocessor can use this pin to reset the device instead of calling dwt_softreset() function.
 * The pin should be driven low (for 10 ns) and then left in open-drain mode.
 * RSTn pin should never be driven high.
 *
 */
void DW3000hardReset(void) {
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 8001314:	2200      	movs	r2, #0
 8001316:	2108      	movs	r1, #8
 8001318:	4806      	ldr	r0, [pc, #24]	@ (8001334 <DW3000hardReset+0x24>)
 800131a:	f002 fa7b 	bl	8003814 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800131e:	200a      	movs	r0, #10
 8001320:	f001 ffa6 	bl	8003270 <HAL_Delay>
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_SET);
 8001324:	2201      	movs	r2, #1
 8001326:	2108      	movs	r1, #8
 8001328:	4802      	ldr	r0, [pc, #8]	@ (8001334 <DW3000hardReset+0x24>)
 800132a:	f002 fa73 	bl	8003814 <HAL_GPIO_WritePin>
}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	40020000 	.word	0x40020000

08001338 <DW3000writereg>:
 *
 * @param reg register full address (base + sub)
 * @param data data to write
 * @param len length of data to write (1, 2, 4 bytes)
 */
void DW3000writereg(uint32_t reg, uint8_t* data, uint8_t len) {
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	4613      	mov	r3, r2
 8001344:	71fb      	strb	r3, [r7, #7]
  uint8_t base = reg >> 16;
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	0c1b      	lsrs	r3, r3, #16
 800134a:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 1);
 8001350:	7db9      	ldrb	r1, [r7, #22]
 8001352:	7dfb      	ldrb	r3, [r7, #23]
 8001354:	2201      	movs	r2, #1
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fe2c 	bl	8000fb4 <DW3000pack_full_address>
 800135c:	4603      	mov	r3, r0
 800135e:	82bb      	strh	r3, [r7, #20]

  // uint8_t* regBytes = data;
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8001360:	8abb      	ldrh	r3, [r7, #20]
 8001362:	0a1b      	lsrs	r3, r3, #8
 8001364:	b29b      	uxth	r3, r3
 8001366:	b2db      	uxtb	r3, r3
 8001368:	743b      	strb	r3, [r7, #16]
  headerBytes[1] = header & 0xFF;
 800136a:	8abb      	ldrh	r3, [r7, #20]
 800136c:	b2db      	uxtb	r3, r3
 800136e:	747b      	strb	r3, [r7, #17]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8001370:	2200      	movs	r2, #0
 8001372:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001376:	480c      	ldr	r0, [pc, #48]	@ (80013a8 <DW3000writereg+0x70>)
 8001378:	f002 fa4c 	bl	8003814 <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 800137c:	f107 0310 	add.w	r3, r7, #16
 8001380:	2102      	movs	r1, #2
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff fdce 	bl	8000f24 <sendBytes>
  sendBytes(data, len);
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	b29b      	uxth	r3, r3
 800138c:	4619      	mov	r1, r3
 800138e:	68b8      	ldr	r0, [r7, #8]
 8001390:	f7ff fdc8 	bl	8000f24 <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8001394:	2201      	movs	r2, #1
 8001396:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800139a:	4803      	ldr	r0, [pc, #12]	@ (80013a8 <DW3000writereg+0x70>)
 800139c:	f002 fa3a 	bl	8003814 <HAL_GPIO_WritePin>
}
 80013a0:	bf00      	nop
 80013a2:	3718      	adds	r7, #24
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40020800 	.word	0x40020800

080013ac <DW3000readreg>:
 *
 * @param reg register full address (base + sub)
 * @param len length of data to read (1, 2, 4 bytes)
 * @return uint32_t data read from the register
 */
uint32_t DW3000readreg(uint32_t reg, uint8_t len) {
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	460b      	mov	r3, r1
 80013b6:	70fb      	strb	r3, [r7, #3]
  uint8_t base = reg >> 16;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	0c1b      	lsrs	r3, r3, #16
 80013bc:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 0);
 80013c2:	7db9      	ldrb	r1, [r7, #22]
 80013c4:	7dfb      	ldrb	r3, [r7, #23]
 80013c6:	2200      	movs	r2, #0
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff fdf3 	bl	8000fb4 <DW3000pack_full_address>
 80013ce:	4603      	mov	r3, r0
 80013d0:	82bb      	strh	r3, [r7, #20]

  uint8_t regBytes[4] = {0, 0, 0, 0};
 80013d2:	2300      	movs	r3, #0
 80013d4:	60fb      	str	r3, [r7, #12]
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 80013d6:	8abb      	ldrh	r3, [r7, #20]
 80013d8:	0a1b      	lsrs	r3, r3, #8
 80013da:	b29b      	uxth	r3, r3
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	723b      	strb	r3, [r7, #8]
  headerBytes[1] = header & 0xFF;
 80013e0:	8abb      	ldrh	r3, [r7, #20]
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	727b      	strb	r3, [r7, #9]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 80013e6:	2200      	movs	r2, #0
 80013e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013ec:	4813      	ldr	r0, [pc, #76]	@ (800143c <DW3000readreg+0x90>)
 80013ee:	f002 fa11 	bl	8003814 <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 80013f2:	f107 0308 	add.w	r3, r7, #8
 80013f6:	2102      	movs	r1, #2
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff fd93 	bl	8000f24 <sendBytes>
  readBytes(regBytes, len);
 80013fe:	78fb      	ldrb	r3, [r7, #3]
 8001400:	b29a      	uxth	r2, r3
 8001402:	f107 030c 	add.w	r3, r7, #12
 8001406:	4611      	mov	r1, r2
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff fda3 	bl	8000f54 <readBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800140e:	2201      	movs	r2, #1
 8001410:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001414:	4809      	ldr	r0, [pc, #36]	@ (800143c <DW3000readreg+0x90>)
 8001416:	f002 f9fd 	bl	8003814 <HAL_GPIO_WritePin>

  // Combine the 4 bytes into a single 32-bit integer
  uint32_t regValue =
  ((uint32_t)regBytes[3] << 24) |
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	061a      	lsls	r2, r3, #24
  ((uint32_t)regBytes[2] << 16) |
 800141e:	7bbb      	ldrb	r3, [r7, #14]
 8001420:	041b      	lsls	r3, r3, #16
  ((uint32_t)regBytes[3] << 24) |
 8001422:	431a      	orrs	r2, r3
  ((uint32_t)regBytes[1] << 8)  |
 8001424:	7b7b      	ldrb	r3, [r7, #13]
 8001426:	021b      	lsls	r3, r3, #8
  ((uint32_t)regBytes[2] << 16) |
 8001428:	4313      	orrs	r3, r2
  ((uint32_t)regBytes[0]);
 800142a:	7b3a      	ldrb	r2, [r7, #12]
  uint32_t regValue =
 800142c:	4313      	orrs	r3, r2
 800142e:	613b      	str	r3, [r7, #16]

  return regValue;
 8001430:	693b      	ldr	r3, [r7, #16]
}
 8001432:	4618      	mov	r0, r3
 8001434:	3718      	adds	r7, #24
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40020800 	.word	0x40020800

08001440 <DW3000enter_IDLE_PLL>:

/**
 * @brief set the AINIT2IDLE bit in the SEQ_CTRL register to automatically enter the IDLE_PLL state
 *
 */
void DW3000enter_IDLE_PLL(void) {
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  set_bits(SEQ_CTRL_ID, SEQ_CTRL_AINIT2IDLE_BIT_MASK, 4); // set the AINIT2IDLE bit
 8001444:	2204      	movs	r2, #4
 8001446:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800144a:	4804      	ldr	r0, [pc, #16]	@ (800145c <DW3000enter_IDLE_PLL+0x1c>)
 800144c:	f7ff fee0 	bl	8001210 <set_bits>
  Delay_us(10);
 8001450:	200a      	movs	r0, #10
 8001452:	f001 f9cb 	bl	80027ec <Delay_us>
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	00110008 	.word	0x00110008

08001460 <DW3000check_IDLE_RC>:
/**
 * @brief FZ stole from DecaWave API, check if the DW3000 is in the IDLE_RC state
 *
 * @return uint8_t
 */
uint8_t DW3000check_IDLE_RC(void) {
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
  uint32_t reg = dwt_read32bitoffsetreg(SYS_STATUS_ID, 0);
 8001466:	2100      	movs	r1, #0
 8001468:	2044      	movs	r0, #68	@ 0x44
 800146a:	f000 f9e0 	bl	800182e <dwt_read32bitoffsetreg>
 800146e:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_RCINIT_BIT_MASK)) == (SYS_STATUS_RCINIT_BIT_MASK));
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001476:	2b00      	cmp	r3, #0
 8001478:	bf14      	ite	ne
 800147a:	2301      	movne	r3, #1
 800147c:	2300      	moveq	r3, #0
 800147e:	b2db      	uxtb	r3, r3
}
 8001480:	4618      	mov	r0, r3
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <DW3000check_IDLE_PLL>:
/**
 * @brief check if the DW3000 PLL locked, which shows the DW3000 is in the IDLE_PLL state
 *
 * @return uint8_t
 */
uint8_t DW3000check_IDLE_PLL(void) {
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATUS_ID, 4);
 800148e:	2104      	movs	r1, #4
 8001490:	2044      	movs	r0, #68	@ 0x44
 8001492:	f7ff ff8b 	bl	80013ac <DW3000readreg>
 8001496:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_CP_LOCK_BIT_MASK)) == (SYS_STATUS_CP_LOCK_BIT_MASK)) ? 1U : 0U;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	085b      	lsrs	r3, r3, #1
 800149c:	b2db      	uxtb	r3, r3
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	b2db      	uxtb	r3, r3
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}

080014ac <DW3000check_IDLE>:
/**
 * @brief check if the DW3000 is in the IDLE_PLL state
 *
 * @return uint8_t
 */
uint8_t DW3000check_IDLE(void) {
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATE_LO_ID, 4);
 80014b2:	2104      	movs	r1, #4
 80014b4:	4808      	ldr	r0, [pc, #32]	@ (80014d8 <DW3000check_IDLE+0x2c>)
 80014b6:	f7ff ff79 	bl	80013ac <DW3000readreg>
 80014ba:	6078      	str	r0, [r7, #4]
  return (reg >> 16 & DW_SYS_STATE_IDLE) == DW_SYS_STATE_IDLE ? 1 : 0;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	0c1b      	lsrs	r3, r3, #16
 80014c0:	f003 0303 	and.w	r3, r3, #3
 80014c4:	2b03      	cmp	r3, #3
 80014c6:	bf0c      	ite	eq
 80014c8:	2301      	moveq	r3, #1
 80014ca:	2300      	movne	r3, #0
 80014cc:	b2db      	uxtb	r3, r3
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	000f0030 	.word	0x000f0030

080014dc <DW3000_writefastCMD_FZ>:
/**
 * @brief write a fast command to the DW3000
 *
 * @param cmd
 */
void DW3000_writefastCMD_FZ(uint8_t cmd) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4603      	mov	r3, r0
 80014e4:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd2send = DW3000pack_fast_command(cmd);
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff fd49 	bl	8000f80 <DW3000pack_fast_command>
 80014ee:	4603      	mov	r3, r0
 80014f0:	73fb      	strb	r3, [r7, #15]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 80014f2:	2200      	movs	r2, #0
 80014f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014f8:	4809      	ldr	r0, [pc, #36]	@ (8001520 <DW3000_writefastCMD_FZ+0x44>)
 80014fa:	f002 f98b 	bl	8003814 <HAL_GPIO_WritePin>
  sendBytes(&cmd2send, 1);
 80014fe:	f107 030f 	add.w	r3, r7, #15
 8001502:	2101      	movs	r1, #1
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff fd0d 	bl	8000f24 <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800150a:	2201      	movs	r2, #1
 800150c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001510:	4803      	ldr	r0, [pc, #12]	@ (8001520 <DW3000_writefastCMD_FZ+0x44>)
 8001512:	f002 f97f 	bl	8003814 <HAL_GPIO_WritePin>
}
 8001516:	bf00      	nop
 8001518:	3710      	adds	r7, #16
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40020800 	.word	0x40020800

08001524 <DW3000_clear_IRQ>:

// clear the IRQ flags
void DW3000_clear_IRQ(void) {
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  // FZ: Clear the interrupt flags
  dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_MASK);
 8001528:	f04f 32ff 	mov.w	r2, #4294967295
 800152c:	2100      	movs	r1, #0
 800152e:	2044      	movs	r0, #68	@ 0x44
 8001530:	f000 f9d1 	bl	80018d6 <dwt_write32bitoffsetreg>
  DW3000_IRQ_flag = false;
 8001534:	4b02      	ldr	r3, [pc, #8]	@ (8001540 <DW3000_clear_IRQ+0x1c>)
 8001536:	2200      	movs	r2, #0
 8001538:	701a      	strb	r2, [r3, #0]
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20000308 	.word	0x20000308

08001544 <DW3000_irq_for_txrx_done>:
  //                (1 << SYS_ENABLE_LO_RXPHD_ENABLE_BIT_OFFSET)); // Enable RX done interrupt
  uint32_t sys_enable = SYS_STATUS_RXFCG_BIT_MASK;
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
}

void DW3000_irq_for_txrx_done(void) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
  uint32_t sys_enable = DW3000readreg(SYS_ENABLE_LO_ID, 4);
 800154a:	2104      	movs	r1, #4
 800154c:	203c      	movs	r0, #60	@ 0x3c
 800154e:	f7ff ff2d 	bl	80013ac <DW3000readreg>
 8001552:	4603      	mov	r3, r0
 8001554:	607b      	str	r3, [r7, #4]
  sys_enable |= ((1 << SYS_ENABLE_LO_TXFRS_ENABLE_BIT_OFFSET)  |
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f443 5302 	orr.w	r3, r3, #8320	@ 0x2080
 800155c:	607b      	str	r3, [r7, #4]
                 (1 << SYS_ENABLE_LO_RXFR_ENABLE_BIT_OFFSET)); // Enable TX and RX done interrupt
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	2204      	movs	r2, #4
 8001562:	4619      	mov	r1, r3
 8001564:	203c      	movs	r0, #60	@ 0x3c
 8001566:	f7ff fee7 	bl	8001338 <DW3000writereg>
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
	...

08001574 <HAL_GPIO_EXTI_Callback>:
}

// FZ: the IRQ will be triggered at the very beginning because
// the SPI ready will cause an interrupt
// so we need to clear the interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == UWB_IRQ_Pin) {
 800157e:	88fb      	ldrh	r3, [r7, #6]
 8001580:	2b04      	cmp	r3, #4
 8001582:	d102      	bne.n	800158a <HAL_GPIO_EXTI_Callback+0x16>
    DW3000_IRQ_flag = true;
 8001584:	4b04      	ldr	r3, [pc, #16]	@ (8001598 <HAL_GPIO_EXTI_Callback+0x24>)
 8001586:	2201      	movs	r2, #1
 8001588:	701a      	strb	r2, [r3, #0]
  }
}
 800158a:	bf00      	nop
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	20000308 	.word	0x20000308

0800159c <writetospi>:
} localdata;

static localdata _ptr;
static localdata *pdw3000local = &_ptr;

int writetospi(uint16_t headerLength, uint8_t *headerBuffer, uint16_t bodyLength, uint8_t *bodyBuffer) {
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60b9      	str	r1, [r7, #8]
 80015a4:	607b      	str	r3, [r7, #4]
 80015a6:	4603      	mov	r3, r0
 80015a8:	81fb      	strh	r3, [r7, #14]
 80015aa:	4613      	mov	r3, r2
 80015ac:	81bb      	strh	r3, [r7, #12]
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 80015ae:	2200      	movs	r2, #0
 80015b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015b4:	480b      	ldr	r0, [pc, #44]	@ (80015e4 <writetospi+0x48>)
 80015b6:	f002 f92d 	bl	8003814 <HAL_GPIO_WritePin>
  sendBytes(headerBuffer, headerLength);
 80015ba:	89fb      	ldrh	r3, [r7, #14]
 80015bc:	4619      	mov	r1, r3
 80015be:	68b8      	ldr	r0, [r7, #8]
 80015c0:	f7ff fcb0 	bl	8000f24 <sendBytes>
  sendBytes(bodyBuffer, bodyLength);
 80015c4:	89bb      	ldrh	r3, [r7, #12]
 80015c6:	4619      	mov	r1, r3
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f7ff fcab 	bl	8000f24 <sendBytes>
  // }
  // for(int i = 0; i < bodyLength; i++) {
  //   SPI.transfer(bodyBuffer[i]); // write values
  // }
  // delayMicroseconds(5);
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 80015ce:	2201      	movs	r2, #1
 80015d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015d4:	4803      	ldr	r0, [pc, #12]	@ (80015e4 <writetospi+0x48>)
 80015d6:	f002 f91d 	bl	8003814 <HAL_GPIO_WritePin>

  return 0;
 80015da:	2300      	movs	r3, #0
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3710      	adds	r7, #16
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40020800 	.word	0x40020800

080015e8 <readfromspi>:

int readfromspi(uint16_t headerLength, uint8_t *headerBuffer, uint16_t readLength, uint8_t *readBuffer)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60b9      	str	r1, [r7, #8]
 80015f0:	607b      	str	r3, [r7, #4]
 80015f2:	4603      	mov	r3, r0
 80015f4:	81fb      	strh	r3, [r7, #14]
 80015f6:	4613      	mov	r3, r2
 80015f8:	81bb      	strh	r3, [r7, #12]
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 80015fa:	2200      	movs	r2, #0
 80015fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001600:	480b      	ldr	r0, [pc, #44]	@ (8001630 <readfromspi+0x48>)
 8001602:	f002 f907 	bl	8003814 <HAL_GPIO_WritePin>
  sendBytes(headerBuffer, headerLength);
 8001606:	89fb      	ldrh	r3, [r7, #14]
 8001608:	4619      	mov	r1, r3
 800160a:	68b8      	ldr	r0, [r7, #8]
 800160c:	f7ff fc8a 	bl	8000f24 <sendBytes>
  readBytes(readBuffer, readLength);
 8001610:	89bb      	ldrh	r3, [r7, #12]
 8001612:	4619      	mov	r1, r3
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7ff fc9d 	bl	8000f54 <readBytes>
  // }
  // for(int i = 0; i < readLength; i++) {
  //   readBuffer[i] = SPI.transfer(JUNK); // read values
  // }
  // delayMicroseconds(5);
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800161a:	2201      	movs	r2, #1
 800161c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001620:	4803      	ldr	r0, [pc, #12]	@ (8001630 <readfromspi+0x48>)
 8001622:	f002 f8f7 	bl	8003814 <HAL_GPIO_WritePin>

  return 0;
 8001626:	2300      	movs	r3, #0
}
 8001628:	4618      	mov	r0, r3
 800162a:	3710      	adds	r7, #16
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40020800 	.word	0x40020800

08001634 <dwt_xfer3000>:
  uint16_t    indx,       //sub-index, calculated from regFileID 0..0x7F,
  uint16_t    length,
  uint8_t     *buffer,
  spi_modes_e mode
)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b088      	sub	sp, #32
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	607b      	str	r3, [r7, #4]
 800163e:	460b      	mov	r3, r1
 8001640:	817b      	strh	r3, [r7, #10]
 8001642:	4613      	mov	r3, r2
 8001644:	813b      	strh	r3, [r7, #8]
  uint8_t  header[2];           // Buffer to compose header in
  uint16_t cnt = 0;             // Counter for length of a header
 8001646:	2300      	movs	r3, #0
 8001648:	83fb      	strh	r3, [r7, #30]

  uint16_t reg_file     = 0x1F & ((regFileID + indx) >> 16);
 800164a:	897a      	ldrh	r2, [r7, #10]
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	4413      	add	r3, r2
 8001650:	0c1b      	lsrs	r3, r3, #16
 8001652:	b29b      	uxth	r3, r3
 8001654:	f003 031f 	and.w	r3, r3, #31
 8001658:	83bb      	strh	r3, [r7, #28]
  uint16_t reg_offset   = 0x7F &  (regFileID + indx);
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	b29a      	uxth	r2, r3
 800165e:	897b      	ldrh	r3, [r7, #10]
 8001660:	4413      	add	r3, r2
 8001662:	b29b      	uxth	r3, r3
 8001664:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001668:	837b      	strh	r3, [r7, #26]

  assert(reg_file     <= 0x1F);
 800166a:	8bbb      	ldrh	r3, [r7, #28]
 800166c:	2b1f      	cmp	r3, #31
 800166e:	d906      	bls.n	800167e <dwt_xfer3000+0x4a>
 8001670:	4b52      	ldr	r3, [pc, #328]	@ (80017bc <dwt_xfer3000+0x188>)
 8001672:	4a53      	ldr	r2, [pc, #332]	@ (80017c0 <dwt_xfer3000+0x18c>)
 8001674:	f44f 7126 	mov.w	r1, #664	@ 0x298
 8001678:	4852      	ldr	r0, [pc, #328]	@ (80017c4 <dwt_xfer3000+0x190>)
 800167a:	f009 fc95 	bl	800afa8 <__assert_func>
  assert(reg_offset   <= 0x7F);
 800167e:	8b7b      	ldrh	r3, [r7, #26]
 8001680:	2b7f      	cmp	r3, #127	@ 0x7f
 8001682:	d906      	bls.n	8001692 <dwt_xfer3000+0x5e>
 8001684:	4b50      	ldr	r3, [pc, #320]	@ (80017c8 <dwt_xfer3000+0x194>)
 8001686:	4a4e      	ldr	r2, [pc, #312]	@ (80017c0 <dwt_xfer3000+0x18c>)
 8001688:	f240 2199 	movw	r1, #665	@ 0x299
 800168c:	484d      	ldr	r0, [pc, #308]	@ (80017c4 <dwt_xfer3000+0x190>)
 800168e:	f009 fc8b 	bl	800afa8 <__assert_func>
  assert(length       < 0x3100);
 8001692:	893b      	ldrh	r3, [r7, #8]
 8001694:	f5b3 5f44 	cmp.w	r3, #12544	@ 0x3100
 8001698:	d306      	bcc.n	80016a8 <dwt_xfer3000+0x74>
 800169a:	4b4c      	ldr	r3, [pc, #304]	@ (80017cc <dwt_xfer3000+0x198>)
 800169c:	4a48      	ldr	r2, [pc, #288]	@ (80017c0 <dwt_xfer3000+0x18c>)
 800169e:	f240 219a 	movw	r1, #666	@ 0x29a
 80016a2:	4848      	ldr	r0, [pc, #288]	@ (80017c4 <dwt_xfer3000+0x190>)
 80016a4:	f009 fc80 	bl	800afa8 <__assert_func>
  assert(mode == DW3000_SPI_WR_BIT ||\
 80016a8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80016aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80016ae:	d018      	beq.n	80016e2 <dwt_xfer3000+0xae>
 80016b0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d015      	beq.n	80016e2 <dwt_xfer3000+0xae>
 80016b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80016b8:	f248 0201 	movw	r2, #32769	@ 0x8001
 80016bc:	4293      	cmp	r3, r2
 80016be:	d010      	beq.n	80016e2 <dwt_xfer3000+0xae>
 80016c0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80016c2:	f248 0202 	movw	r2, #32770	@ 0x8002
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d00b      	beq.n	80016e2 <dwt_xfer3000+0xae>
 80016ca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80016cc:	f248 0203 	movw	r2, #32771	@ 0x8003
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d006      	beq.n	80016e2 <dwt_xfer3000+0xae>
 80016d4:	4b3e      	ldr	r3, [pc, #248]	@ (80017d0 <dwt_xfer3000+0x19c>)
 80016d6:	4a3a      	ldr	r2, [pc, #232]	@ (80017c0 <dwt_xfer3000+0x18c>)
 80016d8:	f240 219b 	movw	r1, #667	@ 0x29b
 80016dc:	4839      	ldr	r0, [pc, #228]	@ (80017c4 <dwt_xfer3000+0x190>)
 80016de:	f009 fc63 	bl	800afa8 <__assert_func>
         mode == DW3000_SPI_AND_OR_16 ||\
         mode == DW3000_SPI_AND_OR_32);

  // Write message header selecting WRITE operation and addresses as appropriate
  uint16_t  addr;
  addr = (reg_file << 9) | (reg_offset << 2);
 80016e2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80016e6:	025b      	lsls	r3, r3, #9
 80016e8:	b21a      	sxth	r2, r3
 80016ea:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	b21b      	sxth	r3, r3
 80016f2:	4313      	orrs	r3, r2
 80016f4:	b21b      	sxth	r3, r3
 80016f6:	833b      	strh	r3, [r7, #24]

  header[0] = (uint8_t)((mode | addr) >> 8);   //  & 0xFF; //bit7 + addr[4:0] + sub_addr[6:6]
 80016f8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80016fa:	8b3b      	ldrh	r3, [r7, #24]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	b29b      	uxth	r3, r3
 8001700:	0a1b      	lsrs	r3, r3, #8
 8001702:	b29b      	uxth	r3, r3
 8001704:	b2db      	uxtb	r3, r3
 8001706:	753b      	strb	r3, [r7, #20]
  header[1] = (uint8_t)(addr | (mode & 0x03)); // & 0xFF; //EAM: subaddr[5:0]+ R/W/AND_OR
 8001708:	8b3b      	ldrh	r3, [r7, #24]
 800170a:	b25a      	sxtb	r2, r3
 800170c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800170e:	b25b      	sxtb	r3, r3
 8001710:	f003 0303 	and.w	r3, r3, #3
 8001714:	b25b      	sxtb	r3, r3
 8001716:	4313      	orrs	r3, r2
 8001718:	b25b      	sxtb	r3, r3
 800171a:	b2db      	uxtb	r3, r3
 800171c:	757b      	strb	r3, [r7, #21]

  if (/*reg_offset == 0 && */length == 0) {   /* Fast Access Commands (FAC)
 800171e:	893b      	ldrh	r3, [r7, #8]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d115      	bne.n	8001750 <dwt_xfer3000+0x11c>
        * only write operation is possible for this mode
        * bit_7=one is W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=one: MODE of FastAccess
        */
      assert(mode == DW3000_SPI_WR_BIT);
 8001724:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001726:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800172a:	d006      	beq.n	800173a <dwt_xfer3000+0x106>
 800172c:	4b29      	ldr	r3, [pc, #164]	@ (80017d4 <dwt_xfer3000+0x1a0>)
 800172e:	4a24      	ldr	r2, [pc, #144]	@ (80017c0 <dwt_xfer3000+0x18c>)
 8001730:	f44f 712b 	mov.w	r1, #684	@ 0x2ac
 8001734:	4823      	ldr	r0, [pc, #140]	@ (80017c4 <dwt_xfer3000+0x190>)
 8001736:	f009 fc37 	bl	800afa8 <__assert_func>

      header[0] = (uint8_t)((DW3000_SPI_WR_BIT>>8) | (regFileID<<1) | DW3000_SPI_FAC);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	b2db      	uxtb	r3, r3
 8001742:	f063 037e 	orn	r3, r3, #126	@ 0x7e
 8001746:	b2db      	uxtb	r3, r3
 8001748:	753b      	strb	r3, [r7, #20]
      cnt = 1;
 800174a:	2301      	movs	r3, #1
 800174c:	83fb      	strh	r3, [r7, #30]
 800174e:	e015      	b.n	800177c <dwt_xfer3000+0x148>
  }
  else if (reg_offset == 0 /*&& length > 0*/ && (mode == DW3000_SPI_WR_BIT || mode == DW3000_SPI_RD_BIT))
 8001750:	8b7b      	ldrh	r3, [r7, #26]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d10b      	bne.n	800176e <dwt_xfer3000+0x13a>
 8001756:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001758:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800175c:	d002      	beq.n	8001764 <dwt_xfer3000+0x130>
 800175e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001760:	2b00      	cmp	r3, #0
 8001762:	d104      	bne.n	800176e <dwt_xfer3000+0x13a>
  {   /* Fast Access Commands with Read/Write support (FACRW)
        * bit_7 is R/W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=zero: MODE of FastAccess
        */
      header[0] |= DW3000_SPI_FARW;
 8001764:	7d3b      	ldrb	r3, [r7, #20]
 8001766:	753b      	strb	r3, [r7, #20]
      cnt = 1;
 8001768:	2301      	movs	r3, #1
 800176a:	83fb      	strh	r3, [r7, #30]
 800176c:	e006      	b.n	800177c <dwt_xfer3000+0x148>
  else
  {  /* Extended Address Mode with Read/Write support (EAMRW)
      * b[0] = bit_7 is R/W operation, bit_6 one = ExtendedAddressMode;
      * b[1] = addr<<2 | (mode&0x3)
      */
    header[0] |= DW3000_SPI_EAMRW;
 800176e:	7d3b      	ldrb	r3, [r7, #20]
 8001770:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001774:	b2db      	uxtb	r3, r3
 8001776:	753b      	strb	r3, [r7, #20]
    cnt = 2;
 8001778:	2302      	movs	r3, #2
 800177a:	83fb      	strh	r3, [r7, #30]
  }

  switch (mode)
 800177c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800177e:	2b00      	cmp	r3, #0
 8001780:	d00d      	beq.n	800179e <dwt_xfer3000+0x16a>
 8001782:	2b00      	cmp	r3, #0
 8001784:	db14      	blt.n	80017b0 <dwt_xfer3000+0x17c>
 8001786:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 800178a:	2b03      	cmp	r3, #3
 800178c:	d810      	bhi.n	80017b0 <dwt_xfer3000+0x17c>
    case    DW3000_SPI_AND_OR_16:
    case    DW3000_SPI_AND_OR_32:
    case    DW3000_SPI_WR_BIT:
    {
      {
        writetospi(cnt, header, length, buffer);
 800178e:	893a      	ldrh	r2, [r7, #8]
 8001790:	f107 0114 	add.w	r1, r7, #20
 8001794:	8bf8      	ldrh	r0, [r7, #30]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f7ff ff00 	bl	800159c <writetospi>
      }
      break;
 800179c:	e009      	b.n	80017b2 <dwt_xfer3000+0x17e>
    }

    case DW3000_SPI_RD_BIT:
    {
      readfromspi(cnt, header, length, buffer);
 800179e:	893a      	ldrh	r2, [r7, #8]
 80017a0:	f107 0114 	add.w	r1, r7, #20
 80017a4:	8bf8      	ldrh	r0, [r7, #30]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f7ff ff1e 	bl	80015e8 <readfromspi>
      break;
 80017ac:	e001      	b.n	80017b2 <dwt_xfer3000+0x17e>
 80017ae:	e7ff      	b.n	80017b0 <dwt_xfer3000+0x17c>
    }

    default:
      while(1);
 80017b0:	e7fd      	b.n	80017ae <dwt_xfer3000+0x17a>
      break;
  }
} // end dwt_xfer3000()
 80017b2:	bf00      	nop
 80017b4:	3720      	adds	r7, #32
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	0800d9d4 	.word	0x0800d9d4
 80017c0:	0800dc24 	.word	0x0800dc24
 80017c4:	0800d9e8 	.word	0x0800d9e8
 80017c8:	0800da00 	.word	0x0800da00
 80017cc:	0800da14 	.word	0x0800da14
 80017d0:	0800da24 	.word	0x0800da24
 80017d4:	0800dabc 	.word	0x0800dabc

080017d8 <dwt_writetodevice>:
 * output parameters
 *
 * no return value
 */
//static
void dwt_writetodevice(uint32_t regFileID, uint16_t index, uint16_t length, uint8_t *buffer) {
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af02      	add	r7, sp, #8
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	607b      	str	r3, [r7, #4]
 80017e2:	460b      	mov	r3, r1
 80017e4:	817b      	strh	r3, [r7, #10]
 80017e6:	4613      	mov	r3, r2
 80017e8:	813b      	strh	r3, [r7, #8]
  dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_WR_BIT);
 80017ea:	893a      	ldrh	r2, [r7, #8]
 80017ec:	8979      	ldrh	r1, [r7, #10]
 80017ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	68f8      	ldr	r0, [r7, #12]
 80017f8:	f7ff ff1c 	bl	8001634 <dwt_xfer3000>
}
 80017fc:	bf00      	nop
 80017fe:	3710      	adds	r7, #16
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}

08001804 <dwt_readfromdevice>:
  uint32_t  regFileID,
  uint16_t  index,
  uint16_t  length,
  uint8_t   *buffer
)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af02      	add	r7, sp, #8
 800180a:	60f8      	str	r0, [r7, #12]
 800180c:	607b      	str	r3, [r7, #4]
 800180e:	460b      	mov	r3, r1
 8001810:	817b      	strh	r3, [r7, #10]
 8001812:	4613      	mov	r3, r2
 8001814:	813b      	strh	r3, [r7, #8]
  dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_RD_BIT);
 8001816:	893a      	ldrh	r2, [r7, #8]
 8001818:	8979      	ldrh	r1, [r7, #10]
 800181a:	2300      	movs	r3, #0
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	68f8      	ldr	r0, [r7, #12]
 8001822:	f7ff ff07 	bl	8001634 <dwt_xfer3000>
}
 8001826:	bf00      	nop
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <dwt_read32bitoffsetreg>:
 *
 * output parameters
 *
 * returns 32 bit register value
 */
uint32_t dwt_read32bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 800182e:	b580      	push	{r7, lr}
 8001830:	b086      	sub	sp, #24
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
 8001836:	460b      	mov	r3, r1
 8001838:	807b      	strh	r3, [r7, #2]
  int     j ;
  uint32_t  regval = 0 ;
 800183a:	2300      	movs	r3, #0
 800183c:	613b      	str	r3, [r7, #16]
  uint8_t   buffer[4] ;

  dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 800183e:	f107 030c 	add.w	r3, r7, #12
 8001842:	8879      	ldrh	r1, [r7, #2]
 8001844:	2204      	movs	r2, #4
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f7ff ffdc 	bl	8001804 <dwt_readfromdevice>

  for (j = 3 ; j >= 0 ; j --) {
 800184c:	2303      	movs	r3, #3
 800184e:	617b      	str	r3, [r7, #20]
 8001850:	e00b      	b.n	800186a <dwt_read32bitoffsetreg+0x3c>
    regval = (regval << 8) + buffer[j] ;
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	021b      	lsls	r3, r3, #8
 8001856:	f107 010c 	add.w	r1, r7, #12
 800185a:	697a      	ldr	r2, [r7, #20]
 800185c:	440a      	add	r2, r1
 800185e:	7812      	ldrb	r2, [r2, #0]
 8001860:	4413      	add	r3, r2
 8001862:	613b      	str	r3, [r7, #16]
  for (j = 3 ; j >= 0 ; j --) {
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	3b01      	subs	r3, #1
 8001868:	617b      	str	r3, [r7, #20]
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	2b00      	cmp	r3, #0
 800186e:	daf0      	bge.n	8001852 <dwt_read32bitoffsetreg+0x24>
  }

  return (regval);
 8001870:	693b      	ldr	r3, [r7, #16]

} // end dwt_read32bitoffsetreg()
 8001872:	4618      	mov	r0, r3
 8001874:	3718      	adds	r7, #24
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16_t dwt_read16bitoffsetreg(uint32_t regFileID, uint16_t regOffset)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b084      	sub	sp, #16
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
 8001882:	460b      	mov	r3, r1
 8001884:	807b      	strh	r3, [r7, #2]
    uint16_t  regval = 0 ;
 8001886:	2300      	movs	r3, #0
 8001888:	81fb      	strh	r3, [r7, #14]
    uint8_t   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 800188a:	f107 030c 	add.w	r3, r7, #12
 800188e:	8879      	ldrh	r1, [r7, #2]
 8001890:	2202      	movs	r2, #2
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff ffb6 	bl	8001804 <dwt_readfromdevice>

    regval = ((uint16_t)buffer[1] << 8) + buffer[0] ;
 8001898:	7b7b      	ldrb	r3, [r7, #13]
 800189a:	021b      	lsls	r3, r3, #8
 800189c:	b29b      	uxth	r3, r3
 800189e:	7b3a      	ldrb	r2, [r7, #12]
 80018a0:	4413      	add	r3, r2
 80018a2:	81fb      	strh	r3, [r7, #14]
    return regval ;
 80018a4:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 80018a6:	4618      	mov	r0, r3
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <dwt_read8bitoffsetreg>:
 * output parameters
 *
 * returns 8-bit register value
 */
uint8_t dwt_read8bitoffsetreg(uint32_t regFileID, uint16_t regOffset)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	b084      	sub	sp, #16
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
 80018b6:	460b      	mov	r3, r1
 80018b8:	807b      	strh	r3, [r7, #2]
  uint8_t regval;
  uint8_t buffer[1];

  dwt_readfromdevice(regFileID, regOffset, 1, buffer);
 80018ba:	f107 030c 	add.w	r3, r7, #12
 80018be:	8879      	ldrh	r1, [r7, #2]
 80018c0:	2201      	movs	r2, #1
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f7ff ff9e 	bl	8001804 <dwt_readfromdevice>
  regval = buffer[0] ;
 80018c8:	7b3b      	ldrb	r3, [r7, #12]
 80018ca:	73fb      	strb	r3, [r7, #15]

  return regval ;
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint32_t regval)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b086      	sub	sp, #24
 80018da:	af00      	add	r7, sp, #0
 80018dc:	60f8      	str	r0, [r7, #12]
 80018de:	460b      	mov	r3, r1
 80018e0:	607a      	str	r2, [r7, #4]
 80018e2:	817b      	strh	r3, [r7, #10]
    int     j ;
    uint8_t   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 80018e4:	2300      	movs	r3, #0
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	e00d      	b.n	8001906 <dwt_write32bitoffsetreg+0x30>
    {
        buffer[j] = (uint8_t)regval;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	b2d9      	uxtb	r1, r3
 80018ee:	f107 0210 	add.w	r2, r7, #16
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	4413      	add	r3, r2
 80018f6:	460a      	mov	r2, r1
 80018f8:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	0a1b      	lsrs	r3, r3, #8
 80018fe:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	3301      	adds	r3, #1
 8001904:	617b      	str	r3, [r7, #20]
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	2b03      	cmp	r3, #3
 800190a:	ddee      	ble.n	80018ea <dwt_write32bitoffsetreg+0x14>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 800190c:	f107 0310 	add.w	r3, r7, #16
 8001910:	8979      	ldrh	r1, [r7, #10]
 8001912:	2204      	movs	r2, #4
 8001914:	68f8      	ldr	r0, [r7, #12]
 8001916:	f7ff ff5f 	bl	80017d8 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 800191a:	bf00      	nop
 800191c:	3718      	adds	r7, #24
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint16_t regval)
{
 8001922:	b580      	push	{r7, lr}
 8001924:	b084      	sub	sp, #16
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
 800192a:	460b      	mov	r3, r1
 800192c:	807b      	strh	r3, [r7, #2]
 800192e:	4613      	mov	r3, r2
 8001930:	803b      	strh	r3, [r7, #0]
    uint8_t   buffer[2] ;

    buffer[0] = (uint8_t)regval;
 8001932:	883b      	ldrh	r3, [r7, #0]
 8001934:	b2db      	uxtb	r3, r3
 8001936:	733b      	strb	r3, [r7, #12]
    buffer[1] = regval >> 8 ;
 8001938:	883b      	ldrh	r3, [r7, #0]
 800193a:	0a1b      	lsrs	r3, r3, #8
 800193c:	b29b      	uxth	r3, r3
 800193e:	b2db      	uxtb	r3, r3
 8001940:	737b      	strb	r3, [r7, #13]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 8001942:	f107 030c 	add.w	r3, r7, #12
 8001946:	8879      	ldrh	r1, [r7, #2]
 8001948:	2202      	movs	r2, #2
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f7ff ff44 	bl	80017d8 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8001950:	bf00      	nop
 8001952:	3710      	adds	r7, #16
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint8_t regval)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	460b      	mov	r3, r1
 8001962:	807b      	strh	r3, [r7, #2]
 8001964:	4613      	mov	r3, r2
 8001966:	707b      	strb	r3, [r7, #1]
    uint8_t   buffer[1];
    buffer[0] = regval;
 8001968:	787b      	ldrb	r3, [r7, #1]
 800196a:	733b      	strb	r3, [r7, #12]
    dwt_writetodevice(regFileID, regOffset, 1, buffer);
 800196c:	f107 030c 	add.w	r3, r7, #12
 8001970:	8879      	ldrh	r1, [r7, #2]
 8001972:	2201      	movs	r2, #1
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f7ff ff2f 	bl	80017d8 <dwt_writetodevice>
}
 800197a:	bf00      	nop
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <dwt_modify32bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify32bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint32_t _and, const uint32_t _or)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b088      	sub	sp, #32
 8001986:	af02      	add	r7, sp, #8
 8001988:	60f8      	str	r0, [r7, #12]
 800198a:	607a      	str	r2, [r7, #4]
 800198c:	603b      	str	r3, [r7, #0]
 800198e:	460b      	mov	r3, r1
 8001990:	817b      	strh	r3, [r7, #10]
    uint8_t buf[8];
    buf[0] = (uint8_t)_and;//       &0xFF;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	b2db      	uxtb	r3, r3
 8001996:	743b      	strb	r3, [r7, #16]
    buf[1] = (uint8_t)(_and>>8);//  &0xFF;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	0a1b      	lsrs	r3, r3, #8
 800199c:	b2db      	uxtb	r3, r3
 800199e:	747b      	strb	r3, [r7, #17]
    buf[2] = (uint8_t)(_and>>16);// &0xFF;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	0c1b      	lsrs	r3, r3, #16
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	74bb      	strb	r3, [r7, #18]
    buf[3] = (uint8_t)(_and>>24);// &0xFF;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	0e1b      	lsrs	r3, r3, #24
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	74fb      	strb	r3, [r7, #19]
    buf[4] = (uint8_t)_or;//        &0xFF;
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	753b      	strb	r3, [r7, #20]
    buf[5] = (uint8_t)(_or>>8);//   &0xFF;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	0a1b      	lsrs	r3, r3, #8
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	757b      	strb	r3, [r7, #21]
    buf[6] = (uint8_t)(_or>>16);//  &0xFF;
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	0c1b      	lsrs	r3, r3, #16
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	75bb      	strb	r3, [r7, #22]
    buf[7] = (uint8_t)(_or>>24);//  &0xFF;
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	0e1b      	lsrs	r3, r3, #24
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	75fb      	strb	r3, [r7, #23]
    dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_32);
 80019ce:	f107 0310 	add.w	r3, r7, #16
 80019d2:	8979      	ldrh	r1, [r7, #10]
 80019d4:	f248 0203 	movw	r2, #32771	@ 0x8003
 80019d8:	9200      	str	r2, [sp, #0]
 80019da:	2208      	movs	r2, #8
 80019dc:	68f8      	ldr	r0, [r7, #12]
 80019de:	f7ff fe29 	bl	8001634 <dwt_xfer3000>
}
 80019e2:	bf00      	nop
 80019e4:	3718      	adds	r7, #24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <dwt_modify16bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify16bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint16_t _and, const uint16_t _or)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b088      	sub	sp, #32
 80019ee:	af02      	add	r7, sp, #8
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	4608      	mov	r0, r1
 80019f4:	4611      	mov	r1, r2
 80019f6:	461a      	mov	r2, r3
 80019f8:	4603      	mov	r3, r0
 80019fa:	817b      	strh	r3, [r7, #10]
 80019fc:	460b      	mov	r3, r1
 80019fe:	813b      	strh	r3, [r7, #8]
 8001a00:	4613      	mov	r3, r2
 8001a02:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[4];
    buf[0] = (uint8_t)_and;//       &0xFF;
 8001a04:	893b      	ldrh	r3, [r7, #8]
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	753b      	strb	r3, [r7, #20]
    buf[1] = (uint8_t)(_and>>8);//  &0xFF;
 8001a0a:	893b      	ldrh	r3, [r7, #8]
 8001a0c:	0a1b      	lsrs	r3, r3, #8
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	757b      	strb	r3, [r7, #21]
    buf[2] = (uint8_t)_or;//        &0xFF;
 8001a14:	88fb      	ldrh	r3, [r7, #6]
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	75bb      	strb	r3, [r7, #22]
    buf[3] = (uint8_t)(_or>>8);//   &0xFF;
 8001a1a:	88fb      	ldrh	r3, [r7, #6]
 8001a1c:	0a1b      	lsrs	r3, r3, #8
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	75fb      	strb	r3, [r7, #23]
    dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_16);
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	8979      	ldrh	r1, [r7, #10]
 8001a2a:	f248 0202 	movw	r2, #32770	@ 0x8002
 8001a2e:	9200      	str	r2, [sp, #0]
 8001a30:	2204      	movs	r2, #4
 8001a32:	68f8      	ldr	r0, [r7, #12]
 8001a34:	f7ff fdfe 	bl	8001634 <dwt_xfer3000>
}
 8001a38:	bf00      	nop
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <dwt_modify8bitoffsetreg>:
 * @param regOffset :   the index into register file or buffer being accessed
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify8bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint8_t _and, const uint8_t _or) {
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af02      	add	r7, sp, #8
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	4608      	mov	r0, r1
 8001a4a:	4611      	mov	r1, r2
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4603      	mov	r3, r0
 8001a50:	807b      	strh	r3, [r7, #2]
 8001a52:	460b      	mov	r3, r1
 8001a54:	707b      	strb	r3, [r7, #1]
 8001a56:	4613      	mov	r3, r2
 8001a58:	703b      	strb	r3, [r7, #0]
  uint8_t buf[2];
  buf[0] = _and;
 8001a5a:	787b      	ldrb	r3, [r7, #1]
 8001a5c:	733b      	strb	r3, [r7, #12]
  buf[1] = _or;
 8001a5e:	783b      	ldrb	r3, [r7, #0]
 8001a60:	737b      	strb	r3, [r7, #13]
  dwt_xfer3000(regFileID, regOffset, sizeof(buf),buf, DW3000_SPI_AND_OR_8);
 8001a62:	f107 030c 	add.w	r3, r7, #12
 8001a66:	8879      	ldrh	r1, [r7, #2]
 8001a68:	f248 0201 	movw	r2, #32769	@ 0x8001
 8001a6c:	9200      	str	r2, [sp, #0]
 8001a6e:	2202      	movs	r2, #2
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f7ff fddf 	bl	8001634 <dwt_xfer3000>
}
 8001a76:	bf00      	nop
 8001a78:	3710      	adds	r7, #16
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
	...

08001a80 <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32_t _dwt_otpread(uint16_t address)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	80fb      	strh	r3, [r7, #6]
  uint32_t ret_data;

  // Set manual access mode
  dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	480c      	ldr	r0, [pc, #48]	@ (8001ac0 <_dwt_otpread+0x40>)
 8001a90:	f7ff ff47 	bl	8001922 <dwt_write16bitoffsetreg>
  // set the address
  dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 8001a94:	88fb      	ldrh	r3, [r7, #6]
 8001a96:	461a      	mov	r2, r3
 8001a98:	2100      	movs	r1, #0
 8001a9a:	480a      	ldr	r0, [pc, #40]	@ (8001ac4 <_dwt_otpread+0x44>)
 8001a9c:	f7ff ff41 	bl	8001922 <dwt_write16bitoffsetreg>
  // Assert the read strobe
  dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 8001aa0:	2202      	movs	r2, #2
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	4806      	ldr	r0, [pc, #24]	@ (8001ac0 <_dwt_otpread+0x40>)
 8001aa6:	f7ff ff3c 	bl	8001922 <dwt_write16bitoffsetreg>
  // attempt a read from OTP address
  ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 8001aaa:	2100      	movs	r1, #0
 8001aac:	4806      	ldr	r0, [pc, #24]	@ (8001ac8 <_dwt_otpread+0x48>)
 8001aae:	f7ff febe 	bl	800182e <dwt_read32bitoffsetreg>
 8001ab2:	60f8      	str	r0, [r7, #12]

  // Return the 32bit of read data
  return ret_data;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	000b0008 	.word	0x000b0008
 8001ac4:	000b0004 	.word	0x000b0004
 8001ac8:	000b0010 	.word	0x000b0010

08001acc <_dwt_prog_ldo_and_bias_tune>:

void _dwt_prog_ldo_and_bias_tune(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  dwt_or16bitoffsetreg(OTP_CFG_ID, 0, LDO_BIAS_KICK);
 8001ad0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001ad4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ad8:	2100      	movs	r1, #0
 8001ada:	4807      	ldr	r0, [pc, #28]	@ (8001af8 <_dwt_prog_ldo_and_bias_tune+0x2c>)
 8001adc:	f7ff ff85 	bl	80019ea <dwt_modify16bitoffsetreg>
  dwt_and_or16bitoffsetreg(BIAS_CTRL_ID, 0, (uint16_t)~BIAS_CTRL_BIAS_BIT_MASK, pdw3000local->bias_tune);
 8001ae0:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <_dwt_prog_ldo_and_bias_tune+0x30>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	7a1b      	ldrb	r3, [r3, #8]
 8001ae6:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001aea:	2100      	movs	r1, #0
 8001aec:	4804      	ldr	r0, [pc, #16]	@ (8001b00 <_dwt_prog_ldo_and_bias_tune+0x34>)
 8001aee:	f7ff ff7c 	bl	80019ea <dwt_modify16bitoffsetreg>
}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	000b0008 	.word	0x000b0008
 8001afc:	20000000 	.word	0x20000000
 8001b00:	0011001f 	.word	0x0011001f

08001b04 <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW3000 is 0xDECA0312/0xDECA0302
 */
uint32_t dwt_readdevid(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  return dwt_read32bitoffsetreg(DEV_ID_ID, 0);
 8001b08:	2100      	movs	r1, #0
 8001b0a:	2000      	movs	r0, #0
 8001b0c:	f7ff fe8f 	bl	800182e <dwt_read32bitoffsetreg>
 8001b10:	4603      	mov	r3, r0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	bd80      	pop	{r7, pc}
	...

08001b18 <dwt_check_dev_id>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_check_dev_id(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
  uint32_t  dev_id;

  dev_id = dwt_readdevid();
 8001b1e:	f7ff fff1 	bl	8001b04 <dwt_readdevid>
 8001b22:	6078      	str	r0, [r7, #4]

  printf("DEVICE ID: %lX\r\n", dev_id);
 8001b24:	6879      	ldr	r1, [r7, #4]
 8001b26:	4809      	ldr	r0, [pc, #36]	@ (8001b4c <dwt_check_dev_id+0x34>)
 8001b28:	f00a f844 	bl	800bbb4 <iprintf>

  if (!((DWT_DW3000_PDOA_DEV_ID == dev_id) || (DWT_DW3000_DEV_ID == dev_id))) {
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	4a08      	ldr	r2, [pc, #32]	@ (8001b50 <dwt_check_dev_id+0x38>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d006      	beq.n	8001b42 <dwt_check_dev_id+0x2a>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	4a07      	ldr	r2, [pc, #28]	@ (8001b54 <dwt_check_dev_id+0x3c>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d002      	beq.n	8001b42 <dwt_check_dev_id+0x2a>
    return DWT_ERROR;
 8001b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b40:	e000      	b.n	8001b44 <dwt_check_dev_id+0x2c>
  }

  return DWT_SUCCESS;
 8001b42:	2300      	movs	r3, #0
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	0800dad8 	.word	0x0800dad8
 8001b50:	deca0312 	.word	0xdeca0312
 8001b54:	deca0302 	.word	0xdeca0302

08001b58 <dwt_initialise>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_initialise(uint8_t mode)
{
 8001b58:	b590      	push	{r4, r7, lr}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	71fb      	strb	r3, [r7, #7]
//  uint16_t otp_addr;
//  uint32_t devid;
  uint32_t ldo_tune_lo;
  uint32_t ldo_tune_hi;

  pdw3000local->dblbuffon = DBL_BUFF_OFF; // Double buffer mode off by default / clear the flag
 8001b62:	4b6a      	ldr	r3, [pc, #424]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2200      	movs	r2, #0
 8001b68:	73da      	strb	r2, [r3, #15]
  pdw3000local->sleep_mode = DWT_RUNSAR;  // Configure RUN_SAR on wake by default as it is needed when running PGF_CAL
 8001b6a:	4b68      	ldr	r3, [pc, #416]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2202      	movs	r2, #2
 8001b70:	821a      	strh	r2, [r3, #16]
  pdw3000local->spicrc = DWT_SPI_CRC_MODE_NO;
 8001b72:	4b66      	ldr	r3, [pc, #408]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2200      	movs	r2, #0
 8001b78:	751a      	strb	r2, [r3, #20]
  pdw3000local->stsconfig = 0; //STS off
 8001b7a:	4b64      	ldr	r3, [pc, #400]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	755a      	strb	r2, [r3, #21]
  pdw3000local->vBatP = 0;
 8001b82:	4b62      	ldr	r3, [pc, #392]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2200      	movs	r2, #0
 8001b88:	729a      	strb	r2, [r3, #10]
  pdw3000local->tempP = 0;
 8001b8a:	4b60      	ldr	r3, [pc, #384]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	72da      	strb	r2, [r3, #11]

  pdw3000local->cbTxDone = NULL;
 8001b92:	4b5e      	ldr	r3, [pc, #376]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2200      	movs	r2, #0
 8001b98:	629a      	str	r2, [r3, #40]	@ 0x28
  pdw3000local->cbRxOk = NULL;
 8001b9a:	4b5c      	ldr	r3, [pc, #368]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	62da      	str	r2, [r3, #44]	@ 0x2c
  pdw3000local->cbRxTo = NULL;
 8001ba2:	4b5a      	ldr	r3, [pc, #360]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	631a      	str	r2, [r3, #48]	@ 0x30
  pdw3000local->cbRxErr = NULL;
 8001baa:	4b58      	ldr	r3, [pc, #352]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	635a      	str	r2, [r3, #52]	@ 0x34
  pdw3000local->cbSPIRdy = NULL;
 8001bb2:	4b56      	ldr	r3, [pc, #344]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	63da      	str	r2, [r3, #60]	@ 0x3c
  pdw3000local->cbSPIErr = NULL;
 8001bba:	4b54      	ldr	r3, [pc, #336]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	639a      	str	r2, [r3, #56]	@ 0x38

  // Read and validate device ID return -1 if not recognised
  if (dwt_check_dev_id() != DWT_SUCCESS) {
 8001bc2:	f7ff ffa9 	bl	8001b18 <dwt_check_dev_id>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d002      	beq.n	8001bd2 <dwt_initialise+0x7a>
    return DWT_ERROR;
 8001bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd0:	e098      	b.n	8001d04 <dwt_initialise+0x1ac>
  // } else {
  //   return DWT_ERROR;
  // }

  //Read LDO_TUNE and BIAS_TUNE from OTP
  ldo_tune_lo = _dwt_otpread(LDOTUNELO_ADDRESS);
 8001bd2:	2004      	movs	r0, #4
 8001bd4:	f7ff ff54 	bl	8001a80 <_dwt_otpread>
 8001bd8:	60f8      	str	r0, [r7, #12]
  ldo_tune_hi = _dwt_otpread(LDOTUNEHI_ADDRESS);
 8001bda:	2005      	movs	r0, #5
 8001bdc:	f7ff ff50 	bl	8001a80 <_dwt_otpread>
 8001be0:	60b8      	str	r0, [r7, #8]
  pdw3000local->bias_tune = (_dwt_otpread(BIAS_TUNE_ADDRESS) >> 16) & BIAS_CTRL_BIAS_BIT_MASK;
 8001be2:	200a      	movs	r0, #10
 8001be4:	f7ff ff4c 	bl	8001a80 <_dwt_otpread>
 8001be8:	4603      	mov	r3, r0
 8001bea:	0c1b      	lsrs	r3, r3, #16
 8001bec:	b2da      	uxtb	r2, r3
 8001bee:	4b47      	ldr	r3, [pc, #284]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f002 021f 	and.w	r2, r2, #31
 8001bf6:	b2d2      	uxtb	r2, r2
 8001bf8:	721a      	strb	r2, [r3, #8]

  if ((ldo_tune_lo != 0) && (ldo_tune_hi != 0) && (pdw3000local->bias_tune != 0)) {
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d009      	beq.n	8001c14 <dwt_initialise+0xbc>
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d006      	beq.n	8001c14 <dwt_initialise+0xbc>
 8001c06:	4b41      	ldr	r3, [pc, #260]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	7a1b      	ldrb	r3, [r3, #8]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <dwt_initialise+0xbc>
    _dwt_prog_ldo_and_bias_tune();
 8001c10:	f7ff ff5c 	bl	8001acc <_dwt_prog_ldo_and_bias_tune>
  }

  // Read DGC_CFG from OTP
  if (_dwt_otpread(DGC_TUNE_ADDRESS) == DWT_DGC_CFG0) {
 8001c14:	2020      	movs	r0, #32
 8001c16:	f7ff ff33 	bl	8001a80 <_dwt_otpread>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	4a3c      	ldr	r2, [pc, #240]	@ (8001d10 <dwt_initialise+0x1b8>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d104      	bne.n	8001c2c <dwt_initialise+0xd4>
    pdw3000local->dgc_otp_set = DWT_DGC_LOAD_FROM_OTP;
 8001c22:	4b3a      	ldr	r3, [pc, #232]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2201      	movs	r2, #1
 8001c28:	725a      	strb	r2, [r3, #9]
 8001c2a:	e003      	b.n	8001c34 <dwt_initialise+0xdc>
  } else {
    pdw3000local->dgc_otp_set = DWT_DGC_LOAD_FROM_SW;
 8001c2c:	4b37      	ldr	r3, [pc, #220]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2200      	movs	r2, #0
 8001c32:	725a      	strb	r2, [r3, #9]
  }

  // Load Part and Lot ID from OTP
  if(!(mode & DWT_READ_OTP_PID)) {
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	f003 0310 	and.w	r3, r3, #16
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d106      	bne.n	8001c4c <dwt_initialise+0xf4>
    pdw3000local->partID = _dwt_otpread(PARTID_ADDRESS);
 8001c3e:	4b33      	ldr	r3, [pc, #204]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001c40:	681c      	ldr	r4, [r3, #0]
 8001c42:	2006      	movs	r0, #6
 8001c44:	f7ff ff1c 	bl	8001a80 <_dwt_otpread>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	6023      	str	r3, [r4, #0]
  }
  if (!(mode & DWT_READ_OTP_LID)) {
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	f003 0320 	and.w	r3, r3, #32
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d106      	bne.n	8001c64 <dwt_initialise+0x10c>
    pdw3000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 8001c56:	4b2d      	ldr	r3, [pc, #180]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001c58:	681c      	ldr	r4, [r3, #0]
 8001c5a:	2007      	movs	r0, #7
 8001c5c:	f7ff ff10 	bl	8001a80 <_dwt_otpread>
 8001c60:	4603      	mov	r3, r0
 8001c62:	6063      	str	r3, [r4, #4]
  }
  if (!(mode & DWT_READ_OTP_BAT)) {
 8001c64:	79fb      	ldrb	r3, [r7, #7]
 8001c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d107      	bne.n	8001c7e <dwt_initialise+0x126>
    pdw3000local->vBatP = (uint8_t)_dwt_otpread(VBAT_ADDRESS);
 8001c6e:	2008      	movs	r0, #8
 8001c70:	f7ff ff06 	bl	8001a80 <_dwt_otpread>
 8001c74:	4602      	mov	r2, r0
 8001c76:	4b25      	ldr	r3, [pc, #148]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	b2d2      	uxtb	r2, r2
 8001c7c:	729a      	strb	r2, [r3, #10]
  }
  if (!(mode & DWT_READ_OTP_TMP)) {
 8001c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	db07      	blt.n	8001c96 <dwt_initialise+0x13e>
    pdw3000local->tempP = (uint8_t)_dwt_otpread(VTEMP_ADDRESS);
 8001c86:	2009      	movs	r0, #9
 8001c88:	f7ff fefa 	bl	8001a80 <_dwt_otpread>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	4b1f      	ldr	r3, [pc, #124]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	b2d2      	uxtb	r2, r2
 8001c94:	72da      	strb	r2, [r3, #11]
  }

  if(pdw3000local->tempP == 0) {  //if the reference temperature has not been programmed in OTP (early eng samples) set to default value
 8001c96:	4b1d      	ldr	r3, [pc, #116]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	7adb      	ldrb	r3, [r3, #11]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d103      	bne.n	8001ca8 <dwt_initialise+0x150>
      pdw3000local->tempP = 0x85 ; //@temp of 20 deg
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2285      	movs	r2, #133	@ 0x85
 8001ca6:	72da      	strb	r2, [r3, #11]
  }

  if(pdw3000local->vBatP == 0) {//if the reference voltage has not been programmed in OTP (early eng samples) set to default value
 8001ca8:	4b18      	ldr	r3, [pc, #96]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	7a9b      	ldrb	r3, [r3, #10]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d103      	bne.n	8001cba <dwt_initialise+0x162>
    pdw3000local->vBatP = 0x74 ;  //@Vref of 3.0V
 8001cb2:	4b16      	ldr	r3, [pc, #88]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2274      	movs	r2, #116	@ 0x74
 8001cb8:	729a      	strb	r2, [r3, #10]
  }

  pdw3000local->otprev = (uint8_t) _dwt_otpread(OTPREV_ADDRESS);
 8001cba:	201f      	movs	r0, #31
 8001cbc:	f7ff fee0 	bl	8001a80 <_dwt_otpread>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	4b12      	ldr	r3, [pc, #72]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	b2d2      	uxtb	r2, r2
 8001cc8:	735a      	strb	r2, [r3, #13]

  pdw3000local->init_xtrim = _dwt_otpread(XTRIM_ADDRESS) & 0x7f;
 8001cca:	201e      	movs	r0, #30
 8001ccc:	f7ff fed8 	bl	8001a80 <_dwt_otpread>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	b2da      	uxtb	r2, r3
 8001cd4:	4b0d      	ldr	r3, [pc, #52]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001cdc:	b2d2      	uxtb	r2, r2
 8001cde:	739a      	strb	r2, [r3, #14]

  if(pdw3000local->init_xtrim == 0) {
 8001ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	7b9b      	ldrb	r3, [r3, #14]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d103      	bne.n	8001cf2 <dwt_initialise+0x19a>
    pdw3000local->init_xtrim = 0x2E ; //set default value
 8001cea:	4b08      	ldr	r3, [pc, #32]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	222e      	movs	r2, #46	@ 0x2e
 8001cf0:	739a      	strb	r2, [r3, #14]
    // printf("XTRIM OTP READ FAIL\r\n");
  }

  dwt_write8bitoffsetreg(XTAL_ID, 0, pdw3000local->init_xtrim);
 8001cf2:	4b06      	ldr	r3, [pc, #24]	@ (8001d0c <dwt_initialise+0x1b4>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	7b9b      	ldrb	r3, [r3, #14]
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	4805      	ldr	r0, [pc, #20]	@ (8001d14 <dwt_initialise+0x1bc>)
 8001cfe:	f7ff fe2b 	bl	8001958 <dwt_write8bitoffsetreg>

  return DWT_SUCCESS ;
 8001d02:	2300      	movs	r3, #0

} // end dwt_initialise()
 8001d04:	4618      	mov	r0, r3
 8001d06:	3714      	adds	r7, #20
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd90      	pop	{r4, r7, pc}
 8001d0c:	20000000 	.word	0x20000000
 8001d10:	10000240 	.word	0x10000240
 8001d14:	00090014 	.word	0x00090014

08001d18 <dwt_setleds>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setleds(uint8_t mode) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	71fb      	strb	r3, [r7, #7]
  uint32_t reg;
  if (mode & DWT_LEDS_ENABLE) {
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d030      	beq.n	8001d8e <dwt_setleds+0x76>
    // Set up MFIO for LED output.
    dwt_modify32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP3_MODE_BIT_MASK | GPIO_MODE_MSGP2_MODE_BIT_MASK), (GPIO_PIN2_RXLED | GPIO_PIN3_TXLED));
 8001d2c:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001d30:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8001d34:	2100      	movs	r1, #0
 8001d36:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8001d3a:	f7ff fe22 	bl	8001982 <dwt_modify32bitoffsetreg>

    // Enable LP Oscillator to run from counter and turn on de-bounce clock.
    dwt_or32bitoffsetreg(CLK_CTRL_ID, 0, (CLK_CTRL_GPIO_DCLK_EN_BIT_MASK | CLK_CTRL_LP_CLK_EN_BIT_MASK));
 8001d3e:	f44f 0304 	mov.w	r3, #8650752	@ 0x840000
 8001d42:	f04f 32ff 	mov.w	r2, #4294967295
 8001d46:	2100      	movs	r1, #0
 8001d48:	481a      	ldr	r0, [pc, #104]	@ (8001db4 <dwt_setleds+0x9c>)
 8001d4a:	f7ff fe1a 	bl	8001982 <dwt_modify32bitoffsetreg>

    // Enable LEDs to blink and set default blink time.
    reg = LED_CTRL_BLINK_EN_BIT_MASK | DWT_LEDS_BLINK_TIME_DEF;
 8001d4e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001d52:	60fb      	str	r3, [r7, #12]
    // Make LEDs blink once if requested.
    if (mode & DWT_LEDS_INIT_BLINK) {
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d003      	beq.n	8001d66 <dwt_setleds+0x4e>
        reg |= LED_CTRL_FORCE_TRIGGER_BIT_MASK;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 8001d64:	60fb      	str	r3, [r7, #12]
    }
    dwt_write32bitreg(LED_CTRL_ID, reg);
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	2100      	movs	r1, #0
 8001d6a:	4813      	ldr	r0, [pc, #76]	@ (8001db8 <dwt_setleds+0xa0>)
 8001d6c:	f7ff fdb3 	bl	80018d6 <dwt_write32bitoffsetreg>
    // Clear force blink bits if needed.
    if(mode & DWT_LEDS_INIT_BLINK) {
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d018      	beq.n	8001dac <dwt_setleds+0x94>
      reg &= (~LED_CTRL_FORCE_TRIGGER_BIT_MASK);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8001d80:	60fb      	str	r3, [r7, #12]
      dwt_write32bitreg(LED_CTRL_ID, reg);
 8001d82:	68fa      	ldr	r2, [r7, #12]
 8001d84:	2100      	movs	r1, #0
 8001d86:	480c      	ldr	r0, [pc, #48]	@ (8001db8 <dwt_setleds+0xa0>)
 8001d88:	f7ff fda5 	bl	80018d6 <dwt_write32bitoffsetreg>
  } else {
    // Clear the GPIO bits that are used for LED control.
    dwt_and32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
    dwt_and16bitoffsetreg(LED_CTRL_ID, 0, (uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
  }
}
 8001d8c:	e00e      	b.n	8001dac <dwt_setleds+0x94>
    dwt_and32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
 8001d8e:	2300      	movs	r3, #0
 8001d90:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8001d94:	2100      	movs	r1, #0
 8001d96:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8001d9a:	f7ff fdf2 	bl	8001982 <dwt_modify32bitoffsetreg>
    dwt_and16bitoffsetreg(LED_CTRL_ID, 0, (uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 8001da4:	2100      	movs	r1, #0
 8001da6:	4804      	ldr	r0, [pc, #16]	@ (8001db8 <dwt_setleds+0xa0>)
 8001da8:	f7ff fe1f 	bl	80019ea <dwt_modify16bitoffsetreg>
}
 8001dac:	bf00      	nop
 8001dae:	3710      	adds	r7, #16
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	00110004 	.word	0x00110004
 8001db8:	00110016 	.word	0x00110016

08001dbc <get_sts_mnth>:
    }
  }
}

static uint16_t get_sts_mnth (uint16_t cipher, uint8_t threshold, uint8_t shift_val)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	80fb      	strh	r3, [r7, #6]
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	717b      	strb	r3, [r7, #5]
 8001dca:	4613      	mov	r3, r2
 8001dcc:	713b      	strb	r3, [r7, #4]
    uint32_t  value;
    uint16_t  mod_val;

    value = cipher* (uint32_t)threshold;
 8001dce:	88fb      	ldrh	r3, [r7, #6]
 8001dd0:	797a      	ldrb	r2, [r7, #5]
 8001dd2:	fb02 f303 	mul.w	r3, r2, r3
 8001dd6:	60fb      	str	r3, [r7, #12]
    if (shift_val == 3)
 8001dd8:	793b      	ldrb	r3, [r7, #4]
 8001dda:	2b03      	cmp	r3, #3
 8001ddc:	d107      	bne.n	8001dee <get_sts_mnth+0x32>
    {
        value *= SQRT_FACTOR;//Factor to sqrt(2)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	22b5      	movs	r2, #181	@ 0xb5
 8001de2:	fb02 f303 	mul.w	r3, r2, r3
 8001de6:	60fb      	str	r3, [r7, #12]
        value >>= SQRT_SHIFT_VAL;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	09db      	lsrs	r3, r3, #7
 8001dec:	60fb      	str	r3, [r7, #12]
    }

    mod_val = value % MOD_VALUE+ HALF_MOD;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001dfc:	817b      	strh	r3, [r7, #10]
    value >>= SHIFT_VALUE;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	0adb      	lsrs	r3, r3, #11
 8001e02:	60fb      	str	r3, [r7, #12]
    /* Check if modulo greater than MOD_VALUE, if yes add 1 */
    if (mod_val >= MOD_VALUE)
 8001e04:	897b      	ldrh	r3, [r7, #10]
 8001e06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001e0a:	d302      	bcc.n	8001e12 <get_sts_mnth+0x56>
  {
        value += 1;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	60fb      	str	r3, [r7, #12]
  }

    return (uint16_t)value;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	b29b      	uxth	r3, r3
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3714      	adds	r7, #20
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <dwt_setplenfine>:
* output parameters
*
* no return value
*/
void dwt_setplenfine(uint8_t preambleLength)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b082      	sub	sp, #8
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	4603      	mov	r3, r0
 8001e2a:	71fb      	strb	r3, [r7, #7]
    dwt_write8bitoffsetreg(TX_FCTRL_HI_ID, 1, preambleLength);
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	2101      	movs	r1, #1
 8001e32:	2028      	movs	r0, #40	@ 0x28
 8001e34:	f7ff fd90 	bl	8001958 <dwt_write8bitoffsetreg>
}
 8001e38:	bf00      	nop
 8001e3a:	3708      	adds	r7, #8
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <dwt_setdwstate>:
 * output parameters none
 *
 * no return value
 */
void dwt_setdwstate(uint8_t state)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	71fb      	strb	r3, [r7, #7]
    if (state == DWT_DW_IDLE) // Set the auto INIT2IDLE bit so that DW3000 enters IDLE mode before switching clocks to system_PLL
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d109      	bne.n	8001e64 <dwt_setdwstate+0x24>
    //NOTE: PLL should be configured prior to this, and the device should be in IDLE_RC (if the PLL does not lock device will remain in IDLE_RC)
    {
        //switch clock to auto - if coming here from INIT_RC the clock will be FOSC/4, need to switch to auto prior to setting auto INIT2IDLE bit
        dwt_force_clocks(FORCE_CLK_AUTO);
 8001e50:	2005      	movs	r0, #5
 8001e52:	f000 f83f 	bl	8001ed4 <dwt_force_clocks>
        dwt_or8bitoffsetreg(SEQ_CTRL_ID, 0x01, SEQ_CTRL_AINIT2IDLE_BIT_MASK>>8);
 8001e56:	2301      	movs	r3, #1
 8001e58:	22ff      	movs	r2, #255	@ 0xff
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	481b      	ldr	r0, [pc, #108]	@ (8001ecc <dwt_setdwstate+0x8c>)
 8001e5e:	f7ff fdef 	bl	8001a40 <dwt_modify8bitoffsetreg>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
        //clear the auto INIT2IDLE bit and set FORCE2INIT
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
  }
}
 8001e62:	e02e      	b.n	8001ec2 <dwt_setdwstate+0x82>
    else if(state == DWT_DW_IDLE_RC)  //Change state to IDLE_RC and clear auto INIT2IDLE bit
 8001e64:	79fb      	ldrb	r3, [r7, #7]
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d117      	bne.n	8001e9a <dwt_setdwstate+0x5a>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSC);
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	22ff      	movs	r2, #255	@ 0xff
 8001e6e:	2100      	movs	r1, #0
 8001e70:	4817      	ldr	r0, [pc, #92]	@ (8001ed0 <dwt_setdwstate+0x90>)
 8001e72:	f7ff fde5 	bl	8001a40 <dwt_modify8bitoffsetreg>
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
 8001e76:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001e7a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001e7e:	2100      	movs	r1, #0
 8001e80:	4812      	ldr	r0, [pc, #72]	@ (8001ecc <dwt_setdwstate+0x8c>)
 8001e82:	f7ff fd7e 	bl	8001982 <dwt_modify32bitoffsetreg>
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
 8001e86:	2300      	movs	r3, #0
 8001e88:	227f      	movs	r2, #127	@ 0x7f
 8001e8a:	2102      	movs	r1, #2
 8001e8c:	480f      	ldr	r0, [pc, #60]	@ (8001ecc <dwt_setdwstate+0x8c>)
 8001e8e:	f7ff fdd7 	bl	8001a40 <dwt_modify8bitoffsetreg>
        dwt_force_clocks(FORCE_CLK_AUTO);
 8001e92:	2005      	movs	r0, #5
 8001e94:	f000 f81e 	bl	8001ed4 <dwt_force_clocks>
}
 8001e98:	e013      	b.n	8001ec2 <dwt_setdwstate+0x82>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	22ff      	movs	r2, #255	@ 0xff
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	480b      	ldr	r0, [pc, #44]	@ (8001ed0 <dwt_setdwstate+0x90>)
 8001ea2:	f7ff fdcd 	bl	8001a40 <dwt_modify8bitoffsetreg>
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
 8001ea6:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001eaa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001eae:	2100      	movs	r1, #0
 8001eb0:	4806      	ldr	r0, [pc, #24]	@ (8001ecc <dwt_setdwstate+0x8c>)
 8001eb2:	f7ff fd66 	bl	8001982 <dwt_modify32bitoffsetreg>
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	227f      	movs	r2, #127	@ 0x7f
 8001eba:	2102      	movs	r1, #2
 8001ebc:	4803      	ldr	r0, [pc, #12]	@ (8001ecc <dwt_setdwstate+0x8c>)
 8001ebe:	f7ff fdbf 	bl	8001a40 <dwt_modify8bitoffsetreg>
}
 8001ec2:	bf00      	nop
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	00110008 	.word	0x00110008
 8001ed0:	00110004 	.word	0x00110004

08001ed4 <dwt_force_clocks>:
 * output parameters none
 *
 * no return value
 */
void dwt_force_clocks(int clocks)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]

    if (clocks == FORCE_CLK_SYS_TX)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d110      	bne.n	8001f04 <dwt_force_clocks+0x30>
    {
        uint16_t regvalue0 = CLK_CTRL_TX_BUF_CLK_ON_BIT_MASK | CLK_CTRL_RX_BUF_CLK_ON_BIT_MASK;
 8001ee2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001ee6:	81fb      	strh	r3, [r7, #14]

        //SYS_CLK_SEL = PLL
        regvalue0 |= ((uint16_t) FORCE_SYSCLK_PLL) << CLK_CTRL_SYS_CLK_SEL_BIT_OFFSET;
 8001ee8:	89fb      	ldrh	r3, [r7, #14]
 8001eea:	f043 0302 	orr.w	r3, r3, #2
 8001eee:	81fb      	strh	r3, [r7, #14]

        //TX_CLK_SEL = ON
        regvalue0 |= ((uint16_t) FORCE_CLK_PLL) << CLK_CTRL_TX_CLK_SEL_BIT_OFFSET;
 8001ef0:	89fb      	ldrh	r3, [r7, #14]
 8001ef2:	f043 0320 	orr.w	r3, r3, #32
 8001ef6:	81fb      	strh	r3, [r7, #14]

        dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, regvalue0);
 8001ef8:	89fb      	ldrh	r3, [r7, #14]
 8001efa:	461a      	mov	r2, r3
 8001efc:	2100      	movs	r1, #0
 8001efe:	4808      	ldr	r0, [pc, #32]	@ (8001f20 <dwt_force_clocks+0x4c>)
 8001f00:	f7ff fd0f 	bl	8001922 <dwt_write16bitoffsetreg>

    }

    if (clocks == FORCE_CLK_AUTO)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b05      	cmp	r3, #5
 8001f08:	d105      	bne.n	8001f16 <dwt_force_clocks+0x42>
    {
        //Restore auto clock mode
        dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, (uint16_t) DWT_AUTO_CLKS);  //we only need to restore the low 16 bits as they are the only ones to change as a result of  FORCE_CLK_SYS_TX
 8001f0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f0e:	2100      	movs	r1, #0
 8001f10:	4803      	ldr	r0, [pc, #12]	@ (8001f20 <dwt_force_clocks+0x4c>)
 8001f12:	f7ff fd06 	bl	8001922 <dwt_write16bitoffsetreg>
    }

} // end dwt_force_clocks()
 8001f16:	bf00      	nop
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	00110004 	.word	0x00110004

08001f24 <_dwt_kick_dgc_on_wakeup>:
*
* no return value
*/
static
void _dwt_kick_dgc_on_wakeup(int8_t channel)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
    /* The DGC_SEL bit must be set to '0' for channel 5 and '1' for channel 9 */
    if (channel == 5)
 8001f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f32:	2b05      	cmp	r3, #5
 8001f34:	d107      	bne.n	8001f46 <_dwt_kick_dgc_on_wakeup+0x22>
    {
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 8001f36:	2340      	movs	r3, #64	@ 0x40
 8001f38:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	480a      	ldr	r0, [pc, #40]	@ (8001f68 <_dwt_kick_dgc_on_wakeup+0x44>)
 8001f40:	f7ff fd1f 	bl	8001982 <dwt_modify32bitoffsetreg>
    else if (channel == 9)
    {
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
                (DWT_DGC_SEL_CH9 << OTP_CFG_DGC_SEL_BIT_OFFSET) | OTP_CFG_DGC_KICK_BIT_MASK);
    }
}
 8001f44:	e00b      	b.n	8001f5e <_dwt_kick_dgc_on_wakeup+0x3a>
    else if (channel == 9)
 8001f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4a:	2b09      	cmp	r3, #9
 8001f4c:	d107      	bne.n	8001f5e <_dwt_kick_dgc_on_wakeup+0x3a>
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 8001f4e:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 8001f52:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 8001f56:	2100      	movs	r1, #0
 8001f58:	4803      	ldr	r0, [pc, #12]	@ (8001f68 <_dwt_kick_dgc_on_wakeup+0x44>)
 8001f5a:	f7ff fd12 	bl	8001982 <dwt_modify32bitoffsetreg>
}
 8001f5e:	bf00      	nop
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	000b0008 	.word	0x000b0008

08001f6c <dwt_configmrxlut>:
 * @param[in] channel - Channel that the device will be transmitting/receiving on.
 *
 * no return value
 */
void dwt_configmrxlut(uint8_t channel)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b08a      	sub	sp, #40	@ 0x28
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	71fb      	strb	r3, [r7, #7]
  uint32_t lut0, lut1, lut2, lut3, lut4, lut5, lut6 = 0;
 8001f76:	2300      	movs	r3, #0
 8001f78:	60fb      	str	r3, [r7, #12]

    if (channel == 5)
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	2b05      	cmp	r3, #5
 8001f7e:	d10e      	bne.n	8001f9e <dwt_configmrxlut+0x32>
    {
        lut0 = (uint32_t)CH5_DGC_LUT_0;
 8001f80:	4b26      	ldr	r3, [pc, #152]	@ (800201c <dwt_configmrxlut+0xb0>)
 8001f82:	627b      	str	r3, [r7, #36]	@ 0x24
        lut1 = (uint32_t)CH5_DGC_LUT_1;
 8001f84:	4b26      	ldr	r3, [pc, #152]	@ (8002020 <dwt_configmrxlut+0xb4>)
 8001f86:	623b      	str	r3, [r7, #32]
        lut2 = (uint32_t)CH5_DGC_LUT_2;
 8001f88:	4b26      	ldr	r3, [pc, #152]	@ (8002024 <dwt_configmrxlut+0xb8>)
 8001f8a:	61fb      	str	r3, [r7, #28]
        lut3 = (uint32_t)CH5_DGC_LUT_3;
 8001f8c:	4b26      	ldr	r3, [pc, #152]	@ (8002028 <dwt_configmrxlut+0xbc>)
 8001f8e:	61bb      	str	r3, [r7, #24]
        lut4 = (uint32_t)CH5_DGC_LUT_4;
 8001f90:	4b26      	ldr	r3, [pc, #152]	@ (800202c <dwt_configmrxlut+0xc0>)
 8001f92:	617b      	str	r3, [r7, #20]
        lut5 = (uint32_t)CH5_DGC_LUT_5;
 8001f94:	4b26      	ldr	r3, [pc, #152]	@ (8002030 <dwt_configmrxlut+0xc4>)
 8001f96:	613b      	str	r3, [r7, #16]
        lut6 = (uint32_t)CH5_DGC_LUT_6;
 8001f98:	4b26      	ldr	r3, [pc, #152]	@ (8002034 <dwt_configmrxlut+0xc8>)
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	e00d      	b.n	8001fba <dwt_configmrxlut+0x4e>
    }
    else
    {
        lut0 = (uint32_t)CH9_DGC_LUT_0;
 8001f9e:	4b26      	ldr	r3, [pc, #152]	@ (8002038 <dwt_configmrxlut+0xcc>)
 8001fa0:	627b      	str	r3, [r7, #36]	@ 0x24
        lut1 = (uint32_t)CH9_DGC_LUT_1;
 8001fa2:	4b26      	ldr	r3, [pc, #152]	@ (800203c <dwt_configmrxlut+0xd0>)
 8001fa4:	623b      	str	r3, [r7, #32]
        lut2 = (uint32_t)CH9_DGC_LUT_2;
 8001fa6:	4b26      	ldr	r3, [pc, #152]	@ (8002040 <dwt_configmrxlut+0xd4>)
 8001fa8:	61fb      	str	r3, [r7, #28]
        lut3 = (uint32_t)CH9_DGC_LUT_3;
 8001faa:	4b26      	ldr	r3, [pc, #152]	@ (8002044 <dwt_configmrxlut+0xd8>)
 8001fac:	61bb      	str	r3, [r7, #24]
        lut4 = (uint32_t)CH9_DGC_LUT_4;
 8001fae:	4b26      	ldr	r3, [pc, #152]	@ (8002048 <dwt_configmrxlut+0xdc>)
 8001fb0:	617b      	str	r3, [r7, #20]
        lut5 = (uint32_t)CH9_DGC_LUT_5;
 8001fb2:	4b26      	ldr	r3, [pc, #152]	@ (800204c <dwt_configmrxlut+0xe0>)
 8001fb4:	613b      	str	r3, [r7, #16]
        lut6 = (uint32_t)CH9_DGC_LUT_6;
 8001fb6:	4b25      	ldr	r3, [pc, #148]	@ (800204c <dwt_configmrxlut+0xe0>)
 8001fb8:	60fb      	str	r3, [r7, #12]
    }
    dwt_write32bitoffsetreg(DGC_LUT_0_CFG_ID, 0x0, lut0);
 8001fba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	4824      	ldr	r0, [pc, #144]	@ (8002050 <dwt_configmrxlut+0xe4>)
 8001fc0:	f7ff fc89 	bl	80018d6 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_1_CFG_ID, 0x0, lut1);
 8001fc4:	6a3a      	ldr	r2, [r7, #32]
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	4822      	ldr	r0, [pc, #136]	@ (8002054 <dwt_configmrxlut+0xe8>)
 8001fca:	f7ff fc84 	bl	80018d6 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_2_CFG_ID, 0x0, lut2);
 8001fce:	69fa      	ldr	r2, [r7, #28]
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	4821      	ldr	r0, [pc, #132]	@ (8002058 <dwt_configmrxlut+0xec>)
 8001fd4:	f7ff fc7f 	bl	80018d6 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_3_CFG_ID, 0x0, lut3);
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	2100      	movs	r1, #0
 8001fdc:	481f      	ldr	r0, [pc, #124]	@ (800205c <dwt_configmrxlut+0xf0>)
 8001fde:	f7ff fc7a 	bl	80018d6 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_4_CFG_ID, 0x0, lut4);
 8001fe2:	697a      	ldr	r2, [r7, #20]
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	481e      	ldr	r0, [pc, #120]	@ (8002060 <dwt_configmrxlut+0xf4>)
 8001fe8:	f7ff fc75 	bl	80018d6 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_5_CFG_ID, 0x0, lut5);
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	2100      	movs	r1, #0
 8001ff0:	481c      	ldr	r0, [pc, #112]	@ (8002064 <dwt_configmrxlut+0xf8>)
 8001ff2:	f7ff fc70 	bl	80018d6 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_6_CFG_ID, 0x0, lut6);
 8001ff6:	68fa      	ldr	r2, [r7, #12]
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	481b      	ldr	r0, [pc, #108]	@ (8002068 <dwt_configmrxlut+0xfc>)
 8001ffc:	f7ff fc6b 	bl	80018d6 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_CFG0_ID, 0x0, DWT_DGC_CFG0);
 8002000:	4a1a      	ldr	r2, [pc, #104]	@ (800206c <dwt_configmrxlut+0x100>)
 8002002:	2100      	movs	r1, #0
 8002004:	481a      	ldr	r0, [pc, #104]	@ (8002070 <dwt_configmrxlut+0x104>)
 8002006:	f7ff fc66 	bl	80018d6 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_CFG1_ID, 0x0, DWT_DGC_CFG1);
 800200a:	4a1a      	ldr	r2, [pc, #104]	@ (8002074 <dwt_configmrxlut+0x108>)
 800200c:	2100      	movs	r1, #0
 800200e:	481a      	ldr	r0, [pc, #104]	@ (8002078 <dwt_configmrxlut+0x10c>)
 8002010:	f7ff fc61 	bl	80018d6 <dwt_write32bitoffsetreg>
}
 8002014:	bf00      	nop
 8002016:	3728      	adds	r7, #40	@ 0x28
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	0001c0fd 	.word	0x0001c0fd
 8002020:	0001c43e 	.word	0x0001c43e
 8002024:	0001c6be 	.word	0x0001c6be
 8002028:	0001c77e 	.word	0x0001c77e
 800202c:	0001cf36 	.word	0x0001cf36
 8002030:	0001cfb5 	.word	0x0001cfb5
 8002034:	0001cff5 	.word	0x0001cff5
 8002038:	0002a8fe 	.word	0x0002a8fe
 800203c:	0002ac36 	.word	0x0002ac36
 8002040:	0002a5fe 	.word	0x0002a5fe
 8002044:	0002af3e 	.word	0x0002af3e
 8002048:	0002af7d 	.word	0x0002af7d
 800204c:	0002afb5 	.word	0x0002afb5
 8002050:	00030038 	.word	0x00030038
 8002054:	0003003c 	.word	0x0003003c
 8002058:	00030040 	.word	0x00030040
 800205c:	00030044 	.word	0x00030044
 8002060:	00030048 	.word	0x00030048
 8002064:	0003004c 	.word	0x0003004c
 8002068:	00030050 	.word	0x00030050
 800206c:	10000240 	.word	0x10000240
 8002070:	0003001c 	.word	0x0003001c
 8002074:	1b6da489 	.word	0x1b6da489
 8002078:	00030020 	.word	0x00030020

0800207c <dwt_pgf_cal>:
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_pgf_cal(uint8_t ldoen)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	71fb      	strb	r3, [r7, #7]
    uint8_t temp;
    uint16_t val;

    //PGF needs LDOs turned on - ensure PGF LDOs are enabled
    if (ldoen == 1)
 8002086:	79fb      	ldrb	r3, [r7, #7]
 8002088:	2b01      	cmp	r3, #1
 800208a:	d10d      	bne.n	80020a8 <dwt_pgf_cal+0x2c>
    {
        val = dwt_read16bitoffsetreg(LDO_CTRL_ID, 0);
 800208c:	2100      	movs	r1, #0
 800208e:	480f      	ldr	r0, [pc, #60]	@ (80020cc <dwt_pgf_cal+0x50>)
 8002090:	f7ff fbf3 	bl	800187a <dwt_read16bitoffsetreg>
 8002094:	4603      	mov	r3, r0
 8002096:	81fb      	strh	r3, [r7, #14]

        dwt_or16bitoffsetreg(LDO_CTRL_ID, 0, (
 8002098:	f240 1305 	movw	r3, #261	@ 0x105
 800209c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020a0:	2100      	movs	r1, #0
 80020a2:	480a      	ldr	r0, [pc, #40]	@ (80020cc <dwt_pgf_cal+0x50>)
 80020a4:	f7ff fca1 	bl	80019ea <dwt_modify16bitoffsetreg>
            LDO_CTRL_LDO_VDDMS3_EN_BIT_MASK |
            LDO_CTRL_LDO_VDDMS1_EN_BIT_MASK));
    }

    //Run PGF Cal
    temp = dwt_run_pgfcal();
 80020a8:	f000 f812 	bl	80020d0 <dwt_run_pgfcal>
 80020ac:	4603      	mov	r3, r0
 80020ae:	737b      	strb	r3, [r7, #13]

    //Turn off RX LDOs if previously off
    if (ldoen == 1)
 80020b0:	79fb      	ldrb	r3, [r7, #7]
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d105      	bne.n	80020c2 <dwt_pgf_cal+0x46>
    {
        dwt_and16bitoffsetreg(LDO_CTRL_ID, 0, val); // restore LDO values
 80020b6:	89fa      	ldrh	r2, [r7, #14]
 80020b8:	2300      	movs	r3, #0
 80020ba:	2100      	movs	r1, #0
 80020bc:	4803      	ldr	r0, [pc, #12]	@ (80020cc <dwt_pgf_cal+0x50>)
 80020be:	f7ff fc94 	bl	80019ea <dwt_modify16bitoffsetreg>
    }
    return temp;
 80020c2:	7b7b      	ldrb	r3, [r7, #13]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	00070048 	.word	0x00070048

080020d0 <dwt_run_pgfcal>:
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_run_pgfcal(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
    int result = DWT_SUCCESS;
 80020d6:	2300      	movs	r3, #0
 80020d8:	60fb      	str	r3, [r7, #12]
    uint32_t    data;
    uint32_t    val = 0;
 80020da:	2300      	movs	r3, #0
 80020dc:	607b      	str	r3, [r7, #4]
    uint8_t     cnt,flag;
    //put into cal mode
    //Turn on delay mode
    data = (((uint32_t)0x02) << RX_CAL_CFG_COMP_DLY_BIT_OFFSET) | (RX_CAL_CFG_CAL_MODE_BIT_MASK & 0x1);
 80020de:	4b33      	ldr	r3, [pc, #204]	@ (80021ac <dwt_run_pgfcal+0xdc>)
 80020e0:	603b      	str	r3, [r7, #0]
    dwt_write32bitoffsetreg(RX_CAL_CFG_ID, 0x0, data);
 80020e2:	683a      	ldr	r2, [r7, #0]
 80020e4:	2100      	movs	r1, #0
 80020e6:	4832      	ldr	r0, [pc, #200]	@ (80021b0 <dwt_run_pgfcal+0xe0>)
 80020e8:	f7ff fbf5 	bl	80018d6 <dwt_write32bitoffsetreg>
    // Trigger PGF Cal
    dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x0, RX_CAL_CFG_CAL_EN_BIT_MASK);
 80020ec:	2310      	movs	r3, #16
 80020ee:	22ff      	movs	r2, #255	@ 0xff
 80020f0:	2100      	movs	r1, #0
 80020f2:	482f      	ldr	r0, [pc, #188]	@ (80021b0 <dwt_run_pgfcal+0xe0>)
 80020f4:	f7ff fca4 	bl	8001a40 <dwt_modify8bitoffsetreg>

    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PGF;cnt++)
 80020f8:	2301      	movs	r3, #1
 80020fa:	72bb      	strb	r3, [r7, #10]
 80020fc:	2300      	movs	r3, #0
 80020fe:	72fb      	strb	r3, [r7, #11]
 8002100:	e012      	b.n	8002128 <dwt_run_pgfcal+0x58>
    {
        HAL_Delay(1);
 8002102:	2001      	movs	r0, #1
 8002104:	f001 f8b4 	bl	8003270 <HAL_Delay>
        if(dwt_read8bitoffsetreg(RX_CAL_STS_ID, 0x0) == 1)
 8002108:	2100      	movs	r1, #0
 800210a:	482a      	ldr	r0, [pc, #168]	@ (80021b4 <dwt_run_pgfcal+0xe4>)
 800210c:	f7ff fbcf 	bl	80018ae <dwt_read8bitoffsetreg>
 8002110:	4603      	mov	r3, r0
 8002112:	2b01      	cmp	r3, #1
 8002114:	d105      	bne.n	8002122 <dwt_run_pgfcal+0x52>
        {//PGF cal is complete
      printf("PGF cal complete..\r\n");
 8002116:	4828      	ldr	r0, [pc, #160]	@ (80021b8 <dwt_run_pgfcal+0xe8>)
 8002118:	f009 fdb4 	bl	800bc84 <puts>
            flag=0;
 800211c:	2300      	movs	r3, #0
 800211e:	72bb      	strb	r3, [r7, #10]
            break;
 8002120:	e005      	b.n	800212e <dwt_run_pgfcal+0x5e>
    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PGF;cnt++)
 8002122:	7afb      	ldrb	r3, [r7, #11]
 8002124:	3301      	adds	r3, #1
 8002126:	72fb      	strb	r3, [r7, #11]
 8002128:	7afb      	ldrb	r3, [r7, #11]
 800212a:	2b02      	cmp	r3, #2
 800212c:	d9e9      	bls.n	8002102 <dwt_run_pgfcal+0x32>
        }
    }
    if (flag)
 800212e:	7abb      	ldrb	r3, [r7, #10]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d005      	beq.n	8002140 <dwt_run_pgfcal+0x70>
    {
    	printf("PGF CAL ERROR\r\n");
 8002134:	4821      	ldr	r0, [pc, #132]	@ (80021bc <dwt_run_pgfcal+0xec>)
 8002136:	f009 fda5 	bl	800bc84 <puts>
        result = DWT_ERROR;
 800213a:	f04f 33ff 	mov.w	r3, #4294967295
 800213e:	60fb      	str	r3, [r7, #12]
    }

    // Put into normal mode
    dwt_write8bitoffsetreg(RX_CAL_CFG_ID, 0x0, 0);
 8002140:	2200      	movs	r2, #0
 8002142:	2100      	movs	r1, #0
 8002144:	481a      	ldr	r0, [pc, #104]	@ (80021b0 <dwt_run_pgfcal+0xe0>)
 8002146:	f7ff fc07 	bl	8001958 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(RX_CAL_STS_ID, 0x0, 1); //clear the status
 800214a:	2201      	movs	r2, #1
 800214c:	2100      	movs	r1, #0
 800214e:	4819      	ldr	r0, [pc, #100]	@ (80021b4 <dwt_run_pgfcal+0xe4>)
 8002150:	f7ff fc02 	bl	8001958 <dwt_write8bitoffsetreg>
    dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x2, 0x1); //enable reading
 8002154:	2301      	movs	r3, #1
 8002156:	22ff      	movs	r2, #255	@ 0xff
 8002158:	2102      	movs	r1, #2
 800215a:	4815      	ldr	r0, [pc, #84]	@ (80021b0 <dwt_run_pgfcal+0xe0>)
 800215c:	f7ff fc70 	bl	8001a40 <dwt_modify8bitoffsetreg>
    val = dwt_read32bitoffsetreg(RX_CAL_RESI_ID, 0x0);
 8002160:	2100      	movs	r1, #0
 8002162:	4817      	ldr	r0, [pc, #92]	@ (80021c0 <dwt_run_pgfcal+0xf0>)
 8002164:	f7ff fb63 	bl	800182e <dwt_read32bitoffsetreg>
 8002168:	6078      	str	r0, [r7, #4]
    if (val == ERR_RX_CAL_FAIL)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8002170:	4293      	cmp	r3, r2
 8002172:	d105      	bne.n	8002180 <dwt_run_pgfcal+0xb0>
    {
        //PGF I Cal Fail
    	printf("PGF I CAL ERROR\r\n");
 8002174:	4813      	ldr	r0, [pc, #76]	@ (80021c4 <dwt_run_pgfcal+0xf4>)
 8002176:	f009 fd85 	bl	800bc84 <puts>
        result = DWT_ERROR;
 800217a:	f04f 33ff 	mov.w	r3, #4294967295
 800217e:	60fb      	str	r3, [r7, #12]
    }
    val = dwt_read32bitoffsetreg(RX_CAL_RESQ_ID, 0x0);
 8002180:	2100      	movs	r1, #0
 8002182:	4811      	ldr	r0, [pc, #68]	@ (80021c8 <dwt_run_pgfcal+0xf8>)
 8002184:	f7ff fb53 	bl	800182e <dwt_read32bitoffsetreg>
 8002188:	6078      	str	r0, [r7, #4]
    if (val == ERR_RX_CAL_FAIL)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8002190:	4293      	cmp	r3, r2
 8002192:	d105      	bne.n	80021a0 <dwt_run_pgfcal+0xd0>
    {
        //PGF Q Cal Fail
    	printf("PGF Q CAL ERROR\r\n");
 8002194:	480d      	ldr	r0, [pc, #52]	@ (80021cc <dwt_run_pgfcal+0xfc>)
 8002196:	f009 fd75 	bl	800bc84 <puts>
        result = DWT_ERROR;
 800219a:	f04f 33ff 	mov.w	r3, #4294967295
 800219e:	60fb      	str	r3, [r7, #12]
    }

    return result;
 80021a0:	68fb      	ldr	r3, [r7, #12]
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	00020001 	.word	0x00020001
 80021b0:	0004000c 	.word	0x0004000c
 80021b4:	00040020 	.word	0x00040020
 80021b8:	0800daec 	.word	0x0800daec
 80021bc:	0800db00 	.word	0x0800db00
 80021c0:	00040014 	.word	0x00040014
 80021c4:	0800db10 	.word	0x0800db10
 80021c8:	0004001c 	.word	0x0004001c
 80021cc:	0800db24 	.word	0x0800db24

080021d0 <dwt_configure>:
 * return DWT_SUCCESS or DWT_ERROR
 * Note: If the RX calibration routine fails the device receiver performance will be severely affected,
 * the application should reset device and try again
 *
 */
int dwt_configure(dwt_config_t *config) {
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b08a      	sub	sp, #40	@ 0x28
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  uint8_t  chan = config->chan,cnt,flag;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	767b      	strb	r3, [r7, #25]
  uint32_t temp;
  uint8_t  scp = ((config->rxCode > 24) || (config->txCode > 24)) ? 1 : 0;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	791b      	ldrb	r3, [r3, #4]
 80021e2:	2b18      	cmp	r3, #24
 80021e4:	d803      	bhi.n	80021ee <dwt_configure+0x1e>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	78db      	ldrb	r3, [r3, #3]
 80021ea:	2b18      	cmp	r3, #24
 80021ec:	d901      	bls.n	80021f2 <dwt_configure+0x22>
 80021ee:	2301      	movs	r3, #1
 80021f0:	e000      	b.n	80021f4 <dwt_configure+0x24>
 80021f2:	2300      	movs	r3, #0
 80021f4:	763b      	strb	r3, [r7, #24]
  uint8_t  mode = (config->phrMode == DWT_PHRMODE_EXT) ? SYS_CFG_PHR_MODE_BIT_MASK : 0;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	79db      	ldrb	r3, [r3, #7]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d101      	bne.n	8002202 <dwt_configure+0x32>
 80021fe:	2310      	movs	r3, #16
 8002200:	e000      	b.n	8002204 <dwt_configure+0x34>
 8002202:	2300      	movs	r3, #0
 8002204:	75fb      	strb	r3, [r7, #23]
  uint16_t sts_len;
  int      error = DWT_SUCCESS;
 8002206:	2300      	movs	r3, #0
 8002208:	613b      	str	r3, [r7, #16]
      || ((config->stsMode & DWT_STS_CONFIG_MASK) == (DWT_STS_MODE_ND | DWT_STS_MODE_SDC))
      || ((config->stsMode & DWT_STS_CONFIG_MASK) == DWT_STS_CONFIG_MASK));
#endif
  int preamble_len;

  switch (config->txPreambLength) {
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	785b      	ldrb	r3, [r3, #1]
 800220e:	3b01      	subs	r3, #1
 8002210:	2b06      	cmp	r3, #6
 8002212:	d81d      	bhi.n	8002250 <dwt_configure+0x80>
 8002214:	a201      	add	r2, pc, #4	@ (adr r2, 800221c <dwt_configure+0x4c>)
 8002216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800221a:	bf00      	nop
 800221c:	0800223f 	.word	0x0800223f
 8002220:	08002251 	.word	0x08002251
 8002224:	08002251 	.word	0x08002251
 8002228:	08002239 	.word	0x08002239
 800222c:	0800224b 	.word	0x0800224b
 8002230:	08002251 	.word	0x08002251
 8002234:	08002245 	.word	0x08002245
    case DWT_PLEN_32:
      preamble_len = 32;
 8002238:	2320      	movs	r3, #32
 800223a:	61fb      	str	r3, [r7, #28]
      break;
 800223c:	e00c      	b.n	8002258 <dwt_configure+0x88>
    case DWT_PLEN_64:
      preamble_len = 64;
 800223e:	2340      	movs	r3, #64	@ 0x40
 8002240:	61fb      	str	r3, [r7, #28]
      break;
 8002242:	e009      	b.n	8002258 <dwt_configure+0x88>
    case DWT_PLEN_72:
      preamble_len = 72;
 8002244:	2348      	movs	r3, #72	@ 0x48
 8002246:	61fb      	str	r3, [r7, #28]
      break;
 8002248:	e006      	b.n	8002258 <dwt_configure+0x88>
    case DWT_PLEN_128:
      preamble_len = 128;
 800224a:	2380      	movs	r3, #128	@ 0x80
 800224c:	61fb      	str	r3, [r7, #28]
      break;
 800224e:	e003      	b.n	8002258 <dwt_configure+0x88>
    default:
      preamble_len = 256;
 8002250:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002254:	61fb      	str	r3, [r7, #28]
      break;
 8002256:	bf00      	nop
  }

  pdw3000local->sleep_mode &= (~(DWT_ALT_OPS | DWT_SEL_OPS3));  //clear the sleep mode ALT_OPS bit
 8002258:	4ba5      	ldr	r3, [pc, #660]	@ (80024f0 <dwt_configure+0x320>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	8a1a      	ldrh	r2, [r3, #16]
 800225e:	4ba4      	ldr	r3, [pc, #656]	@ (80024f0 <dwt_configure+0x320>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002266:	b292      	uxth	r2, r2
 8002268:	821a      	strh	r2, [r3, #16]
  pdw3000local->longFrames = config->phrMode ;
 800226a:	4ba1      	ldr	r3, [pc, #644]	@ (80024f0 <dwt_configure+0x320>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	79d2      	ldrb	r2, [r2, #7]
 8002272:	731a      	strb	r2, [r3, #12]
  sts_len=GET_STS_REG_SET_VALUE((uint16_t)(config->stsLength));
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	7b5b      	ldrb	r3, [r3, #13]
 8002278:	3302      	adds	r3, #2
 800227a:	2201      	movs	r2, #1
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	81fb      	strh	r3, [r7, #14]
  pdw3000local->ststhreshold = (int16_t)((((uint32_t)sts_len) * 8) * STSQUAL_THRESH_64);
 8002282:	89fb      	ldrh	r3, [r7, #14]
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	ee07 3a90 	vmov	s15, r3
 800228a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800228e:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 80024f4 <dwt_configure+0x324>
 8002292:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002296:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800229a:	ee17 3a90 	vmov	r3, s15
 800229e:	b21a      	sxth	r2, r3
 80022a0:	4b93      	ldr	r3, [pc, #588]	@ (80024f0 <dwt_configure+0x320>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	b292      	uxth	r2, r2
 80022a6:	825a      	strh	r2, [r3, #18]
  pdw3000local->stsconfig = config->stsMode;
 80022a8:	4b91      	ldr	r3, [pc, #580]	@ (80024f0 <dwt_configure+0x320>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	7b12      	ldrb	r2, [r2, #12]
 80022b0:	755a      	strb	r2, [r3, #21]
  /////////////////////////////////////////////////////////////////////////
  //SYS_CFG
  //clear the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
  //then set the relevant bits according to configuration of the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
  dwt_modify32bitoffsetreg(SYS_CFG_ID, 0, ~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK | SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK | SYS_CFG_CP_SDC_BIT_MASK),
    ((uint32_t)config->pdoaMode) << SYS_CFG_PDOA_MODE_BIT_OFFSET
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	7b9b      	ldrb	r3, [r3, #14]
 80022b6:	041a      	lsls	r2, r3, #16
    | ((uint16_t)config->stsMode & DWT_STS_CONFIG_MASK) << SYS_CFG_CP_SPC_BIT_OFFSET
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	7b1b      	ldrb	r3, [r3, #12]
 80022bc:	031b      	lsls	r3, r3, #12
 80022be:	f403 4330 	and.w	r3, r3, #45056	@ 0xb000
 80022c2:	431a      	orrs	r2, r3
    | (SYS_CFG_PHR_6M8_BIT_MASK & ((uint32_t)config->phrRate << SYS_CFG_PHR_6M8_BIT_OFFSET))
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	7a1b      	ldrb	r3, [r3, #8]
 80022c8:	015b      	lsls	r3, r3, #5
 80022ca:	f003 0320 	and.w	r3, r3, #32
 80022ce:	431a      	orrs	r2, r3
  dwt_modify32bitoffsetreg(SYS_CFG_ID, 0, ~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK | SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK | SYS_CFG_CP_SDC_BIT_MASK),
 80022d0:	7dfb      	ldrb	r3, [r7, #23]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	4a88      	ldr	r2, [pc, #544]	@ (80024f8 <dwt_configure+0x328>)
 80022d6:	2100      	movs	r1, #0
 80022d8:	2010      	movs	r0, #16
 80022da:	f7ff fb52 	bl	8001982 <dwt_modify32bitoffsetreg>
    | mode);

  if (scp) {
 80022de:	7e3b      	ldrb	r3, [r7, #24]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d027      	beq.n	8002334 <dwt_configure+0x164>
    //configure OPS tables for SCP mode
    pdw3000local->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS1;  //configure correct OPS table is kicked on wakeup
 80022e4:	4b82      	ldr	r3, [pc, #520]	@ (80024f0 <dwt_configure+0x320>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	8a1a      	ldrh	r2, [r3, #16]
 80022ea:	4b81      	ldr	r3, [pc, #516]	@ (80024f0 <dwt_configure+0x320>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80022f2:	b292      	uxth	r2, r2
 80022f4:	821a      	strh	r2, [r3, #16]
    dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_SCP | OTP_CFG_OPS_KICK_BIT_MASK);
 80022f6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80022fa:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 80022fe:	2100      	movs	r1, #0
 8002300:	487e      	ldr	r0, [pc, #504]	@ (80024fc <dwt_configure+0x32c>)
 8002302:	f7ff fb3e 	bl	8001982 <dwt_modify32bitoffsetreg>

    dwt_write32bitoffsetreg(IP_CONFIG_LO_ID, 0, IP_CONFIG_LO_SCP);       //Set this if Ipatov analysis is used in SCP mode
 8002306:	f240 3206 	movw	r2, #774	@ 0x306
 800230a:	2100      	movs	r1, #0
 800230c:	487c      	ldr	r0, [pc, #496]	@ (8002500 <dwt_configure+0x330>)
 800230e:	f7ff fae2 	bl	80018d6 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(IP_CONFIG_HI_ID, 0, IP_CONFIG_HI_SCP);
 8002312:	2200      	movs	r2, #0
 8002314:	2100      	movs	r1, #0
 8002316:	f04f 100e 	mov.w	r0, #917518	@ 0xe000e
 800231a:	f7ff fadc 	bl	80018d6 <dwt_write32bitoffsetreg>

    dwt_write32bitoffsetreg(STS_CONFIG_LO_ID, 0, STS_CONFIG_LO_SCP);
 800231e:	4a79      	ldr	r2, [pc, #484]	@ (8002504 <dwt_configure+0x334>)
 8002320:	2100      	movs	r1, #0
 8002322:	4879      	ldr	r0, [pc, #484]	@ (8002508 <dwt_configure+0x338>)
 8002324:	f7ff fad7 	bl	80018d6 <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(STS_CONFIG_HI_ID, 0, STS_CONFIG_HI_SCP);
 8002328:	229d      	movs	r2, #157	@ 0x9d
 800232a:	2100      	movs	r1, #0
 800232c:	4877      	ldr	r0, [pc, #476]	@ (800250c <dwt_configure+0x33c>)
 800232e:	f7ff fb13 	bl	8001958 <dwt_write8bitoffsetreg>
 8002332:	e052      	b.n	80023da <dwt_configure+0x20a>
  }
  else {
    uint16_t sts_mnth;
    if (config->stsMode != DWT_STS_MODE_OFF) {
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	7b1b      	ldrb	r3, [r3, #12]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d031      	beq.n	80023a0 <dwt_configure+0x1d0>
      //configure CIA STS lower bound
      if ((config->pdoaMode == DWT_PDOA_M1) || (config->pdoaMode == DWT_PDOA_M0)) {
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	7b9b      	ldrb	r3, [r3, #14]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d003      	beq.n	800234c <dwt_configure+0x17c>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	7b9b      	ldrb	r3, [r3, #14]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d10d      	bne.n	8002368 <dwt_configure+0x198>
        //In PDOA mode 1, number of accumulated symbols is the whole length of the STS
        sts_mnth=get_sts_mnth(sts_length_factors[(uint8_t)(config->stsLength)], CIA_MANUALLOWERBOUND_TH_64, 3);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	7b5b      	ldrb	r3, [r3, #13]
 8002350:	461a      	mov	r2, r3
 8002352:	4b6f      	ldr	r3, [pc, #444]	@ (8002510 <dwt_configure+0x340>)
 8002354:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002358:	2203      	movs	r2, #3
 800235a:	2110      	movs	r1, #16
 800235c:	4618      	mov	r0, r3
 800235e:	f7ff fd2d 	bl	8001dbc <get_sts_mnth>
 8002362:	4603      	mov	r3, r0
 8002364:	837b      	strh	r3, [r7, #26]
 8002366:	e00c      	b.n	8002382 <dwt_configure+0x1b2>
      }
      else {
        //In PDOA mode 3 number of accumulated symbols is half of the length of STS symbols
        sts_mnth=get_sts_mnth(sts_length_factors[(uint8_t)(config->stsLength)], CIA_MANUALLOWERBOUND_TH_64, 4);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	7b5b      	ldrb	r3, [r3, #13]
 800236c:	461a      	mov	r2, r3
 800236e:	4b68      	ldr	r3, [pc, #416]	@ (8002510 <dwt_configure+0x340>)
 8002370:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002374:	2204      	movs	r2, #4
 8002376:	2110      	movs	r1, #16
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff fd1f 	bl	8001dbc <get_sts_mnth>
 800237e:	4603      	mov	r3, r0
 8002380:	837b      	strh	r3, [r7, #26]
      }

      preamble_len += (sts_len) * 8;
 8002382:	89fb      	ldrh	r3, [r7, #14]
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	69fa      	ldr	r2, [r7, #28]
 8002388:	4413      	add	r3, r2
 800238a:	61fb      	str	r3, [r7, #28]
      dwt_modify16bitoffsetreg(STS_CONFIG_LO_ID, 2, (uint16_t)~(STS_CONFIG_LO_STS_MAN_TH_BIT_MASK >> 16), sts_mnth & 0x7F);
 800238c:	8b7b      	ldrh	r3, [r7, #26]
 800238e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002392:	b29b      	uxth	r3, r3
 8002394:	f64f 7280 	movw	r2, #65408	@ 0xff80
 8002398:	2102      	movs	r1, #2
 800239a:	485b      	ldr	r0, [pc, #364]	@ (8002508 <dwt_configure+0x338>)
 800239c:	f7ff fb25 	bl	80019ea <dwt_modify16bitoffsetreg>
    }

    //configure OPS tables for non-SCP mode
    if (preamble_len >= 256) {
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	2bff      	cmp	r3, #255	@ 0xff
 80023a4:	dd11      	ble.n	80023ca <dwt_configure+0x1fa>
      pdw3000local->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS0;
 80023a6:	4b52      	ldr	r3, [pc, #328]	@ (80024f0 <dwt_configure+0x320>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	8a1a      	ldrh	r2, [r3, #16]
 80023ac:	4b50      	ldr	r3, [pc, #320]	@ (80024f0 <dwt_configure+0x320>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f042 0220 	orr.w	r2, r2, #32
 80023b4:	b292      	uxth	r2, r2
 80023b6:	821a      	strh	r2, [r3, #16]
      dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_LONG | OTP_CFG_OPS_KICK_BIT_MASK);
 80023b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023bc:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 80023c0:	2100      	movs	r1, #0
 80023c2:	484e      	ldr	r0, [pc, #312]	@ (80024fc <dwt_configure+0x32c>)
 80023c4:	f7ff fadd 	bl	8001982 <dwt_modify32bitoffsetreg>
 80023c8:	e007      	b.n	80023da <dwt_configure+0x20a>
    }
    else {
      dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_SHORT | OTP_CFG_OPS_KICK_BIT_MASK);
 80023ca:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80023ce:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 80023d2:	2100      	movs	r1, #0
 80023d4:	4849      	ldr	r0, [pc, #292]	@ (80024fc <dwt_configure+0x32c>)
 80023d6:	f7ff fad4 	bl	8001982 <dwt_modify32bitoffsetreg>
    }
  }

  dwt_modify8bitoffsetreg(DTUNE0_ID, 0, (uint8_t) ~DTUNE0_PRE_PAC_SYM_BIT_MASK, config->rxPAC);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	789b      	ldrb	r3, [r3, #2]
 80023de:	22fc      	movs	r2, #252	@ 0xfc
 80023e0:	2100      	movs	r1, #0
 80023e2:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 80023e6:	f7ff fb2b 	bl	8001a40 <dwt_modify8bitoffsetreg>
  dwt_write8bitoffsetreg(STS_CFG0_ID, 0, sts_len-1);    /*Starts from 0 that is why -1*/
 80023ea:	89fb      	ldrh	r3, [r7, #14]
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	3b01      	subs	r3, #1
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	461a      	mov	r2, r3
 80023f4:	2100      	movs	r1, #0
 80023f6:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80023fa:	f7ff faad 	bl	8001958 <dwt_write8bitoffsetreg>

  if (config->txPreambLength == DWT_PLEN_72) {
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	785b      	ldrb	r3, [r3, #1]
 8002402:	2b07      	cmp	r3, #7
 8002404:	d103      	bne.n	800240e <dwt_configure+0x23e>
    dwt_setplenfine(8); //value 8 sets fine preamble length to 72 symbols - this is needed to set 72 length.
 8002406:	2008      	movs	r0, #8
 8002408:	f7ff fd0b 	bl	8001e22 <dwt_setplenfine>
 800240c:	e002      	b.n	8002414 <dwt_configure+0x244>
  }
  else {
    dwt_setplenfine(0); //clear the setting in the FINE_PLEN register.
 800240e:	2000      	movs	r0, #0
 8002410:	f7ff fd07 	bl	8001e22 <dwt_setplenfine>
  }

  if((config->stsMode & DWT_STS_MODE_ND) == DWT_STS_MODE_ND) {
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	7b1b      	ldrb	r3, [r3, #12]
 8002418:	f003 0303 	and.w	r3, r3, #3
 800241c:	2b03      	cmp	r3, #3
 800241e:	d105      	bne.n	800242c <dwt_configure+0x25c>
    //configure lower preamble detection threshold for no data STS mode
    dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_NO_DATA);
 8002420:	4a3c      	ldr	r2, [pc, #240]	@ (8002514 <dwt_configure+0x344>)
 8002422:	2100      	movs	r1, #0
 8002424:	483c      	ldr	r0, [pc, #240]	@ (8002518 <dwt_configure+0x348>)
 8002426:	f7ff fa56 	bl	80018d6 <dwt_write32bitoffsetreg>
 800242a:	e004      	b.n	8002436 <dwt_configure+0x266>
  }
  else {
    //configure default preamble detection threshold for other modes
    dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_DEFAULT);
 800242c:	4a3b      	ldr	r2, [pc, #236]	@ (800251c <dwt_configure+0x34c>)
 800242e:	2100      	movs	r1, #0
 8002430:	4839      	ldr	r0, [pc, #228]	@ (8002518 <dwt_configure+0x348>)
 8002432:	f7ff fa50 	bl	80018d6 <dwt_write32bitoffsetreg>
  }

  /////////////////////////////////////////////////////////////////////////
  //CHAN_CTRL
  temp = dwt_read32bitoffsetreg(CHAN_CTRL_ID, 0);
 8002436:	2100      	movs	r1, #0
 8002438:	4839      	ldr	r0, [pc, #228]	@ (8002520 <dwt_configure+0x350>)
 800243a:	f7ff f9f8 	bl	800182e <dwt_read32bitoffsetreg>
 800243e:	6238      	str	r0, [r7, #32]

  temp &= (~(CHAN_CTRL_RX_PCODE_BIT_MASK | CHAN_CTRL_TX_PCODE_BIT_MASK | CHAN_CTRL_SFD_TYPE_BIT_MASK | CHAN_CTRL_RF_CHAN_BIT_MASK));
 8002440:	6a3a      	ldr	r2, [r7, #32]
 8002442:	4b38      	ldr	r3, [pc, #224]	@ (8002524 <dwt_configure+0x354>)
 8002444:	4013      	ands	r3, r2
 8002446:	623b      	str	r3, [r7, #32]

  if (chan == 9) temp |= CHAN_CTRL_RF_CHAN_BIT_MASK;
 8002448:	7e7b      	ldrb	r3, [r7, #25]
 800244a:	2b09      	cmp	r3, #9
 800244c:	d103      	bne.n	8002456 <dwt_configure+0x286>
 800244e:	6a3b      	ldr	r3, [r7, #32]
 8002450:	f043 0301 	orr.w	r3, r3, #1
 8002454:	623b      	str	r3, [r7, #32]

  temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK & ((uint32_t)config->rxCode << CHAN_CTRL_RX_PCODE_BIT_OFFSET));
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	791b      	ldrb	r3, [r3, #4]
 800245a:	021b      	lsls	r3, r3, #8
 800245c:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 8002460:	6a3a      	ldr	r2, [r7, #32]
 8002462:	4313      	orrs	r3, r2
 8002464:	623b      	str	r3, [r7, #32]
  temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK & ((uint32_t)config->txCode << CHAN_CTRL_TX_PCODE_BIT_OFFSET));
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	78db      	ldrb	r3, [r3, #3]
 800246a:	00db      	lsls	r3, r3, #3
 800246c:	b2db      	uxtb	r3, r3
 800246e:	6a3a      	ldr	r2, [r7, #32]
 8002470:	4313      	orrs	r3, r2
 8002472:	623b      	str	r3, [r7, #32]
  temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK & ((uint32_t)config->sfdType << CHAN_CTRL_SFD_TYPE_BIT_OFFSET));
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	795b      	ldrb	r3, [r3, #5]
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	f003 0306 	and.w	r3, r3, #6
 800247e:	6a3a      	ldr	r2, [r7, #32]
 8002480:	4313      	orrs	r3, r2
 8002482:	623b      	str	r3, [r7, #32]

  dwt_write32bitoffsetreg(CHAN_CTRL_ID, 0, temp);
 8002484:	6a3a      	ldr	r2, [r7, #32]
 8002486:	2100      	movs	r1, #0
 8002488:	4825      	ldr	r0, [pc, #148]	@ (8002520 <dwt_configure+0x350>)
 800248a:	f7ff fa24 	bl	80018d6 <dwt_write32bitoffsetreg>

  /////////////////////////////////////////////////////////////////////////
  //TX_FCTRL
  // Set up TX Preamble Size, PRF and Data Rate
  dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
                                            ((uint32_t)config->dataRate << TX_FCTRL_TXBR_BIT_OFFSET)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	799b      	ldrb	r3, [r3, #6]
 8002492:	029a      	lsls	r2, r3, #10
                                            | ((uint32_t) config->txPreambLength) << TX_FCTRL_TXPSR_BIT_OFFSET);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	785b      	ldrb	r3, [r3, #1]
 8002498:	031b      	lsls	r3, r3, #12
  dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
 800249a:	4313      	orrs	r3, r2
 800249c:	f46f 4274 	mvn.w	r2, #62464	@ 0xf400
 80024a0:	2100      	movs	r1, #0
 80024a2:	2024      	movs	r0, #36	@ 0x24
 80024a4:	f7ff fa6d 	bl	8001982 <dwt_modify32bitoffsetreg>

  //DTUNE (SFD timeout)
  // Don't allow 0 - SFD timeout will always be enabled
  if (config->sfdTO == 0) {
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	895b      	ldrh	r3, [r3, #10]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d102      	bne.n	80024b6 <dwt_configure+0x2e6>
    config->sfdTO = DWT_SFDTOC_DEF;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2281      	movs	r2, #129	@ 0x81
 80024b4:	815a      	strh	r2, [r3, #10]
  }

  dwt_write16bitoffsetreg(DTUNE0_ID, 2, config->sfdTO);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	895b      	ldrh	r3, [r3, #10]
 80024ba:	461a      	mov	r2, r3
 80024bc:	2102      	movs	r1, #2
 80024be:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 80024c2:	f7ff fa2e 	bl	8001922 <dwt_write16bitoffsetreg>

  ///////////////////////
  // RF
  if (chan == 9) {
 80024c6:	7e7b      	ldrb	r3, [r7, #25]
 80024c8:	2b09      	cmp	r3, #9
 80024ca:	d135      	bne.n	8002538 <dwt_configure+0x368>
    // Setup TX analog for ch9
    dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH9);
 80024cc:	4a16      	ldr	r2, [pc, #88]	@ (8002528 <dwt_configure+0x358>)
 80024ce:	2100      	movs	r1, #0
 80024d0:	4816      	ldr	r0, [pc, #88]	@ (800252c <dwt_configure+0x35c>)
 80024d2:	f7ff fa00 	bl	80018d6 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH9);
 80024d6:	f640 723c 	movw	r2, #3900	@ 0xf3c
 80024da:	2100      	movs	r1, #0
 80024dc:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 80024e0:	f7ff fa1f 	bl	8001922 <dwt_write16bitoffsetreg>
    // Setup RX analog for ch9
    dwt_write32bitoffsetreg(RX_CTRL_HI_ID, 0, RF_RXCTRL_CH9);
 80024e4:	4a12      	ldr	r2, [pc, #72]	@ (8002530 <dwt_configure+0x360>)
 80024e6:	2100      	movs	r1, #0
 80024e8:	4812      	ldr	r0, [pc, #72]	@ (8002534 <dwt_configure+0x364>)
 80024ea:	f7ff f9f4 	bl	80018d6 <dwt_write32bitoffsetreg>
 80024ee:	e02f      	b.n	8002550 <dwt_configure+0x380>
 80024f0:	20000000 	.word	0x20000000
 80024f4:	3f666666 	.word	0x3f666666
 80024f8:	fffc4fcf 	.word	0xfffc4fcf
 80024fc:	000b0008 	.word	0x000b0008
 8002500:	000e000c 	.word	0x000e000c
 8002504:	000c5a0a 	.word	0x000c5a0a
 8002508:	000e0012 	.word	0x000e0012
 800250c:	000e0016 	.word	0x000e0016
 8002510:	0800dc14 	.word	0x0800dc14
 8002514:	af5f35cc 	.word	0xaf5f35cc
 8002518:	0006000c 	.word	0x0006000c
 800251c:	af5f584c 	.word	0xaf5f584c
 8002520:	00010014 	.word	0x00010014
 8002524:	ffffe000 	.word	0xffffe000
 8002528:	1c010034 	.word	0x1c010034
 800252c:	0007001c 	.word	0x0007001c
 8002530:	08b5a833 	.word	0x08b5a833
 8002534:	00070010 	.word	0x00070010
  }
  else {
    // Setup TX analog for ch5
    dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH5);
 8002538:	4a3f      	ldr	r2, [pc, #252]	@ (8002638 <dwt_configure+0x468>)
 800253a:	2100      	movs	r1, #0
 800253c:	483f      	ldr	r0, [pc, #252]	@ (800263c <dwt_configure+0x46c>)
 800253e:	f7ff f9ca 	bl	80018d6 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH5);
 8002542:	f641 723c 	movw	r2, #7996	@ 0x1f3c
 8002546:	2100      	movs	r1, #0
 8002548:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 800254c:	f7ff f9e9 	bl	8001922 <dwt_write16bitoffsetreg>
  }

  dwt_write8bitoffsetreg(LDO_RLOAD_ID, 1, LDO_RLOAD_VAL_B1);
 8002550:	2214      	movs	r2, #20
 8002552:	2101      	movs	r1, #1
 8002554:	483a      	ldr	r0, [pc, #232]	@ (8002640 <dwt_configure+0x470>)
 8002556:	f7ff f9ff 	bl	8001958 <dwt_write8bitoffsetreg>
  dwt_write8bitoffsetreg(TX_CTRL_LO_ID, 2, RF_TXCTRL_LO_B2);
 800255a:	220e      	movs	r2, #14
 800255c:	2102      	movs	r1, #2
 800255e:	4839      	ldr	r0, [pc, #228]	@ (8002644 <dwt_configure+0x474>)
 8002560:	f7ff f9fa 	bl	8001958 <dwt_write8bitoffsetreg>
  dwt_write8bitoffsetreg(PLL_CAL_ID, 0, RF_PLL_CFG_LD);        // Extend the lock delay
 8002564:	2281      	movs	r2, #129	@ 0x81
 8002566:	2100      	movs	r1, #0
 8002568:	4837      	ldr	r0, [pc, #220]	@ (8002648 <dwt_configure+0x478>)
 800256a:	f7ff f9f5 	bl	8001958 <dwt_write8bitoffsetreg>

  //Verify PLL lock bit is cleared
  dwt_write32bitoffsetreg(SYS_STATUS_ID, 0, SYS_STATUS_CP_LOCK_BIT_MASK);
 800256e:	2202      	movs	r2, #2
 8002570:	2100      	movs	r1, #0
 8002572:	2044      	movs	r0, #68	@ 0x44
 8002574:	f7ff f9af 	bl	80018d6 <dwt_write32bitoffsetreg>

  ///////////////////////
  // auto cal the PLL and change to IDLE_PLL state
  dwt_setdwstate(DWT_DW_IDLE);
 8002578:	2001      	movs	r0, #1
 800257a:	f7ff fc61 	bl	8001e40 <dwt_setdwstate>

  for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PLL; cnt++) {
 800257e:	2301      	movs	r3, #1
 8002580:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002584:	2300      	movs	r3, #0
 8002586:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800258a:	e017      	b.n	80025bc <dwt_configure+0x3ec>
    HAL_Delay(1);
 800258c:	2001      	movs	r0, #1
 800258e:	f000 fe6f 	bl	8003270 <HAL_Delay>

    if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_CP_LOCK_BIT_MASK)) {//PLL is locked
 8002592:	2100      	movs	r1, #0
 8002594:	2044      	movs	r0, #68	@ 0x44
 8002596:	f7ff f98a 	bl	80018ae <dwt_read8bitoffsetreg>
 800259a:	4603      	mov	r3, r0
 800259c:	f003 0302 	and.w	r3, r3, #2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d006      	beq.n	80025b2 <dwt_configure+0x3e2>
        printf("PLL is locked..\r\n");
 80025a4:	4829      	ldr	r0, [pc, #164]	@ (800264c <dwt_configure+0x47c>)
 80025a6:	f009 fb6d 	bl	800bc84 <puts>
        flag=0;
 80025aa:	2300      	movs	r3, #0
 80025ac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        break;
 80025b0:	e008      	b.n	80025c4 <dwt_configure+0x3f4>
  for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PLL; cnt++) {
 80025b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025b6:	3301      	adds	r3, #1
 80025b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80025bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025c0:	2b05      	cmp	r3, #5
 80025c2:	d9e3      	bls.n	800258c <dwt_configure+0x3bc>
    }
  }
  if (flag) {
 80025c4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d005      	beq.n	80025d8 <dwt_configure+0x408>
    printf("PLL LOCKING ERROR\r\n");
 80025cc:	4820      	ldr	r0, [pc, #128]	@ (8002650 <dwt_configure+0x480>)
 80025ce:	f009 fb59 	bl	800bc84 <puts>
    return  DWT_ERROR;
 80025d2:	f04f 33ff 	mov.w	r3, #4294967295
 80025d6:	e02a      	b.n	800262e <dwt_configure+0x45e>
  }

  if ((config->rxCode >= 9) && (config->rxCode <= 24)) {//only enable DGC for PRF 64
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	791b      	ldrb	r3, [r3, #4]
 80025dc:	2b08      	cmp	r3, #8
 80025de:	d91b      	bls.n	8002618 <dwt_configure+0x448>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	791b      	ldrb	r3, [r3, #4]
 80025e4:	2b18      	cmp	r3, #24
 80025e6:	d817      	bhi.n	8002618 <dwt_configure+0x448>
    //load RX LUTs
    /* If the OTP has DGC info programmed into it, do a manual kick from OTP. */
    if (pdw3000local->dgc_otp_set == DWT_DGC_LOAD_FROM_OTP) {
 80025e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002654 <dwt_configure+0x484>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	7a5b      	ldrb	r3, [r3, #9]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d105      	bne.n	80025fe <dwt_configure+0x42e>
      _dwt_kick_dgc_on_wakeup(chan);
 80025f2:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff fc94 	bl	8001f24 <_dwt_kick_dgc_on_wakeup>
 80025fc:	e003      	b.n	8002606 <dwt_configure+0x436>
    }
    /* Else we manually program hard-coded values into the DGC registers. */
    else {
      dwt_configmrxlut(chan);
 80025fe:	7e7b      	ldrb	r3, [r7, #25]
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff fcb3 	bl	8001f6c <dwt_configmrxlut>
    }
    dwt_modify16bitoffsetreg(DGC_CFG_ID, 0x0, (uint16_t)~DGC_CFG_THR_64_BIT_MASK, DWT_DGC_CFG << DGC_CFG_THR_64_BIT_OFFSET);
 8002606:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 800260a:	f248 12ff 	movw	r2, #33279	@ 0x81ff
 800260e:	2100      	movs	r1, #0
 8002610:	4811      	ldr	r0, [pc, #68]	@ (8002658 <dwt_configure+0x488>)
 8002612:	f7ff f9ea 	bl	80019ea <dwt_modify16bitoffsetreg>
 8002616:	e005      	b.n	8002624 <dwt_configure+0x454>
  }
  else {
    dwt_and8bitoffsetreg(DGC_CFG_ID, 0x0, (uint8_t)~DGC_CFG_RX_TUNE_EN_BIT_MASK);
 8002618:	2300      	movs	r3, #0
 800261a:	22fe      	movs	r2, #254	@ 0xfe
 800261c:	2100      	movs	r1, #0
 800261e:	480e      	ldr	r0, [pc, #56]	@ (8002658 <dwt_configure+0x488>)
 8002620:	f7ff fa0e 	bl	8001a40 <dwt_modify8bitoffsetreg>
  }

  ///////////////////////
  // PGF
  error = dwt_pgf_cal(1);  //if the RX calibration routine fails the device receiver performance will be severely affected, the application should reset and try again
 8002624:	2001      	movs	r0, #1
 8002626:	f7ff fd29 	bl	800207c <dwt_pgf_cal>
 800262a:	6138      	str	r0, [r7, #16]

  return error;
 800262c:	693b      	ldr	r3, [r7, #16]
} // end dwt_configure()
 800262e:	4618      	mov	r0, r3
 8002630:	3728      	adds	r7, #40	@ 0x28
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	1c071134 	.word	0x1c071134
 800263c:	0007001c 	.word	0x0007001c
 8002640:	00070051 	.word	0x00070051
 8002644:	00070018 	.word	0x00070018
 8002648:	00090008 	.word	0x00090008
 800264c:	0800db38 	.word	0x0800db38
 8002650:	0800db4c 	.word	0x0800db4c
 8002654:	20000000 	.word	0x20000000
 8002658:	00030018 	.word	0x00030018

0800265c <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16_t txFrameLength, uint16_t txBufferOffset, uint8_t ranging)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	4603      	mov	r3, r0
 8002664:	80fb      	strh	r3, [r7, #6]
 8002666:	460b      	mov	r3, r1
 8002668:	80bb      	strh	r3, [r7, #4]
 800266a:	4613      	mov	r3, r2
 800266c:	70fb      	strb	r3, [r7, #3]
           (txFrameLength <= STD_FRAME_LEN));
#endif

    //DW3000/3700 - if offset is > 127, 128 needs to be added before data is written, this will be subtracted internally
    //prior to writing the data
    if(txBufferOffset <= 127)
 800266e:	88bb      	ldrh	r3, [r7, #4]
 8002670:	2b7f      	cmp	r3, #127	@ 0x7f
 8002672:	d80e      	bhi.n	8002692 <dwt_writetxfctrl+0x36>
    {
        // Write the frame length to the TX frame control register
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
 8002674:	88fa      	ldrh	r2, [r7, #6]
 8002676:	88bb      	ldrh	r3, [r7, #4]
 8002678:	041b      	lsls	r3, r3, #16
 800267a:	431a      	orrs	r2, r3
 800267c:	78fb      	ldrb	r3, [r7, #3]
 800267e:	02db      	lsls	r3, r3, #11
 8002680:	4313      	orrs	r3, r2
 8002682:	60fb      	str	r3, [r7, #12]
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	4a10      	ldr	r2, [pc, #64]	@ (80026c8 <dwt_writetxfctrl+0x6c>)
 8002688:	2100      	movs	r1, #0
 800268a:	2024      	movs	r0, #36	@ 0x24
 800268c:	f7ff f979 	bl	8001982 <dwt_modify32bitoffsetreg>
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
        reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
    }

} // end dwt_writetxfctrl()
 8002690:	e015      	b.n	80026be <dwt_writetxfctrl+0x62>
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
 8002692:	88fa      	ldrh	r2, [r7, #6]
 8002694:	88bb      	ldrh	r3, [r7, #4]
 8002696:	3380      	adds	r3, #128	@ 0x80
 8002698:	041b      	lsls	r3, r3, #16
 800269a:	431a      	orrs	r2, r3
 800269c:	78fb      	ldrb	r3, [r7, #3]
 800269e:	02db      	lsls	r3, r3, #11
 80026a0:	4313      	orrs	r3, r2
 80026a2:	60fb      	str	r3, [r7, #12]
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	4a08      	ldr	r2, [pc, #32]	@ (80026c8 <dwt_writetxfctrl+0x6c>)
 80026a8:	2100      	movs	r1, #0
 80026aa:	2024      	movs	r0, #36	@ 0x24
 80026ac:	f7ff f969 	bl	8001982 <dwt_modify32bitoffsetreg>
        reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
 80026b0:	2100      	movs	r1, #0
 80026b2:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80026b6:	f7ff f8fa 	bl	80018ae <dwt_read8bitoffsetreg>
 80026ba:	4603      	mov	r3, r0
 80026bc:	60fb      	str	r3, [r7, #12]
} // end dwt_writetxfctrl()
 80026be:	bf00      	nop
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	fc00f400 	.word	0xfc00f400

080026cc <dwt_readstsquality>:

// FZ: stole from DecaWave API
int dwt_readstsquality(int16_t* rxStsQualityIndex) {
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  uint16_t preambleCount;

  //read STS preamble count value
  preambleCount = dwt_read16bitoffsetreg(STS_STS_ID, 0) & STS_STS_ACC_QUAL_BIT_MASK; //  dwt_read16bitoffsetreg(CP_PRNG_ID, CP_STS_OFFSET) & CP_ACC_CP_QUAL_MASK;
 80026d4:	2100      	movs	r1, #0
 80026d6:	4810      	ldr	r0, [pc, #64]	@ (8002718 <dwt_readstsquality+0x4c>)
 80026d8:	f7ff f8cf 	bl	800187a <dwt_read16bitoffsetreg>
 80026dc:	4603      	mov	r3, r0
 80026de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026e2:	81fb      	strh	r3, [r7, #14]

  if(preambleCount & STS_ACC_CP_QUAL_SIGNTST) {
 80026e4:	89fb      	ldrh	r3, [r7, #14]
 80026e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d005      	beq.n	80026fa <dwt_readstsquality+0x2e>
    preambleCount |= STS_ACC_CP_QUAL_SIGNEXT;
 80026ee:	89fb      	ldrh	r3, [r7, #14]
 80026f0:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 80026f4:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 80026f8:	81fb      	strh	r3, [r7, #14]
  }

  *rxStsQualityIndex = (int16_t)preambleCount;
 80026fa:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	801a      	strh	r2, [r3, #0]

  //determine if the STS Rx quality is good or bad (return >=0 for good and < 0 if bad)
  return (int)((int16_t)preambleCount - pdw3000local->ststhreshold);
 8002702:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002706:	461a      	mov	r2, r3
 8002708:	4b04      	ldr	r3, [pc, #16]	@ (800271c <dwt_readstsquality+0x50>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	8a5b      	ldrh	r3, [r3, #18]
 800270e:	1ad3      	subs	r3, r2, r3
}
 8002710:	4618      	mov	r0, r3
 8002712:	3710      	adds	r7, #16
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	00020008 	.word	0x00020008
 800271c:	20000000 	.word	0x20000000

08002720 <dwt_readpdoa>:
* NOTE: To convert to degrees: float pdoa_deg = ((float)pdoa / (1 << 11)) * 180 / M_PI
* input parameters
* output parameters - the PDOA result (signed in [1:-11] radian units)
* no return value
*/
int16_t dwt_readpdoa(void) {
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
  int16_t  pdoa;

  //check if in double buffer mode and if so which buffer host is currently accessing
  switch (pdw3000local->dblbuffon) {
 8002726:	4b1b      	ldr	r3, [pc, #108]	@ (8002794 <dwt_readpdoa+0x74>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	7bdb      	ldrb	r3, [r3, #15]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d00c      	beq.n	800274a <dwt_readpdoa+0x2a>
 8002730:	2b03      	cmp	r3, #3
 8002732:	d114      	bne.n	800275e <dwt_readpdoa+0x3e>
  case DBL_BUFF_ACCESS_BUFFER_1:
    //!!! Assumes that Indirect pointer register B was already set. This is done in the dwt_setdblrxbuffmode when mode is enabled.
    pdoa = dwt_read16bitoffsetreg(INDIRECT_POINTER_B_ID, BUF1_PDOA-BUF1_RX_FINFO+2) & (CIA_TDOA_1_PDOA_PDOA_BIT_MASK>>16);
 8002734:	2116      	movs	r1, #22
 8002736:	f44f 10f0 	mov.w	r0, #1966080	@ 0x1e0000
 800273a:	f7ff f89e 	bl	800187a <dwt_read16bitoffsetreg>
 800273e:	4603      	mov	r3, r0
 8002740:	b21b      	sxth	r3, r3
 8002742:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002746:	80fb      	strh	r3, [r7, #6]
    break;
 8002748:	e013      	b.n	8002772 <dwt_readpdoa+0x52>
  case DBL_BUFF_ACCESS_BUFFER_0:
    pdoa = dwt_read16bitoffsetreg(BUF0_PDOA, 2) & (CIA_TDOA_1_PDOA_PDOA_BIT_MASK>>16);
 800274a:	2102      	movs	r1, #2
 800274c:	4812      	ldr	r0, [pc, #72]	@ (8002798 <dwt_readpdoa+0x78>)
 800274e:	f7ff f894 	bl	800187a <dwt_read16bitoffsetreg>
 8002752:	4603      	mov	r3, r0
 8002754:	b21b      	sxth	r3, r3
 8002756:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800275a:	80fb      	strh	r3, [r7, #6]
    break;
 800275c:	e009      	b.n	8002772 <dwt_readpdoa+0x52>
  default:
    pdoa = dwt_read16bitoffsetreg(CIA_TDOA_1_PDOA_ID, 2) & (CIA_TDOA_1_PDOA_PDOA_BIT_MASK>>16); // phase difference of the 2 POAs
 800275e:	2102      	movs	r1, #2
 8002760:	480e      	ldr	r0, [pc, #56]	@ (800279c <dwt_readpdoa+0x7c>)
 8002762:	f7ff f88a 	bl	800187a <dwt_read16bitoffsetreg>
 8002766:	4603      	mov	r3, r0
 8002768:	b21b      	sxth	r3, r3
 800276a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800276e:	80fb      	strh	r3, [r7, #6]
    break;
 8002770:	bf00      	nop
  }

  if (pdoa & B12_SIGN_EXTEND_TEST) pdoa |= B12_SIGN_EXTEND_MASK; //sign extend
 8002772:	88fb      	ldrh	r3, [r7, #6]
 8002774:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d004      	beq.n	8002786 <dwt_readpdoa+0x66>
 800277c:	88fa      	ldrh	r2, [r7, #6]
 800277e:	4b08      	ldr	r3, [pc, #32]	@ (80027a0 <dwt_readpdoa+0x80>)
 8002780:	4313      	orrs	r3, r2
 8002782:	b29b      	uxth	r3, r3
 8002784:	80fb      	strh	r3, [r7, #6]
  return pdoa;
 8002786:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800278a:	4618      	mov	r0, r3
 800278c:	3708      	adds	r7, #8
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	20000000 	.word	0x20000000
 8002798:	00180014 	.word	0x00180014
 800279c:	000c001c 	.word	0x000c001c
 80027a0:	ffffc000 	.word	0xffffc000

080027a4 <DW3000_start_receiver_FZ>:

/**
 * @brief write a RX fast command
 * 
 */
void DW3000_start_receiver_FZ(void) {
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  DW3000_writefastCMD_FZ(CMD_RX);
 80027a8:	2002      	movs	r0, #2
 80027aa:	f7fe fe97 	bl	80014dc <DW3000_writefastCMD_FZ>
}
 80027ae:	bf00      	nop
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <DW3000_writetxdata_FZ>:
 * 
 * @param data data2send
 * @param len length of data2send
 * @return uint8_t 
 */
void DW3000_writetxdata_FZ(uint8_t *data, uint16_t len) {
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b082      	sub	sp, #8
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
 80027ba:	460b      	mov	r3, r1
 80027bc:	807b      	strh	r3, [r7, #2]
  DW3000writereg(TX_BUFFER_ID, data, len);
 80027be:	887b      	ldrh	r3, [r7, #2]
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	461a      	mov	r2, r3
 80027c4:	6879      	ldr	r1, [r7, #4]
 80027c6:	f44f 10a0 	mov.w	r0, #1310720	@ 0x140000
 80027ca:	f7fe fdb5 	bl	8001338 <DW3000writereg>
}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <DW3000_txcmd_FZ>:
/**
 * @brief write a TX fast command
 * 
 * @param delay 
 */
void DW3000_txcmd_FZ(uint32_t delay) {
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b082      	sub	sp, #8
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
  DW3000_writefastCMD_FZ(CMD_TX);
 80027de:	2001      	movs	r0, #1
 80027e0:	f7fe fe7c 	bl	80014dc <DW3000_writefastCMD_FZ>
}
 80027e4:	bf00      	nop
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}

080027ec <Delay_us>:
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
	}
}

void Delay_us(uint32_t us)
{
 80027ec:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 80027f0:	b087      	sub	sp, #28
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
  uint64_t delayus;
	unsigned int i;

  delayus = us * 10;
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	4413      	add	r3, r2
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	461a      	mov	r2, r3
 8002802:	2300      	movs	r3, #0
 8002804:	4690      	mov	r8, r2
 8002806:	4699      	mov	r9, r3
 8002808:	e9c7 8902 	strd	r8, r9, [r7, #8]
  for (i = 0; i < delayus; i++)
 800280c:	2300      	movs	r3, #0
 800280e:	617b      	str	r3, [r7, #20]
 8002810:	e003      	b.n	800281a <Delay_us+0x2e>
  {
    __NOP();
 8002812:	bf00      	nop
  for (i = 0; i < delayus; i++)
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	3301      	adds	r3, #1
 8002818:	617b      	str	r3, [r7, #20]
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	2200      	movs	r2, #0
 800281e:	461c      	mov	r4, r3
 8002820:	4615      	mov	r5, r2
 8002822:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002826:	4294      	cmp	r4, r2
 8002828:	eb75 0303 	sbcs.w	r3, r5, r3
 800282c:	d3f1      	bcc.n	8002812 <Delay_us+0x26>
  }
}
 800282e:	bf00      	nop
 8002830:	bf00      	nop
 8002832:	371c      	adds	r7, #28
 8002834:	46bd      	mov	sp, r7
 8002836:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 800283a:	4770      	bx	lr

0800283c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002842:	f000 fcb8 	bl	80031b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002846:	f000 f903 	bl	8002a50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800284a:	f000 f9eb 	bl	8002c24 <MX_GPIO_Init>
  MX_SPI1_Init();
 800284e:	f000 f96d 	bl	8002b2c <MX_SPI1_Init>
  MX_SPI2_Init();
 8002852:	f000 f9a9 	bl	8002ba8 <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 8002856:	f007 fe05 	bl	800a464 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(10);
 800285a:	200a      	movs	r0, #10
 800285c:	f000 fd08 	bl	8003270 <HAL_Delay>

  DW3000poweron();
 8002860:	f7fe fd4a 	bl	80012f8 <DW3000poweron>
  HAL_Delay(10);     // wait for the DW3000 to power on and stabilize
 8002864:	200a      	movs	r0, #10
 8002866:	f000 fd03 	bl	8003270 <HAL_Delay>
  DW3000hardReset(); // with hard reset, no need for a softreset
 800286a:	f7fe fd51 	bl	8001310 <DW3000hardReset>
  HAL_Delay(10);     // wait for the DW3000 to wake up
 800286e:	200a      	movs	r0, #10
 8002870:	f000 fcfe 	bl	8003270 <HAL_Delay>

  set_SPI2lowspeed(&hspi1);
 8002874:	486a      	ldr	r0, [pc, #424]	@ (8002a20 <main+0x1e4>)
 8002876:	f7fe fd19 	bl	80012ac <set_SPI2lowspeed>
  HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 800287a:	2201      	movs	r2, #1
 800287c:	2110      	movs	r1, #16
 800287e:	4869      	ldr	r0, [pc, #420]	@ (8002a24 <main+0x1e8>)
 8002880:	f000 ffc8 	bl	8003814 <HAL_GPIO_WritePin>
  HAL_Delay(10);     // wait for the DW3000 to wake up
 8002884:	200a      	movs	r0, #10
 8002886:	f000 fcf3 	bl	8003270 <HAL_Delay>

  // Make sure the SPI is ready
  while(!(dwt_read32bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 800288a:	e002      	b.n	8002892 <main+0x56>
    HAL_Delay(10);
 800288c:	200a      	movs	r0, #10
 800288e:	f000 fcef 	bl	8003270 <HAL_Delay>
  while(!(dwt_read32bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 8002892:	2100      	movs	r1, #0
 8002894:	2044      	movs	r0, #68	@ 0x44
 8002896:	f7fe ffca 	bl	800182e <dwt_read32bitoffsetreg>
 800289a:	4603      	mov	r3, r0
 800289c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d0f3      	beq.n	800288c <main+0x50>
  }

  HAL_Delay(10);
 80028a4:	200a      	movs	r0, #10
 80028a6:	f000 fce3 	bl	8003270 <HAL_Delay>

  if(DW3000check_IDLE_RC()) {
 80028aa:	f7fe fdd9 	bl	8001460 <DW3000check_IDLE_RC>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <main+0x7c>
    // DW3000enter_IDLE_PLL(); // enter PLL mode
    // HAL_Delay(10); // wait for the PLL to lock
  } else {
    while (1);
 80028b4:	bf00      	nop
 80028b6:	e7fd      	b.n	80028b4 <main+0x78>
  }

  // test_run_info((unsigned char *)"IDLE OK\r\n");
  if (dwt_initialise(DWT_DW_INIT) == DWT_ERROR) {
 80028b8:	2000      	movs	r0, #0
 80028ba:	f7ff f94d 	bl	8001b58 <dwt_initialise>
 80028be:	4603      	mov	r3, r0
 80028c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c4:	d104      	bne.n	80028d0 <main+0x94>
	  printf("dwt_initialise error\r\n");
 80028c6:	4858      	ldr	r0, [pc, #352]	@ (8002a28 <main+0x1ec>)
 80028c8:	f009 f9dc 	bl	800bc84 <puts>
    while (100) {;}
 80028cc:	bf00      	nop
 80028ce:	e7fd      	b.n	80028cc <main+0x90>
  }

  dwt_setleds(DWT_LEDS_ENABLE | DWT_LEDS_INIT_BLINK);
 80028d0:	2003      	movs	r0, #3
 80028d2:	f7ff fa21 	bl	8001d18 <dwt_setleds>

  // Configure DW IC. See NOTE 5 below.
  // if the dwt_configure returns DWT_ERROR either the PLL or RX calibration has failed the host should reset the device
  if (dwt_configure(&config))  {
 80028d6:	4855      	ldr	r0, [pc, #340]	@ (8002a2c <main+0x1f0>)
 80028d8:	f7ff fc7a 	bl	80021d0 <dwt_configure>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d004      	beq.n	80028ec <main+0xb0>
    printf("CONFIG FAILED\r\n");
 80028e2:	4853      	ldr	r0, [pc, #332]	@ (8002a30 <main+0x1f4>)
 80028e4:	f009 f9ce 	bl	800bc84 <puts>
    while (100) {;}
 80028e8:	bf00      	nop
 80028ea:	e7fd      	b.n	80028e8 <main+0xac>
  }

  DW3000_irq_for_txrx_done();
 80028ec:	f7fe fe2a 	bl	8001544 <DW3000_irq_for_txrx_done>

  if(DW3000check_IDLE_RC()) {
 80028f0:	f7fe fdb6 	bl	8001460 <DW3000check_IDLE_RC>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d00a      	beq.n	8002910 <main+0xd4>
    DW3000enter_IDLE_PLL(); // enter PLL mode
 80028fa:	f7fe fda1 	bl	8001440 <DW3000enter_IDLE_PLL>
    HAL_Delay(10); // wait for the PLL to lock
 80028fe:	200a      	movs	r0, #10
 8002900:	f000 fcb6 	bl	8003270 <HAL_Delay>
    while (1);
  }

  // wait until the PLL is locked and the DW3000 is in IDLE state
  // actually this is redundant since PLL lock means IDLE_PLL state
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 8002904:	f7fe fdc0 	bl	8001488 <DW3000check_IDLE_PLL>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d011      	beq.n	8002932 <main+0xf6>
 800290e:	e000      	b.n	8002912 <main+0xd6>
    while (1);
 8002910:	e7fe      	b.n	8002910 <main+0xd4>
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 8002912:	f7fe fdcb 	bl	80014ac <DW3000check_IDLE>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d00a      	beq.n	8002932 <main+0xf6>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_SET);
 800291c:	2201      	movs	r2, #1
 800291e:	2101      	movs	r1, #1
 8002920:	4844      	ldr	r0, [pc, #272]	@ (8002a34 <main+0x1f8>)
 8002922:	f000 ff77 	bl	8003814 <HAL_GPIO_WritePin>
  } else {
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
    while (1);
  }
  set_SPI2highspeed(&hspi1);
 8002926:	483e      	ldr	r0, [pc, #248]	@ (8002a20 <main+0x1e4>)
 8002928:	f7fe fcd3 	bl	80012d2 <set_SPI2highspeed>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // uint16_t frame_len = 0;
 int16_t   pdoa_val  = 0;
 800292c:	2300      	movs	r3, #0
 800292e:	81fb      	strh	r3, [r7, #14]
 8002930:	e006      	b.n	8002940 <main+0x104>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 8002932:	2200      	movs	r2, #0
 8002934:	2101      	movs	r1, #1
 8002936:	483f      	ldr	r0, [pc, #252]	@ (8002a34 <main+0x1f8>)
 8002938:	f000 ff6c 	bl	8003814 <HAL_GPIO_WritePin>
    while (1);
 800293c:	bf00      	nop
 800293e:	e7fd      	b.n	800293c <main+0x100>

  while (1)
  {
    // tag keeps transmitting, and anchor keeps listening and measuring PDoA
    if (pdoa_role == PDOA_ROLE_ANCHOR) {
 8002940:	4b3d      	ldr	r3, [pc, #244]	@ (8002a38 <main+0x1fc>)
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d135      	bne.n	80029b4 <main+0x178>
      DW3000_clear_IRQ(); // clear the IRQ flags, reset the IRQ pin.
 8002948:	f7fe fdec 	bl	8001524 <DW3000_clear_IRQ>
      DW3000_start_receiver_FZ(); // start the receiver
 800294c:	f7ff ff2a 	bl	80027a4 <DW3000_start_receiver_FZ>

      while (!DW3000_IRQ_flag) {;}
 8002950:	bf00      	nop
 8002952:	4b3a      	ldr	r3, [pc, #232]	@ (8002a3c <main+0x200>)
 8002954:	781b      	ldrb	r3, [r3, #0]
 8002956:	f083 0301 	eor.w	r3, r3, #1
 800295a:	b2db      	uxtb	r3, r3
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1f8      	bne.n	8002952 <main+0x116>

      DW3000_IRQ_flag = false;
 8002960:	4b36      	ldr	r3, [pc, #216]	@ (8002a3c <main+0x200>)
 8002962:	2200      	movs	r2, #0
 8002964:	701a      	strb	r2, [r3, #0]
      int16_t cpqual;

      /* Checking STS quality see note 4 */
      if (dwt_readstsquality(&cpqual)) {
 8002966:	1cbb      	adds	r3, r7, #2
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff feaf 	bl	80026cc <dwt_readstsquality>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d003      	beq.n	800297c <main+0x140>
        pdoa_val = dwt_readpdoa();
 8002974:	f7ff fed4 	bl	8002720 <dwt_readpdoa>
 8002978:	4603      	mov	r3, r0
 800297a:	81fb      	strh	r3, [r7, #14]
      }

      printf("PDoA value: %d\r\n", pdoa_val);
 800297c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002980:	4619      	mov	r1, r3
 8002982:	482f      	ldr	r0, [pc, #188]	@ (8002a40 <main+0x204>)
 8002984:	f009 f916 	bl	800bbb4 <iprintf>
      uint32_t current_status = DW3000readreg(SYS_STATUS_ID, 4);
 8002988:	2104      	movs	r1, #4
 800298a:	2044      	movs	r0, #68	@ 0x44
 800298c:	f7fe fd0e 	bl	80013ac <DW3000readreg>
 8002990:	6078      	str	r0, [r7, #4]

      if (current_status & SYS_STATUS_RXFR_BIT_MASK) {
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d008      	beq.n	80029ae <main+0x172>
        DW3000_clear_IRQ();
 800299c:	f7fe fdc2 	bl	8001524 <DW3000_clear_IRQ>
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG_BIT_MASK);
 80029a0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80029a4:	2100      	movs	r1, #0
 80029a6:	2044      	movs	r0, #68	@ 0x44
 80029a8:	f7fe ff95 	bl	80018d6 <dwt_write32bitoffsetreg>
 80029ac:	e7c8      	b.n	8002940 <main+0x104>
      } else {
        DW3000_clear_IRQ();
 80029ae:	f7fe fdb9 	bl	8001524 <DW3000_clear_IRQ>
 80029b2:	e7c5      	b.n	8002940 <main+0x104>
      }
    }
    else {
      DW3000_clear_IRQ(); // clear the IRQ flags, reset the IRQ pin.
 80029b4:	f7fe fdb6 	bl	8001524 <DW3000_clear_IRQ>
      DW3000_writetxdata_FZ(pdoa_data2send, sizeof(pdoa_data2send));
 80029b8:	2104      	movs	r1, #4
 80029ba:	4822      	ldr	r0, [pc, #136]	@ (8002a44 <main+0x208>)
 80029bc:	f7ff fef9 	bl	80027b2 <DW3000_writetxdata_FZ>
      dwt_writetxfctrl(6, 0, 0); /* Zero offset in TX buffer, no ranging. */
 80029c0:	2200      	movs	r2, #0
 80029c2:	2100      	movs	r1, #0
 80029c4:	2006      	movs	r0, #6
 80029c6:	f7ff fe49 	bl	800265c <dwt_writetxfctrl>
      DW3000_txcmd_FZ(0);
 80029ca:	2000      	movs	r0, #0
 80029cc:	f7ff ff03 	bl	80027d6 <DW3000_txcmd_FZ>

      // wait for the IRQ to be triggered
      while (!DW3000_IRQ_flag) {;}
 80029d0:	bf00      	nop
 80029d2:	4b1a      	ldr	r3, [pc, #104]	@ (8002a3c <main+0x200>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	f083 0301 	eor.w	r3, r3, #1
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1f8      	bne.n	80029d2 <main+0x196>

      DW3000_IRQ_flag = false; // reset the flag
 80029e0:	4b16      	ldr	r3, [pc, #88]	@ (8002a3c <main+0x200>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	701a      	strb	r2, [r3, #0]
      uint32_t current_status = DW3000readreg(SYS_STATUS_ID, 4);
 80029e6:	2104      	movs	r1, #4
 80029e8:	2044      	movs	r0, #68	@ 0x44
 80029ea:	f7fe fcdf 	bl	80013ac <DW3000readreg>
 80029ee:	60b8      	str	r0, [r7, #8]

      if (current_status & SYS_STATUS_TXFRS_BIT_MASK) {
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d008      	beq.n	8002a0c <main+0x1d0>
        printf("TX done\r\n");
 80029fa:	4813      	ldr	r0, [pc, #76]	@ (8002a48 <main+0x20c>)
 80029fc:	f009 f942 	bl	800bc84 <puts>
        DW3000_clear_IRQ();
 8002a00:	f7fe fd90 	bl	8001524 <DW3000_clear_IRQ>
        HAL_Delay(50);
 8002a04:	2032      	movs	r0, #50	@ 0x32
 8002a06:	f000 fc33 	bl	8003270 <HAL_Delay>
 8002a0a:	e799      	b.n	8002940 <main+0x104>
      } else {
        printf("TX failed, SYS_STATUS: 0x%08lX\r\n", current_status);
 8002a0c:	68b9      	ldr	r1, [r7, #8]
 8002a0e:	480f      	ldr	r0, [pc, #60]	@ (8002a4c <main+0x210>)
 8002a10:	f009 f8d0 	bl	800bbb4 <iprintf>
        // clear the IRQ flags
        DW3000_clear_IRQ();
 8002a14:	f7fe fd86 	bl	8001524 <DW3000_clear_IRQ>
        // HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
        HAL_Delay(50);
 8002a18:	2032      	movs	r0, #50	@ 0x32
 8002a1a:	f000 fc29 	bl	8003270 <HAL_Delay>
    if (pdoa_role == PDOA_ROLE_ANCHOR) {
 8002a1e:	e78f      	b.n	8002940 <main+0x104>
 8002a20:	2000034c 	.word	0x2000034c
 8002a24:	40020800 	.word	0x40020800
 8002a28:	0800db60 	.word	0x0800db60
 8002a2c:	20000004 	.word	0x20000004
 8002a30:	0800db78 	.word	0x0800db78
 8002a34:	40020400 	.word	0x40020400
 8002a38:	20000414 	.word	0x20000414
 8002a3c:	20000308 	.word	0x20000308
 8002a40:	0800db88 	.word	0x0800db88
 8002a44:	20000014 	.word	0x20000014
 8002a48:	0800db9c 	.word	0x0800db9c
 8002a4c:	0800dba8 	.word	0x0800dba8

08002a50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b094      	sub	sp, #80	@ 0x50
 8002a54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a56:	f107 0320 	add.w	r3, r7, #32
 8002a5a:	2230      	movs	r2, #48	@ 0x30
 8002a5c:	2100      	movs	r1, #0
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f009 f9f0 	bl	800be44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a64:	f107 030c 	add.w	r3, r7, #12
 8002a68:	2200      	movs	r2, #0
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	605a      	str	r2, [r3, #4]
 8002a6e:	609a      	str	r2, [r3, #8]
 8002a70:	60da      	str	r2, [r3, #12]
 8002a72:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002a74:	f002 f98c 	bl	8004d90 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a78:	4b2a      	ldr	r3, [pc, #168]	@ (8002b24 <SystemClock_Config+0xd4>)
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7c:	4a29      	ldr	r2, [pc, #164]	@ (8002b24 <SystemClock_Config+0xd4>)
 8002a7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a82:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a84:	4b27      	ldr	r3, [pc, #156]	@ (8002b24 <SystemClock_Config+0xd4>)
 8002a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a8c:	60bb      	str	r3, [r7, #8]
 8002a8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a90:	4b25      	ldr	r3, [pc, #148]	@ (8002b28 <SystemClock_Config+0xd8>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a24      	ldr	r2, [pc, #144]	@ (8002b28 <SystemClock_Config+0xd8>)
 8002a96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002a9a:	6013      	str	r3, [r2, #0]
 8002a9c:	4b22      	ldr	r3, [pc, #136]	@ (8002b28 <SystemClock_Config+0xd8>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002aa4:	607b      	str	r3, [r7, #4]
 8002aa6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002aac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002ab0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ab6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002abc:	2308      	movs	r3, #8
 8002abe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002ac0:	2360      	movs	r3, #96	@ 0x60
 8002ac2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002ac8:	2304      	movs	r3, #4
 8002aca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002acc:	f107 0320 	add.w	r3, r7, #32
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f002 f9bd 	bl	8004e50 <HAL_RCC_OscConfig>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002adc:	f000 f964 	bl	8002da8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002ae0:	f002 f966 	bl	8004db0 <HAL_PWREx_EnableOverDrive>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002aea:	f000 f95d 	bl	8002da8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002aee:	230f      	movs	r3, #15
 8002af0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002af2:	2302      	movs	r3, #2
 8002af4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002af6:	2300      	movs	r3, #0
 8002af8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002afa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002afe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002b00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b04:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002b06:	f107 030c 	add.w	r3, r7, #12
 8002b0a:	2103      	movs	r1, #3
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f002 fc43 	bl	8005398 <HAL_RCC_ClockConfig>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d001      	beq.n	8002b1c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002b18:	f000 f946 	bl	8002da8 <Error_Handler>
  }
}
 8002b1c:	bf00      	nop
 8002b1e:	3750      	adds	r7, #80	@ 0x50
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40023800 	.word	0x40023800
 8002b28:	40007000 	.word	0x40007000

08002b2c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002b30:	4b1b      	ldr	r3, [pc, #108]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b32:	4a1c      	ldr	r2, [pc, #112]	@ (8002ba4 <MX_SPI1_Init+0x78>)
 8002b34:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b36:	4b1a      	ldr	r3, [pc, #104]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b38:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002b3c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002b3e:	4b18      	ldr	r3, [pc, #96]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b44:	4b16      	ldr	r3, [pc, #88]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b46:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002b4a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b4c:	4b14      	ldr	r3, [pc, #80]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b52:	4b13      	ldr	r3, [pc, #76]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b58:	4b11      	ldr	r3, [pc, #68]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b5e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002b60:	4b0f      	ldr	r3, [pc, #60]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b62:	2220      	movs	r2, #32
 8002b64:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b66:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b72:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002b78:	4b09      	ldr	r3, [pc, #36]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b7a:	2207      	movs	r2, #7
 8002b7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002b7e:	4b08      	ldr	r3, [pc, #32]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002b84:	4b06      	ldr	r3, [pc, #24]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b86:	2208      	movs	r2, #8
 8002b88:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002b8a:	4805      	ldr	r0, [pc, #20]	@ (8002ba0 <MX_SPI1_Init+0x74>)
 8002b8c:	f003 f94a 	bl	8005e24 <HAL_SPI_Init>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002b96:	f000 f907 	bl	8002da8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002b9a:	bf00      	nop
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	2000034c 	.word	0x2000034c
 8002ba4:	40013000 	.word	0x40013000

08002ba8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002bac:	4b1b      	ldr	r3, [pc, #108]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002bae:	4a1c      	ldr	r2, [pc, #112]	@ (8002c20 <MX_SPI2_Init+0x78>)
 8002bb0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002bb2:	4b1a      	ldr	r3, [pc, #104]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002bb4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002bb8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002bba:	4b18      	ldr	r3, [pc, #96]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002bc0:	4b16      	ldr	r3, [pc, #88]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002bc2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002bc6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002bc8:	4b14      	ldr	r3, [pc, #80]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002bce:	4b13      	ldr	r3, [pc, #76]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002bd4:	4b11      	ldr	r3, [pc, #68]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002bd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bda:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002bdc:	4b0f      	ldr	r3, [pc, #60]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002bde:	2238      	movs	r2, #56	@ 0x38
 8002be0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002be2:	4b0e      	ldr	r3, [pc, #56]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002be8:	4b0c      	ldr	r3, [pc, #48]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bee:	4b0b      	ldr	r3, [pc, #44]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002bf4:	4b09      	ldr	r3, [pc, #36]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002bf6:	2207      	movs	r2, #7
 8002bf8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002bfa:	4b08      	ldr	r3, [pc, #32]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002c00:	4b06      	ldr	r3, [pc, #24]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002c02:	2208      	movs	r2, #8
 8002c04:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002c06:	4805      	ldr	r0, [pc, #20]	@ (8002c1c <MX_SPI2_Init+0x74>)
 8002c08:	f003 f90c 	bl	8005e24 <HAL_SPI_Init>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002c12:	f000 f8c9 	bl	8002da8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002c16:	bf00      	nop
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	200003b0 	.word	0x200003b0
 8002c20:	40003800 	.word	0x40003800

08002c24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b08a      	sub	sp, #40	@ 0x28
 8002c28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c2a:	f107 0314 	add.w	r3, r7, #20
 8002c2e:	2200      	movs	r2, #0
 8002c30:	601a      	str	r2, [r3, #0]
 8002c32:	605a      	str	r2, [r3, #4]
 8002c34:	609a      	str	r2, [r3, #8]
 8002c36:	60da      	str	r2, [r3, #12]
 8002c38:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c3a:	4b57      	ldr	r3, [pc, #348]	@ (8002d98 <MX_GPIO_Init+0x174>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c3e:	4a56      	ldr	r2, [pc, #344]	@ (8002d98 <MX_GPIO_Init+0x174>)
 8002c40:	f043 0304 	orr.w	r3, r3, #4
 8002c44:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c46:	4b54      	ldr	r3, [pc, #336]	@ (8002d98 <MX_GPIO_Init+0x174>)
 8002c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4a:	f003 0304 	and.w	r3, r3, #4
 8002c4e:	613b      	str	r3, [r7, #16]
 8002c50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002c52:	4b51      	ldr	r3, [pc, #324]	@ (8002d98 <MX_GPIO_Init+0x174>)
 8002c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c56:	4a50      	ldr	r2, [pc, #320]	@ (8002d98 <MX_GPIO_Init+0x174>)
 8002c58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c5e:	4b4e      	ldr	r3, [pc, #312]	@ (8002d98 <MX_GPIO_Init+0x174>)
 8002c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c66:	60fb      	str	r3, [r7, #12]
 8002c68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c6a:	4b4b      	ldr	r3, [pc, #300]	@ (8002d98 <MX_GPIO_Init+0x174>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6e:	4a4a      	ldr	r2, [pc, #296]	@ (8002d98 <MX_GPIO_Init+0x174>)
 8002c70:	f043 0301 	orr.w	r3, r3, #1
 8002c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c76:	4b48      	ldr	r3, [pc, #288]	@ (8002d98 <MX_GPIO_Init+0x174>)
 8002c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	60bb      	str	r3, [r7, #8]
 8002c80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c82:	4b45      	ldr	r3, [pc, #276]	@ (8002d98 <MX_GPIO_Init+0x174>)
 8002c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c86:	4a44      	ldr	r2, [pc, #272]	@ (8002d98 <MX_GPIO_Init+0x174>)
 8002c88:	f043 0302 	orr.w	r3, r3, #2
 8002c8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c8e:	4b42      	ldr	r3, [pc, #264]	@ (8002d98 <MX_GPIO_Init+0x174>)
 8002c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	607b      	str	r3, [r7, #4]
 8002c98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UWB_PWR_EN_Pin|UWB_RST_Pin|LORA_RST_Pin, GPIO_PIN_RESET);
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8002ca0:	483e      	ldr	r0, [pc, #248]	@ (8002d9c <MX_GPIO_Init+0x178>)
 8002ca2:	f000 fdb7 	bl	8003814 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin|LORA_PWR_EN_Pin, GPIO_PIN_RESET);
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8002cac:	483c      	ldr	r0, [pc, #240]	@ (8002da0 <MX_GPIO_Init+0x17c>)
 8002cae:	f000 fdb1 	bl	8003814 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	2101      	movs	r1, #1
 8002cb6:	483b      	ldr	r0, [pc, #236]	@ (8002da4 <MX_GPIO_Init+0x180>)
 8002cb8:	f000 fdac 	bl	8003814 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_CS_Pin|LORA_CS_Pin|UWB_CS_Pin, GPIO_PIN_SET);
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	f44f 7130 	mov.w	r1, #704	@ 0x2c0
 8002cc2:	4837      	ldr	r0, [pc, #220]	@ (8002da0 <MX_GPIO_Init+0x17c>)
 8002cc4:	f000 fda6 	bl	8003814 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : UWB_PWR_EN_Pin UWB_RST_Pin LORA_RST_Pin */
  GPIO_InitStruct.Pin = UWB_PWR_EN_Pin|UWB_RST_Pin|LORA_RST_Pin;
 8002cc8:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 8002ccc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cda:	f107 0314 	add.w	r3, r7, #20
 8002cde:	4619      	mov	r1, r3
 8002ce0:	482e      	ldr	r0, [pc, #184]	@ (8002d9c <MX_GPIO_Init+0x178>)
 8002ce2:	f000 fbfb 	bl	80034dc <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 8002ce6:	2304      	movs	r3, #4
 8002ce8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002cea:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002cee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002cf4:	f107 0314 	add.w	r3, r7, #20
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	4828      	ldr	r0, [pc, #160]	@ (8002d9c <MX_GPIO_Init+0x178>)
 8002cfc:	f000 fbee 	bl	80034dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 8002d00:	2310      	movs	r3, #16
 8002d02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d04:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002d08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002d0e:	f107 0314 	add.w	r3, r7, #20
 8002d12:	4619      	mov	r1, r3
 8002d14:	4821      	ldr	r0, [pc, #132]	@ (8002d9c <MX_GPIO_Init+0x178>)
 8002d16:	f000 fbe1 	bl	80034dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_LED2_Pin LORA_CS_Pin LORA_PWR_EN_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin|LORA_CS_Pin|LORA_PWR_EN_Pin|UWB_CS_Pin;
 8002d1a:	f44f 7364 	mov.w	r3, #912	@ 0x390
 8002d1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d20:	2301      	movs	r3, #1
 8002d22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d24:	2300      	movs	r3, #0
 8002d26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d2c:	f107 0314 	add.w	r3, r7, #20
 8002d30:	4619      	mov	r1, r3
 8002d32:	481b      	ldr	r0, [pc, #108]	@ (8002da0 <MX_GPIO_Init+0x17c>)
 8002d34:	f000 fbd2 	bl	80034dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED1_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d40:	2300      	movs	r3, #0
 8002d42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d44:	2300      	movs	r3, #0
 8002d46:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED1_GPIO_Port, &GPIO_InitStruct);
 8002d48:	f107 0314 	add.w	r3, r7, #20
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4815      	ldr	r0, [pc, #84]	@ (8002da4 <MX_GPIO_Init+0x180>)
 8002d50:	f000 fbc4 	bl	80034dc <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8002d54:	2340      	movs	r3, #64	@ 0x40
 8002d56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d60:	2300      	movs	r3, #0
 8002d62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8002d64:	f107 0314 	add.w	r3, r7, #20
 8002d68:	4619      	mov	r1, r3
 8002d6a:	480d      	ldr	r0, [pc, #52]	@ (8002da0 <MX_GPIO_Init+0x17c>)
 8002d6c:	f000 fbb6 	bl	80034dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002d70:	2200      	movs	r2, #0
 8002d72:	2100      	movs	r1, #0
 8002d74:	2008      	movs	r0, #8
 8002d76:	f000 fb7a 	bl	800346e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002d7a:	2008      	movs	r0, #8
 8002d7c:	f000 fb93 	bl	80034a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002d80:	2200      	movs	r2, #0
 8002d82:	2100      	movs	r1, #0
 8002d84:	200a      	movs	r0, #10
 8002d86:	f000 fb72 	bl	800346e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002d8a:	200a      	movs	r0, #10
 8002d8c:	f000 fb8b 	bl	80034a6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002d90:	bf00      	nop
 8002d92:	3728      	adds	r7, #40	@ 0x28
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	40020000 	.word	0x40020000
 8002da0:	40020800 	.word	0x40020800
 8002da4:	40020400 	.word	0x40020400

08002da8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002dac:	b672      	cpsid	i
}
 8002dae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002db0:	bf00      	nop
 8002db2:	e7fd      	b.n	8002db0 <Error_Handler+0x8>

08002db4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002dba:	4b0f      	ldr	r3, [pc, #60]	@ (8002df8 <HAL_MspInit+0x44>)
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbe:	4a0e      	ldr	r2, [pc, #56]	@ (8002df8 <HAL_MspInit+0x44>)
 8002dc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8002df8 <HAL_MspInit+0x44>)
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dce:	607b      	str	r3, [r7, #4]
 8002dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dd2:	4b09      	ldr	r3, [pc, #36]	@ (8002df8 <HAL_MspInit+0x44>)
 8002dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd6:	4a08      	ldr	r2, [pc, #32]	@ (8002df8 <HAL_MspInit+0x44>)
 8002dd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ddc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dde:	4b06      	ldr	r3, [pc, #24]	@ (8002df8 <HAL_MspInit+0x44>)
 8002de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002de6:	603b      	str	r3, [r7, #0]
 8002de8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dea:	bf00      	nop
 8002dec:	370c      	adds	r7, #12
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	40023800 	.word	0x40023800

08002dfc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b08c      	sub	sp, #48	@ 0x30
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e04:	f107 031c 	add.w	r3, r7, #28
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	605a      	str	r2, [r3, #4]
 8002e0e:	609a      	str	r2, [r3, #8]
 8002e10:	60da      	str	r2, [r3, #12]
 8002e12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a3c      	ldr	r2, [pc, #240]	@ (8002f0c <HAL_SPI_MspInit+0x110>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d128      	bne.n	8002e70 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e1e:	4b3c      	ldr	r3, [pc, #240]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e22:	4a3b      	ldr	r2, [pc, #236]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002e24:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e28:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e2a:	4b39      	ldr	r3, [pc, #228]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e32:	61bb      	str	r3, [r7, #24]
 8002e34:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e36:	4b36      	ldr	r3, [pc, #216]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3a:	4a35      	ldr	r2, [pc, #212]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002e3c:	f043 0301 	orr.w	r3, r3, #1
 8002e40:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e42:	4b33      	ldr	r3, [pc, #204]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	617b      	str	r3, [r7, #20]
 8002e4c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002e4e:	23e0      	movs	r3, #224	@ 0xe0
 8002e50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e52:	2302      	movs	r3, #2
 8002e54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e56:	2300      	movs	r3, #0
 8002e58:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e5e:	2305      	movs	r3, #5
 8002e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e62:	f107 031c 	add.w	r3, r7, #28
 8002e66:	4619      	mov	r1, r3
 8002e68:	482a      	ldr	r0, [pc, #168]	@ (8002f14 <HAL_SPI_MspInit+0x118>)
 8002e6a:	f000 fb37 	bl	80034dc <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002e6e:	e049      	b.n	8002f04 <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI2)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a28      	ldr	r2, [pc, #160]	@ (8002f18 <HAL_SPI_MspInit+0x11c>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d144      	bne.n	8002f04 <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002e7a:	4b25      	ldr	r3, [pc, #148]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7e:	4a24      	ldr	r2, [pc, #144]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002e80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e84:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e86:	4b22      	ldr	r3, [pc, #136]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e8e:	613b      	str	r3, [r7, #16]
 8002e90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e92:	4b1f      	ldr	r3, [pc, #124]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e96:	4a1e      	ldr	r2, [pc, #120]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002e98:	f043 0304 	orr.w	r3, r3, #4
 8002e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e9e:	4b1c      	ldr	r3, [pc, #112]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eaa:	4b19      	ldr	r3, [pc, #100]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eae:	4a18      	ldr	r2, [pc, #96]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002eb0:	f043 0302 	orr.w	r3, r3, #2
 8002eb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eb6:	4b16      	ldr	r3, [pc, #88]	@ (8002f10 <HAL_SPI_MspInit+0x114>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eba:	f003 0302 	and.w	r3, r3, #2
 8002ebe:	60bb      	str	r3, [r7, #8]
 8002ec0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002ec2:	2306      	movs	r3, #6
 8002ec4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ed2:	2305      	movs	r3, #5
 8002ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ed6:	f107 031c 	add.w	r3, r7, #28
 8002eda:	4619      	mov	r1, r3
 8002edc:	480f      	ldr	r0, [pc, #60]	@ (8002f1c <HAL_SPI_MspInit+0x120>)
 8002ede:	f000 fafd 	bl	80034dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ee2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ee6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee8:	2302      	movs	r3, #2
 8002eea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002eec:	2301      	movs	r3, #1
 8002eee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ef4:	2305      	movs	r3, #5
 8002ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ef8:	f107 031c 	add.w	r3, r7, #28
 8002efc:	4619      	mov	r1, r3
 8002efe:	4808      	ldr	r0, [pc, #32]	@ (8002f20 <HAL_SPI_MspInit+0x124>)
 8002f00:	f000 faec 	bl	80034dc <HAL_GPIO_Init>
}
 8002f04:	bf00      	nop
 8002f06:	3730      	adds	r7, #48	@ 0x30
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40013000 	.word	0x40013000
 8002f10:	40023800 	.word	0x40023800
 8002f14:	40020000 	.word	0x40020000
 8002f18:	40003800 	.word	0x40003800
 8002f1c:	40020800 	.word	0x40020800
 8002f20:	40020400 	.word	0x40020400

08002f24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f28:	bf00      	nop
 8002f2a:	e7fd      	b.n	8002f28 <NMI_Handler+0x4>

08002f2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f30:	bf00      	nop
 8002f32:	e7fd      	b.n	8002f30 <HardFault_Handler+0x4>

08002f34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f38:	bf00      	nop
 8002f3a:	e7fd      	b.n	8002f38 <MemManage_Handler+0x4>

08002f3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f40:	bf00      	nop
 8002f42:	e7fd      	b.n	8002f40 <BusFault_Handler+0x4>

08002f44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f48:	bf00      	nop
 8002f4a:	e7fd      	b.n	8002f48 <UsageFault_Handler+0x4>

08002f4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f50:	bf00      	nop
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr

08002f5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f5a:	b480      	push	{r7}
 8002f5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f5e:	bf00      	nop
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f6c:	bf00      	nop
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr

08002f76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f7a:	f000 f959 	bl	8003230 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f7e:	bf00      	nop
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002f82:	b580      	push	{r7, lr}
 8002f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 8002f86:	2004      	movs	r0, #4
 8002f88:	f000 fc5e 	bl	8003848 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002f8c:	bf00      	nop
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 8002f94:	2010      	movs	r0, #16
 8002f96:	f000 fc57 	bl	8003848 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002f9a:	bf00      	nop
 8002f9c:	bd80      	pop	{r7, pc}
	...

08002fa0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002fa4:	4802      	ldr	r0, [pc, #8]	@ (8002fb0 <OTG_FS_IRQHandler+0x10>)
 8002fa6:	f000 fd9f 	bl	8003ae8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002faa:	bf00      	nop
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	20001900 	.word	0x20001900

08002fb4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  return 1;
 8002fb8:	2301      	movs	r3, #1
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <_kill>:

int _kill(int pid, int sig)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002fce:	f008 ff9b 	bl	800bf08 <__errno>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2216      	movs	r2, #22
 8002fd6:	601a      	str	r2, [r3, #0]
  return -1;
 8002fd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3708      	adds	r7, #8
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <_exit>:

void _exit (int status)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002fec:	f04f 31ff 	mov.w	r1, #4294967295
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f7ff ffe7 	bl	8002fc4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ff6:	bf00      	nop
 8002ff8:	e7fd      	b.n	8002ff6 <_exit+0x12>

08002ffa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b086      	sub	sp, #24
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	60f8      	str	r0, [r7, #12]
 8003002:	60b9      	str	r1, [r7, #8]
 8003004:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003006:	2300      	movs	r3, #0
 8003008:	617b      	str	r3, [r7, #20]
 800300a:	e00a      	b.n	8003022 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800300c:	f3af 8000 	nop.w
 8003010:	4601      	mov	r1, r0
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	1c5a      	adds	r2, r3, #1
 8003016:	60ba      	str	r2, [r7, #8]
 8003018:	b2ca      	uxtb	r2, r1
 800301a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	3301      	adds	r3, #1
 8003020:	617b      	str	r3, [r7, #20]
 8003022:	697a      	ldr	r2, [r7, #20]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	429a      	cmp	r2, r3
 8003028:	dbf0      	blt.n	800300c <_read+0x12>
  }

  return len;
 800302a:	687b      	ldr	r3, [r7, #4]
}
 800302c:	4618      	mov	r0, r3
 800302e:	3718      	adds	r7, #24
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003040:	2300      	movs	r3, #0
 8003042:	617b      	str	r3, [r7, #20]
 8003044:	e009      	b.n	800305a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	1c5a      	adds	r2, r3, #1
 800304a:	60ba      	str	r2, [r7, #8]
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	4618      	mov	r0, r3
 8003050:	f007 fafd 	bl	800a64e <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	3301      	adds	r3, #1
 8003058:	617b      	str	r3, [r7, #20]
 800305a:	697a      	ldr	r2, [r7, #20]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	429a      	cmp	r2, r3
 8003060:	dbf1      	blt.n	8003046 <_write+0x12>
  }
  return len;
 8003062:	687b      	ldr	r3, [r7, #4]
}
 8003064:	4618      	mov	r0, r3
 8003066:	3718      	adds	r7, #24
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <_close>:

int _close(int file)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003074:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003078:	4618      	mov	r0, r3
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003094:	605a      	str	r2, [r3, #4]
  return 0;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <_isatty>:

int _isatty(int file)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030ac:	2301      	movs	r3, #1
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr

080030ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030ba:	b480      	push	{r7}
 80030bc:	b085      	sub	sp, #20
 80030be:	af00      	add	r7, sp, #0
 80030c0:	60f8      	str	r0, [r7, #12]
 80030c2:	60b9      	str	r1, [r7, #8]
 80030c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80030c6:	2300      	movs	r3, #0
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030dc:	4a14      	ldr	r2, [pc, #80]	@ (8003130 <_sbrk+0x5c>)
 80030de:	4b15      	ldr	r3, [pc, #84]	@ (8003134 <_sbrk+0x60>)
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030e8:	4b13      	ldr	r3, [pc, #76]	@ (8003138 <_sbrk+0x64>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d102      	bne.n	80030f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030f0:	4b11      	ldr	r3, [pc, #68]	@ (8003138 <_sbrk+0x64>)
 80030f2:	4a12      	ldr	r2, [pc, #72]	@ (800313c <_sbrk+0x68>)
 80030f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030f6:	4b10      	ldr	r3, [pc, #64]	@ (8003138 <_sbrk+0x64>)
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4413      	add	r3, r2
 80030fe:	693a      	ldr	r2, [r7, #16]
 8003100:	429a      	cmp	r2, r3
 8003102:	d207      	bcs.n	8003114 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003104:	f008 ff00 	bl	800bf08 <__errno>
 8003108:	4603      	mov	r3, r0
 800310a:	220c      	movs	r2, #12
 800310c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800310e:	f04f 33ff 	mov.w	r3, #4294967295
 8003112:	e009      	b.n	8003128 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003114:	4b08      	ldr	r3, [pc, #32]	@ (8003138 <_sbrk+0x64>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800311a:	4b07      	ldr	r3, [pc, #28]	@ (8003138 <_sbrk+0x64>)
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4413      	add	r3, r2
 8003122:	4a05      	ldr	r2, [pc, #20]	@ (8003138 <_sbrk+0x64>)
 8003124:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003126:	68fb      	ldr	r3, [r7, #12]
}
 8003128:	4618      	mov	r0, r3
 800312a:	3718      	adds	r7, #24
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	20040000 	.word	0x20040000
 8003134:	00000400 	.word	0x00000400
 8003138:	20000418 	.word	0x20000418
 800313c:	20001f30 	.word	0x20001f30

08003140 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003144:	4b06      	ldr	r3, [pc, #24]	@ (8003160 <SystemInit+0x20>)
 8003146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800314a:	4a05      	ldr	r2, [pc, #20]	@ (8003160 <SystemInit+0x20>)
 800314c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003150:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003154:	bf00      	nop
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	e000ed00 	.word	0xe000ed00

08003164 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003164:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800319c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8003168:	f7ff ffea 	bl	8003140 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800316c:	480c      	ldr	r0, [pc, #48]	@ (80031a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800316e:	490d      	ldr	r1, [pc, #52]	@ (80031a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003170:	4a0d      	ldr	r2, [pc, #52]	@ (80031a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003172:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003174:	e002      	b.n	800317c <LoopCopyDataInit>

08003176 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003176:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003178:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800317a:	3304      	adds	r3, #4

0800317c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800317c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800317e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003180:	d3f9      	bcc.n	8003176 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003182:	4a0a      	ldr	r2, [pc, #40]	@ (80031ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003184:	4c0a      	ldr	r4, [pc, #40]	@ (80031b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003186:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003188:	e001      	b.n	800318e <LoopFillZerobss>

0800318a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800318a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800318c:	3204      	adds	r2, #4

0800318e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800318e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003190:	d3fb      	bcc.n	800318a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003192:	f008 febf 	bl	800bf14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003196:	f7ff fb51 	bl	800283c <main>
  bx  lr    
 800319a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800319c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80031a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031a4:	200002ec 	.word	0x200002ec
  ldr r2, =_sidata
 80031a8:	0800dfcc 	.word	0x0800dfcc
  ldr r2, =_sbss
 80031ac:	200002ec 	.word	0x200002ec
  ldr r4, =_ebss
 80031b0:	20001f2c 	.word	0x20001f2c

080031b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031b4:	e7fe      	b.n	80031b4 <ADC_IRQHandler>

080031b6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031ba:	2003      	movs	r0, #3
 80031bc:	f000 f94c 	bl	8003458 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031c0:	200f      	movs	r0, #15
 80031c2:	f000 f805 	bl	80031d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031c6:	f7ff fdf5 	bl	8002db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031d8:	4b12      	ldr	r3, [pc, #72]	@ (8003224 <HAL_InitTick+0x54>)
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	4b12      	ldr	r3, [pc, #72]	@ (8003228 <HAL_InitTick+0x58>)
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	4619      	mov	r1, r3
 80031e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80031ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ee:	4618      	mov	r0, r3
 80031f0:	f000 f967 	bl	80034c2 <HAL_SYSTICK_Config>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e00e      	b.n	800321c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2b0f      	cmp	r3, #15
 8003202:	d80a      	bhi.n	800321a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003204:	2200      	movs	r2, #0
 8003206:	6879      	ldr	r1, [r7, #4]
 8003208:	f04f 30ff 	mov.w	r0, #4294967295
 800320c:	f000 f92f 	bl	800346e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003210:	4a06      	ldr	r2, [pc, #24]	@ (800322c <HAL_InitTick+0x5c>)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003216:	2300      	movs	r3, #0
 8003218:	e000      	b.n	800321c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
}
 800321c:	4618      	mov	r0, r3
 800321e:	3708      	adds	r7, #8
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	20000018 	.word	0x20000018
 8003228:	20000020 	.word	0x20000020
 800322c:	2000001c 	.word	0x2000001c

08003230 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003230:	b480      	push	{r7}
 8003232:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003234:	4b06      	ldr	r3, [pc, #24]	@ (8003250 <HAL_IncTick+0x20>)
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	461a      	mov	r2, r3
 800323a:	4b06      	ldr	r3, [pc, #24]	@ (8003254 <HAL_IncTick+0x24>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4413      	add	r3, r2
 8003240:	4a04      	ldr	r2, [pc, #16]	@ (8003254 <HAL_IncTick+0x24>)
 8003242:	6013      	str	r3, [r2, #0]
}
 8003244:	bf00      	nop
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	20000020 	.word	0x20000020
 8003254:	2000041c 	.word	0x2000041c

08003258 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  return uwTick;
 800325c:	4b03      	ldr	r3, [pc, #12]	@ (800326c <HAL_GetTick+0x14>)
 800325e:	681b      	ldr	r3, [r3, #0]
}
 8003260:	4618      	mov	r0, r3
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	2000041c 	.word	0x2000041c

08003270 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003278:	f7ff ffee 	bl	8003258 <HAL_GetTick>
 800327c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003288:	d005      	beq.n	8003296 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800328a:	4b0a      	ldr	r3, [pc, #40]	@ (80032b4 <HAL_Delay+0x44>)
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	461a      	mov	r2, r3
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	4413      	add	r3, r2
 8003294:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003296:	bf00      	nop
 8003298:	f7ff ffde 	bl	8003258 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	68fa      	ldr	r2, [r7, #12]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d8f7      	bhi.n	8003298 <HAL_Delay+0x28>
  {
  }
}
 80032a8:	bf00      	nop
 80032aa:	bf00      	nop
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	20000020 	.word	0x20000020

080032b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f003 0307 	and.w	r3, r3, #7
 80032c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032c8:	4b0b      	ldr	r3, [pc, #44]	@ (80032f8 <__NVIC_SetPriorityGrouping+0x40>)
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032ce:	68ba      	ldr	r2, [r7, #8]
 80032d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032d4:	4013      	ands	r3, r2
 80032d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80032e0:	4b06      	ldr	r3, [pc, #24]	@ (80032fc <__NVIC_SetPriorityGrouping+0x44>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032e6:	4a04      	ldr	r2, [pc, #16]	@ (80032f8 <__NVIC_SetPriorityGrouping+0x40>)
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	60d3      	str	r3, [r2, #12]
}
 80032ec:	bf00      	nop
 80032ee:	3714      	adds	r7, #20
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr
 80032f8:	e000ed00 	.word	0xe000ed00
 80032fc:	05fa0000 	.word	0x05fa0000

08003300 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003300:	b480      	push	{r7}
 8003302:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003304:	4b04      	ldr	r3, [pc, #16]	@ (8003318 <__NVIC_GetPriorityGrouping+0x18>)
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	0a1b      	lsrs	r3, r3, #8
 800330a:	f003 0307 	and.w	r3, r3, #7
}
 800330e:	4618      	mov	r0, r3
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr
 8003318:	e000ed00 	.word	0xe000ed00

0800331c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	4603      	mov	r3, r0
 8003324:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800332a:	2b00      	cmp	r3, #0
 800332c:	db0b      	blt.n	8003346 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800332e:	79fb      	ldrb	r3, [r7, #7]
 8003330:	f003 021f 	and.w	r2, r3, #31
 8003334:	4907      	ldr	r1, [pc, #28]	@ (8003354 <__NVIC_EnableIRQ+0x38>)
 8003336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333a:	095b      	lsrs	r3, r3, #5
 800333c:	2001      	movs	r0, #1
 800333e:	fa00 f202 	lsl.w	r2, r0, r2
 8003342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003346:	bf00      	nop
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	e000e100 	.word	0xe000e100

08003358 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	4603      	mov	r3, r0
 8003360:	6039      	str	r1, [r7, #0]
 8003362:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003368:	2b00      	cmp	r3, #0
 800336a:	db0a      	blt.n	8003382 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	b2da      	uxtb	r2, r3
 8003370:	490c      	ldr	r1, [pc, #48]	@ (80033a4 <__NVIC_SetPriority+0x4c>)
 8003372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003376:	0112      	lsls	r2, r2, #4
 8003378:	b2d2      	uxtb	r2, r2
 800337a:	440b      	add	r3, r1
 800337c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003380:	e00a      	b.n	8003398 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	b2da      	uxtb	r2, r3
 8003386:	4908      	ldr	r1, [pc, #32]	@ (80033a8 <__NVIC_SetPriority+0x50>)
 8003388:	79fb      	ldrb	r3, [r7, #7]
 800338a:	f003 030f 	and.w	r3, r3, #15
 800338e:	3b04      	subs	r3, #4
 8003390:	0112      	lsls	r2, r2, #4
 8003392:	b2d2      	uxtb	r2, r2
 8003394:	440b      	add	r3, r1
 8003396:	761a      	strb	r2, [r3, #24]
}
 8003398:	bf00      	nop
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr
 80033a4:	e000e100 	.word	0xe000e100
 80033a8:	e000ed00 	.word	0xe000ed00

080033ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b089      	sub	sp, #36	@ 0x24
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f003 0307 	and.w	r3, r3, #7
 80033be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	f1c3 0307 	rsb	r3, r3, #7
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	bf28      	it	cs
 80033ca:	2304      	movcs	r3, #4
 80033cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	3304      	adds	r3, #4
 80033d2:	2b06      	cmp	r3, #6
 80033d4:	d902      	bls.n	80033dc <NVIC_EncodePriority+0x30>
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	3b03      	subs	r3, #3
 80033da:	e000      	b.n	80033de <NVIC_EncodePriority+0x32>
 80033dc:	2300      	movs	r3, #0
 80033de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033e0:	f04f 32ff 	mov.w	r2, #4294967295
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ea:	43da      	mvns	r2, r3
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	401a      	ands	r2, r3
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033f4:	f04f 31ff 	mov.w	r1, #4294967295
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	fa01 f303 	lsl.w	r3, r1, r3
 80033fe:	43d9      	mvns	r1, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003404:	4313      	orrs	r3, r2
         );
}
 8003406:	4618      	mov	r0, r3
 8003408:	3724      	adds	r7, #36	@ 0x24
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
	...

08003414 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	3b01      	subs	r3, #1
 8003420:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003424:	d301      	bcc.n	800342a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003426:	2301      	movs	r3, #1
 8003428:	e00f      	b.n	800344a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800342a:	4a0a      	ldr	r2, [pc, #40]	@ (8003454 <SysTick_Config+0x40>)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	3b01      	subs	r3, #1
 8003430:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003432:	210f      	movs	r1, #15
 8003434:	f04f 30ff 	mov.w	r0, #4294967295
 8003438:	f7ff ff8e 	bl	8003358 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800343c:	4b05      	ldr	r3, [pc, #20]	@ (8003454 <SysTick_Config+0x40>)
 800343e:	2200      	movs	r2, #0
 8003440:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003442:	4b04      	ldr	r3, [pc, #16]	@ (8003454 <SysTick_Config+0x40>)
 8003444:	2207      	movs	r2, #7
 8003446:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3708      	adds	r7, #8
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	e000e010 	.word	0xe000e010

08003458 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f7ff ff29 	bl	80032b8 <__NVIC_SetPriorityGrouping>
}
 8003466:	bf00      	nop
 8003468:	3708      	adds	r7, #8
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}

0800346e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800346e:	b580      	push	{r7, lr}
 8003470:	b086      	sub	sp, #24
 8003472:	af00      	add	r7, sp, #0
 8003474:	4603      	mov	r3, r0
 8003476:	60b9      	str	r1, [r7, #8]
 8003478:	607a      	str	r2, [r7, #4]
 800347a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800347c:	2300      	movs	r3, #0
 800347e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003480:	f7ff ff3e 	bl	8003300 <__NVIC_GetPriorityGrouping>
 8003484:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	68b9      	ldr	r1, [r7, #8]
 800348a:	6978      	ldr	r0, [r7, #20]
 800348c:	f7ff ff8e 	bl	80033ac <NVIC_EncodePriority>
 8003490:	4602      	mov	r2, r0
 8003492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003496:	4611      	mov	r1, r2
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff ff5d 	bl	8003358 <__NVIC_SetPriority>
}
 800349e:	bf00      	nop
 80034a0:	3718      	adds	r7, #24
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b082      	sub	sp, #8
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	4603      	mov	r3, r0
 80034ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7ff ff31 	bl	800331c <__NVIC_EnableIRQ>
}
 80034ba:	bf00      	nop
 80034bc:	3708      	adds	r7, #8
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}

080034c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034c2:	b580      	push	{r7, lr}
 80034c4:	b082      	sub	sp, #8
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f7ff ffa2 	bl	8003414 <SysTick_Config>
 80034d0:	4603      	mov	r3, r0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3708      	adds	r7, #8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
	...

080034dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034dc:	b480      	push	{r7}
 80034de:	b089      	sub	sp, #36	@ 0x24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80034e6:	2300      	movs	r3, #0
 80034e8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80034ee:	2300      	movs	r3, #0
 80034f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80034f2:	2300      	movs	r3, #0
 80034f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80034f6:	2300      	movs	r3, #0
 80034f8:	61fb      	str	r3, [r7, #28]
 80034fa:	e169      	b.n	80037d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80034fc:	2201      	movs	r2, #1
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	4013      	ands	r3, r2
 800350e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	429a      	cmp	r2, r3
 8003516:	f040 8158 	bne.w	80037ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f003 0303 	and.w	r3, r3, #3
 8003522:	2b01      	cmp	r3, #1
 8003524:	d005      	beq.n	8003532 <HAL_GPIO_Init+0x56>
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f003 0303 	and.w	r3, r3, #3
 800352e:	2b02      	cmp	r3, #2
 8003530:	d130      	bne.n	8003594 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	2203      	movs	r2, #3
 800353e:	fa02 f303 	lsl.w	r3, r2, r3
 8003542:	43db      	mvns	r3, r3
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	4013      	ands	r3, r2
 8003548:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	68da      	ldr	r2, [r3, #12]
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	fa02 f303 	lsl.w	r3, r2, r3
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4313      	orrs	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003568:	2201      	movs	r2, #1
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	43db      	mvns	r3, r3
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	4013      	ands	r3, r2
 8003576:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	091b      	lsrs	r3, r3, #4
 800357e:	f003 0201 	and.w	r2, r3, #1
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	4313      	orrs	r3, r2
 800358c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f003 0303 	and.w	r3, r3, #3
 800359c:	2b03      	cmp	r3, #3
 800359e:	d017      	beq.n	80035d0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	2203      	movs	r2, #3
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	43db      	mvns	r3, r3
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	4013      	ands	r3, r2
 80035b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	689a      	ldr	r2, [r3, #8]
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	fa02 f303 	lsl.w	r3, r2, r3
 80035c4:	69ba      	ldr	r2, [r7, #24]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f003 0303 	and.w	r3, r3, #3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d123      	bne.n	8003624 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	08da      	lsrs	r2, r3, #3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	3208      	adds	r2, #8
 80035e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	f003 0307 	and.w	r3, r3, #7
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	220f      	movs	r2, #15
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	43db      	mvns	r3, r3
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	4013      	ands	r3, r2
 80035fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	691a      	ldr	r2, [r3, #16]
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	f003 0307 	and.w	r3, r3, #7
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	fa02 f303 	lsl.w	r3, r2, r3
 8003610:	69ba      	ldr	r2, [r7, #24]
 8003612:	4313      	orrs	r3, r2
 8003614:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	08da      	lsrs	r2, r3, #3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	3208      	adds	r2, #8
 800361e:	69b9      	ldr	r1, [r7, #24]
 8003620:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	2203      	movs	r2, #3
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	43db      	mvns	r3, r3
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	4013      	ands	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f003 0203 	and.w	r2, r3, #3
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	005b      	lsls	r3, r3, #1
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4313      	orrs	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003660:	2b00      	cmp	r3, #0
 8003662:	f000 80b2 	beq.w	80037ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003666:	4b60      	ldr	r3, [pc, #384]	@ (80037e8 <HAL_GPIO_Init+0x30c>)
 8003668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800366a:	4a5f      	ldr	r2, [pc, #380]	@ (80037e8 <HAL_GPIO_Init+0x30c>)
 800366c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003670:	6453      	str	r3, [r2, #68]	@ 0x44
 8003672:	4b5d      	ldr	r3, [pc, #372]	@ (80037e8 <HAL_GPIO_Init+0x30c>)
 8003674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003676:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800367a:	60fb      	str	r3, [r7, #12]
 800367c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800367e:	4a5b      	ldr	r2, [pc, #364]	@ (80037ec <HAL_GPIO_Init+0x310>)
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	089b      	lsrs	r3, r3, #2
 8003684:	3302      	adds	r3, #2
 8003686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800368a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	f003 0303 	and.w	r3, r3, #3
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	220f      	movs	r2, #15
 8003696:	fa02 f303 	lsl.w	r3, r2, r3
 800369a:	43db      	mvns	r3, r3
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	4013      	ands	r3, r2
 80036a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a52      	ldr	r2, [pc, #328]	@ (80037f0 <HAL_GPIO_Init+0x314>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d02b      	beq.n	8003702 <HAL_GPIO_Init+0x226>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a51      	ldr	r2, [pc, #324]	@ (80037f4 <HAL_GPIO_Init+0x318>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d025      	beq.n	80036fe <HAL_GPIO_Init+0x222>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a50      	ldr	r2, [pc, #320]	@ (80037f8 <HAL_GPIO_Init+0x31c>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d01f      	beq.n	80036fa <HAL_GPIO_Init+0x21e>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a4f      	ldr	r2, [pc, #316]	@ (80037fc <HAL_GPIO_Init+0x320>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d019      	beq.n	80036f6 <HAL_GPIO_Init+0x21a>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a4e      	ldr	r2, [pc, #312]	@ (8003800 <HAL_GPIO_Init+0x324>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d013      	beq.n	80036f2 <HAL_GPIO_Init+0x216>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a4d      	ldr	r2, [pc, #308]	@ (8003804 <HAL_GPIO_Init+0x328>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d00d      	beq.n	80036ee <HAL_GPIO_Init+0x212>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a4c      	ldr	r2, [pc, #304]	@ (8003808 <HAL_GPIO_Init+0x32c>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d007      	beq.n	80036ea <HAL_GPIO_Init+0x20e>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a4b      	ldr	r2, [pc, #300]	@ (800380c <HAL_GPIO_Init+0x330>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d101      	bne.n	80036e6 <HAL_GPIO_Init+0x20a>
 80036e2:	2307      	movs	r3, #7
 80036e4:	e00e      	b.n	8003704 <HAL_GPIO_Init+0x228>
 80036e6:	2308      	movs	r3, #8
 80036e8:	e00c      	b.n	8003704 <HAL_GPIO_Init+0x228>
 80036ea:	2306      	movs	r3, #6
 80036ec:	e00a      	b.n	8003704 <HAL_GPIO_Init+0x228>
 80036ee:	2305      	movs	r3, #5
 80036f0:	e008      	b.n	8003704 <HAL_GPIO_Init+0x228>
 80036f2:	2304      	movs	r3, #4
 80036f4:	e006      	b.n	8003704 <HAL_GPIO_Init+0x228>
 80036f6:	2303      	movs	r3, #3
 80036f8:	e004      	b.n	8003704 <HAL_GPIO_Init+0x228>
 80036fa:	2302      	movs	r3, #2
 80036fc:	e002      	b.n	8003704 <HAL_GPIO_Init+0x228>
 80036fe:	2301      	movs	r3, #1
 8003700:	e000      	b.n	8003704 <HAL_GPIO_Init+0x228>
 8003702:	2300      	movs	r3, #0
 8003704:	69fa      	ldr	r2, [r7, #28]
 8003706:	f002 0203 	and.w	r2, r2, #3
 800370a:	0092      	lsls	r2, r2, #2
 800370c:	4093      	lsls	r3, r2
 800370e:	69ba      	ldr	r2, [r7, #24]
 8003710:	4313      	orrs	r3, r2
 8003712:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003714:	4935      	ldr	r1, [pc, #212]	@ (80037ec <HAL_GPIO_Init+0x310>)
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	089b      	lsrs	r3, r3, #2
 800371a:	3302      	adds	r3, #2
 800371c:	69ba      	ldr	r2, [r7, #24]
 800371e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003722:	4b3b      	ldr	r3, [pc, #236]	@ (8003810 <HAL_GPIO_Init+0x334>)
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	43db      	mvns	r3, r3
 800372c:	69ba      	ldr	r2, [r7, #24]
 800372e:	4013      	ands	r3, r2
 8003730:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d003      	beq.n	8003746 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800373e:	69ba      	ldr	r2, [r7, #24]
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	4313      	orrs	r3, r2
 8003744:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003746:	4a32      	ldr	r2, [pc, #200]	@ (8003810 <HAL_GPIO_Init+0x334>)
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800374c:	4b30      	ldr	r3, [pc, #192]	@ (8003810 <HAL_GPIO_Init+0x334>)
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	43db      	mvns	r3, r3
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	4013      	ands	r3, r2
 800375a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d003      	beq.n	8003770 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003768:	69ba      	ldr	r2, [r7, #24]
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	4313      	orrs	r3, r2
 800376e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003770:	4a27      	ldr	r2, [pc, #156]	@ (8003810 <HAL_GPIO_Init+0x334>)
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003776:	4b26      	ldr	r3, [pc, #152]	@ (8003810 <HAL_GPIO_Init+0x334>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	43db      	mvns	r3, r3
 8003780:	69ba      	ldr	r2, [r7, #24]
 8003782:	4013      	ands	r3, r2
 8003784:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d003      	beq.n	800379a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	4313      	orrs	r3, r2
 8003798:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800379a:	4a1d      	ldr	r2, [pc, #116]	@ (8003810 <HAL_GPIO_Init+0x334>)
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003810 <HAL_GPIO_Init+0x334>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	43db      	mvns	r3, r3
 80037aa:	69ba      	ldr	r2, [r7, #24]
 80037ac:	4013      	ands	r3, r2
 80037ae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d003      	beq.n	80037c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037c4:	4a12      	ldr	r2, [pc, #72]	@ (8003810 <HAL_GPIO_Init+0x334>)
 80037c6:	69bb      	ldr	r3, [r7, #24]
 80037c8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	3301      	adds	r3, #1
 80037ce:	61fb      	str	r3, [r7, #28]
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	2b0f      	cmp	r3, #15
 80037d4:	f67f ae92 	bls.w	80034fc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80037d8:	bf00      	nop
 80037da:	bf00      	nop
 80037dc:	3724      	adds	r7, #36	@ 0x24
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	40023800 	.word	0x40023800
 80037ec:	40013800 	.word	0x40013800
 80037f0:	40020000 	.word	0x40020000
 80037f4:	40020400 	.word	0x40020400
 80037f8:	40020800 	.word	0x40020800
 80037fc:	40020c00 	.word	0x40020c00
 8003800:	40021000 	.word	0x40021000
 8003804:	40021400 	.word	0x40021400
 8003808:	40021800 	.word	0x40021800
 800380c:	40021c00 	.word	0x40021c00
 8003810:	40013c00 	.word	0x40013c00

08003814 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003814:	b480      	push	{r7}
 8003816:	b083      	sub	sp, #12
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	460b      	mov	r3, r1
 800381e:	807b      	strh	r3, [r7, #2]
 8003820:	4613      	mov	r3, r2
 8003822:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003824:	787b      	ldrb	r3, [r7, #1]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d003      	beq.n	8003832 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800382a:	887a      	ldrh	r2, [r7, #2]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003830:	e003      	b.n	800383a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003832:	887b      	ldrh	r3, [r7, #2]
 8003834:	041a      	lsls	r2, r3, #16
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	619a      	str	r2, [r3, #24]
}
 800383a:	bf00      	nop
 800383c:	370c      	adds	r7, #12
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
	...

08003848 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b082      	sub	sp, #8
 800384c:	af00      	add	r7, sp, #0
 800384e:	4603      	mov	r3, r0
 8003850:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003852:	4b08      	ldr	r3, [pc, #32]	@ (8003874 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003854:	695a      	ldr	r2, [r3, #20]
 8003856:	88fb      	ldrh	r3, [r7, #6]
 8003858:	4013      	ands	r3, r2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d006      	beq.n	800386c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800385e:	4a05      	ldr	r2, [pc, #20]	@ (8003874 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003860:	88fb      	ldrh	r3, [r7, #6]
 8003862:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003864:	88fb      	ldrh	r3, [r7, #6]
 8003866:	4618      	mov	r0, r3
 8003868:	f7fd fe84 	bl	8001574 <HAL_GPIO_EXTI_Callback>
  }
}
 800386c:	bf00      	nop
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40013c00 	.word	0x40013c00

08003878 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b086      	sub	sp, #24
 800387c:	af02      	add	r7, sp, #8
 800387e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d101      	bne.n	800388a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e108      	b.n	8003a9c <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003896:	b2db      	uxtb	r3, r3
 8003898:	2b00      	cmp	r3, #0
 800389a:	d106      	bne.n	80038aa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f007 f80d 	bl	800a8c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2203      	movs	r2, #3
 80038ae:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038b8:	d102      	bne.n	80038c0 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4618      	mov	r0, r3
 80038c6:	f003 fb68 	bl	8006f9a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6818      	ldr	r0, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	7c1a      	ldrb	r2, [r3, #16]
 80038d2:	f88d 2000 	strb.w	r2, [sp]
 80038d6:	3304      	adds	r3, #4
 80038d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038da:	f003 fa1f 	bl	8006d1c <USB_CoreInit>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d005      	beq.n	80038f0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2202      	movs	r2, #2
 80038e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e0d5      	b.n	8003a9c <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2100      	movs	r1, #0
 80038f6:	4618      	mov	r0, r3
 80038f8:	f003 fb60 	bl	8006fbc <USB_SetCurrentMode>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d005      	beq.n	800390e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2202      	movs	r2, #2
 8003906:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e0c6      	b.n	8003a9c <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800390e:	2300      	movs	r3, #0
 8003910:	73fb      	strb	r3, [r7, #15]
 8003912:	e04a      	b.n	80039aa <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003914:	7bfa      	ldrb	r2, [r7, #15]
 8003916:	6879      	ldr	r1, [r7, #4]
 8003918:	4613      	mov	r3, r2
 800391a:	00db      	lsls	r3, r3, #3
 800391c:	4413      	add	r3, r2
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	440b      	add	r3, r1
 8003922:	3315      	adds	r3, #21
 8003924:	2201      	movs	r2, #1
 8003926:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003928:	7bfa      	ldrb	r2, [r7, #15]
 800392a:	6879      	ldr	r1, [r7, #4]
 800392c:	4613      	mov	r3, r2
 800392e:	00db      	lsls	r3, r3, #3
 8003930:	4413      	add	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	440b      	add	r3, r1
 8003936:	3314      	adds	r3, #20
 8003938:	7bfa      	ldrb	r2, [r7, #15]
 800393a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800393c:	7bfa      	ldrb	r2, [r7, #15]
 800393e:	7bfb      	ldrb	r3, [r7, #15]
 8003940:	b298      	uxth	r0, r3
 8003942:	6879      	ldr	r1, [r7, #4]
 8003944:	4613      	mov	r3, r2
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	4413      	add	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	440b      	add	r3, r1
 800394e:	332e      	adds	r3, #46	@ 0x2e
 8003950:	4602      	mov	r2, r0
 8003952:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003954:	7bfa      	ldrb	r2, [r7, #15]
 8003956:	6879      	ldr	r1, [r7, #4]
 8003958:	4613      	mov	r3, r2
 800395a:	00db      	lsls	r3, r3, #3
 800395c:	4413      	add	r3, r2
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	440b      	add	r3, r1
 8003962:	3318      	adds	r3, #24
 8003964:	2200      	movs	r2, #0
 8003966:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003968:	7bfa      	ldrb	r2, [r7, #15]
 800396a:	6879      	ldr	r1, [r7, #4]
 800396c:	4613      	mov	r3, r2
 800396e:	00db      	lsls	r3, r3, #3
 8003970:	4413      	add	r3, r2
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	440b      	add	r3, r1
 8003976:	331c      	adds	r3, #28
 8003978:	2200      	movs	r2, #0
 800397a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800397c:	7bfa      	ldrb	r2, [r7, #15]
 800397e:	6879      	ldr	r1, [r7, #4]
 8003980:	4613      	mov	r3, r2
 8003982:	00db      	lsls	r3, r3, #3
 8003984:	4413      	add	r3, r2
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	440b      	add	r3, r1
 800398a:	3320      	adds	r3, #32
 800398c:	2200      	movs	r2, #0
 800398e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003990:	7bfa      	ldrb	r2, [r7, #15]
 8003992:	6879      	ldr	r1, [r7, #4]
 8003994:	4613      	mov	r3, r2
 8003996:	00db      	lsls	r3, r3, #3
 8003998:	4413      	add	r3, r2
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	440b      	add	r3, r1
 800399e:	3324      	adds	r3, #36	@ 0x24
 80039a0:	2200      	movs	r2, #0
 80039a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039a4:	7bfb      	ldrb	r3, [r7, #15]
 80039a6:	3301      	adds	r3, #1
 80039a8:	73fb      	strb	r3, [r7, #15]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	791b      	ldrb	r3, [r3, #4]
 80039ae:	7bfa      	ldrb	r2, [r7, #15]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d3af      	bcc.n	8003914 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039b4:	2300      	movs	r3, #0
 80039b6:	73fb      	strb	r3, [r7, #15]
 80039b8:	e044      	b.n	8003a44 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80039ba:	7bfa      	ldrb	r2, [r7, #15]
 80039bc:	6879      	ldr	r1, [r7, #4]
 80039be:	4613      	mov	r3, r2
 80039c0:	00db      	lsls	r3, r3, #3
 80039c2:	4413      	add	r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	440b      	add	r3, r1
 80039c8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80039cc:	2200      	movs	r2, #0
 80039ce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80039d0:	7bfa      	ldrb	r2, [r7, #15]
 80039d2:	6879      	ldr	r1, [r7, #4]
 80039d4:	4613      	mov	r3, r2
 80039d6:	00db      	lsls	r3, r3, #3
 80039d8:	4413      	add	r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	440b      	add	r3, r1
 80039de:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80039e2:	7bfa      	ldrb	r2, [r7, #15]
 80039e4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80039e6:	7bfa      	ldrb	r2, [r7, #15]
 80039e8:	6879      	ldr	r1, [r7, #4]
 80039ea:	4613      	mov	r3, r2
 80039ec:	00db      	lsls	r3, r3, #3
 80039ee:	4413      	add	r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	440b      	add	r3, r1
 80039f4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80039f8:	2200      	movs	r2, #0
 80039fa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80039fc:	7bfa      	ldrb	r2, [r7, #15]
 80039fe:	6879      	ldr	r1, [r7, #4]
 8003a00:	4613      	mov	r3, r2
 8003a02:	00db      	lsls	r3, r3, #3
 8003a04:	4413      	add	r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	440b      	add	r3, r1
 8003a0a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003a0e:	2200      	movs	r2, #0
 8003a10:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003a12:	7bfa      	ldrb	r2, [r7, #15]
 8003a14:	6879      	ldr	r1, [r7, #4]
 8003a16:	4613      	mov	r3, r2
 8003a18:	00db      	lsls	r3, r3, #3
 8003a1a:	4413      	add	r3, r2
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	440b      	add	r3, r1
 8003a20:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003a24:	2200      	movs	r2, #0
 8003a26:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003a28:	7bfa      	ldrb	r2, [r7, #15]
 8003a2a:	6879      	ldr	r1, [r7, #4]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	00db      	lsls	r3, r3, #3
 8003a30:	4413      	add	r3, r2
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	440b      	add	r3, r1
 8003a36:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a3e:	7bfb      	ldrb	r3, [r7, #15]
 8003a40:	3301      	adds	r3, #1
 8003a42:	73fb      	strb	r3, [r7, #15]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	791b      	ldrb	r3, [r3, #4]
 8003a48:	7bfa      	ldrb	r2, [r7, #15]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d3b5      	bcc.n	80039ba <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6818      	ldr	r0, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	7c1a      	ldrb	r2, [r3, #16]
 8003a56:	f88d 2000 	strb.w	r2, [sp]
 8003a5a:	3304      	adds	r3, #4
 8003a5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a5e:	f003 faf9 	bl	8007054 <USB_DevInit>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d005      	beq.n	8003a74 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2202      	movs	r2, #2
 8003a6c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e013      	b.n	8003a9c <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	7b1b      	ldrb	r3, [r3, #12]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d102      	bne.n	8003a90 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f001 f95c 	bl	8004d48 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f004 fb4e 	bl	8008136 <USB_DevDisconnect>

  return HAL_OK;
 8003a9a:	2300      	movs	r3, #0
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3710      	adds	r7, #16
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d101      	bne.n	8003aba <HAL_PCD_Start+0x16>
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	e012      	b.n	8003ae0 <HAL_PCD_Start+0x3c>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f003 fa56 	bl	8006f78 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f004 fb0f 	bl	80080f4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3708      	adds	r7, #8
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003ae8:	b590      	push	{r4, r7, lr}
 8003aea:	b08d      	sub	sp, #52	@ 0x34
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003af6:	6a3b      	ldr	r3, [r7, #32]
 8003af8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f004 fbcd 	bl	800829e <USB_GetMode>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	f040 84b9 	bne.w	800447e <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4618      	mov	r0, r3
 8003b12:	f004 fb31 	bl	8008178 <USB_ReadInterrupts>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	f000 84af 	beq.w	800447c <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	0a1b      	lsrs	r3, r3, #8
 8003b28:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4618      	mov	r0, r3
 8003b38:	f004 fb1e 	bl	8008178 <USB_ReadInterrupts>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d107      	bne.n	8003b56 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	695a      	ldr	r2, [r3, #20]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f002 0202 	and.w	r2, r2, #2
 8003b54:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f004 fb0c 	bl	8008178 <USB_ReadInterrupts>
 8003b60:	4603      	mov	r3, r0
 8003b62:	f003 0310 	and.w	r3, r3, #16
 8003b66:	2b10      	cmp	r3, #16
 8003b68:	d161      	bne.n	8003c2e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	699a      	ldr	r2, [r3, #24]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 0210 	bic.w	r2, r2, #16
 8003b78:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003b7a:	6a3b      	ldr	r3, [r7, #32]
 8003b7c:	6a1b      	ldr	r3, [r3, #32]
 8003b7e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	f003 020f 	and.w	r2, r3, #15
 8003b86:	4613      	mov	r3, r2
 8003b88:	00db      	lsls	r3, r3, #3
 8003b8a:	4413      	add	r3, r2
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	4413      	add	r3, r2
 8003b96:	3304      	adds	r3, #4
 8003b98:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003ba0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ba4:	d124      	bne.n	8003bf0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003ba6:	69ba      	ldr	r2, [r7, #24]
 8003ba8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003bac:	4013      	ands	r3, r2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d035      	beq.n	8003c1e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	091b      	lsrs	r3, r3, #4
 8003bba:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003bbc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	6a38      	ldr	r0, [r7, #32]
 8003bc6:	f004 f943 	bl	8007e50 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	68da      	ldr	r2, [r3, #12]
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	091b      	lsrs	r3, r3, #4
 8003bd2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bd6:	441a      	add	r2, r3
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	695a      	ldr	r2, [r3, #20]
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	091b      	lsrs	r3, r3, #4
 8003be4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003be8:	441a      	add	r2, r3
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	615a      	str	r2, [r3, #20]
 8003bee:	e016      	b.n	8003c1e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003bf6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003bfa:	d110      	bne.n	8003c1e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003c02:	2208      	movs	r2, #8
 8003c04:	4619      	mov	r1, r3
 8003c06:	6a38      	ldr	r0, [r7, #32]
 8003c08:	f004 f922 	bl	8007e50 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	695a      	ldr	r2, [r3, #20]
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	091b      	lsrs	r3, r3, #4
 8003c14:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c18:	441a      	add	r2, r3
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	699a      	ldr	r2, [r3, #24]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f042 0210 	orr.w	r2, r2, #16
 8003c2c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f004 faa0 	bl	8008178 <USB_ReadInterrupts>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c3e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003c42:	f040 80a7 	bne.w	8003d94 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003c46:	2300      	movs	r3, #0
 8003c48:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f004 faa5 	bl	800819e <USB_ReadDevAllOutEpInterrupt>
 8003c54:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003c56:	e099      	b.n	8003d8c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c5a:	f003 0301 	and.w	r3, r3, #1
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	f000 808e 	beq.w	8003d80 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c6a:	b2d2      	uxtb	r2, r2
 8003c6c:	4611      	mov	r1, r2
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f004 fac9 	bl	8008206 <USB_ReadDevOutEPInterrupt>
 8003c74:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	f003 0301 	and.w	r3, r3, #1
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00c      	beq.n	8003c9a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c82:	015a      	lsls	r2, r3, #5
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	4413      	add	r3, r2
 8003c88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	2301      	movs	r3, #1
 8003c90:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003c92:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f000 fed1 	bl	8004a3c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	f003 0308 	and.w	r3, r3, #8
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d00c      	beq.n	8003cbe <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca6:	015a      	lsls	r2, r3, #5
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	4413      	add	r3, r2
 8003cac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	2308      	movs	r3, #8
 8003cb4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003cb6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003cb8:	6878      	ldr	r0, [r7, #4]
 8003cba:	f000 ffa7 	bl	8004c0c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	f003 0310 	and.w	r3, r3, #16
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d008      	beq.n	8003cda <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cca:	015a      	lsls	r2, r3, #5
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	4413      	add	r3, r2
 8003cd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	2310      	movs	r3, #16
 8003cd8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	f003 0302 	and.w	r3, r3, #2
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d030      	beq.n	8003d46 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003ce4:	6a3b      	ldr	r3, [r7, #32]
 8003ce6:	695b      	ldr	r3, [r3, #20]
 8003ce8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cec:	2b80      	cmp	r3, #128	@ 0x80
 8003cee:	d109      	bne.n	8003d04 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	69fa      	ldr	r2, [r7, #28]
 8003cfa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003cfe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d02:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003d04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d06:	4613      	mov	r3, r2
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	4413      	add	r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	4413      	add	r3, r2
 8003d16:	3304      	adds	r3, #4
 8003d18:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	78db      	ldrb	r3, [r3, #3]
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d108      	bne.n	8003d34 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	2200      	movs	r2, #0
 8003d26:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f006 feec 	bl	800ab0c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d36:	015a      	lsls	r2, r3, #5
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d40:	461a      	mov	r2, r3
 8003d42:	2302      	movs	r3, #2
 8003d44:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	f003 0320 	and.w	r3, r3, #32
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d008      	beq.n	8003d62 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d52:	015a      	lsls	r2, r3, #5
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	4413      	add	r3, r2
 8003d58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	2320      	movs	r3, #32
 8003d60:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d009      	beq.n	8003d80 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6e:	015a      	lsls	r2, r3, #5
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	4413      	add	r3, r2
 8003d74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d78:	461a      	mov	r2, r3
 8003d7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003d7e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d82:	3301      	adds	r3, #1
 8003d84:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d88:	085b      	lsrs	r3, r3, #1
 8003d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	f47f af62 	bne.w	8003c58 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f004 f9ed 	bl	8008178 <USB_ReadInterrupts>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003da4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003da8:	f040 80db 	bne.w	8003f62 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4618      	mov	r0, r3
 8003db2:	f004 fa0e 	bl	80081d2 <USB_ReadDevAllInEpInterrupt>
 8003db6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003db8:	2300      	movs	r3, #0
 8003dba:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003dbc:	e0cd      	b.n	8003f5a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 80c2 	beq.w	8003f4e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dd0:	b2d2      	uxtb	r2, r2
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f004 fa34 	bl	8008242 <USB_ReadDevInEPInterrupt>
 8003dda:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d057      	beq.n	8003e96 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de8:	f003 030f 	and.w	r3, r3, #15
 8003dec:	2201      	movs	r2, #1
 8003dee:	fa02 f303 	lsl.w	r3, r2, r3
 8003df2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dfa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	43db      	mvns	r3, r3
 8003e00:	69f9      	ldr	r1, [r7, #28]
 8003e02:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003e06:	4013      	ands	r3, r2
 8003e08:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e0c:	015a      	lsls	r2, r3, #5
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	4413      	add	r3, r2
 8003e12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e16:	461a      	mov	r2, r3
 8003e18:	2301      	movs	r3, #1
 8003e1a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	799b      	ldrb	r3, [r3, #6]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d132      	bne.n	8003e8a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003e24:	6879      	ldr	r1, [r7, #4]
 8003e26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e28:	4613      	mov	r3, r2
 8003e2a:	00db      	lsls	r3, r3, #3
 8003e2c:	4413      	add	r3, r2
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	440b      	add	r3, r1
 8003e32:	3320      	adds	r3, #32
 8003e34:	6819      	ldr	r1, [r3, #0]
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	00db      	lsls	r3, r3, #3
 8003e3e:	4413      	add	r3, r2
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	4403      	add	r3, r0
 8003e44:	331c      	adds	r3, #28
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4419      	add	r1, r3
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e4e:	4613      	mov	r3, r2
 8003e50:	00db      	lsls	r3, r3, #3
 8003e52:	4413      	add	r3, r2
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	4403      	add	r3, r0
 8003e58:	3320      	adds	r3, #32
 8003e5a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d113      	bne.n	8003e8a <HAL_PCD_IRQHandler+0x3a2>
 8003e62:	6879      	ldr	r1, [r7, #4]
 8003e64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e66:	4613      	mov	r3, r2
 8003e68:	00db      	lsls	r3, r3, #3
 8003e6a:	4413      	add	r3, r2
 8003e6c:	009b      	lsls	r3, r3, #2
 8003e6e:	440b      	add	r3, r1
 8003e70:	3324      	adds	r3, #36	@ 0x24
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d108      	bne.n	8003e8a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6818      	ldr	r0, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003e82:	461a      	mov	r2, r3
 8003e84:	2101      	movs	r1, #1
 8003e86:	f004 fa3d 	bl	8008304 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	4619      	mov	r1, r3
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f006 fdb6 	bl	800aa02 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	f003 0308 	and.w	r3, r3, #8
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d008      	beq.n	8003eb2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea2:	015a      	lsls	r2, r3, #5
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	4413      	add	r3, r2
 8003ea8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003eac:	461a      	mov	r2, r3
 8003eae:	2308      	movs	r3, #8
 8003eb0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	f003 0310 	and.w	r3, r3, #16
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d008      	beq.n	8003ece <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ebe:	015a      	lsls	r2, r3, #5
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ec8:	461a      	mov	r2, r3
 8003eca:	2310      	movs	r3, #16
 8003ecc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d008      	beq.n	8003eea <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eda:	015a      	lsls	r2, r3, #5
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	4413      	add	r3, r2
 8003ee0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	2340      	movs	r3, #64	@ 0x40
 8003ee8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	f003 0302 	and.w	r3, r3, #2
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d023      	beq.n	8003f3c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003ef4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ef6:	6a38      	ldr	r0, [r7, #32]
 8003ef8:	f003 fa1c 	bl	8007334 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003efc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003efe:	4613      	mov	r3, r2
 8003f00:	00db      	lsls	r3, r3, #3
 8003f02:	4413      	add	r3, r2
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	3310      	adds	r3, #16
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	4413      	add	r3, r2
 8003f0c:	3304      	adds	r3, #4
 8003f0e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	78db      	ldrb	r3, [r3, #3]
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d108      	bne.n	8003f2a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	4619      	mov	r1, r3
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f006 fe03 	bl	800ab30 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2c:	015a      	lsls	r2, r3, #5
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	4413      	add	r3, r2
 8003f32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f36:	461a      	mov	r2, r3
 8003f38:	2302      	movs	r3, #2
 8003f3a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d003      	beq.n	8003f4e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003f46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f000 fcea 	bl	8004922 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f50:	3301      	adds	r3, #1
 8003f52:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f56:	085b      	lsrs	r3, r3, #1
 8003f58:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	f47f af2e 	bne.w	8003dbe <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f004 f906 	bl	8008178 <USB_ReadInterrupts>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003f72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f76:	d122      	bne.n	8003fbe <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	69fa      	ldr	r2, [r7, #28]
 8003f82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f86:	f023 0301 	bic.w	r3, r3, #1
 8003f8a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d108      	bne.n	8003fa8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003f9e:	2100      	movs	r1, #0
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f006 ff81 	bl	800aea8 <HAL_PCDEx_LPM_Callback>
 8003fa6:	e002      	b.n	8003fae <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f006 fda1 	bl	800aaf0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	695a      	ldr	r2, [r3, #20]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003fbc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f004 f8d8 	bl	8008178 <USB_ReadInterrupts>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fd2:	d112      	bne.n	8003ffa <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	f003 0301 	and.w	r3, r3, #1
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d102      	bne.n	8003fea <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f006 fd5d 	bl	800aaa4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	695a      	ldr	r2, [r3, #20]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003ff8:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4618      	mov	r0, r3
 8004000:	f004 f8ba 	bl	8008178 <USB_ReadInterrupts>
 8004004:	4603      	mov	r3, r0
 8004006:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800400a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800400e:	d121      	bne.n	8004054 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	695a      	ldr	r2, [r3, #20]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800401e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004026:	2b00      	cmp	r3, #0
 8004028:	d111      	bne.n	800404e <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2201      	movs	r2, #1
 800402e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004038:	089b      	lsrs	r3, r3, #2
 800403a:	f003 020f 	and.w	r2, r3, #15
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004044:	2101      	movs	r1, #1
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f006 ff2e 	bl	800aea8 <HAL_PCDEx_LPM_Callback>
 800404c:	e002      	b.n	8004054 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f006 fd28 	bl	800aaa4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4618      	mov	r0, r3
 800405a:	f004 f88d 	bl	8008178 <USB_ReadInterrupts>
 800405e:	4603      	mov	r3, r0
 8004060:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004064:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004068:	f040 80b7 	bne.w	80041da <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	69fa      	ldr	r2, [r7, #28]
 8004076:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800407a:	f023 0301 	bic.w	r3, r3, #1
 800407e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2110      	movs	r1, #16
 8004086:	4618      	mov	r0, r3
 8004088:	f003 f954 	bl	8007334 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800408c:	2300      	movs	r3, #0
 800408e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004090:	e046      	b.n	8004120 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004094:	015a      	lsls	r2, r3, #5
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	4413      	add	r3, r2
 800409a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800409e:	461a      	mov	r2, r3
 80040a0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80040a4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80040a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040a8:	015a      	lsls	r2, r3, #5
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	4413      	add	r3, r2
 80040ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040b6:	0151      	lsls	r1, r2, #5
 80040b8:	69fa      	ldr	r2, [r7, #28]
 80040ba:	440a      	add	r2, r1
 80040bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80040c0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80040c4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80040c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040c8:	015a      	lsls	r2, r3, #5
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	4413      	add	r3, r2
 80040ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040d2:	461a      	mov	r2, r3
 80040d4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80040d8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80040da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040dc:	015a      	lsls	r2, r3, #5
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	4413      	add	r3, r2
 80040e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040ea:	0151      	lsls	r1, r2, #5
 80040ec:	69fa      	ldr	r2, [r7, #28]
 80040ee:	440a      	add	r2, r1
 80040f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80040f4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80040f8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80040fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040fc:	015a      	lsls	r2, r3, #5
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	4413      	add	r3, r2
 8004102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800410a:	0151      	lsls	r1, r2, #5
 800410c:	69fa      	ldr	r2, [r7, #28]
 800410e:	440a      	add	r2, r1
 8004110:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004114:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004118:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800411a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800411c:	3301      	adds	r3, #1
 800411e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	791b      	ldrb	r3, [r3, #4]
 8004124:	461a      	mov	r2, r3
 8004126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004128:	4293      	cmp	r3, r2
 800412a:	d3b2      	bcc.n	8004092 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800412c:	69fb      	ldr	r3, [r7, #28]
 800412e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004132:	69db      	ldr	r3, [r3, #28]
 8004134:	69fa      	ldr	r2, [r7, #28]
 8004136:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800413a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800413e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	7bdb      	ldrb	r3, [r3, #15]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d016      	beq.n	8004176 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800414e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004152:	69fa      	ldr	r2, [r7, #28]
 8004154:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004158:	f043 030b 	orr.w	r3, r3, #11
 800415c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004168:	69fa      	ldr	r2, [r7, #28]
 800416a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800416e:	f043 030b 	orr.w	r3, r3, #11
 8004172:	6453      	str	r3, [r2, #68]	@ 0x44
 8004174:	e015      	b.n	80041a2 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800417c:	695a      	ldr	r2, [r3, #20]
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004184:	4619      	mov	r1, r3
 8004186:	f242 032b 	movw	r3, #8235	@ 0x202b
 800418a:	4313      	orrs	r3, r2
 800418c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800418e:	69fb      	ldr	r3, [r7, #28]
 8004190:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004194:	691b      	ldr	r3, [r3, #16]
 8004196:	69fa      	ldr	r2, [r7, #28]
 8004198:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800419c:	f043 030b 	orr.w	r3, r3, #11
 80041a0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	69fa      	ldr	r2, [r7, #28]
 80041ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041b0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80041b4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6818      	ldr	r0, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80041c4:	461a      	mov	r2, r3
 80041c6:	f004 f89d 	bl	8008304 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	695a      	ldr	r2, [r3, #20]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80041d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4618      	mov	r0, r3
 80041e0:	f003 ffca 	bl	8008178 <USB_ReadInterrupts>
 80041e4:	4603      	mov	r3, r0
 80041e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041ee:	d123      	bne.n	8004238 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f004 f861 	bl	80082bc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4618      	mov	r0, r3
 8004200:	f003 f911 	bl	8007426 <USB_GetDevSpeed>
 8004204:	4603      	mov	r3, r0
 8004206:	461a      	mov	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681c      	ldr	r4, [r3, #0]
 8004210:	f001 fab2 	bl	8005778 <HAL_RCC_GetHCLKFreq>
 8004214:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800421a:	461a      	mov	r2, r3
 800421c:	4620      	mov	r0, r4
 800421e:	f002 fe09 	bl	8006e34 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f006 fc15 	bl	800aa52 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	695a      	ldr	r2, [r3, #20]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004236:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4618      	mov	r0, r3
 800423e:	f003 ff9b 	bl	8008178 <USB_ReadInterrupts>
 8004242:	4603      	mov	r3, r0
 8004244:	f003 0308 	and.w	r3, r3, #8
 8004248:	2b08      	cmp	r3, #8
 800424a:	d10a      	bne.n	8004262 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f006 fbf2 	bl	800aa36 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	695a      	ldr	r2, [r3, #20]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f002 0208 	and.w	r2, r2, #8
 8004260:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4618      	mov	r0, r3
 8004268:	f003 ff86 	bl	8008178 <USB_ReadInterrupts>
 800426c:	4603      	mov	r3, r0
 800426e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004272:	2b80      	cmp	r3, #128	@ 0x80
 8004274:	d123      	bne.n	80042be <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004276:	6a3b      	ldr	r3, [r7, #32]
 8004278:	699b      	ldr	r3, [r3, #24]
 800427a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800427e:	6a3b      	ldr	r3, [r7, #32]
 8004280:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004282:	2301      	movs	r3, #1
 8004284:	627b      	str	r3, [r7, #36]	@ 0x24
 8004286:	e014      	b.n	80042b2 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004288:	6879      	ldr	r1, [r7, #4]
 800428a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800428c:	4613      	mov	r3, r2
 800428e:	00db      	lsls	r3, r3, #3
 8004290:	4413      	add	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	440b      	add	r3, r1
 8004296:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d105      	bne.n	80042ac <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80042a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	4619      	mov	r1, r3
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f000 fb0a 	bl	80048c0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80042ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ae:	3301      	adds	r3, #1
 80042b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	791b      	ldrb	r3, [r3, #4]
 80042b6:	461a      	mov	r2, r3
 80042b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d3e4      	bcc.n	8004288 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f003 ff58 	bl	8008178 <USB_ReadInterrupts>
 80042c8:	4603      	mov	r3, r0
 80042ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80042ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042d2:	d13c      	bne.n	800434e <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80042d4:	2301      	movs	r3, #1
 80042d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80042d8:	e02b      	b.n	8004332 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80042da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042dc:	015a      	lsls	r2, r3, #5
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	4413      	add	r3, r2
 80042e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80042ea:	6879      	ldr	r1, [r7, #4]
 80042ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042ee:	4613      	mov	r3, r2
 80042f0:	00db      	lsls	r3, r3, #3
 80042f2:	4413      	add	r3, r2
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	440b      	add	r3, r1
 80042f8:	3318      	adds	r3, #24
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d115      	bne.n	800432c <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004300:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004302:	2b00      	cmp	r3, #0
 8004304:	da12      	bge.n	800432c <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004306:	6879      	ldr	r1, [r7, #4]
 8004308:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800430a:	4613      	mov	r3, r2
 800430c:	00db      	lsls	r3, r3, #3
 800430e:	4413      	add	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	440b      	add	r3, r1
 8004314:	3317      	adds	r3, #23
 8004316:	2201      	movs	r2, #1
 8004318:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800431a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800431c:	b2db      	uxtb	r3, r3
 800431e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004322:	b2db      	uxtb	r3, r3
 8004324:	4619      	mov	r1, r3
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 faca 	bl	80048c0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800432c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800432e:	3301      	adds	r3, #1
 8004330:	627b      	str	r3, [r7, #36]	@ 0x24
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	791b      	ldrb	r3, [r3, #4]
 8004336:	461a      	mov	r2, r3
 8004338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800433a:	4293      	cmp	r3, r2
 800433c:	d3cd      	bcc.n	80042da <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	695a      	ldr	r2, [r3, #20]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800434c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4618      	mov	r0, r3
 8004354:	f003 ff10 	bl	8008178 <USB_ReadInterrupts>
 8004358:	4603      	mov	r3, r0
 800435a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800435e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004362:	d156      	bne.n	8004412 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004364:	2301      	movs	r3, #1
 8004366:	627b      	str	r3, [r7, #36]	@ 0x24
 8004368:	e045      	b.n	80043f6 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800436a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436c:	015a      	lsls	r2, r3, #5
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	4413      	add	r3, r2
 8004372:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800437a:	6879      	ldr	r1, [r7, #4]
 800437c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800437e:	4613      	mov	r3, r2
 8004380:	00db      	lsls	r3, r3, #3
 8004382:	4413      	add	r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	440b      	add	r3, r1
 8004388:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	2b01      	cmp	r3, #1
 8004390:	d12e      	bne.n	80043f0 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004392:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004394:	2b00      	cmp	r3, #0
 8004396:	da2b      	bge.n	80043f0 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	0c1a      	lsrs	r2, r3, #16
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80043a2:	4053      	eors	r3, r2
 80043a4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d121      	bne.n	80043f0 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80043ac:	6879      	ldr	r1, [r7, #4]
 80043ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043b0:	4613      	mov	r3, r2
 80043b2:	00db      	lsls	r3, r3, #3
 80043b4:	4413      	add	r3, r2
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	440b      	add	r3, r1
 80043ba:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80043be:	2201      	movs	r2, #1
 80043c0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80043c2:	6a3b      	ldr	r3, [r7, #32]
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80043ca:	6a3b      	ldr	r3, [r7, #32]
 80043cc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80043ce:	6a3b      	ldr	r3, [r7, #32]
 80043d0:	695b      	ldr	r3, [r3, #20]
 80043d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d10a      	bne.n	80043f0 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80043da:	69fb      	ldr	r3, [r7, #28]
 80043dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	69fa      	ldr	r2, [r7, #28]
 80043e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043ec:	6053      	str	r3, [r2, #4]
            break;
 80043ee:	e008      	b.n	8004402 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80043f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f2:	3301      	adds	r3, #1
 80043f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	791b      	ldrb	r3, [r3, #4]
 80043fa:	461a      	mov	r2, r3
 80043fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043fe:	4293      	cmp	r3, r2
 8004400:	d3b3      	bcc.n	800436a <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	695a      	ldr	r2, [r3, #20]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004410:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4618      	mov	r0, r3
 8004418:	f003 feae 	bl	8008178 <USB_ReadInterrupts>
 800441c:	4603      	mov	r3, r0
 800441e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004422:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004426:	d10a      	bne.n	800443e <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f006 fb93 	bl	800ab54 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	695a      	ldr	r2, [r3, #20]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800443c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4618      	mov	r0, r3
 8004444:	f003 fe98 	bl	8008178 <USB_ReadInterrupts>
 8004448:	4603      	mov	r3, r0
 800444a:	f003 0304 	and.w	r3, r3, #4
 800444e:	2b04      	cmp	r3, #4
 8004450:	d115      	bne.n	800447e <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	f003 0304 	and.w	r3, r3, #4
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f006 fb83 	bl	800ab70 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	6859      	ldr	r1, [r3, #4]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	430a      	orrs	r2, r1
 8004478:	605a      	str	r2, [r3, #4]
 800447a:	e000      	b.n	800447e <HAL_PCD_IRQHandler+0x996>
      return;
 800447c:	bf00      	nop
    }
  }
}
 800447e:	3734      	adds	r7, #52	@ 0x34
 8004480:	46bd      	mov	sp, r7
 8004482:	bd90      	pop	{r4, r7, pc}

08004484 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b082      	sub	sp, #8
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	460b      	mov	r3, r1
 800448e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004496:	2b01      	cmp	r3, #1
 8004498:	d101      	bne.n	800449e <HAL_PCD_SetAddress+0x1a>
 800449a:	2302      	movs	r3, #2
 800449c:	e012      	b.n	80044c4 <HAL_PCD_SetAddress+0x40>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2201      	movs	r2, #1
 80044a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	78fa      	ldrb	r2, [r7, #3]
 80044aa:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	78fa      	ldrb	r2, [r7, #3]
 80044b2:	4611      	mov	r1, r2
 80044b4:	4618      	mov	r0, r3
 80044b6:	f003 fdf7 	bl	80080a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2200      	movs	r2, #0
 80044be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80044c2:	2300      	movs	r3, #0
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3708      	adds	r7, #8
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}

080044cc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b084      	sub	sp, #16
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	4608      	mov	r0, r1
 80044d6:	4611      	mov	r1, r2
 80044d8:	461a      	mov	r2, r3
 80044da:	4603      	mov	r3, r0
 80044dc:	70fb      	strb	r3, [r7, #3]
 80044de:	460b      	mov	r3, r1
 80044e0:	803b      	strh	r3, [r7, #0]
 80044e2:	4613      	mov	r3, r2
 80044e4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80044e6:	2300      	movs	r3, #0
 80044e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80044ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	da0f      	bge.n	8004512 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044f2:	78fb      	ldrb	r3, [r7, #3]
 80044f4:	f003 020f 	and.w	r2, r3, #15
 80044f8:	4613      	mov	r3, r2
 80044fa:	00db      	lsls	r3, r3, #3
 80044fc:	4413      	add	r3, r2
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	3310      	adds	r3, #16
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	4413      	add	r3, r2
 8004506:	3304      	adds	r3, #4
 8004508:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2201      	movs	r2, #1
 800450e:	705a      	strb	r2, [r3, #1]
 8004510:	e00f      	b.n	8004532 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004512:	78fb      	ldrb	r3, [r7, #3]
 8004514:	f003 020f 	and.w	r2, r3, #15
 8004518:	4613      	mov	r3, r2
 800451a:	00db      	lsls	r3, r3, #3
 800451c:	4413      	add	r3, r2
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	4413      	add	r3, r2
 8004528:	3304      	adds	r3, #4
 800452a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2200      	movs	r2, #0
 8004530:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004532:	78fb      	ldrb	r3, [r7, #3]
 8004534:	f003 030f 	and.w	r3, r3, #15
 8004538:	b2da      	uxtb	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800453e:	883b      	ldrh	r3, [r7, #0]
 8004540:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	78ba      	ldrb	r2, [r7, #2]
 800454c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	785b      	ldrb	r3, [r3, #1]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d004      	beq.n	8004560 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	461a      	mov	r2, r3
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004560:	78bb      	ldrb	r3, [r7, #2]
 8004562:	2b02      	cmp	r3, #2
 8004564:	d102      	bne.n	800456c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2200      	movs	r2, #0
 800456a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004572:	2b01      	cmp	r3, #1
 8004574:	d101      	bne.n	800457a <HAL_PCD_EP_Open+0xae>
 8004576:	2302      	movs	r3, #2
 8004578:	e00e      	b.n	8004598 <HAL_PCD_EP_Open+0xcc>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2201      	movs	r2, #1
 800457e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68f9      	ldr	r1, [r7, #12]
 8004588:	4618      	mov	r0, r3
 800458a:	f002 ff71 	bl	8007470 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004596:	7afb      	ldrb	r3, [r7, #11]
}
 8004598:	4618      	mov	r0, r3
 800459a:	3710      	adds	r7, #16
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	460b      	mov	r3, r1
 80045aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80045ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	da0f      	bge.n	80045d4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045b4:	78fb      	ldrb	r3, [r7, #3]
 80045b6:	f003 020f 	and.w	r2, r3, #15
 80045ba:	4613      	mov	r3, r2
 80045bc:	00db      	lsls	r3, r3, #3
 80045be:	4413      	add	r3, r2
 80045c0:	009b      	lsls	r3, r3, #2
 80045c2:	3310      	adds	r3, #16
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	4413      	add	r3, r2
 80045c8:	3304      	adds	r3, #4
 80045ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2201      	movs	r2, #1
 80045d0:	705a      	strb	r2, [r3, #1]
 80045d2:	e00f      	b.n	80045f4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80045d4:	78fb      	ldrb	r3, [r7, #3]
 80045d6:	f003 020f 	and.w	r2, r3, #15
 80045da:	4613      	mov	r3, r2
 80045dc:	00db      	lsls	r3, r3, #3
 80045de:	4413      	add	r3, r2
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	4413      	add	r3, r2
 80045ea:	3304      	adds	r3, #4
 80045ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2200      	movs	r2, #0
 80045f2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80045f4:	78fb      	ldrb	r3, [r7, #3]
 80045f6:	f003 030f 	and.w	r3, r3, #15
 80045fa:	b2da      	uxtb	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004606:	2b01      	cmp	r3, #1
 8004608:	d101      	bne.n	800460e <HAL_PCD_EP_Close+0x6e>
 800460a:	2302      	movs	r3, #2
 800460c:	e00e      	b.n	800462c <HAL_PCD_EP_Close+0x8c>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2201      	movs	r2, #1
 8004612:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	68f9      	ldr	r1, [r7, #12]
 800461c:	4618      	mov	r0, r3
 800461e:	f002 ffaf 	bl	8007580 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800462a:	2300      	movs	r3, #0
}
 800462c:	4618      	mov	r0, r3
 800462e:	3710      	adds	r7, #16
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b086      	sub	sp, #24
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	607a      	str	r2, [r7, #4]
 800463e:	603b      	str	r3, [r7, #0]
 8004640:	460b      	mov	r3, r1
 8004642:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004644:	7afb      	ldrb	r3, [r7, #11]
 8004646:	f003 020f 	and.w	r2, r3, #15
 800464a:	4613      	mov	r3, r2
 800464c:	00db      	lsls	r3, r3, #3
 800464e:	4413      	add	r3, r2
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004656:	68fa      	ldr	r2, [r7, #12]
 8004658:	4413      	add	r3, r2
 800465a:	3304      	adds	r3, #4
 800465c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	683a      	ldr	r2, [r7, #0]
 8004668:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	2200      	movs	r2, #0
 800466e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	2200      	movs	r2, #0
 8004674:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004676:	7afb      	ldrb	r3, [r7, #11]
 8004678:	f003 030f 	and.w	r3, r3, #15
 800467c:	b2da      	uxtb	r2, r3
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	799b      	ldrb	r3, [r3, #6]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d102      	bne.n	8004690 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6818      	ldr	r0, [r3, #0]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	799b      	ldrb	r3, [r3, #6]
 8004698:	461a      	mov	r2, r3
 800469a:	6979      	ldr	r1, [r7, #20]
 800469c:	f003 f84c 	bl	8007738 <USB_EPStartXfer>

  return HAL_OK;
 80046a0:	2300      	movs	r3, #0
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	3718      	adds	r7, #24
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}

080046aa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80046aa:	b480      	push	{r7}
 80046ac:	b083      	sub	sp, #12
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	6078      	str	r0, [r7, #4]
 80046b2:	460b      	mov	r3, r1
 80046b4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80046b6:	78fb      	ldrb	r3, [r7, #3]
 80046b8:	f003 020f 	and.w	r2, r3, #15
 80046bc:	6879      	ldr	r1, [r7, #4]
 80046be:	4613      	mov	r3, r2
 80046c0:	00db      	lsls	r3, r3, #3
 80046c2:	4413      	add	r3, r2
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	440b      	add	r3, r1
 80046c8:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80046cc:	681b      	ldr	r3, [r3, #0]
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	370c      	adds	r7, #12
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr

080046da <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b086      	sub	sp, #24
 80046de:	af00      	add	r7, sp, #0
 80046e0:	60f8      	str	r0, [r7, #12]
 80046e2:	607a      	str	r2, [r7, #4]
 80046e4:	603b      	str	r3, [r7, #0]
 80046e6:	460b      	mov	r3, r1
 80046e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046ea:	7afb      	ldrb	r3, [r7, #11]
 80046ec:	f003 020f 	and.w	r2, r3, #15
 80046f0:	4613      	mov	r3, r2
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	4413      	add	r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	3310      	adds	r3, #16
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	4413      	add	r3, r2
 80046fe:	3304      	adds	r3, #4
 8004700:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	687a      	ldr	r2, [r7, #4]
 8004706:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	683a      	ldr	r2, [r7, #0]
 800470c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	2200      	movs	r2, #0
 8004712:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	2201      	movs	r2, #1
 8004718:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800471a:	7afb      	ldrb	r3, [r7, #11]
 800471c:	f003 030f 	and.w	r3, r3, #15
 8004720:	b2da      	uxtb	r2, r3
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	799b      	ldrb	r3, [r3, #6]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d102      	bne.n	8004734 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6818      	ldr	r0, [r3, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	799b      	ldrb	r3, [r3, #6]
 800473c:	461a      	mov	r2, r3
 800473e:	6979      	ldr	r1, [r7, #20]
 8004740:	f002 fffa 	bl	8007738 <USB_EPStartXfer>

  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3718      	adds	r7, #24
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}

0800474e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800474e:	b580      	push	{r7, lr}
 8004750:	b084      	sub	sp, #16
 8004752:	af00      	add	r7, sp, #0
 8004754:	6078      	str	r0, [r7, #4]
 8004756:	460b      	mov	r3, r1
 8004758:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800475a:	78fb      	ldrb	r3, [r7, #3]
 800475c:	f003 030f 	and.w	r3, r3, #15
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	7912      	ldrb	r2, [r2, #4]
 8004764:	4293      	cmp	r3, r2
 8004766:	d901      	bls.n	800476c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e04f      	b.n	800480c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800476c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004770:	2b00      	cmp	r3, #0
 8004772:	da0f      	bge.n	8004794 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004774:	78fb      	ldrb	r3, [r7, #3]
 8004776:	f003 020f 	and.w	r2, r3, #15
 800477a:	4613      	mov	r3, r2
 800477c:	00db      	lsls	r3, r3, #3
 800477e:	4413      	add	r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	3310      	adds	r3, #16
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	4413      	add	r3, r2
 8004788:	3304      	adds	r3, #4
 800478a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2201      	movs	r2, #1
 8004790:	705a      	strb	r2, [r3, #1]
 8004792:	e00d      	b.n	80047b0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004794:	78fa      	ldrb	r2, [r7, #3]
 8004796:	4613      	mov	r3, r2
 8004798:	00db      	lsls	r3, r3, #3
 800479a:	4413      	add	r3, r2
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	4413      	add	r3, r2
 80047a6:	3304      	adds	r3, #4
 80047a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2201      	movs	r2, #1
 80047b4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80047b6:	78fb      	ldrb	r3, [r7, #3]
 80047b8:	f003 030f 	and.w	r3, r3, #15
 80047bc:	b2da      	uxtb	r2, r3
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d101      	bne.n	80047d0 <HAL_PCD_EP_SetStall+0x82>
 80047cc:	2302      	movs	r3, #2
 80047ce:	e01d      	b.n	800480c <HAL_PCD_EP_SetStall+0xbe>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68f9      	ldr	r1, [r7, #12]
 80047de:	4618      	mov	r0, r3
 80047e0:	f003 fb8e 	bl	8007f00 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80047e4:	78fb      	ldrb	r3, [r7, #3]
 80047e6:	f003 030f 	and.w	r3, r3, #15
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d109      	bne.n	8004802 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6818      	ldr	r0, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	7999      	ldrb	r1, [r3, #6]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80047fc:	461a      	mov	r2, r3
 80047fe:	f003 fd81 	bl	8008304 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800480a:	2300      	movs	r3, #0
}
 800480c:	4618      	mov	r0, r3
 800480e:	3710      	adds	r7, #16
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}

08004814 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b084      	sub	sp, #16
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	460b      	mov	r3, r1
 800481e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004820:	78fb      	ldrb	r3, [r7, #3]
 8004822:	f003 030f 	and.w	r3, r3, #15
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	7912      	ldrb	r2, [r2, #4]
 800482a:	4293      	cmp	r3, r2
 800482c:	d901      	bls.n	8004832 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e042      	b.n	80048b8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004832:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004836:	2b00      	cmp	r3, #0
 8004838:	da0f      	bge.n	800485a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800483a:	78fb      	ldrb	r3, [r7, #3]
 800483c:	f003 020f 	and.w	r2, r3, #15
 8004840:	4613      	mov	r3, r2
 8004842:	00db      	lsls	r3, r3, #3
 8004844:	4413      	add	r3, r2
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	3310      	adds	r3, #16
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	4413      	add	r3, r2
 800484e:	3304      	adds	r3, #4
 8004850:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2201      	movs	r2, #1
 8004856:	705a      	strb	r2, [r3, #1]
 8004858:	e00f      	b.n	800487a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800485a:	78fb      	ldrb	r3, [r7, #3]
 800485c:	f003 020f 	and.w	r2, r3, #15
 8004860:	4613      	mov	r3, r2
 8004862:	00db      	lsls	r3, r3, #3
 8004864:	4413      	add	r3, r2
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	4413      	add	r3, r2
 8004870:	3304      	adds	r3, #4
 8004872:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2200      	movs	r2, #0
 8004878:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004880:	78fb      	ldrb	r3, [r7, #3]
 8004882:	f003 030f 	and.w	r3, r3, #15
 8004886:	b2da      	uxtb	r2, r3
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004892:	2b01      	cmp	r3, #1
 8004894:	d101      	bne.n	800489a <HAL_PCD_EP_ClrStall+0x86>
 8004896:	2302      	movs	r3, #2
 8004898:	e00e      	b.n	80048b8 <HAL_PCD_EP_ClrStall+0xa4>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68f9      	ldr	r1, [r7, #12]
 80048a8:	4618      	mov	r0, r3
 80048aa:	f003 fb97 	bl	8007fdc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3710      	adds	r7, #16
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	460b      	mov	r3, r1
 80048ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80048cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	da0c      	bge.n	80048ee <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048d4:	78fb      	ldrb	r3, [r7, #3]
 80048d6:	f003 020f 	and.w	r2, r3, #15
 80048da:	4613      	mov	r3, r2
 80048dc:	00db      	lsls	r3, r3, #3
 80048de:	4413      	add	r3, r2
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	3310      	adds	r3, #16
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	4413      	add	r3, r2
 80048e8:	3304      	adds	r3, #4
 80048ea:	60fb      	str	r3, [r7, #12]
 80048ec:	e00c      	b.n	8004908 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048ee:	78fb      	ldrb	r3, [r7, #3]
 80048f0:	f003 020f 	and.w	r2, r3, #15
 80048f4:	4613      	mov	r3, r2
 80048f6:	00db      	lsls	r3, r3, #3
 80048f8:	4413      	add	r3, r2
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	4413      	add	r3, r2
 8004904:	3304      	adds	r3, #4
 8004906:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68f9      	ldr	r1, [r7, #12]
 800490e:	4618      	mov	r0, r3
 8004910:	f003 f9b6 	bl	8007c80 <USB_EPStopXfer>
 8004914:	4603      	mov	r3, r0
 8004916:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004918:	7afb      	ldrb	r3, [r7, #11]
}
 800491a:	4618      	mov	r0, r3
 800491c:	3710      	adds	r7, #16
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}

08004922 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004922:	b580      	push	{r7, lr}
 8004924:	b08a      	sub	sp, #40	@ 0x28
 8004926:	af02      	add	r7, sp, #8
 8004928:	6078      	str	r0, [r7, #4]
 800492a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004936:	683a      	ldr	r2, [r7, #0]
 8004938:	4613      	mov	r3, r2
 800493a:	00db      	lsls	r3, r3, #3
 800493c:	4413      	add	r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	3310      	adds	r3, #16
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	4413      	add	r3, r2
 8004946:	3304      	adds	r3, #4
 8004948:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	695a      	ldr	r2, [r3, #20]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	429a      	cmp	r2, r3
 8004954:	d901      	bls.n	800495a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e06b      	b.n	8004a32 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	691a      	ldr	r2, [r3, #16]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	69fa      	ldr	r2, [r7, #28]
 800496c:	429a      	cmp	r2, r3
 800496e:	d902      	bls.n	8004976 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	3303      	adds	r3, #3
 800497a:	089b      	lsrs	r3, r3, #2
 800497c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800497e:	e02a      	b.n	80049d6 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	691a      	ldr	r2, [r3, #16]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	695b      	ldr	r3, [r3, #20]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	69fa      	ldr	r2, [r7, #28]
 8004992:	429a      	cmp	r2, r3
 8004994:	d902      	bls.n	800499c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	3303      	adds	r3, #3
 80049a0:	089b      	lsrs	r3, r3, #2
 80049a2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	68d9      	ldr	r1, [r3, #12]
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	b2da      	uxtb	r2, r3
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80049b4:	9300      	str	r3, [sp, #0]
 80049b6:	4603      	mov	r3, r0
 80049b8:	6978      	ldr	r0, [r7, #20]
 80049ba:	f003 fa0b 	bl	8007dd4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	68da      	ldr	r2, [r3, #12]
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	441a      	add	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	695a      	ldr	r2, [r3, #20]
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	441a      	add	r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	015a      	lsls	r2, r3, #5
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	4413      	add	r3, r2
 80049de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80049e6:	69ba      	ldr	r2, [r7, #24]
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d809      	bhi.n	8004a00 <PCD_WriteEmptyTxFifo+0xde>
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	695a      	ldr	r2, [r3, #20]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d203      	bcs.n	8004a00 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	691b      	ldr	r3, [r3, #16]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d1bf      	bne.n	8004980 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	691a      	ldr	r2, [r3, #16]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	695b      	ldr	r3, [r3, #20]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d811      	bhi.n	8004a30 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	f003 030f 	and.w	r3, r3, #15
 8004a12:	2201      	movs	r2, #1
 8004a14:	fa02 f303 	lsl.w	r3, r2, r3
 8004a18:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	43db      	mvns	r3, r3
 8004a26:	6939      	ldr	r1, [r7, #16]
 8004a28:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3720      	adds	r7, #32
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
	...

08004a3c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b088      	sub	sp, #32
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	333c      	adds	r3, #60	@ 0x3c
 8004a54:	3304      	adds	r3, #4
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	015a      	lsls	r2, r3, #5
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	4413      	add	r3, r2
 8004a62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	799b      	ldrb	r3, [r3, #6]
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d17b      	bne.n	8004b6a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	f003 0308 	and.w	r3, r3, #8
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d015      	beq.n	8004aa8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	4a61      	ldr	r2, [pc, #388]	@ (8004c04 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	f240 80b9 	bls.w	8004bf8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	f000 80b3 	beq.w	8004bf8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	015a      	lsls	r2, r3, #5
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	4413      	add	r3, r2
 8004a9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004aa4:	6093      	str	r3, [r2, #8]
 8004aa6:	e0a7      	b.n	8004bf8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	f003 0320 	and.w	r3, r3, #32
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d009      	beq.n	8004ac6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	015a      	lsls	r2, r3, #5
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	4413      	add	r3, r2
 8004aba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004abe:	461a      	mov	r2, r3
 8004ac0:	2320      	movs	r3, #32
 8004ac2:	6093      	str	r3, [r2, #8]
 8004ac4:	e098      	b.n	8004bf8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f040 8093 	bne.w	8004bf8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	4a4b      	ldr	r2, [pc, #300]	@ (8004c04 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d90f      	bls.n	8004afa <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d00a      	beq.n	8004afa <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	015a      	lsls	r2, r3, #5
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	4413      	add	r3, r2
 8004aec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004af0:	461a      	mov	r2, r3
 8004af2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004af6:	6093      	str	r3, [r2, #8]
 8004af8:	e07e      	b.n	8004bf8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004afa:	683a      	ldr	r2, [r7, #0]
 8004afc:	4613      	mov	r3, r2
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	4413      	add	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	3304      	adds	r3, #4
 8004b0e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6a1a      	ldr	r2, [r3, #32]
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	0159      	lsls	r1, r3, #5
 8004b18:	69bb      	ldr	r3, [r7, #24]
 8004b1a:	440b      	add	r3, r1
 8004b1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b26:	1ad2      	subs	r2, r2, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d114      	bne.n	8004b5c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d109      	bne.n	8004b4e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6818      	ldr	r0, [r3, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004b44:	461a      	mov	r2, r3
 8004b46:	2101      	movs	r1, #1
 8004b48:	f003 fbdc 	bl	8008304 <USB_EP0_OutStart>
 8004b4c:	e006      	b.n	8004b5c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	68da      	ldr	r2, [r3, #12]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	695b      	ldr	r3, [r3, #20]
 8004b56:	441a      	add	r2, r3
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	4619      	mov	r1, r3
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f005 ff32 	bl	800a9cc <HAL_PCD_DataOutStageCallback>
 8004b68:	e046      	b.n	8004bf8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	4a26      	ldr	r2, [pc, #152]	@ (8004c08 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d124      	bne.n	8004bbc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d00a      	beq.n	8004b92 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	015a      	lsls	r2, r3, #5
 8004b80:	69bb      	ldr	r3, [r7, #24]
 8004b82:	4413      	add	r3, r2
 8004b84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b88:	461a      	mov	r2, r3
 8004b8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b8e:	6093      	str	r3, [r2, #8]
 8004b90:	e032      	b.n	8004bf8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	f003 0320 	and.w	r3, r3, #32
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d008      	beq.n	8004bae <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	015a      	lsls	r2, r3, #5
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	4413      	add	r3, r2
 8004ba4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ba8:	461a      	mov	r2, r3
 8004baa:	2320      	movs	r3, #32
 8004bac:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f005 ff09 	bl	800a9cc <HAL_PCD_DataOutStageCallback>
 8004bba:	e01d      	b.n	8004bf8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d114      	bne.n	8004bec <PCD_EP_OutXfrComplete_int+0x1b0>
 8004bc2:	6879      	ldr	r1, [r7, #4]
 8004bc4:	683a      	ldr	r2, [r7, #0]
 8004bc6:	4613      	mov	r3, r2
 8004bc8:	00db      	lsls	r3, r3, #3
 8004bca:	4413      	add	r3, r2
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	440b      	add	r3, r1
 8004bd0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d108      	bne.n	8004bec <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6818      	ldr	r0, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004be4:	461a      	mov	r2, r3
 8004be6:	2100      	movs	r1, #0
 8004be8:	f003 fb8c 	bl	8008304 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	4619      	mov	r1, r3
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f005 feea 	bl	800a9cc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3720      	adds	r7, #32
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	4f54300a 	.word	0x4f54300a
 8004c08:	4f54310a 	.word	0x4f54310a

08004c0c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b086      	sub	sp, #24
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	333c      	adds	r3, #60	@ 0x3c
 8004c24:	3304      	adds	r3, #4
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	015a      	lsls	r2, r3, #5
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	4413      	add	r3, r2
 8004c32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	4a15      	ldr	r2, [pc, #84]	@ (8004c94 <PCD_EP_OutSetupPacket_int+0x88>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d90e      	bls.n	8004c60 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d009      	beq.n	8004c60 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	015a      	lsls	r2, r3, #5
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	4413      	add	r3, r2
 8004c54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c58:	461a      	mov	r2, r3
 8004c5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c5e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f005 fea1 	bl	800a9a8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	4a0a      	ldr	r2, [pc, #40]	@ (8004c94 <PCD_EP_OutSetupPacket_int+0x88>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d90c      	bls.n	8004c88 <PCD_EP_OutSetupPacket_int+0x7c>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	799b      	ldrb	r3, [r3, #6]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d108      	bne.n	8004c88 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6818      	ldr	r0, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004c80:	461a      	mov	r2, r3
 8004c82:	2101      	movs	r1, #1
 8004c84:	f003 fb3e 	bl	8008304 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3718      	adds	r7, #24
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	4f54300a 	.word	0x4f54300a

08004c98 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b085      	sub	sp, #20
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	70fb      	strb	r3, [r7, #3]
 8004ca4:	4613      	mov	r3, r2
 8004ca6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cae:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004cb0:	78fb      	ldrb	r3, [r7, #3]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d107      	bne.n	8004cc6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004cb6:	883b      	ldrh	r3, [r7, #0]
 8004cb8:	0419      	lsls	r1, r3, #16
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68ba      	ldr	r2, [r7, #8]
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	629a      	str	r2, [r3, #40]	@ 0x28
 8004cc4:	e028      	b.n	8004d18 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ccc:	0c1b      	lsrs	r3, r3, #16
 8004cce:	68ba      	ldr	r2, [r7, #8]
 8004cd0:	4413      	add	r3, r2
 8004cd2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	73fb      	strb	r3, [r7, #15]
 8004cd8:	e00d      	b.n	8004cf6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	7bfb      	ldrb	r3, [r7, #15]
 8004ce0:	3340      	adds	r3, #64	@ 0x40
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	4413      	add	r3, r2
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	0c1b      	lsrs	r3, r3, #16
 8004cea:	68ba      	ldr	r2, [r7, #8]
 8004cec:	4413      	add	r3, r2
 8004cee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004cf0:	7bfb      	ldrb	r3, [r7, #15]
 8004cf2:	3301      	adds	r3, #1
 8004cf4:	73fb      	strb	r3, [r7, #15]
 8004cf6:	7bfa      	ldrb	r2, [r7, #15]
 8004cf8:	78fb      	ldrb	r3, [r7, #3]
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d3ec      	bcc.n	8004cda <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004d00:	883b      	ldrh	r3, [r7, #0]
 8004d02:	0418      	lsls	r0, r3, #16
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6819      	ldr	r1, [r3, #0]
 8004d08:	78fb      	ldrb	r3, [r7, #3]
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	68ba      	ldr	r2, [r7, #8]
 8004d0e:	4302      	orrs	r2, r0
 8004d10:	3340      	adds	r3, #64	@ 0x40
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	440b      	add	r3, r1
 8004d16:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3714      	adds	r7, #20
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr

08004d26 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004d26:	b480      	push	{r7}
 8004d28:	b083      	sub	sp, #12
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
 8004d2e:	460b      	mov	r3, r1
 8004d30:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	887a      	ldrh	r2, [r7, #2]
 8004d38:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004d3a:	2300      	movs	r3, #0
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b085      	sub	sp, #20
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	699b      	ldr	r3, [r3, #24]
 8004d6a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d76:	4b05      	ldr	r3, [pc, #20]	@ (8004d8c <HAL_PCDEx_ActivateLPM+0x44>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3714      	adds	r7, #20
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr
 8004d8c:	10000003 	.word	0x10000003

08004d90 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004d90:	b480      	push	{r7}
 8004d92:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d94:	4b05      	ldr	r3, [pc, #20]	@ (8004dac <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a04      	ldr	r2, [pc, #16]	@ (8004dac <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004d9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d9e:	6013      	str	r3, [r2, #0]
}
 8004da0:	bf00      	nop
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	40007000 	.word	0x40007000

08004db0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b082      	sub	sp, #8
 8004db4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004db6:	2300      	movs	r3, #0
 8004db8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004dba:	4b23      	ldr	r3, [pc, #140]	@ (8004e48 <HAL_PWREx_EnableOverDrive+0x98>)
 8004dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dbe:	4a22      	ldr	r2, [pc, #136]	@ (8004e48 <HAL_PWREx_EnableOverDrive+0x98>)
 8004dc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004dc6:	4b20      	ldr	r3, [pc, #128]	@ (8004e48 <HAL_PWREx_EnableOverDrive+0x98>)
 8004dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dce:	603b      	str	r3, [r7, #0]
 8004dd0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004dd2:	4b1e      	ldr	r3, [pc, #120]	@ (8004e4c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a1d      	ldr	r2, [pc, #116]	@ (8004e4c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004dd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ddc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004dde:	f7fe fa3b 	bl	8003258 <HAL_GetTick>
 8004de2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004de4:	e009      	b.n	8004dfa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004de6:	f7fe fa37 	bl	8003258 <HAL_GetTick>
 8004dea:	4602      	mov	r2, r0
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	1ad3      	subs	r3, r2, r3
 8004df0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004df4:	d901      	bls.n	8004dfa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e022      	b.n	8004e40 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004dfa:	4b14      	ldr	r3, [pc, #80]	@ (8004e4c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e06:	d1ee      	bne.n	8004de6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004e08:	4b10      	ldr	r3, [pc, #64]	@ (8004e4c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a0f      	ldr	r2, [pc, #60]	@ (8004e4c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e12:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e14:	f7fe fa20 	bl	8003258 <HAL_GetTick>
 8004e18:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004e1a:	e009      	b.n	8004e30 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004e1c:	f7fe fa1c 	bl	8003258 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004e2a:	d901      	bls.n	8004e30 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	e007      	b.n	8004e40 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004e30:	4b06      	ldr	r3, [pc, #24]	@ (8004e4c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e3c:	d1ee      	bne.n	8004e1c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3708      	adds	r7, #8
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	40023800 	.word	0x40023800
 8004e4c:	40007000 	.word	0x40007000

08004e50 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d101      	bne.n	8004e66 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e291      	b.n	800538a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	f000 8087 	beq.w	8004f82 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004e74:	4b96      	ldr	r3, [pc, #600]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	f003 030c 	and.w	r3, r3, #12
 8004e7c:	2b04      	cmp	r3, #4
 8004e7e:	d00c      	beq.n	8004e9a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e80:	4b93      	ldr	r3, [pc, #588]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	f003 030c 	and.w	r3, r3, #12
 8004e88:	2b08      	cmp	r3, #8
 8004e8a:	d112      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x62>
 8004e8c:	4b90      	ldr	r3, [pc, #576]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e94:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e98:	d10b      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e9a:	4b8d      	ldr	r3, [pc, #564]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d06c      	beq.n	8004f80 <HAL_RCC_OscConfig+0x130>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d168      	bne.n	8004f80 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e26b      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eba:	d106      	bne.n	8004eca <HAL_RCC_OscConfig+0x7a>
 8004ebc:	4b84      	ldr	r3, [pc, #528]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a83      	ldr	r2, [pc, #524]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004ec2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ec6:	6013      	str	r3, [r2, #0]
 8004ec8:	e02e      	b.n	8004f28 <HAL_RCC_OscConfig+0xd8>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10c      	bne.n	8004eec <HAL_RCC_OscConfig+0x9c>
 8004ed2:	4b7f      	ldr	r3, [pc, #508]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a7e      	ldr	r2, [pc, #504]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004ed8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004edc:	6013      	str	r3, [r2, #0]
 8004ede:	4b7c      	ldr	r3, [pc, #496]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a7b      	ldr	r2, [pc, #492]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004ee4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ee8:	6013      	str	r3, [r2, #0]
 8004eea:	e01d      	b.n	8004f28 <HAL_RCC_OscConfig+0xd8>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ef4:	d10c      	bne.n	8004f10 <HAL_RCC_OscConfig+0xc0>
 8004ef6:	4b76      	ldr	r3, [pc, #472]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a75      	ldr	r2, [pc, #468]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004efc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f00:	6013      	str	r3, [r2, #0]
 8004f02:	4b73      	ldr	r3, [pc, #460]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a72      	ldr	r2, [pc, #456]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004f08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f0c:	6013      	str	r3, [r2, #0]
 8004f0e:	e00b      	b.n	8004f28 <HAL_RCC_OscConfig+0xd8>
 8004f10:	4b6f      	ldr	r3, [pc, #444]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a6e      	ldr	r2, [pc, #440]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004f16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f1a:	6013      	str	r3, [r2, #0]
 8004f1c:	4b6c      	ldr	r3, [pc, #432]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a6b      	ldr	r2, [pc, #428]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004f22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d013      	beq.n	8004f58 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f30:	f7fe f992 	bl	8003258 <HAL_GetTick>
 8004f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f36:	e008      	b.n	8004f4a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f38:	f7fe f98e 	bl	8003258 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	2b64      	cmp	r3, #100	@ 0x64
 8004f44:	d901      	bls.n	8004f4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e21f      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f4a:	4b61      	ldr	r3, [pc, #388]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d0f0      	beq.n	8004f38 <HAL_RCC_OscConfig+0xe8>
 8004f56:	e014      	b.n	8004f82 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f58:	f7fe f97e 	bl	8003258 <HAL_GetTick>
 8004f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f5e:	e008      	b.n	8004f72 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f60:	f7fe f97a 	bl	8003258 <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	2b64      	cmp	r3, #100	@ 0x64
 8004f6c:	d901      	bls.n	8004f72 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e20b      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f72:	4b57      	ldr	r3, [pc, #348]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d1f0      	bne.n	8004f60 <HAL_RCC_OscConfig+0x110>
 8004f7e:	e000      	b.n	8004f82 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0302 	and.w	r3, r3, #2
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d069      	beq.n	8005062 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004f8e:	4b50      	ldr	r3, [pc, #320]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	f003 030c 	and.w	r3, r3, #12
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d00b      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f9a:	4b4d      	ldr	r3, [pc, #308]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	f003 030c 	and.w	r3, r3, #12
 8004fa2:	2b08      	cmp	r3, #8
 8004fa4:	d11c      	bne.n	8004fe0 <HAL_RCC_OscConfig+0x190>
 8004fa6:	4b4a      	ldr	r3, [pc, #296]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d116      	bne.n	8004fe0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fb2:	4b47      	ldr	r3, [pc, #284]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0302 	and.w	r3, r3, #2
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d005      	beq.n	8004fca <HAL_RCC_OscConfig+0x17a>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d001      	beq.n	8004fca <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e1df      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fca:	4b41      	ldr	r3, [pc, #260]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	691b      	ldr	r3, [r3, #16]
 8004fd6:	00db      	lsls	r3, r3, #3
 8004fd8:	493d      	ldr	r1, [pc, #244]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fde:	e040      	b.n	8005062 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d023      	beq.n	8005030 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fe8:	4b39      	ldr	r3, [pc, #228]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a38      	ldr	r2, [pc, #224]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8004fee:	f043 0301 	orr.w	r3, r3, #1
 8004ff2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ff4:	f7fe f930 	bl	8003258 <HAL_GetTick>
 8004ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ffa:	e008      	b.n	800500e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ffc:	f7fe f92c 	bl	8003258 <HAL_GetTick>
 8005000:	4602      	mov	r2, r0
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	2b02      	cmp	r3, #2
 8005008:	d901      	bls.n	800500e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	e1bd      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800500e:	4b30      	ldr	r3, [pc, #192]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0302 	and.w	r3, r3, #2
 8005016:	2b00      	cmp	r3, #0
 8005018:	d0f0      	beq.n	8004ffc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800501a:	4b2d      	ldr	r3, [pc, #180]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	00db      	lsls	r3, r3, #3
 8005028:	4929      	ldr	r1, [pc, #164]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 800502a:	4313      	orrs	r3, r2
 800502c:	600b      	str	r3, [r1, #0]
 800502e:	e018      	b.n	8005062 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005030:	4b27      	ldr	r3, [pc, #156]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a26      	ldr	r2, [pc, #152]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8005036:	f023 0301 	bic.w	r3, r3, #1
 800503a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800503c:	f7fe f90c 	bl	8003258 <HAL_GetTick>
 8005040:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005042:	e008      	b.n	8005056 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005044:	f7fe f908 	bl	8003258 <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	2b02      	cmp	r3, #2
 8005050:	d901      	bls.n	8005056 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	e199      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005056:	4b1e      	ldr	r3, [pc, #120]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 0302 	and.w	r3, r3, #2
 800505e:	2b00      	cmp	r3, #0
 8005060:	d1f0      	bne.n	8005044 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0308 	and.w	r3, r3, #8
 800506a:	2b00      	cmp	r3, #0
 800506c:	d038      	beq.n	80050e0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d019      	beq.n	80050aa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005076:	4b16      	ldr	r3, [pc, #88]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 8005078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800507a:	4a15      	ldr	r2, [pc, #84]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 800507c:	f043 0301 	orr.w	r3, r3, #1
 8005080:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005082:	f7fe f8e9 	bl	8003258 <HAL_GetTick>
 8005086:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005088:	e008      	b.n	800509c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800508a:	f7fe f8e5 	bl	8003258 <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	2b02      	cmp	r3, #2
 8005096:	d901      	bls.n	800509c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e176      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800509c:	4b0c      	ldr	r3, [pc, #48]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 800509e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050a0:	f003 0302 	and.w	r3, r3, #2
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d0f0      	beq.n	800508a <HAL_RCC_OscConfig+0x23a>
 80050a8:	e01a      	b.n	80050e0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050aa:	4b09      	ldr	r3, [pc, #36]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 80050ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050ae:	4a08      	ldr	r2, [pc, #32]	@ (80050d0 <HAL_RCC_OscConfig+0x280>)
 80050b0:	f023 0301 	bic.w	r3, r3, #1
 80050b4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050b6:	f7fe f8cf 	bl	8003258 <HAL_GetTick>
 80050ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050bc:	e00a      	b.n	80050d4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050be:	f7fe f8cb 	bl	8003258 <HAL_GetTick>
 80050c2:	4602      	mov	r2, r0
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	1ad3      	subs	r3, r2, r3
 80050c8:	2b02      	cmp	r3, #2
 80050ca:	d903      	bls.n	80050d4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e15c      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
 80050d0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050d4:	4b91      	ldr	r3, [pc, #580]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80050d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050d8:	f003 0302 	and.w	r3, r3, #2
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d1ee      	bne.n	80050be <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 0304 	and.w	r3, r3, #4
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	f000 80a4 	beq.w	8005236 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050ee:	4b8b      	ldr	r3, [pc, #556]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80050f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d10d      	bne.n	8005116 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80050fa:	4b88      	ldr	r3, [pc, #544]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80050fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050fe:	4a87      	ldr	r2, [pc, #540]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 8005100:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005104:	6413      	str	r3, [r2, #64]	@ 0x40
 8005106:	4b85      	ldr	r3, [pc, #532]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 8005108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800510a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800510e:	60bb      	str	r3, [r7, #8]
 8005110:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005112:	2301      	movs	r3, #1
 8005114:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005116:	4b82      	ldr	r3, [pc, #520]	@ (8005320 <HAL_RCC_OscConfig+0x4d0>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800511e:	2b00      	cmp	r3, #0
 8005120:	d118      	bne.n	8005154 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005122:	4b7f      	ldr	r3, [pc, #508]	@ (8005320 <HAL_RCC_OscConfig+0x4d0>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a7e      	ldr	r2, [pc, #504]	@ (8005320 <HAL_RCC_OscConfig+0x4d0>)
 8005128:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800512c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800512e:	f7fe f893 	bl	8003258 <HAL_GetTick>
 8005132:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005134:	e008      	b.n	8005148 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005136:	f7fe f88f 	bl	8003258 <HAL_GetTick>
 800513a:	4602      	mov	r2, r0
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	1ad3      	subs	r3, r2, r3
 8005140:	2b64      	cmp	r3, #100	@ 0x64
 8005142:	d901      	bls.n	8005148 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	e120      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005148:	4b75      	ldr	r3, [pc, #468]	@ (8005320 <HAL_RCC_OscConfig+0x4d0>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005150:	2b00      	cmp	r3, #0
 8005152:	d0f0      	beq.n	8005136 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	2b01      	cmp	r3, #1
 800515a:	d106      	bne.n	800516a <HAL_RCC_OscConfig+0x31a>
 800515c:	4b6f      	ldr	r3, [pc, #444]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 800515e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005160:	4a6e      	ldr	r2, [pc, #440]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 8005162:	f043 0301 	orr.w	r3, r3, #1
 8005166:	6713      	str	r3, [r2, #112]	@ 0x70
 8005168:	e02d      	b.n	80051c6 <HAL_RCC_OscConfig+0x376>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d10c      	bne.n	800518c <HAL_RCC_OscConfig+0x33c>
 8005172:	4b6a      	ldr	r3, [pc, #424]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 8005174:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005176:	4a69      	ldr	r2, [pc, #420]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 8005178:	f023 0301 	bic.w	r3, r3, #1
 800517c:	6713      	str	r3, [r2, #112]	@ 0x70
 800517e:	4b67      	ldr	r3, [pc, #412]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 8005180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005182:	4a66      	ldr	r2, [pc, #408]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 8005184:	f023 0304 	bic.w	r3, r3, #4
 8005188:	6713      	str	r3, [r2, #112]	@ 0x70
 800518a:	e01c      	b.n	80051c6 <HAL_RCC_OscConfig+0x376>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	2b05      	cmp	r3, #5
 8005192:	d10c      	bne.n	80051ae <HAL_RCC_OscConfig+0x35e>
 8005194:	4b61      	ldr	r3, [pc, #388]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 8005196:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005198:	4a60      	ldr	r2, [pc, #384]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 800519a:	f043 0304 	orr.w	r3, r3, #4
 800519e:	6713      	str	r3, [r2, #112]	@ 0x70
 80051a0:	4b5e      	ldr	r3, [pc, #376]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80051a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051a4:	4a5d      	ldr	r2, [pc, #372]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80051a6:	f043 0301 	orr.w	r3, r3, #1
 80051aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80051ac:	e00b      	b.n	80051c6 <HAL_RCC_OscConfig+0x376>
 80051ae:	4b5b      	ldr	r3, [pc, #364]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80051b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051b2:	4a5a      	ldr	r2, [pc, #360]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80051b4:	f023 0301 	bic.w	r3, r3, #1
 80051b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80051ba:	4b58      	ldr	r3, [pc, #352]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80051bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051be:	4a57      	ldr	r2, [pc, #348]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80051c0:	f023 0304 	bic.w	r3, r3, #4
 80051c4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d015      	beq.n	80051fa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051ce:	f7fe f843 	bl	8003258 <HAL_GetTick>
 80051d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051d4:	e00a      	b.n	80051ec <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051d6:	f7fe f83f 	bl	8003258 <HAL_GetTick>
 80051da:	4602      	mov	r2, r0
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d901      	bls.n	80051ec <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80051e8:	2303      	movs	r3, #3
 80051ea:	e0ce      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051ec:	4b4b      	ldr	r3, [pc, #300]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80051ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d0ee      	beq.n	80051d6 <HAL_RCC_OscConfig+0x386>
 80051f8:	e014      	b.n	8005224 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051fa:	f7fe f82d 	bl	8003258 <HAL_GetTick>
 80051fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005200:	e00a      	b.n	8005218 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005202:	f7fe f829 	bl	8003258 <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005210:	4293      	cmp	r3, r2
 8005212:	d901      	bls.n	8005218 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005214:	2303      	movs	r3, #3
 8005216:	e0b8      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005218:	4b40      	ldr	r3, [pc, #256]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 800521a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800521c:	f003 0302 	and.w	r3, r3, #2
 8005220:	2b00      	cmp	r3, #0
 8005222:	d1ee      	bne.n	8005202 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005224:	7dfb      	ldrb	r3, [r7, #23]
 8005226:	2b01      	cmp	r3, #1
 8005228:	d105      	bne.n	8005236 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800522a:	4b3c      	ldr	r3, [pc, #240]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 800522c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522e:	4a3b      	ldr	r2, [pc, #236]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 8005230:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005234:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	699b      	ldr	r3, [r3, #24]
 800523a:	2b00      	cmp	r3, #0
 800523c:	f000 80a4 	beq.w	8005388 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005240:	4b36      	ldr	r3, [pc, #216]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	f003 030c 	and.w	r3, r3, #12
 8005248:	2b08      	cmp	r3, #8
 800524a:	d06b      	beq.n	8005324 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	699b      	ldr	r3, [r3, #24]
 8005250:	2b02      	cmp	r3, #2
 8005252:	d149      	bne.n	80052e8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005254:	4b31      	ldr	r3, [pc, #196]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a30      	ldr	r2, [pc, #192]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 800525a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800525e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005260:	f7fd fffa 	bl	8003258 <HAL_GetTick>
 8005264:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005266:	e008      	b.n	800527a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005268:	f7fd fff6 	bl	8003258 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	2b02      	cmp	r3, #2
 8005274:	d901      	bls.n	800527a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e087      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800527a:	4b28      	ldr	r3, [pc, #160]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005282:	2b00      	cmp	r3, #0
 8005284:	d1f0      	bne.n	8005268 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	69da      	ldr	r2, [r3, #28]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	431a      	orrs	r2, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005294:	019b      	lsls	r3, r3, #6
 8005296:	431a      	orrs	r2, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800529c:	085b      	lsrs	r3, r3, #1
 800529e:	3b01      	subs	r3, #1
 80052a0:	041b      	lsls	r3, r3, #16
 80052a2:	431a      	orrs	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a8:	061b      	lsls	r3, r3, #24
 80052aa:	4313      	orrs	r3, r2
 80052ac:	4a1b      	ldr	r2, [pc, #108]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80052ae:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80052b2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052b4:	4b19      	ldr	r3, [pc, #100]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a18      	ldr	r2, [pc, #96]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80052ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052c0:	f7fd ffca 	bl	8003258 <HAL_GetTick>
 80052c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052c6:	e008      	b.n	80052da <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052c8:	f7fd ffc6 	bl	8003258 <HAL_GetTick>
 80052cc:	4602      	mov	r2, r0
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d901      	bls.n	80052da <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e057      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052da:	4b10      	ldr	r3, [pc, #64]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d0f0      	beq.n	80052c8 <HAL_RCC_OscConfig+0x478>
 80052e6:	e04f      	b.n	8005388 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052e8:	4b0c      	ldr	r3, [pc, #48]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a0b      	ldr	r2, [pc, #44]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 80052ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052f4:	f7fd ffb0 	bl	8003258 <HAL_GetTick>
 80052f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052fa:	e008      	b.n	800530e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052fc:	f7fd ffac 	bl	8003258 <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	2b02      	cmp	r3, #2
 8005308:	d901      	bls.n	800530e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e03d      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800530e:	4b03      	ldr	r3, [pc, #12]	@ (800531c <HAL_RCC_OscConfig+0x4cc>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d1f0      	bne.n	80052fc <HAL_RCC_OscConfig+0x4ac>
 800531a:	e035      	b.n	8005388 <HAL_RCC_OscConfig+0x538>
 800531c:	40023800 	.word	0x40023800
 8005320:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005324:	4b1b      	ldr	r3, [pc, #108]	@ (8005394 <HAL_RCC_OscConfig+0x544>)
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	699b      	ldr	r3, [r3, #24]
 800532e:	2b01      	cmp	r3, #1
 8005330:	d028      	beq.n	8005384 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800533c:	429a      	cmp	r2, r3
 800533e:	d121      	bne.n	8005384 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800534a:	429a      	cmp	r2, r3
 800534c:	d11a      	bne.n	8005384 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005354:	4013      	ands	r3, r2
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800535a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800535c:	4293      	cmp	r3, r2
 800535e:	d111      	bne.n	8005384 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800536a:	085b      	lsrs	r3, r3, #1
 800536c:	3b01      	subs	r3, #1
 800536e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005370:	429a      	cmp	r2, r3
 8005372:	d107      	bne.n	8005384 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800537e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005380:	429a      	cmp	r2, r3
 8005382:	d001      	beq.n	8005388 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e000      	b.n	800538a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3718      	adds	r7, #24
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	40023800 	.word	0x40023800

08005398 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b084      	sub	sp, #16
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80053a2:	2300      	movs	r3, #0
 80053a4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d101      	bne.n	80053b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e0d0      	b.n	8005552 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80053b0:	4b6a      	ldr	r3, [pc, #424]	@ (800555c <HAL_RCC_ClockConfig+0x1c4>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 030f 	and.w	r3, r3, #15
 80053b8:	683a      	ldr	r2, [r7, #0]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d910      	bls.n	80053e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053be:	4b67      	ldr	r3, [pc, #412]	@ (800555c <HAL_RCC_ClockConfig+0x1c4>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f023 020f 	bic.w	r2, r3, #15
 80053c6:	4965      	ldr	r1, [pc, #404]	@ (800555c <HAL_RCC_ClockConfig+0x1c4>)
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053ce:	4b63      	ldr	r3, [pc, #396]	@ (800555c <HAL_RCC_ClockConfig+0x1c4>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 030f 	and.w	r3, r3, #15
 80053d6:	683a      	ldr	r2, [r7, #0]
 80053d8:	429a      	cmp	r2, r3
 80053da:	d001      	beq.n	80053e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e0b8      	b.n	8005552 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0302 	and.w	r3, r3, #2
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d020      	beq.n	800542e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0304 	and.w	r3, r3, #4
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d005      	beq.n	8005404 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80053f8:	4b59      	ldr	r3, [pc, #356]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	4a58      	ldr	r2, [pc, #352]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 80053fe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005402:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 0308 	and.w	r3, r3, #8
 800540c:	2b00      	cmp	r3, #0
 800540e:	d005      	beq.n	800541c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005410:	4b53      	ldr	r3, [pc, #332]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	4a52      	ldr	r2, [pc, #328]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 8005416:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800541a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800541c:	4b50      	ldr	r3, [pc, #320]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	494d      	ldr	r1, [pc, #308]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 800542a:	4313      	orrs	r3, r2
 800542c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	d040      	beq.n	80054bc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	2b01      	cmp	r3, #1
 8005440:	d107      	bne.n	8005452 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005442:	4b47      	ldr	r3, [pc, #284]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d115      	bne.n	800547a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e07f      	b.n	8005552 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	2b02      	cmp	r3, #2
 8005458:	d107      	bne.n	800546a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800545a:	4b41      	ldr	r3, [pc, #260]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d109      	bne.n	800547a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e073      	b.n	8005552 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800546a:	4b3d      	ldr	r3, [pc, #244]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0302 	and.w	r3, r3, #2
 8005472:	2b00      	cmp	r3, #0
 8005474:	d101      	bne.n	800547a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e06b      	b.n	8005552 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800547a:	4b39      	ldr	r3, [pc, #228]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	f023 0203 	bic.w	r2, r3, #3
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	4936      	ldr	r1, [pc, #216]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 8005488:	4313      	orrs	r3, r2
 800548a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800548c:	f7fd fee4 	bl	8003258 <HAL_GetTick>
 8005490:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005492:	e00a      	b.n	80054aa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005494:	f7fd fee0 	bl	8003258 <HAL_GetTick>
 8005498:	4602      	mov	r2, r0
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	1ad3      	subs	r3, r2, r3
 800549e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d901      	bls.n	80054aa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e053      	b.n	8005552 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054aa:	4b2d      	ldr	r3, [pc, #180]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	f003 020c 	and.w	r2, r3, #12
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d1eb      	bne.n	8005494 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80054bc:	4b27      	ldr	r3, [pc, #156]	@ (800555c <HAL_RCC_ClockConfig+0x1c4>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 030f 	and.w	r3, r3, #15
 80054c4:	683a      	ldr	r2, [r7, #0]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d210      	bcs.n	80054ec <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054ca:	4b24      	ldr	r3, [pc, #144]	@ (800555c <HAL_RCC_ClockConfig+0x1c4>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f023 020f 	bic.w	r2, r3, #15
 80054d2:	4922      	ldr	r1, [pc, #136]	@ (800555c <HAL_RCC_ClockConfig+0x1c4>)
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054da:	4b20      	ldr	r3, [pc, #128]	@ (800555c <HAL_RCC_ClockConfig+0x1c4>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 030f 	and.w	r3, r3, #15
 80054e2:	683a      	ldr	r2, [r7, #0]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d001      	beq.n	80054ec <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e032      	b.n	8005552 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0304 	and.w	r3, r3, #4
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d008      	beq.n	800550a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054f8:	4b19      	ldr	r3, [pc, #100]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	68db      	ldr	r3, [r3, #12]
 8005504:	4916      	ldr	r1, [pc, #88]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 8005506:	4313      	orrs	r3, r2
 8005508:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0308 	and.w	r3, r3, #8
 8005512:	2b00      	cmp	r3, #0
 8005514:	d009      	beq.n	800552a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005516:	4b12      	ldr	r3, [pc, #72]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	691b      	ldr	r3, [r3, #16]
 8005522:	00db      	lsls	r3, r3, #3
 8005524:	490e      	ldr	r1, [pc, #56]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 8005526:	4313      	orrs	r3, r2
 8005528:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800552a:	f000 f821 	bl	8005570 <HAL_RCC_GetSysClockFreq>
 800552e:	4602      	mov	r2, r0
 8005530:	4b0b      	ldr	r3, [pc, #44]	@ (8005560 <HAL_RCC_ClockConfig+0x1c8>)
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	091b      	lsrs	r3, r3, #4
 8005536:	f003 030f 	and.w	r3, r3, #15
 800553a:	490a      	ldr	r1, [pc, #40]	@ (8005564 <HAL_RCC_ClockConfig+0x1cc>)
 800553c:	5ccb      	ldrb	r3, [r1, r3]
 800553e:	fa22 f303 	lsr.w	r3, r2, r3
 8005542:	4a09      	ldr	r2, [pc, #36]	@ (8005568 <HAL_RCC_ClockConfig+0x1d0>)
 8005544:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005546:	4b09      	ldr	r3, [pc, #36]	@ (800556c <HAL_RCC_ClockConfig+0x1d4>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4618      	mov	r0, r3
 800554c:	f7fd fe40 	bl	80031d0 <HAL_InitTick>

  return HAL_OK;
 8005550:	2300      	movs	r3, #0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3710      	adds	r7, #16
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	40023c00 	.word	0x40023c00
 8005560:	40023800 	.word	0x40023800
 8005564:	0800dc34 	.word	0x0800dc34
 8005568:	20000018 	.word	0x20000018
 800556c:	2000001c 	.word	0x2000001c

08005570 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005570:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005574:	b094      	sub	sp, #80	@ 0x50
 8005576:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005578:	2300      	movs	r3, #0
 800557a:	647b      	str	r3, [r7, #68]	@ 0x44
 800557c:	2300      	movs	r3, #0
 800557e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005580:	2300      	movs	r3, #0
 8005582:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8005584:	2300      	movs	r3, #0
 8005586:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005588:	4b79      	ldr	r3, [pc, #484]	@ (8005770 <HAL_RCC_GetSysClockFreq+0x200>)
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	f003 030c 	and.w	r3, r3, #12
 8005590:	2b08      	cmp	r3, #8
 8005592:	d00d      	beq.n	80055b0 <HAL_RCC_GetSysClockFreq+0x40>
 8005594:	2b08      	cmp	r3, #8
 8005596:	f200 80e1 	bhi.w	800575c <HAL_RCC_GetSysClockFreq+0x1ec>
 800559a:	2b00      	cmp	r3, #0
 800559c:	d002      	beq.n	80055a4 <HAL_RCC_GetSysClockFreq+0x34>
 800559e:	2b04      	cmp	r3, #4
 80055a0:	d003      	beq.n	80055aa <HAL_RCC_GetSysClockFreq+0x3a>
 80055a2:	e0db      	b.n	800575c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80055a4:	4b73      	ldr	r3, [pc, #460]	@ (8005774 <HAL_RCC_GetSysClockFreq+0x204>)
 80055a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80055a8:	e0db      	b.n	8005762 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80055aa:	4b72      	ldr	r3, [pc, #456]	@ (8005774 <HAL_RCC_GetSysClockFreq+0x204>)
 80055ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80055ae:	e0d8      	b.n	8005762 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80055b0:	4b6f      	ldr	r3, [pc, #444]	@ (8005770 <HAL_RCC_GetSysClockFreq+0x200>)
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80055b8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80055ba:	4b6d      	ldr	r3, [pc, #436]	@ (8005770 <HAL_RCC_GetSysClockFreq+0x200>)
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d063      	beq.n	800568e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055c6:	4b6a      	ldr	r3, [pc, #424]	@ (8005770 <HAL_RCC_GetSysClockFreq+0x200>)
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	099b      	lsrs	r3, r3, #6
 80055cc:	2200      	movs	r2, #0
 80055ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80055d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80055d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80055da:	2300      	movs	r3, #0
 80055dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80055de:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80055e2:	4622      	mov	r2, r4
 80055e4:	462b      	mov	r3, r5
 80055e6:	f04f 0000 	mov.w	r0, #0
 80055ea:	f04f 0100 	mov.w	r1, #0
 80055ee:	0159      	lsls	r1, r3, #5
 80055f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055f4:	0150      	lsls	r0, r2, #5
 80055f6:	4602      	mov	r2, r0
 80055f8:	460b      	mov	r3, r1
 80055fa:	4621      	mov	r1, r4
 80055fc:	1a51      	subs	r1, r2, r1
 80055fe:	6139      	str	r1, [r7, #16]
 8005600:	4629      	mov	r1, r5
 8005602:	eb63 0301 	sbc.w	r3, r3, r1
 8005606:	617b      	str	r3, [r7, #20]
 8005608:	f04f 0200 	mov.w	r2, #0
 800560c:	f04f 0300 	mov.w	r3, #0
 8005610:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005614:	4659      	mov	r1, fp
 8005616:	018b      	lsls	r3, r1, #6
 8005618:	4651      	mov	r1, sl
 800561a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800561e:	4651      	mov	r1, sl
 8005620:	018a      	lsls	r2, r1, #6
 8005622:	4651      	mov	r1, sl
 8005624:	ebb2 0801 	subs.w	r8, r2, r1
 8005628:	4659      	mov	r1, fp
 800562a:	eb63 0901 	sbc.w	r9, r3, r1
 800562e:	f04f 0200 	mov.w	r2, #0
 8005632:	f04f 0300 	mov.w	r3, #0
 8005636:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800563a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800563e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005642:	4690      	mov	r8, r2
 8005644:	4699      	mov	r9, r3
 8005646:	4623      	mov	r3, r4
 8005648:	eb18 0303 	adds.w	r3, r8, r3
 800564c:	60bb      	str	r3, [r7, #8]
 800564e:	462b      	mov	r3, r5
 8005650:	eb49 0303 	adc.w	r3, r9, r3
 8005654:	60fb      	str	r3, [r7, #12]
 8005656:	f04f 0200 	mov.w	r2, #0
 800565a:	f04f 0300 	mov.w	r3, #0
 800565e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005662:	4629      	mov	r1, r5
 8005664:	028b      	lsls	r3, r1, #10
 8005666:	4621      	mov	r1, r4
 8005668:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800566c:	4621      	mov	r1, r4
 800566e:	028a      	lsls	r2, r1, #10
 8005670:	4610      	mov	r0, r2
 8005672:	4619      	mov	r1, r3
 8005674:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005676:	2200      	movs	r2, #0
 8005678:	62bb      	str	r3, [r7, #40]	@ 0x28
 800567a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800567c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005680:	f7fb faba 	bl	8000bf8 <__aeabi_uldivmod>
 8005684:	4602      	mov	r2, r0
 8005686:	460b      	mov	r3, r1
 8005688:	4613      	mov	r3, r2
 800568a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800568c:	e058      	b.n	8005740 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800568e:	4b38      	ldr	r3, [pc, #224]	@ (8005770 <HAL_RCC_GetSysClockFreq+0x200>)
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	099b      	lsrs	r3, r3, #6
 8005694:	2200      	movs	r2, #0
 8005696:	4618      	mov	r0, r3
 8005698:	4611      	mov	r1, r2
 800569a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800569e:	623b      	str	r3, [r7, #32]
 80056a0:	2300      	movs	r3, #0
 80056a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80056a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80056a8:	4642      	mov	r2, r8
 80056aa:	464b      	mov	r3, r9
 80056ac:	f04f 0000 	mov.w	r0, #0
 80056b0:	f04f 0100 	mov.w	r1, #0
 80056b4:	0159      	lsls	r1, r3, #5
 80056b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80056ba:	0150      	lsls	r0, r2, #5
 80056bc:	4602      	mov	r2, r0
 80056be:	460b      	mov	r3, r1
 80056c0:	4641      	mov	r1, r8
 80056c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80056c6:	4649      	mov	r1, r9
 80056c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80056cc:	f04f 0200 	mov.w	r2, #0
 80056d0:	f04f 0300 	mov.w	r3, #0
 80056d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80056d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80056dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80056e0:	ebb2 040a 	subs.w	r4, r2, sl
 80056e4:	eb63 050b 	sbc.w	r5, r3, fp
 80056e8:	f04f 0200 	mov.w	r2, #0
 80056ec:	f04f 0300 	mov.w	r3, #0
 80056f0:	00eb      	lsls	r3, r5, #3
 80056f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80056f6:	00e2      	lsls	r2, r4, #3
 80056f8:	4614      	mov	r4, r2
 80056fa:	461d      	mov	r5, r3
 80056fc:	4643      	mov	r3, r8
 80056fe:	18e3      	adds	r3, r4, r3
 8005700:	603b      	str	r3, [r7, #0]
 8005702:	464b      	mov	r3, r9
 8005704:	eb45 0303 	adc.w	r3, r5, r3
 8005708:	607b      	str	r3, [r7, #4]
 800570a:	f04f 0200 	mov.w	r2, #0
 800570e:	f04f 0300 	mov.w	r3, #0
 8005712:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005716:	4629      	mov	r1, r5
 8005718:	028b      	lsls	r3, r1, #10
 800571a:	4621      	mov	r1, r4
 800571c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005720:	4621      	mov	r1, r4
 8005722:	028a      	lsls	r2, r1, #10
 8005724:	4610      	mov	r0, r2
 8005726:	4619      	mov	r1, r3
 8005728:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800572a:	2200      	movs	r2, #0
 800572c:	61bb      	str	r3, [r7, #24]
 800572e:	61fa      	str	r2, [r7, #28]
 8005730:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005734:	f7fb fa60 	bl	8000bf8 <__aeabi_uldivmod>
 8005738:	4602      	mov	r2, r0
 800573a:	460b      	mov	r3, r1
 800573c:	4613      	mov	r3, r2
 800573e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005740:	4b0b      	ldr	r3, [pc, #44]	@ (8005770 <HAL_RCC_GetSysClockFreq+0x200>)
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	0c1b      	lsrs	r3, r3, #16
 8005746:	f003 0303 	and.w	r3, r3, #3
 800574a:	3301      	adds	r3, #1
 800574c:	005b      	lsls	r3, r3, #1
 800574e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005750:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005752:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005754:	fbb2 f3f3 	udiv	r3, r2, r3
 8005758:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800575a:	e002      	b.n	8005762 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800575c:	4b05      	ldr	r3, [pc, #20]	@ (8005774 <HAL_RCC_GetSysClockFreq+0x204>)
 800575e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005760:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005762:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005764:	4618      	mov	r0, r3
 8005766:	3750      	adds	r7, #80	@ 0x50
 8005768:	46bd      	mov	sp, r7
 800576a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800576e:	bf00      	nop
 8005770:	40023800 	.word	0x40023800
 8005774:	00f42400 	.word	0x00f42400

08005778 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005778:	b480      	push	{r7}
 800577a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800577c:	4b03      	ldr	r3, [pc, #12]	@ (800578c <HAL_RCC_GetHCLKFreq+0x14>)
 800577e:	681b      	ldr	r3, [r3, #0]
}
 8005780:	4618      	mov	r0, r3
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr
 800578a:	bf00      	nop
 800578c:	20000018 	.word	0x20000018

08005790 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b088      	sub	sp, #32
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005798:	2300      	movs	r3, #0
 800579a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800579c:	2300      	movs	r3, #0
 800579e:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 80057a0:	2300      	movs	r3, #0
 80057a2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80057a4:	2300      	movs	r3, #0
 80057a6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 0301 	and.w	r3, r3, #1
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d012      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80057b4:	4b65      	ldr	r3, [pc, #404]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	4a64      	ldr	r2, [pc, #400]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80057ba:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80057be:	6093      	str	r3, [r2, #8]
 80057c0:	4b62      	ldr	r3, [pc, #392]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80057c2:	689a      	ldr	r2, [r3, #8]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c8:	4960      	ldr	r1, [pc, #384]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80057ca:	4313      	orrs	r3, r2
 80057cc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d101      	bne.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 80057d6:	2301      	movs	r3, #1
 80057d8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d017      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80057e6:	4b59      	ldr	r3, [pc, #356]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80057e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057ec:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057f4:	4955      	ldr	r1, [pc, #340]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005800:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005804:	d101      	bne.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8005806:	2301      	movs	r3, #1
 8005808:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800580e:	2b00      	cmp	r3, #0
 8005810:	d101      	bne.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8005812:	2301      	movs	r3, #1
 8005814:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800581e:	2b00      	cmp	r3, #0
 8005820:	d017      	beq.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005822:	4b4a      	ldr	r3, [pc, #296]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005824:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005828:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005830:	4946      	ldr	r1, [pc, #280]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005832:	4313      	orrs	r3, r2
 8005834:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800583c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005840:	d101      	bne.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8005842:	2301      	movs	r3, #1
 8005844:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 800584e:	2301      	movs	r3, #1
 8005850:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0320 	and.w	r3, r3, #32
 800585a:	2b00      	cmp	r3, #0
 800585c:	f000 808b 	beq.w	8005976 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005860:	4b3a      	ldr	r3, [pc, #232]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005864:	4a39      	ldr	r2, [pc, #228]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800586a:	6413      	str	r3, [r2, #64]	@ 0x40
 800586c:	4b37      	ldr	r3, [pc, #220]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800586e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005874:	60fb      	str	r3, [r7, #12]
 8005876:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005878:	4b35      	ldr	r3, [pc, #212]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a34      	ldr	r2, [pc, #208]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800587e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005882:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005884:	f7fd fce8 	bl	8003258 <HAL_GetTick>
 8005888:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800588a:	e008      	b.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800588c:	f7fd fce4 	bl	8003258 <HAL_GetTick>
 8005890:	4602      	mov	r2, r0
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	1ad3      	subs	r3, r2, r3
 8005896:	2b64      	cmp	r3, #100	@ 0x64
 8005898:	d901      	bls.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	e2bc      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800589e:	4b2c      	ldr	r3, [pc, #176]	@ (8005950 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d0f0      	beq.n	800588c <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80058aa:	4b28      	ldr	r3, [pc, #160]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058b2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d035      	beq.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058c2:	693a      	ldr	r2, [r7, #16]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d02e      	beq.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80058c8:	4b20      	ldr	r3, [pc, #128]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058d0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80058d2:	4b1e      	ldr	r3, [pc, #120]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058d6:	4a1d      	ldr	r2, [pc, #116]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058dc:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80058de:	4b1b      	ldr	r3, [pc, #108]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058e2:	4a1a      	ldr	r2, [pc, #104]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058e8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80058ea:	4a18      	ldr	r2, [pc, #96]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80058f0:	4b16      	ldr	r3, [pc, #88]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058f4:	f003 0301 	and.w	r3, r3, #1
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d114      	bne.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058fc:	f7fd fcac 	bl	8003258 <HAL_GetTick>
 8005900:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005902:	e00a      	b.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005904:	f7fd fca8 	bl	8003258 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005912:	4293      	cmp	r3, r2
 8005914:	d901      	bls.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8005916:	2303      	movs	r3, #3
 8005918:	e27e      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800591a:	4b0c      	ldr	r3, [pc, #48]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800591c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800591e:	f003 0302 	and.w	r3, r3, #2
 8005922:	2b00      	cmp	r3, #0
 8005924:	d0ee      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800592a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800592e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005932:	d111      	bne.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8005934:	4b05      	ldr	r3, [pc, #20]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8005940:	4b04      	ldr	r3, [pc, #16]	@ (8005954 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005942:	400b      	ands	r3, r1
 8005944:	4901      	ldr	r1, [pc, #4]	@ (800594c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005946:	4313      	orrs	r3, r2
 8005948:	608b      	str	r3, [r1, #8]
 800594a:	e00b      	b.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800594c:	40023800 	.word	0x40023800
 8005950:	40007000 	.word	0x40007000
 8005954:	0ffffcff 	.word	0x0ffffcff
 8005958:	4ba4      	ldr	r3, [pc, #656]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	4aa3      	ldr	r2, [pc, #652]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800595e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005962:	6093      	str	r3, [r2, #8]
 8005964:	4ba1      	ldr	r3, [pc, #644]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005966:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800596c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005970:	499e      	ldr	r1, [pc, #632]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005972:	4313      	orrs	r3, r2
 8005974:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0310 	and.w	r3, r3, #16
 800597e:	2b00      	cmp	r3, #0
 8005980:	d010      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005982:	4b9a      	ldr	r3, [pc, #616]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005984:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005988:	4a98      	ldr	r2, [pc, #608]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800598a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800598e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005992:	4b96      	ldr	r3, [pc, #600]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005994:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800599c:	4993      	ldr	r1, [pc, #588]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d00a      	beq.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059b0:	4b8e      	ldr	r3, [pc, #568]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80059b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059b6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059be:	498b      	ldr	r1, [pc, #556]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d00a      	beq.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80059d2:	4b86      	ldr	r3, [pc, #536]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80059d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059e0:	4982      	ldr	r1, [pc, #520]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80059e2:	4313      	orrs	r3, r2
 80059e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d00a      	beq.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80059f4:	4b7d      	ldr	r3, [pc, #500]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80059f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a02:	497a      	ldr	r1, [pc, #488]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a04:	4313      	orrs	r3, r2
 8005a06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00a      	beq.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005a16:	4b75      	ldr	r3, [pc, #468]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a1c:	f023 0203 	bic.w	r2, r3, #3
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a24:	4971      	ldr	r1, [pc, #452]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d00a      	beq.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a38:	4b6c      	ldr	r3, [pc, #432]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a3e:	f023 020c 	bic.w	r2, r3, #12
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a46:	4969      	ldr	r1, [pc, #420]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d00a      	beq.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005a5a:	4b64      	ldr	r3, [pc, #400]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a60:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a68:	4960      	ldr	r1, [pc, #384]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d00a      	beq.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005a7c:	4b5b      	ldr	r3, [pc, #364]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a82:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a8a:	4958      	ldr	r1, [pc, #352]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00a      	beq.n	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005a9e:	4b53      	ldr	r3, [pc, #332]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aa4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aac:	494f      	ldr	r1, [pc, #316]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d00a      	beq.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005ac0:	4b4a      	ldr	r3, [pc, #296]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ac6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ace:	4947      	ldr	r1, [pc, #284]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d00a      	beq.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005ae2:	4b42      	ldr	r3, [pc, #264]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ae8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005af0:	493e      	ldr	r1, [pc, #248]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005af2:	4313      	orrs	r3, r2
 8005af4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d00a      	beq.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005b04:	4b39      	ldr	r3, [pc, #228]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b0a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b12:	4936      	ldr	r1, [pc, #216]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b14:	4313      	orrs	r3, r2
 8005b16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d011      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005b26:	4b31      	ldr	r3, [pc, #196]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b2c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b34:	492d      	ldr	r1, [pc, #180]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b36:	4313      	orrs	r3, r2
 8005b38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b44:	d101      	bne.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8005b46:	2301      	movs	r3, #1
 8005b48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d00a      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b56:	4b25      	ldr	r3, [pc, #148]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b5c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b64:	4921      	ldr	r1, [pc, #132]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b66:	4313      	orrs	r3, r2
 8005b68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d00a      	beq.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005b78:	4b1c      	ldr	r3, [pc, #112]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b7e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b86:	4919      	ldr	r1, [pc, #100]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00a      	beq.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005b9a:	4b14      	ldr	r3, [pc, #80]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ba0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ba8:	4910      	ldr	r1, [pc, #64]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005baa:	4313      	orrs	r3, r2
 8005bac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005bb0:	69fb      	ldr	r3, [r7, #28]
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d006      	beq.n	8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	f000 809d 	beq.w	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005bc4:	4b09      	ldr	r3, [pc, #36]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a08      	ldr	r2, [pc, #32]	@ (8005bec <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005bca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bd0:	f7fd fb42 	bl	8003258 <HAL_GetTick>
 8005bd4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005bd6:	e00b      	b.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005bd8:	f7fd fb3e 	bl	8003258 <HAL_GetTick>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	2b64      	cmp	r3, #100	@ 0x64
 8005be4:	d904      	bls.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005be6:	2303      	movs	r3, #3
 8005be8:	e116      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8005bea:	bf00      	nop
 8005bec:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005bf0:	4b8b      	ldr	r3, [pc, #556]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d1ed      	bne.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 0301 	and.w	r3, r3, #1
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d017      	beq.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d113      	bne.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005c10:	4b83      	ldr	r3, [pc, #524]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005c12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c16:	0e1b      	lsrs	r3, r3, #24
 8005c18:	f003 030f 	and.w	r3, r3, #15
 8005c1c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	019a      	lsls	r2, r3, #6
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	061b      	lsls	r3, r3, #24
 8005c28:	431a      	orrs	r2, r3
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	071b      	lsls	r3, r3, #28
 8005c30:	497b      	ldr	r1, [pc, #492]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005c32:	4313      	orrs	r3, r2
 8005c34:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d004      	beq.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c4c:	d00a      	beq.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d024      	beq.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c62:	d11f      	bne.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005c64:	4b6e      	ldr	r3, [pc, #440]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005c66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c6a:	0f1b      	lsrs	r3, r3, #28
 8005c6c:	f003 0307 	and.w	r3, r3, #7
 8005c70:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	019a      	lsls	r2, r3, #6
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	061b      	lsls	r3, r3, #24
 8005c7e:	431a      	orrs	r2, r3
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	071b      	lsls	r3, r3, #28
 8005c84:	4966      	ldr	r1, [pc, #408]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005c86:	4313      	orrs	r3, r2
 8005c88:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005c8c:	4b64      	ldr	r3, [pc, #400]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005c8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005c92:	f023 021f 	bic.w	r2, r3, #31
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	69db      	ldr	r3, [r3, #28]
 8005c9a:	3b01      	subs	r3, #1
 8005c9c:	4960      	ldr	r1, [pc, #384]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d00d      	beq.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	019a      	lsls	r2, r3, #6
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	061b      	lsls	r3, r3, #24
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	071b      	lsls	r3, r3, #28
 8005cc4:	4956      	ldr	r1, [pc, #344]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005ccc:	4b54      	ldr	r3, [pc, #336]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a53      	ldr	r2, [pc, #332]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005cd2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005cd6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cd8:	f7fd fabe 	bl	8003258 <HAL_GetTick>
 8005cdc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005cde:	e008      	b.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005ce0:	f7fd faba 	bl	8003258 <HAL_GetTick>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	1ad3      	subs	r3, r2, r3
 8005cea:	2b64      	cmp	r3, #100	@ 0x64
 8005cec:	d901      	bls.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	e092      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005cf2:	4b4b      	ldr	r3, [pc, #300]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d0f0      	beq.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005cfe:	69bb      	ldr	r3, [r7, #24]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	f040 8088 	bne.w	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005d06:	4b46      	ldr	r3, [pc, #280]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a45      	ldr	r2, [pc, #276]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d12:	f7fd faa1 	bl	8003258 <HAL_GetTick>
 8005d16:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005d18:	e008      	b.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005d1a:	f7fd fa9d 	bl	8003258 <HAL_GetTick>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	1ad3      	subs	r3, r2, r3
 8005d24:	2b64      	cmp	r3, #100	@ 0x64
 8005d26:	d901      	bls.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d28:	2303      	movs	r3, #3
 8005d2a:	e075      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005d2c:	4b3c      	ldr	r3, [pc, #240]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d38:	d0ef      	beq.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d003      	beq.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d009      	beq.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d024      	beq.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d120      	bne.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005d62:	4b2f      	ldr	r3, [pc, #188]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d68:	0c1b      	lsrs	r3, r3, #16
 8005d6a:	f003 0303 	and.w	r3, r3, #3
 8005d6e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	691b      	ldr	r3, [r3, #16]
 8005d74:	019a      	lsls	r2, r3, #6
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	041b      	lsls	r3, r3, #16
 8005d7a:	431a      	orrs	r2, r3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	695b      	ldr	r3, [r3, #20]
 8005d80:	061b      	lsls	r3, r3, #24
 8005d82:	4927      	ldr	r1, [pc, #156]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d84:	4313      	orrs	r3, r2
 8005d86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005d8a:	4b25      	ldr	r3, [pc, #148]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d90:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a1b      	ldr	r3, [r3, #32]
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	021b      	lsls	r3, r3, #8
 8005d9c:	4920      	ldr	r1, [pc, #128]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d018      	beq.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005db4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005db8:	d113      	bne.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005dba:	4b19      	ldr	r3, [pc, #100]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dc0:	0e1b      	lsrs	r3, r3, #24
 8005dc2:	f003 030f 	and.w	r3, r3, #15
 8005dc6:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	691b      	ldr	r3, [r3, #16]
 8005dcc:	019a      	lsls	r2, r3, #6
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	699b      	ldr	r3, [r3, #24]
 8005dd2:	041b      	lsls	r3, r3, #16
 8005dd4:	431a      	orrs	r2, r3
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	061b      	lsls	r3, r3, #24
 8005dda:	4911      	ldr	r1, [pc, #68]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005de2:	4b0f      	ldr	r3, [pc, #60]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a0e      	ldr	r2, [pc, #56]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005de8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005dec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dee:	f7fd fa33 	bl	8003258 <HAL_GetTick>
 8005df2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005df4:	e008      	b.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005df6:	f7fd fa2f 	bl	8003258 <HAL_GetTick>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	1ad3      	subs	r3, r2, r3
 8005e00:	2b64      	cmp	r3, #100	@ 0x64
 8005e02:	d901      	bls.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e04:	2303      	movs	r3, #3
 8005e06:	e007      	b.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005e08:	4b05      	ldr	r3, [pc, #20]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e14:	d1ef      	bne.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8005e16:	2300      	movs	r3, #0
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	3720      	adds	r7, #32
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bd80      	pop	{r7, pc}
 8005e20:	40023800 	.word	0x40023800

08005e24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d101      	bne.n	8005e36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e09d      	b.n	8005f72 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d108      	bne.n	8005e50 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e46:	d009      	beq.n	8005e5c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	61da      	str	r2, [r3, #28]
 8005e4e:	e005      	b.n	8005e5c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d106      	bne.n	8005e7c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f7fc ffc0 	bl	8002dfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2202      	movs	r2, #2
 8005e80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e92:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005e9c:	d902      	bls.n	8005ea4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	60fb      	str	r3, [r7, #12]
 8005ea2:	e002      	b.n	8005eaa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005ea4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ea8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	68db      	ldr	r3, [r3, #12]
 8005eae:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005eb2:	d007      	beq.n	8005ec4 <HAL_SPI_Init+0xa0>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ebc:	d002      	beq.n	8005ec4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005ed4:	431a      	orrs	r2, r3
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	f003 0302 	and.w	r3, r3, #2
 8005ede:	431a      	orrs	r2, r3
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	695b      	ldr	r3, [r3, #20]
 8005ee4:	f003 0301 	and.w	r3, r3, #1
 8005ee8:	431a      	orrs	r2, r3
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ef2:	431a      	orrs	r2, r3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	69db      	ldr	r3, [r3, #28]
 8005ef8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005efc:	431a      	orrs	r2, r3
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6a1b      	ldr	r3, [r3, #32]
 8005f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f06:	ea42 0103 	orr.w	r1, r2, r3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f0e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	430a      	orrs	r2, r1
 8005f18:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	0c1b      	lsrs	r3, r3, #16
 8005f20:	f003 0204 	and.w	r2, r3, #4
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f28:	f003 0310 	and.w	r3, r3, #16
 8005f2c:	431a      	orrs	r2, r3
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f32:	f003 0308 	and.w	r3, r3, #8
 8005f36:	431a      	orrs	r2, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005f40:	ea42 0103 	orr.w	r1, r2, r3
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	430a      	orrs	r2, r1
 8005f50:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	69da      	ldr	r2, [r3, #28]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f60:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2200      	movs	r2, #0
 8005f66:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005f70:	2300      	movs	r3, #0
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3710      	adds	r7, #16
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}

08005f7a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f7a:	b580      	push	{r7, lr}
 8005f7c:	b088      	sub	sp, #32
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	60f8      	str	r0, [r7, #12]
 8005f82:	60b9      	str	r1, [r7, #8]
 8005f84:	603b      	str	r3, [r7, #0]
 8005f86:	4613      	mov	r3, r2
 8005f88:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f8a:	f7fd f965 	bl	8003258 <HAL_GetTick>
 8005f8e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005f90:	88fb      	ldrh	r3, [r7, #6]
 8005f92:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d001      	beq.n	8005fa4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005fa0:	2302      	movs	r3, #2
 8005fa2:	e15c      	b.n	800625e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d002      	beq.n	8005fb0 <HAL_SPI_Transmit+0x36>
 8005faa:	88fb      	ldrh	r3, [r7, #6]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d101      	bne.n	8005fb4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e154      	b.n	800625e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d101      	bne.n	8005fc2 <HAL_SPI_Transmit+0x48>
 8005fbe:	2302      	movs	r3, #2
 8005fc0:	e14d      	b.n	800625e <HAL_SPI_Transmit+0x2e4>
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2203      	movs	r2, #3
 8005fce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	68ba      	ldr	r2, [r7, #8]
 8005fdc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	88fa      	ldrh	r2, [r7, #6]
 8005fe2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	88fa      	ldrh	r2, [r7, #6]
 8005fe8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2200      	movs	r2, #0
 8005fee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2200      	movs	r2, #0
 8006004:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2200      	movs	r2, #0
 800600a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006014:	d10f      	bne.n	8006036 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006024:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006034:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006040:	2b40      	cmp	r3, #64	@ 0x40
 8006042:	d007      	beq.n	8006054 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006052:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	68db      	ldr	r3, [r3, #12]
 8006058:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800605c:	d952      	bls.n	8006104 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d002      	beq.n	800606c <HAL_SPI_Transmit+0xf2>
 8006066:	8b7b      	ldrh	r3, [r7, #26]
 8006068:	2b01      	cmp	r3, #1
 800606a:	d145      	bne.n	80060f8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006070:	881a      	ldrh	r2, [r3, #0]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800607c:	1c9a      	adds	r2, r3, #2
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006086:	b29b      	uxth	r3, r3
 8006088:	3b01      	subs	r3, #1
 800608a:	b29a      	uxth	r2, r3
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006090:	e032      	b.n	80060f8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	f003 0302 	and.w	r3, r3, #2
 800609c:	2b02      	cmp	r3, #2
 800609e:	d112      	bne.n	80060c6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060a4:	881a      	ldrh	r2, [r3, #0]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060b0:	1c9a      	adds	r2, r3, #2
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	3b01      	subs	r3, #1
 80060be:	b29a      	uxth	r2, r3
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80060c4:	e018      	b.n	80060f8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060c6:	f7fd f8c7 	bl	8003258 <HAL_GetTick>
 80060ca:	4602      	mov	r2, r0
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	683a      	ldr	r2, [r7, #0]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d803      	bhi.n	80060de <HAL_SPI_Transmit+0x164>
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060dc:	d102      	bne.n	80060e4 <HAL_SPI_Transmit+0x16a>
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d109      	bne.n	80060f8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2201      	movs	r2, #1
 80060e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80060f4:	2303      	movs	r3, #3
 80060f6:	e0b2      	b.n	800625e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d1c7      	bne.n	8006092 <HAL_SPI_Transmit+0x118>
 8006102:	e083      	b.n	800620c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d002      	beq.n	8006112 <HAL_SPI_Transmit+0x198>
 800610c:	8b7b      	ldrh	r3, [r7, #26]
 800610e:	2b01      	cmp	r3, #1
 8006110:	d177      	bne.n	8006202 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006116:	b29b      	uxth	r3, r3
 8006118:	2b01      	cmp	r3, #1
 800611a:	d912      	bls.n	8006142 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006120:	881a      	ldrh	r2, [r3, #0]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800612c:	1c9a      	adds	r2, r3, #2
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006136:	b29b      	uxth	r3, r3
 8006138:	3b02      	subs	r3, #2
 800613a:	b29a      	uxth	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006140:	e05f      	b.n	8006202 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	330c      	adds	r3, #12
 800614c:	7812      	ldrb	r2, [r2, #0]
 800614e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006154:	1c5a      	adds	r2, r3, #1
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800615e:	b29b      	uxth	r3, r3
 8006160:	3b01      	subs	r3, #1
 8006162:	b29a      	uxth	r2, r3
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006168:	e04b      	b.n	8006202 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f003 0302 	and.w	r3, r3, #2
 8006174:	2b02      	cmp	r3, #2
 8006176:	d12b      	bne.n	80061d0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800617c:	b29b      	uxth	r3, r3
 800617e:	2b01      	cmp	r3, #1
 8006180:	d912      	bls.n	80061a8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006186:	881a      	ldrh	r2, [r3, #0]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006192:	1c9a      	adds	r2, r3, #2
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800619c:	b29b      	uxth	r3, r3
 800619e:	3b02      	subs	r3, #2
 80061a0:	b29a      	uxth	r2, r3
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80061a6:	e02c      	b.n	8006202 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	330c      	adds	r3, #12
 80061b2:	7812      	ldrb	r2, [r2, #0]
 80061b4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ba:	1c5a      	adds	r2, r3, #1
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	3b01      	subs	r3, #1
 80061c8:	b29a      	uxth	r2, r3
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80061ce:	e018      	b.n	8006202 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061d0:	f7fd f842 	bl	8003258 <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	683a      	ldr	r2, [r7, #0]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d803      	bhi.n	80061e8 <HAL_SPI_Transmit+0x26e>
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e6:	d102      	bne.n	80061ee <HAL_SPI_Transmit+0x274>
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d109      	bne.n	8006202 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80061fe:	2303      	movs	r3, #3
 8006200:	e02d      	b.n	800625e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006206:	b29b      	uxth	r3, r3
 8006208:	2b00      	cmp	r3, #0
 800620a:	d1ae      	bne.n	800616a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800620c:	69fa      	ldr	r2, [r7, #28]
 800620e:	6839      	ldr	r1, [r7, #0]
 8006210:	68f8      	ldr	r0, [r7, #12]
 8006212:	f000 fd19 	bl	8006c48 <SPI_EndRxTxTransaction>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d002      	beq.n	8006222 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2220      	movs	r2, #32
 8006220:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d10a      	bne.n	8006240 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800622a:	2300      	movs	r3, #0
 800622c:	617b      	str	r3, [r7, #20]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	617b      	str	r3, [r7, #20]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	617b      	str	r3, [r7, #20]
 800623e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006254:	2b00      	cmp	r3, #0
 8006256:	d001      	beq.n	800625c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006258:	2301      	movs	r3, #1
 800625a:	e000      	b.n	800625e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800625c:	2300      	movs	r3, #0
  }
}
 800625e:	4618      	mov	r0, r3
 8006260:	3720      	adds	r7, #32
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}

08006266 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006266:	b580      	push	{r7, lr}
 8006268:	b088      	sub	sp, #32
 800626a:	af02      	add	r7, sp, #8
 800626c:	60f8      	str	r0, [r7, #12]
 800626e:	60b9      	str	r1, [r7, #8]
 8006270:	603b      	str	r3, [r7, #0]
 8006272:	4613      	mov	r3, r2
 8006274:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800627c:	b2db      	uxtb	r3, r3
 800627e:	2b01      	cmp	r3, #1
 8006280:	d001      	beq.n	8006286 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006282:	2302      	movs	r3, #2
 8006284:	e123      	b.n	80064ce <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d002      	beq.n	8006292 <HAL_SPI_Receive+0x2c>
 800628c:	88fb      	ldrh	r3, [r7, #6]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d101      	bne.n	8006296 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e11b      	b.n	80064ce <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800629e:	d112      	bne.n	80062c6 <HAL_SPI_Receive+0x60>
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d10e      	bne.n	80062c6 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2204      	movs	r2, #4
 80062ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80062b0:	88fa      	ldrh	r2, [r7, #6]
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	9300      	str	r3, [sp, #0]
 80062b6:	4613      	mov	r3, r2
 80062b8:	68ba      	ldr	r2, [r7, #8]
 80062ba:	68b9      	ldr	r1, [r7, #8]
 80062bc:	68f8      	ldr	r0, [r7, #12]
 80062be:	f000 f90a 	bl	80064d6 <HAL_SPI_TransmitReceive>
 80062c2:	4603      	mov	r3, r0
 80062c4:	e103      	b.n	80064ce <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80062c6:	f7fc ffc7 	bl	8003258 <HAL_GetTick>
 80062ca:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d101      	bne.n	80062da <HAL_SPI_Receive+0x74>
 80062d6:	2302      	movs	r3, #2
 80062d8:	e0f9      	b.n	80064ce <HAL_SPI_Receive+0x268>
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2201      	movs	r2, #1
 80062de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2204      	movs	r2, #4
 80062e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2200      	movs	r2, #0
 80062ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	68ba      	ldr	r2, [r7, #8]
 80062f4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	88fa      	ldrh	r2, [r7, #6]
 80062fa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	88fa      	ldrh	r2, [r7, #6]
 8006302:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2200      	movs	r2, #0
 800630a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2200      	movs	r2, #0
 8006310:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2200      	movs	r2, #0
 8006316:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2200      	movs	r2, #0
 800631c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2200      	movs	r2, #0
 8006322:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800632c:	d908      	bls.n	8006340 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	685a      	ldr	r2, [r3, #4]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800633c:	605a      	str	r2, [r3, #4]
 800633e:	e007      	b.n	8006350 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	685a      	ldr	r2, [r3, #4]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800634e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006358:	d10f      	bne.n	800637a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006368:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006378:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006384:	2b40      	cmp	r3, #64	@ 0x40
 8006386:	d007      	beq.n	8006398 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006396:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80063a0:	d875      	bhi.n	800648e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80063a2:	e037      	b.n	8006414 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d117      	bne.n	80063e2 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f103 020c 	add.w	r2, r3, #12
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063be:	7812      	ldrb	r2, [r2, #0]
 80063c0:	b2d2      	uxtb	r2, r2
 80063c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063c8:	1c5a      	adds	r2, r3, #1
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80063d4:	b29b      	uxth	r3, r3
 80063d6:	3b01      	subs	r3, #1
 80063d8:	b29a      	uxth	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80063e0:	e018      	b.n	8006414 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063e2:	f7fc ff39 	bl	8003258 <HAL_GetTick>
 80063e6:	4602      	mov	r2, r0
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	1ad3      	subs	r3, r2, r3
 80063ec:	683a      	ldr	r2, [r7, #0]
 80063ee:	429a      	cmp	r2, r3
 80063f0:	d803      	bhi.n	80063fa <HAL_SPI_Receive+0x194>
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063f8:	d102      	bne.n	8006400 <HAL_SPI_Receive+0x19a>
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d109      	bne.n	8006414 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006410:	2303      	movs	r3, #3
 8006412:	e05c      	b.n	80064ce <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800641a:	b29b      	uxth	r3, r3
 800641c:	2b00      	cmp	r3, #0
 800641e:	d1c1      	bne.n	80063a4 <HAL_SPI_Receive+0x13e>
 8006420:	e03b      	b.n	800649a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	f003 0301 	and.w	r3, r3, #1
 800642c:	2b01      	cmp	r3, #1
 800642e:	d115      	bne.n	800645c <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	68da      	ldr	r2, [r3, #12]
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800643a:	b292      	uxth	r2, r2
 800643c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006442:	1c9a      	adds	r2, r3, #2
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800644e:	b29b      	uxth	r3, r3
 8006450:	3b01      	subs	r3, #1
 8006452:	b29a      	uxth	r2, r3
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800645a:	e018      	b.n	800648e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800645c:	f7fc fefc 	bl	8003258 <HAL_GetTick>
 8006460:	4602      	mov	r2, r0
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	683a      	ldr	r2, [r7, #0]
 8006468:	429a      	cmp	r2, r3
 800646a:	d803      	bhi.n	8006474 <HAL_SPI_Receive+0x20e>
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006472:	d102      	bne.n	800647a <HAL_SPI_Receive+0x214>
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d109      	bne.n	800648e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2201      	movs	r2, #1
 800647e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2200      	movs	r2, #0
 8006486:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800648a:	2303      	movs	r3, #3
 800648c:	e01f      	b.n	80064ce <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006494:	b29b      	uxth	r3, r3
 8006496:	2b00      	cmp	r3, #0
 8006498:	d1c3      	bne.n	8006422 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800649a:	697a      	ldr	r2, [r7, #20]
 800649c:	6839      	ldr	r1, [r7, #0]
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f000 fb56 	bl	8006b50 <SPI_EndRxTransaction>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d002      	beq.n	80064b0 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2220      	movs	r2, #32
 80064ae:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d001      	beq.n	80064cc <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	e000      	b.n	80064ce <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80064cc:	2300      	movs	r3, #0
  }
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3718      	adds	r7, #24
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}

080064d6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80064d6:	b580      	push	{r7, lr}
 80064d8:	b08a      	sub	sp, #40	@ 0x28
 80064da:	af00      	add	r7, sp, #0
 80064dc:	60f8      	str	r0, [r7, #12]
 80064de:	60b9      	str	r1, [r7, #8]
 80064e0:	607a      	str	r2, [r7, #4]
 80064e2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80064e4:	2301      	movs	r3, #1
 80064e6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064e8:	f7fc feb6 	bl	8003258 <HAL_GetTick>
 80064ec:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80064f4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80064fc:	887b      	ldrh	r3, [r7, #2]
 80064fe:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006500:	887b      	ldrh	r3, [r7, #2]
 8006502:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006504:	7ffb      	ldrb	r3, [r7, #31]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d00c      	beq.n	8006524 <HAL_SPI_TransmitReceive+0x4e>
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006510:	d106      	bne.n	8006520 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d102      	bne.n	8006520 <HAL_SPI_TransmitReceive+0x4a>
 800651a:	7ffb      	ldrb	r3, [r7, #31]
 800651c:	2b04      	cmp	r3, #4
 800651e:	d001      	beq.n	8006524 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006520:	2302      	movs	r3, #2
 8006522:	e1f3      	b.n	800690c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d005      	beq.n	8006536 <HAL_SPI_TransmitReceive+0x60>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d002      	beq.n	8006536 <HAL_SPI_TransmitReceive+0x60>
 8006530:	887b      	ldrh	r3, [r7, #2]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d101      	bne.n	800653a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e1e8      	b.n	800690c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006540:	2b01      	cmp	r3, #1
 8006542:	d101      	bne.n	8006548 <HAL_SPI_TransmitReceive+0x72>
 8006544:	2302      	movs	r3, #2
 8006546:	e1e1      	b.n	800690c <HAL_SPI_TransmitReceive+0x436>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006556:	b2db      	uxtb	r3, r3
 8006558:	2b04      	cmp	r3, #4
 800655a:	d003      	beq.n	8006564 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2205      	movs	r2, #5
 8006560:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2200      	movs	r2, #0
 8006568:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	887a      	ldrh	r2, [r7, #2]
 8006574:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	887a      	ldrh	r2, [r7, #2]
 800657c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	68ba      	ldr	r2, [r7, #8]
 8006584:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	887a      	ldrh	r2, [r7, #2]
 800658a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	887a      	ldrh	r2, [r7, #2]
 8006590:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2200      	movs	r2, #0
 8006596:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	68db      	ldr	r3, [r3, #12]
 80065a2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80065a6:	d802      	bhi.n	80065ae <HAL_SPI_TransmitReceive+0xd8>
 80065a8:	8abb      	ldrh	r3, [r7, #20]
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d908      	bls.n	80065c0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	685a      	ldr	r2, [r3, #4]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80065bc:	605a      	str	r2, [r3, #4]
 80065be:	e007      	b.n	80065d0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80065ce:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065da:	2b40      	cmp	r3, #64	@ 0x40
 80065dc:	d007      	beq.n	80065ee <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80065f6:	f240 8083 	bls.w	8006700 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d002      	beq.n	8006608 <HAL_SPI_TransmitReceive+0x132>
 8006602:	8afb      	ldrh	r3, [r7, #22]
 8006604:	2b01      	cmp	r3, #1
 8006606:	d16f      	bne.n	80066e8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800660c:	881a      	ldrh	r2, [r3, #0]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006618:	1c9a      	adds	r2, r3, #2
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006622:	b29b      	uxth	r3, r3
 8006624:	3b01      	subs	r3, #1
 8006626:	b29a      	uxth	r2, r3
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800662c:	e05c      	b.n	80066e8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	f003 0302 	and.w	r3, r3, #2
 8006638:	2b02      	cmp	r3, #2
 800663a:	d11b      	bne.n	8006674 <HAL_SPI_TransmitReceive+0x19e>
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006640:	b29b      	uxth	r3, r3
 8006642:	2b00      	cmp	r3, #0
 8006644:	d016      	beq.n	8006674 <HAL_SPI_TransmitReceive+0x19e>
 8006646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006648:	2b01      	cmp	r3, #1
 800664a:	d113      	bne.n	8006674 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006650:	881a      	ldrh	r2, [r3, #0]
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800665c:	1c9a      	adds	r2, r3, #2
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006666:	b29b      	uxth	r3, r3
 8006668:	3b01      	subs	r3, #1
 800666a:	b29a      	uxth	r2, r3
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006670:	2300      	movs	r3, #0
 8006672:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 0301 	and.w	r3, r3, #1
 800667e:	2b01      	cmp	r3, #1
 8006680:	d11c      	bne.n	80066bc <HAL_SPI_TransmitReceive+0x1e6>
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006688:	b29b      	uxth	r3, r3
 800668a:	2b00      	cmp	r3, #0
 800668c:	d016      	beq.n	80066bc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	68da      	ldr	r2, [r3, #12]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006698:	b292      	uxth	r2, r2
 800669a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066a0:	1c9a      	adds	r2, r3, #2
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	3b01      	subs	r3, #1
 80066b0:	b29a      	uxth	r2, r3
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80066b8:	2301      	movs	r3, #1
 80066ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80066bc:	f7fc fdcc 	bl	8003258 <HAL_GetTick>
 80066c0:	4602      	mov	r2, r0
 80066c2:	6a3b      	ldr	r3, [r7, #32]
 80066c4:	1ad3      	subs	r3, r2, r3
 80066c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d80d      	bhi.n	80066e8 <HAL_SPI_TransmitReceive+0x212>
 80066cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066d2:	d009      	beq.n	80066e8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80066e4:	2303      	movs	r3, #3
 80066e6:	e111      	b.n	800690c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d19d      	bne.n	800662e <HAL_SPI_TransmitReceive+0x158>
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d197      	bne.n	800662e <HAL_SPI_TransmitReceive+0x158>
 80066fe:	e0e5      	b.n	80068cc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d003      	beq.n	8006710 <HAL_SPI_TransmitReceive+0x23a>
 8006708:	8afb      	ldrh	r3, [r7, #22]
 800670a:	2b01      	cmp	r3, #1
 800670c:	f040 80d1 	bne.w	80068b2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006714:	b29b      	uxth	r3, r3
 8006716:	2b01      	cmp	r3, #1
 8006718:	d912      	bls.n	8006740 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800671e:	881a      	ldrh	r2, [r3, #0]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800672a:	1c9a      	adds	r2, r3, #2
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006734:	b29b      	uxth	r3, r3
 8006736:	3b02      	subs	r3, #2
 8006738:	b29a      	uxth	r2, r3
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800673e:	e0b8      	b.n	80068b2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	330c      	adds	r3, #12
 800674a:	7812      	ldrb	r2, [r2, #0]
 800674c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006752:	1c5a      	adds	r2, r3, #1
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800675c:	b29b      	uxth	r3, r3
 800675e:	3b01      	subs	r3, #1
 8006760:	b29a      	uxth	r2, r3
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006766:	e0a4      	b.n	80068b2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	f003 0302 	and.w	r3, r3, #2
 8006772:	2b02      	cmp	r3, #2
 8006774:	d134      	bne.n	80067e0 <HAL_SPI_TransmitReceive+0x30a>
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800677a:	b29b      	uxth	r3, r3
 800677c:	2b00      	cmp	r3, #0
 800677e:	d02f      	beq.n	80067e0 <HAL_SPI_TransmitReceive+0x30a>
 8006780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006782:	2b01      	cmp	r3, #1
 8006784:	d12c      	bne.n	80067e0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800678a:	b29b      	uxth	r3, r3
 800678c:	2b01      	cmp	r3, #1
 800678e:	d912      	bls.n	80067b6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006794:	881a      	ldrh	r2, [r3, #0]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067a0:	1c9a      	adds	r2, r3, #2
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	3b02      	subs	r3, #2
 80067ae:	b29a      	uxth	r2, r3
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80067b4:	e012      	b.n	80067dc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	330c      	adds	r3, #12
 80067c0:	7812      	ldrb	r2, [r2, #0]
 80067c2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c8:	1c5a      	adds	r2, r3, #1
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	3b01      	subs	r3, #1
 80067d6:	b29a      	uxth	r2, r3
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80067dc:	2300      	movs	r3, #0
 80067de:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	f003 0301 	and.w	r3, r3, #1
 80067ea:	2b01      	cmp	r3, #1
 80067ec:	d148      	bne.n	8006880 <HAL_SPI_TransmitReceive+0x3aa>
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d042      	beq.n	8006880 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006800:	b29b      	uxth	r3, r3
 8006802:	2b01      	cmp	r3, #1
 8006804:	d923      	bls.n	800684e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68da      	ldr	r2, [r3, #12]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006810:	b292      	uxth	r2, r2
 8006812:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006818:	1c9a      	adds	r2, r3, #2
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006824:	b29b      	uxth	r3, r3
 8006826:	3b02      	subs	r3, #2
 8006828:	b29a      	uxth	r2, r3
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006836:	b29b      	uxth	r3, r3
 8006838:	2b01      	cmp	r3, #1
 800683a:	d81f      	bhi.n	800687c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	685a      	ldr	r2, [r3, #4]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800684a:	605a      	str	r2, [r3, #4]
 800684c:	e016      	b.n	800687c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f103 020c 	add.w	r2, r3, #12
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800685a:	7812      	ldrb	r2, [r2, #0]
 800685c:	b2d2      	uxtb	r2, r2
 800685e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006864:	1c5a      	adds	r2, r3, #1
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006870:	b29b      	uxth	r3, r3
 8006872:	3b01      	subs	r3, #1
 8006874:	b29a      	uxth	r2, r3
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800687c:	2301      	movs	r3, #1
 800687e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006880:	f7fc fcea 	bl	8003258 <HAL_GetTick>
 8006884:	4602      	mov	r2, r0
 8006886:	6a3b      	ldr	r3, [r7, #32]
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800688c:	429a      	cmp	r2, r3
 800688e:	d803      	bhi.n	8006898 <HAL_SPI_TransmitReceive+0x3c2>
 8006890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006896:	d102      	bne.n	800689e <HAL_SPI_TransmitReceive+0x3c8>
 8006898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689a:	2b00      	cmp	r3, #0
 800689c:	d109      	bne.n	80068b2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2201      	movs	r2, #1
 80068a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80068ae:	2303      	movs	r3, #3
 80068b0:	e02c      	b.n	800690c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	f47f af55 	bne.w	8006768 <HAL_SPI_TransmitReceive+0x292>
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	f47f af4e 	bne.w	8006768 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068cc:	6a3a      	ldr	r2, [r7, #32]
 80068ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80068d0:	68f8      	ldr	r0, [r7, #12]
 80068d2:	f000 f9b9 	bl	8006c48 <SPI_EndRxTxTransaction>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d008      	beq.n	80068ee <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2220      	movs	r2, #32
 80068e0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2200      	movs	r2, #0
 80068e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e00e      	b.n	800690c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2201      	movs	r2, #1
 80068f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2200      	movs	r2, #0
 80068fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006902:	2b00      	cmp	r3, #0
 8006904:	d001      	beq.n	800690a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e000      	b.n	800690c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800690a:	2300      	movs	r3, #0
  }
}
 800690c:	4618      	mov	r0, r3
 800690e:	3728      	adds	r7, #40	@ 0x28
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b088      	sub	sp, #32
 8006918:	af00      	add	r7, sp, #0
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	603b      	str	r3, [r7, #0]
 8006920:	4613      	mov	r3, r2
 8006922:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006924:	f7fc fc98 	bl	8003258 <HAL_GetTick>
 8006928:	4602      	mov	r2, r0
 800692a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800692c:	1a9b      	subs	r3, r3, r2
 800692e:	683a      	ldr	r2, [r7, #0]
 8006930:	4413      	add	r3, r2
 8006932:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006934:	f7fc fc90 	bl	8003258 <HAL_GetTick>
 8006938:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800693a:	4b39      	ldr	r3, [pc, #228]	@ (8006a20 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	015b      	lsls	r3, r3, #5
 8006940:	0d1b      	lsrs	r3, r3, #20
 8006942:	69fa      	ldr	r2, [r7, #28]
 8006944:	fb02 f303 	mul.w	r3, r2, r3
 8006948:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800694a:	e055      	b.n	80069f8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006952:	d051      	beq.n	80069f8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006954:	f7fc fc80 	bl	8003258 <HAL_GetTick>
 8006958:	4602      	mov	r2, r0
 800695a:	69bb      	ldr	r3, [r7, #24]
 800695c:	1ad3      	subs	r3, r2, r3
 800695e:	69fa      	ldr	r2, [r7, #28]
 8006960:	429a      	cmp	r2, r3
 8006962:	d902      	bls.n	800696a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006964:	69fb      	ldr	r3, [r7, #28]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d13d      	bne.n	80069e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	685a      	ldr	r2, [r3, #4]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006978:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006982:	d111      	bne.n	80069a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800698c:	d004      	beq.n	8006998 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006996:	d107      	bne.n	80069a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069b0:	d10f      	bne.n	80069d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80069c0:	601a      	str	r2, [r3, #0]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	681a      	ldr	r2, [r3, #0]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80069d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2201      	movs	r2, #1
 80069d6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80069e2:	2303      	movs	r3, #3
 80069e4:	e018      	b.n	8006a18 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d102      	bne.n	80069f2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80069ec:	2300      	movs	r3, #0
 80069ee:	61fb      	str	r3, [r7, #28]
 80069f0:	e002      	b.n	80069f8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	3b01      	subs	r3, #1
 80069f6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	689a      	ldr	r2, [r3, #8]
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	4013      	ands	r3, r2
 8006a02:	68ba      	ldr	r2, [r7, #8]
 8006a04:	429a      	cmp	r2, r3
 8006a06:	bf0c      	ite	eq
 8006a08:	2301      	moveq	r3, #1
 8006a0a:	2300      	movne	r3, #0
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	461a      	mov	r2, r3
 8006a10:	79fb      	ldrb	r3, [r7, #7]
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d19a      	bne.n	800694c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006a16:	2300      	movs	r3, #0
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	3720      	adds	r7, #32
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd80      	pop	{r7, pc}
 8006a20:	20000018 	.word	0x20000018

08006a24 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b08a      	sub	sp, #40	@ 0x28
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	60f8      	str	r0, [r7, #12]
 8006a2c:	60b9      	str	r1, [r7, #8]
 8006a2e:	607a      	str	r2, [r7, #4]
 8006a30:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006a32:	2300      	movs	r3, #0
 8006a34:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006a36:	f7fc fc0f 	bl	8003258 <HAL_GetTick>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a3e:	1a9b      	subs	r3, r3, r2
 8006a40:	683a      	ldr	r2, [r7, #0]
 8006a42:	4413      	add	r3, r2
 8006a44:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006a46:	f7fc fc07 	bl	8003258 <HAL_GetTick>
 8006a4a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	330c      	adds	r3, #12
 8006a52:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006a54:	4b3d      	ldr	r3, [pc, #244]	@ (8006b4c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	4613      	mov	r3, r2
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	4413      	add	r3, r2
 8006a5e:	00da      	lsls	r2, r3, #3
 8006a60:	1ad3      	subs	r3, r2, r3
 8006a62:	0d1b      	lsrs	r3, r3, #20
 8006a64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a66:	fb02 f303 	mul.w	r3, r2, r3
 8006a6a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006a6c:	e061      	b.n	8006b32 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006a74:	d107      	bne.n	8006a86 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d104      	bne.n	8006a86 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006a7c:	69fb      	ldr	r3, [r7, #28]
 8006a7e:	781b      	ldrb	r3, [r3, #0]
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006a84:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a8c:	d051      	beq.n	8006b32 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a8e:	f7fc fbe3 	bl	8003258 <HAL_GetTick>
 8006a92:	4602      	mov	r2, r0
 8006a94:	6a3b      	ldr	r3, [r7, #32]
 8006a96:	1ad3      	subs	r3, r2, r3
 8006a98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d902      	bls.n	8006aa4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d13d      	bne.n	8006b20 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	685a      	ldr	r2, [r3, #4]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006ab2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006abc:	d111      	bne.n	8006ae2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ac6:	d004      	beq.n	8006ad2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ad0:	d107      	bne.n	8006ae2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	681a      	ldr	r2, [r3, #0]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ae0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006aea:	d10f      	bne.n	8006b0c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006afa:	601a      	str	r2, [r3, #0]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006b0a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2200      	movs	r2, #0
 8006b18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006b1c:	2303      	movs	r3, #3
 8006b1e:	e011      	b.n	8006b44 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d102      	bne.n	8006b2c <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8006b26:	2300      	movs	r3, #0
 8006b28:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b2a:	e002      	b.n	8006b32 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8006b2c:	69bb      	ldr	r3, [r7, #24]
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	689a      	ldr	r2, [r3, #8]
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	4013      	ands	r3, r2
 8006b3c:	687a      	ldr	r2, [r7, #4]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d195      	bne.n	8006a6e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8006b42:	2300      	movs	r3, #0
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3728      	adds	r7, #40	@ 0x28
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}
 8006b4c:	20000018 	.word	0x20000018

08006b50 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b088      	sub	sp, #32
 8006b54:	af02      	add	r7, sp, #8
 8006b56:	60f8      	str	r0, [r7, #12]
 8006b58:	60b9      	str	r1, [r7, #8]
 8006b5a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b64:	d111      	bne.n	8006b8a <SPI_EndRxTransaction+0x3a>
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b6e:	d004      	beq.n	8006b7a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b78:	d107      	bne.n	8006b8a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b88:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b92:	d112      	bne.n	8006bba <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	9300      	str	r3, [sp, #0]
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	2180      	movs	r1, #128	@ 0x80
 8006b9e:	68f8      	ldr	r0, [r7, #12]
 8006ba0:	f7ff feb8 	bl	8006914 <SPI_WaitFlagStateUntilTimeout>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d021      	beq.n	8006bee <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bae:	f043 0220 	orr.w	r2, r3, #32
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006bb6:	2303      	movs	r3, #3
 8006bb8:	e03d      	b.n	8006c36 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006bba:	4b21      	ldr	r3, [pc, #132]	@ (8006c40 <SPI_EndRxTransaction+0xf0>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a21      	ldr	r2, [pc, #132]	@ (8006c44 <SPI_EndRxTransaction+0xf4>)
 8006bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006bc4:	0d5b      	lsrs	r3, r3, #21
 8006bc6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006bca:	fb02 f303 	mul.w	r3, r2, r3
 8006bce:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d00a      	beq.n	8006bec <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	3b01      	subs	r3, #1
 8006bda:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006be6:	2b80      	cmp	r3, #128	@ 0x80
 8006be8:	d0f2      	beq.n	8006bd0 <SPI_EndRxTransaction+0x80>
 8006bea:	e000      	b.n	8006bee <SPI_EndRxTransaction+0x9e>
        break;
 8006bec:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006bf6:	d11d      	bne.n	8006c34 <SPI_EndRxTransaction+0xe4>
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	689b      	ldr	r3, [r3, #8]
 8006bfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c00:	d004      	beq.n	8006c0c <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c0a:	d113      	bne.n	8006c34 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	9300      	str	r3, [sp, #0]
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	2200      	movs	r2, #0
 8006c14:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006c18:	68f8      	ldr	r0, [r7, #12]
 8006c1a:	f7ff ff03 	bl	8006a24 <SPI_WaitFifoStateUntilTimeout>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d007      	beq.n	8006c34 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c28:	f043 0220 	orr.w	r2, r3, #32
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e000      	b.n	8006c36 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8006c34:	2300      	movs	r3, #0
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3718      	adds	r7, #24
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
 8006c3e:	bf00      	nop
 8006c40:	20000018 	.word	0x20000018
 8006c44:	165e9f81 	.word	0x165e9f81

08006c48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b088      	sub	sp, #32
 8006c4c:	af02      	add	r7, sp, #8
 8006c4e:	60f8      	str	r0, [r7, #12]
 8006c50:	60b9      	str	r1, [r7, #8]
 8006c52:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	9300      	str	r3, [sp, #0]
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006c60:	68f8      	ldr	r0, [r7, #12]
 8006c62:	f7ff fedf 	bl	8006a24 <SPI_WaitFifoStateUntilTimeout>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d007      	beq.n	8006c7c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c70:	f043 0220 	orr.w	r2, r3, #32
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006c78:	2303      	movs	r3, #3
 8006c7a:	e046      	b.n	8006d0a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006c7c:	4b25      	ldr	r3, [pc, #148]	@ (8006d14 <SPI_EndRxTxTransaction+0xcc>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a25      	ldr	r2, [pc, #148]	@ (8006d18 <SPI_EndRxTxTransaction+0xd0>)
 8006c82:	fba2 2303 	umull	r2, r3, r2, r3
 8006c86:	0d5b      	lsrs	r3, r3, #21
 8006c88:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006c8c:	fb02 f303 	mul.w	r3, r2, r3
 8006c90:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c9a:	d112      	bne.n	8006cc2 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	9300      	str	r3, [sp, #0]
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	2180      	movs	r1, #128	@ 0x80
 8006ca6:	68f8      	ldr	r0, [r7, #12]
 8006ca8:	f7ff fe34 	bl	8006914 <SPI_WaitFlagStateUntilTimeout>
 8006cac:	4603      	mov	r3, r0
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d016      	beq.n	8006ce0 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cb6:	f043 0220 	orr.w	r2, r3, #32
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006cbe:	2303      	movs	r3, #3
 8006cc0:	e023      	b.n	8006d0a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00a      	beq.n	8006cde <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	3b01      	subs	r3, #1
 8006ccc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	689b      	ldr	r3, [r3, #8]
 8006cd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cd8:	2b80      	cmp	r3, #128	@ 0x80
 8006cda:	d0f2      	beq.n	8006cc2 <SPI_EndRxTxTransaction+0x7a>
 8006cdc:	e000      	b.n	8006ce0 <SPI_EndRxTxTransaction+0x98>
        break;
 8006cde:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	9300      	str	r3, [sp, #0]
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006cec:	68f8      	ldr	r0, [r7, #12]
 8006cee:	f7ff fe99 	bl	8006a24 <SPI_WaitFifoStateUntilTimeout>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d007      	beq.n	8006d08 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cfc:	f043 0220 	orr.w	r2, r3, #32
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006d04:	2303      	movs	r3, #3
 8006d06:	e000      	b.n	8006d0a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8006d08:	2300      	movs	r3, #0
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3718      	adds	r7, #24
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	20000018 	.word	0x20000018
 8006d18:	165e9f81 	.word	0x165e9f81

08006d1c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006d1c:	b084      	sub	sp, #16
 8006d1e:	b580      	push	{r7, lr}
 8006d20:	b084      	sub	sp, #16
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	6078      	str	r0, [r7, #4]
 8006d26:	f107 001c 	add.w	r0, r7, #28
 8006d2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006d2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d127      	bne.n	8006d86 <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d3a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	68da      	ldr	r2, [r3, #12]
 8006d46:	4b3a      	ldr	r3, [pc, #232]	@ (8006e30 <USB_CoreInit+0x114>)
 8006d48:	4013      	ands	r3, r2
 8006d4a:	687a      	ldr	r2, [r7, #4]
 8006d4c:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	68db      	ldr	r3, [r3, #12]
 8006d52:	f043 0210 	orr.w	r2, r3, #16
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	68db      	ldr	r3, [r3, #12]
 8006d5e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006d66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d105      	bne.n	8006d7a <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	68db      	ldr	r3, [r3, #12]
 8006d72:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f001 fb20 	bl	80083c0 <USB_CoreReset>
 8006d80:	4603      	mov	r3, r0
 8006d82:	73fb      	strb	r3, [r7, #15]
 8006d84:	e03c      	b.n	8006e00 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8006d86:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006d8a:	2b03      	cmp	r3, #3
 8006d8c:	d127      	bne.n	8006dde <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d92:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	68da      	ldr	r2, [r3, #12]
 8006d9e:	4b24      	ldr	r3, [pc, #144]	@ (8006e30 <USB_CoreInit+0x114>)
 8006da0:	4013      	ands	r3, r2
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	f023 0210 	bic.w	r2, r3, #16
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 8006dbe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d105      	bne.n	8006dd2 <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f001 faf4 	bl	80083c0 <USB_CoreReset>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	73fb      	strb	r3, [r7, #15]
 8006ddc:	e010      	b.n	8006e00 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	68db      	ldr	r3, [r3, #12]
 8006de2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f001 fae8 	bl	80083c0 <USB_CoreReset>
 8006df0:	4603      	mov	r3, r0
 8006df2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006df8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006e00:	7fbb      	ldrb	r3, [r7, #30]
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d10b      	bne.n	8006e1e <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	f043 0206 	orr.w	r2, r3, #6
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	f043 0220 	orr.w	r2, r3, #32
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3710      	adds	r7, #16
 8006e24:	46bd      	mov	sp, r7
 8006e26:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e2a:	b004      	add	sp, #16
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	ffbdffbf 	.word	0xffbdffbf

08006e34 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b087      	sub	sp, #28
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	4613      	mov	r3, r2
 8006e40:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006e42:	79fb      	ldrb	r3, [r7, #7]
 8006e44:	2b02      	cmp	r3, #2
 8006e46:	d165      	bne.n	8006f14 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	4a41      	ldr	r2, [pc, #260]	@ (8006f50 <USB_SetTurnaroundTime+0x11c>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d906      	bls.n	8006e5e <USB_SetTurnaroundTime+0x2a>
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	4a40      	ldr	r2, [pc, #256]	@ (8006f54 <USB_SetTurnaroundTime+0x120>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d202      	bcs.n	8006e5e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006e58:	230f      	movs	r3, #15
 8006e5a:	617b      	str	r3, [r7, #20]
 8006e5c:	e062      	b.n	8006f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	4a3c      	ldr	r2, [pc, #240]	@ (8006f54 <USB_SetTurnaroundTime+0x120>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d306      	bcc.n	8006e74 <USB_SetTurnaroundTime+0x40>
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	4a3b      	ldr	r2, [pc, #236]	@ (8006f58 <USB_SetTurnaroundTime+0x124>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d202      	bcs.n	8006e74 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006e6e:	230e      	movs	r3, #14
 8006e70:	617b      	str	r3, [r7, #20]
 8006e72:	e057      	b.n	8006f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	4a38      	ldr	r2, [pc, #224]	@ (8006f58 <USB_SetTurnaroundTime+0x124>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d306      	bcc.n	8006e8a <USB_SetTurnaroundTime+0x56>
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	4a37      	ldr	r2, [pc, #220]	@ (8006f5c <USB_SetTurnaroundTime+0x128>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d202      	bcs.n	8006e8a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006e84:	230d      	movs	r3, #13
 8006e86:	617b      	str	r3, [r7, #20]
 8006e88:	e04c      	b.n	8006f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	4a33      	ldr	r2, [pc, #204]	@ (8006f5c <USB_SetTurnaroundTime+0x128>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d306      	bcc.n	8006ea0 <USB_SetTurnaroundTime+0x6c>
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	4a32      	ldr	r2, [pc, #200]	@ (8006f60 <USB_SetTurnaroundTime+0x12c>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d802      	bhi.n	8006ea0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006e9a:	230c      	movs	r3, #12
 8006e9c:	617b      	str	r3, [r7, #20]
 8006e9e:	e041      	b.n	8006f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	4a2f      	ldr	r2, [pc, #188]	@ (8006f60 <USB_SetTurnaroundTime+0x12c>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d906      	bls.n	8006eb6 <USB_SetTurnaroundTime+0x82>
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	4a2e      	ldr	r2, [pc, #184]	@ (8006f64 <USB_SetTurnaroundTime+0x130>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d802      	bhi.n	8006eb6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006eb0:	230b      	movs	r3, #11
 8006eb2:	617b      	str	r3, [r7, #20]
 8006eb4:	e036      	b.n	8006f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	4a2a      	ldr	r2, [pc, #168]	@ (8006f64 <USB_SetTurnaroundTime+0x130>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d906      	bls.n	8006ecc <USB_SetTurnaroundTime+0x98>
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	4a29      	ldr	r2, [pc, #164]	@ (8006f68 <USB_SetTurnaroundTime+0x134>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d802      	bhi.n	8006ecc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006ec6:	230a      	movs	r3, #10
 8006ec8:	617b      	str	r3, [r7, #20]
 8006eca:	e02b      	b.n	8006f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	4a26      	ldr	r2, [pc, #152]	@ (8006f68 <USB_SetTurnaroundTime+0x134>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d906      	bls.n	8006ee2 <USB_SetTurnaroundTime+0xae>
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	4a25      	ldr	r2, [pc, #148]	@ (8006f6c <USB_SetTurnaroundTime+0x138>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d202      	bcs.n	8006ee2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006edc:	2309      	movs	r3, #9
 8006ede:	617b      	str	r3, [r7, #20]
 8006ee0:	e020      	b.n	8006f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	4a21      	ldr	r2, [pc, #132]	@ (8006f6c <USB_SetTurnaroundTime+0x138>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d306      	bcc.n	8006ef8 <USB_SetTurnaroundTime+0xc4>
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	4a20      	ldr	r2, [pc, #128]	@ (8006f70 <USB_SetTurnaroundTime+0x13c>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d802      	bhi.n	8006ef8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006ef2:	2308      	movs	r3, #8
 8006ef4:	617b      	str	r3, [r7, #20]
 8006ef6:	e015      	b.n	8006f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	4a1d      	ldr	r2, [pc, #116]	@ (8006f70 <USB_SetTurnaroundTime+0x13c>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d906      	bls.n	8006f0e <USB_SetTurnaroundTime+0xda>
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	4a1c      	ldr	r2, [pc, #112]	@ (8006f74 <USB_SetTurnaroundTime+0x140>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d202      	bcs.n	8006f0e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006f08:	2307      	movs	r3, #7
 8006f0a:	617b      	str	r3, [r7, #20]
 8006f0c:	e00a      	b.n	8006f24 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006f0e:	2306      	movs	r3, #6
 8006f10:	617b      	str	r3, [r7, #20]
 8006f12:	e007      	b.n	8006f24 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006f14:	79fb      	ldrb	r3, [r7, #7]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d102      	bne.n	8006f20 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006f1a:	2309      	movs	r3, #9
 8006f1c:	617b      	str	r3, [r7, #20]
 8006f1e:	e001      	b.n	8006f24 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006f20:	2309      	movs	r3, #9
 8006f22:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	68db      	ldr	r3, [r3, #12]
 8006f28:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	68da      	ldr	r2, [r3, #12]
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	029b      	lsls	r3, r3, #10
 8006f38:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006f3c:	431a      	orrs	r2, r3
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006f42:	2300      	movs	r3, #0
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	371c      	adds	r7, #28
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr
 8006f50:	00d8acbf 	.word	0x00d8acbf
 8006f54:	00e4e1c0 	.word	0x00e4e1c0
 8006f58:	00f42400 	.word	0x00f42400
 8006f5c:	01067380 	.word	0x01067380
 8006f60:	011a499f 	.word	0x011a499f
 8006f64:	01312cff 	.word	0x01312cff
 8006f68:	014ca43f 	.word	0x014ca43f
 8006f6c:	016e3600 	.word	0x016e3600
 8006f70:	01a6ab1f 	.word	0x01a6ab1f
 8006f74:	01e84800 	.word	0x01e84800

08006f78 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b083      	sub	sp, #12
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	f043 0201 	orr.w	r2, r3, #1
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	370c      	adds	r7, #12
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr

08006f9a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006f9a:	b480      	push	{r7}
 8006f9c:	b083      	sub	sp, #12
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	689b      	ldr	r3, [r3, #8]
 8006fa6:	f023 0201 	bic.w	r2, r3, #1
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006fae:	2300      	movs	r3, #0
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr

08006fbc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b084      	sub	sp, #16
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006fd8:	78fb      	ldrb	r3, [r7, #3]
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	d115      	bne.n	800700a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006fea:	200a      	movs	r0, #10
 8006fec:	f7fc f940 	bl	8003270 <HAL_Delay>
      ms += 10U;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	330a      	adds	r3, #10
 8006ff4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f001 f951 	bl	800829e <USB_GetMode>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d01e      	beq.n	8007040 <USB_SetCurrentMode+0x84>
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2bc7      	cmp	r3, #199	@ 0xc7
 8007006:	d9f0      	bls.n	8006fea <USB_SetCurrentMode+0x2e>
 8007008:	e01a      	b.n	8007040 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800700a:	78fb      	ldrb	r3, [r7, #3]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d115      	bne.n	800703c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800701c:	200a      	movs	r0, #10
 800701e:	f7fc f927 	bl	8003270 <HAL_Delay>
      ms += 10U;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	330a      	adds	r3, #10
 8007026:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f001 f938 	bl	800829e <USB_GetMode>
 800702e:	4603      	mov	r3, r0
 8007030:	2b00      	cmp	r3, #0
 8007032:	d005      	beq.n	8007040 <USB_SetCurrentMode+0x84>
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2bc7      	cmp	r3, #199	@ 0xc7
 8007038:	d9f0      	bls.n	800701c <USB_SetCurrentMode+0x60>
 800703a:	e001      	b.n	8007040 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	e005      	b.n	800704c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2bc8      	cmp	r3, #200	@ 0xc8
 8007044:	d101      	bne.n	800704a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007046:	2301      	movs	r3, #1
 8007048:	e000      	b.n	800704c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800704a:	2300      	movs	r3, #0
}
 800704c:	4618      	mov	r0, r3
 800704e:	3710      	adds	r7, #16
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007054:	b084      	sub	sp, #16
 8007056:	b580      	push	{r7, lr}
 8007058:	b086      	sub	sp, #24
 800705a:	af00      	add	r7, sp, #0
 800705c:	6078      	str	r0, [r7, #4]
 800705e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007062:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007066:	2300      	movs	r3, #0
 8007068:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800706e:	2300      	movs	r3, #0
 8007070:	613b      	str	r3, [r7, #16]
 8007072:	e009      	b.n	8007088 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	3340      	adds	r3, #64	@ 0x40
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	4413      	add	r3, r2
 800707e:	2200      	movs	r2, #0
 8007080:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	3301      	adds	r3, #1
 8007086:	613b      	str	r3, [r7, #16]
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	2b0e      	cmp	r3, #14
 800708c:	d9f2      	bls.n	8007074 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800708e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007092:	2b00      	cmp	r3, #0
 8007094:	d11c      	bne.n	80070d0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	68fa      	ldr	r2, [r7, #12]
 80070a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80070a4:	f043 0302 	orr.w	r3, r3, #2
 80070a8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070ae:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	601a      	str	r2, [r3, #0]
 80070ce:	e005      	b.n	80070dc <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070d4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80070e2:	461a      	mov	r2, r3
 80070e4:	2300      	movs	r3, #0
 80070e6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80070e8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d10d      	bne.n	800710c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80070f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d104      	bne.n	8007102 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80070f8:	2100      	movs	r1, #0
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f000 f97a 	bl	80073f4 <USB_SetDevSpeed>
 8007100:	e01a      	b.n	8007138 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007102:	2101      	movs	r1, #1
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f000 f975 	bl	80073f4 <USB_SetDevSpeed>
 800710a:	e015      	b.n	8007138 <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800710c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007110:	2b03      	cmp	r3, #3
 8007112:	d10d      	bne.n	8007130 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007114:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007118:	2b00      	cmp	r3, #0
 800711a:	d104      	bne.n	8007126 <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800711c:	2100      	movs	r1, #0
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 f968 	bl	80073f4 <USB_SetDevSpeed>
 8007124:	e008      	b.n	8007138 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007126:	2101      	movs	r1, #1
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f000 f963 	bl	80073f4 <USB_SetDevSpeed>
 800712e:	e003      	b.n	8007138 <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007130:	2103      	movs	r1, #3
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f000 f95e 	bl	80073f4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007138:	2110      	movs	r1, #16
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 f8fa 	bl	8007334 <USB_FlushTxFifo>
 8007140:	4603      	mov	r3, r0
 8007142:	2b00      	cmp	r3, #0
 8007144:	d001      	beq.n	800714a <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 8007146:	2301      	movs	r3, #1
 8007148:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f000 f924 	bl	8007398 <USB_FlushRxFifo>
 8007150:	4603      	mov	r3, r0
 8007152:	2b00      	cmp	r3, #0
 8007154:	d001      	beq.n	800715a <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007160:	461a      	mov	r2, r3
 8007162:	2300      	movs	r3, #0
 8007164:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800716c:	461a      	mov	r2, r3
 800716e:	2300      	movs	r3, #0
 8007170:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007178:	461a      	mov	r2, r3
 800717a:	2300      	movs	r3, #0
 800717c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800717e:	2300      	movs	r3, #0
 8007180:	613b      	str	r3, [r7, #16]
 8007182:	e043      	b.n	800720c <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	015a      	lsls	r2, r3, #5
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	4413      	add	r3, r2
 800718c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007196:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800719a:	d118      	bne.n	80071ce <USB_DevInit+0x17a>
    {
      if (i == 0U)
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d10a      	bne.n	80071b8 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	015a      	lsls	r2, r3, #5
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	4413      	add	r3, r2
 80071aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071ae:	461a      	mov	r2, r3
 80071b0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80071b4:	6013      	str	r3, [r2, #0]
 80071b6:	e013      	b.n	80071e0 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	015a      	lsls	r2, r3, #5
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	4413      	add	r3, r2
 80071c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071c4:	461a      	mov	r2, r3
 80071c6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80071ca:	6013      	str	r3, [r2, #0]
 80071cc:	e008      	b.n	80071e0 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	015a      	lsls	r2, r3, #5
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	4413      	add	r3, r2
 80071d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071da:	461a      	mov	r2, r3
 80071dc:	2300      	movs	r3, #0
 80071de:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	015a      	lsls	r2, r3, #5
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	4413      	add	r3, r2
 80071e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071ec:	461a      	mov	r2, r3
 80071ee:	2300      	movs	r3, #0
 80071f0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	015a      	lsls	r2, r3, #5
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	4413      	add	r3, r2
 80071fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071fe:	461a      	mov	r2, r3
 8007200:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007204:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	3301      	adds	r3, #1
 800720a:	613b      	str	r3, [r7, #16]
 800720c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007210:	461a      	mov	r2, r3
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	4293      	cmp	r3, r2
 8007216:	d3b5      	bcc.n	8007184 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007218:	2300      	movs	r3, #0
 800721a:	613b      	str	r3, [r7, #16]
 800721c:	e043      	b.n	80072a6 <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800721e:	693b      	ldr	r3, [r7, #16]
 8007220:	015a      	lsls	r2, r3, #5
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	4413      	add	r3, r2
 8007226:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007230:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007234:	d118      	bne.n	8007268 <USB_DevInit+0x214>
    {
      if (i == 0U)
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d10a      	bne.n	8007252 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	015a      	lsls	r2, r3, #5
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	4413      	add	r3, r2
 8007244:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007248:	461a      	mov	r2, r3
 800724a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800724e:	6013      	str	r3, [r2, #0]
 8007250:	e013      	b.n	800727a <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	015a      	lsls	r2, r3, #5
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	4413      	add	r3, r2
 800725a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800725e:	461a      	mov	r2, r3
 8007260:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007264:	6013      	str	r3, [r2, #0]
 8007266:	e008      	b.n	800727a <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	015a      	lsls	r2, r3, #5
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	4413      	add	r3, r2
 8007270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007274:	461a      	mov	r2, r3
 8007276:	2300      	movs	r3, #0
 8007278:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	015a      	lsls	r2, r3, #5
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	4413      	add	r3, r2
 8007282:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007286:	461a      	mov	r2, r3
 8007288:	2300      	movs	r3, #0
 800728a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	015a      	lsls	r2, r3, #5
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	4413      	add	r3, r2
 8007294:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007298:	461a      	mov	r2, r3
 800729a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800729e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	3301      	adds	r3, #1
 80072a4:	613b      	str	r3, [r7, #16]
 80072a6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80072aa:	461a      	mov	r2, r3
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d3b5      	bcc.n	800721e <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072b8:	691b      	ldr	r3, [r3, #16]
 80072ba:	68fa      	ldr	r2, [r7, #12]
 80072bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80072c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072c4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80072d2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80072d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d105      	bne.n	80072e8 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	699b      	ldr	r3, [r3, #24]
 80072e0:	f043 0210 	orr.w	r2, r3, #16
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	699a      	ldr	r2, [r3, #24]
 80072ec:	4b0f      	ldr	r3, [pc, #60]	@ (800732c <USB_DevInit+0x2d8>)
 80072ee:	4313      	orrs	r3, r2
 80072f0:	687a      	ldr	r2, [r7, #4]
 80072f2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80072f4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d005      	beq.n	8007308 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	699b      	ldr	r3, [r3, #24]
 8007300:	f043 0208 	orr.w	r2, r3, #8
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007308:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800730c:	2b01      	cmp	r3, #1
 800730e:	d105      	bne.n	800731c <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	699a      	ldr	r2, [r3, #24]
 8007314:	4b06      	ldr	r3, [pc, #24]	@ (8007330 <USB_DevInit+0x2dc>)
 8007316:	4313      	orrs	r3, r2
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800731c:	7dfb      	ldrb	r3, [r7, #23]
}
 800731e:	4618      	mov	r0, r3
 8007320:	3718      	adds	r7, #24
 8007322:	46bd      	mov	sp, r7
 8007324:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007328:	b004      	add	sp, #16
 800732a:	4770      	bx	lr
 800732c:	803c3800 	.word	0x803c3800
 8007330:	40000004 	.word	0x40000004

08007334 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007334:	b480      	push	{r7}
 8007336:	b085      	sub	sp, #20
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800733e:	2300      	movs	r3, #0
 8007340:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	3301      	adds	r3, #1
 8007346:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800734e:	d901      	bls.n	8007354 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007350:	2303      	movs	r3, #3
 8007352:	e01b      	b.n	800738c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	691b      	ldr	r3, [r3, #16]
 8007358:	2b00      	cmp	r3, #0
 800735a:	daf2      	bge.n	8007342 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800735c:	2300      	movs	r3, #0
 800735e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	019b      	lsls	r3, r3, #6
 8007364:	f043 0220 	orr.w	r2, r3, #32
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	3301      	adds	r3, #1
 8007370:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007378:	d901      	bls.n	800737e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800737a:	2303      	movs	r3, #3
 800737c:	e006      	b.n	800738c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	691b      	ldr	r3, [r3, #16]
 8007382:	f003 0320 	and.w	r3, r3, #32
 8007386:	2b20      	cmp	r3, #32
 8007388:	d0f0      	beq.n	800736c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800738a:	2300      	movs	r3, #0
}
 800738c:	4618      	mov	r0, r3
 800738e:	3714      	adds	r7, #20
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr

08007398 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007398:	b480      	push	{r7}
 800739a:	b085      	sub	sp, #20
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80073a0:	2300      	movs	r3, #0
 80073a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	3301      	adds	r3, #1
 80073a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80073b0:	d901      	bls.n	80073b6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80073b2:	2303      	movs	r3, #3
 80073b4:	e018      	b.n	80073e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	691b      	ldr	r3, [r3, #16]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	daf2      	bge.n	80073a4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80073be:	2300      	movs	r3, #0
 80073c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2210      	movs	r2, #16
 80073c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	3301      	adds	r3, #1
 80073cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80073d4:	d901      	bls.n	80073da <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80073d6:	2303      	movs	r3, #3
 80073d8:	e006      	b.n	80073e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	f003 0310 	and.w	r3, r3, #16
 80073e2:	2b10      	cmp	r3, #16
 80073e4:	d0f0      	beq.n	80073c8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80073e6:	2300      	movs	r3, #0
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3714      	adds	r7, #20
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b085      	sub	sp, #20
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	460b      	mov	r3, r1
 80073fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	78fb      	ldrb	r3, [r7, #3]
 800740e:	68f9      	ldr	r1, [r7, #12]
 8007410:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007414:	4313      	orrs	r3, r2
 8007416:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007418:	2300      	movs	r3, #0
}
 800741a:	4618      	mov	r0, r3
 800741c:	3714      	adds	r7, #20
 800741e:	46bd      	mov	sp, r7
 8007420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007424:	4770      	bx	lr

08007426 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007426:	b480      	push	{r7}
 8007428:	b087      	sub	sp, #28
 800742a:	af00      	add	r7, sp, #0
 800742c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	f003 0306 	and.w	r3, r3, #6
 800743e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d102      	bne.n	800744c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007446:	2300      	movs	r3, #0
 8007448:	75fb      	strb	r3, [r7, #23]
 800744a:	e00a      	b.n	8007462 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2b02      	cmp	r3, #2
 8007450:	d002      	beq.n	8007458 <USB_GetDevSpeed+0x32>
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2b06      	cmp	r3, #6
 8007456:	d102      	bne.n	800745e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007458:	2302      	movs	r3, #2
 800745a:	75fb      	strb	r3, [r7, #23]
 800745c:	e001      	b.n	8007462 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800745e:	230f      	movs	r3, #15
 8007460:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007462:	7dfb      	ldrb	r3, [r7, #23]
}
 8007464:	4618      	mov	r0, r3
 8007466:	371c      	adds	r7, #28
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	785b      	ldrb	r3, [r3, #1]
 8007488:	2b01      	cmp	r3, #1
 800748a:	d139      	bne.n	8007500 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007492:	69da      	ldr	r2, [r3, #28]
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	f003 030f 	and.w	r3, r3, #15
 800749c:	2101      	movs	r1, #1
 800749e:	fa01 f303 	lsl.w	r3, r1, r3
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	68f9      	ldr	r1, [r7, #12]
 80074a6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80074aa:	4313      	orrs	r3, r2
 80074ac:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	015a      	lsls	r2, r3, #5
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	4413      	add	r3, r2
 80074b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d153      	bne.n	800756c <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	015a      	lsls	r2, r3, #5
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	4413      	add	r3, r2
 80074cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	689b      	ldr	r3, [r3, #8]
 80074d6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	791b      	ldrb	r3, [r3, #4]
 80074de:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80074e0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	059b      	lsls	r3, r3, #22
 80074e6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80074e8:	431a      	orrs	r2, r3
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	0159      	lsls	r1, r3, #5
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	440b      	add	r3, r1
 80074f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074f6:	4619      	mov	r1, r3
 80074f8:	4b20      	ldr	r3, [pc, #128]	@ (800757c <USB_ActivateEndpoint+0x10c>)
 80074fa:	4313      	orrs	r3, r2
 80074fc:	600b      	str	r3, [r1, #0]
 80074fe:	e035      	b.n	800756c <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007506:	69da      	ldr	r2, [r3, #28]
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	781b      	ldrb	r3, [r3, #0]
 800750c:	f003 030f 	and.w	r3, r3, #15
 8007510:	2101      	movs	r1, #1
 8007512:	fa01 f303 	lsl.w	r3, r1, r3
 8007516:	041b      	lsls	r3, r3, #16
 8007518:	68f9      	ldr	r1, [r7, #12]
 800751a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800751e:	4313      	orrs	r3, r2
 8007520:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	015a      	lsls	r2, r3, #5
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	4413      	add	r3, r2
 800752a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007534:	2b00      	cmp	r3, #0
 8007536:	d119      	bne.n	800756c <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	015a      	lsls	r2, r3, #5
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	4413      	add	r3, r2
 8007540:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	791b      	ldrb	r3, [r3, #4]
 8007552:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007554:	430b      	orrs	r3, r1
 8007556:	431a      	orrs	r2, r3
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	0159      	lsls	r1, r3, #5
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	440b      	add	r3, r1
 8007560:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007564:	4619      	mov	r1, r3
 8007566:	4b05      	ldr	r3, [pc, #20]	@ (800757c <USB_ActivateEndpoint+0x10c>)
 8007568:	4313      	orrs	r3, r2
 800756a:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800756c:	2300      	movs	r3, #0
}
 800756e:	4618      	mov	r0, r3
 8007570:	3714      	adds	r7, #20
 8007572:	46bd      	mov	sp, r7
 8007574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007578:	4770      	bx	lr
 800757a:	bf00      	nop
 800757c:	10008000 	.word	0x10008000

08007580 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007580:	b480      	push	{r7}
 8007582:	b085      	sub	sp, #20
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	781b      	ldrb	r3, [r3, #0]
 8007592:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	785b      	ldrb	r3, [r3, #1]
 8007598:	2b01      	cmp	r3, #1
 800759a:	d161      	bne.n	8007660 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	015a      	lsls	r2, r3, #5
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	4413      	add	r3, r2
 80075a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80075ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80075b2:	d11f      	bne.n	80075f4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	015a      	lsls	r2, r3, #5
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	4413      	add	r3, r2
 80075bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	68ba      	ldr	r2, [r7, #8]
 80075c4:	0151      	lsls	r1, r2, #5
 80075c6:	68fa      	ldr	r2, [r7, #12]
 80075c8:	440a      	add	r2, r1
 80075ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075ce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80075d2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	015a      	lsls	r2, r3, #5
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	4413      	add	r3, r2
 80075dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	68ba      	ldr	r2, [r7, #8]
 80075e4:	0151      	lsls	r1, r2, #5
 80075e6:	68fa      	ldr	r2, [r7, #12]
 80075e8:	440a      	add	r2, r1
 80075ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80075f2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	781b      	ldrb	r3, [r3, #0]
 8007600:	f003 030f 	and.w	r3, r3, #15
 8007604:	2101      	movs	r1, #1
 8007606:	fa01 f303 	lsl.w	r3, r1, r3
 800760a:	b29b      	uxth	r3, r3
 800760c:	43db      	mvns	r3, r3
 800760e:	68f9      	ldr	r1, [r7, #12]
 8007610:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007614:	4013      	ands	r3, r2
 8007616:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800761e:	69da      	ldr	r2, [r3, #28]
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	781b      	ldrb	r3, [r3, #0]
 8007624:	f003 030f 	and.w	r3, r3, #15
 8007628:	2101      	movs	r1, #1
 800762a:	fa01 f303 	lsl.w	r3, r1, r3
 800762e:	b29b      	uxth	r3, r3
 8007630:	43db      	mvns	r3, r3
 8007632:	68f9      	ldr	r1, [r7, #12]
 8007634:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007638:	4013      	ands	r3, r2
 800763a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	015a      	lsls	r2, r3, #5
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	4413      	add	r3, r2
 8007644:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	0159      	lsls	r1, r3, #5
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	440b      	add	r3, r1
 8007652:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007656:	4619      	mov	r1, r3
 8007658:	4b35      	ldr	r3, [pc, #212]	@ (8007730 <USB_DeactivateEndpoint+0x1b0>)
 800765a:	4013      	ands	r3, r2
 800765c:	600b      	str	r3, [r1, #0]
 800765e:	e060      	b.n	8007722 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	015a      	lsls	r2, r3, #5
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	4413      	add	r3, r2
 8007668:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007672:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007676:	d11f      	bne.n	80076b8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	015a      	lsls	r2, r3, #5
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	4413      	add	r3, r2
 8007680:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68ba      	ldr	r2, [r7, #8]
 8007688:	0151      	lsls	r1, r2, #5
 800768a:	68fa      	ldr	r2, [r7, #12]
 800768c:	440a      	add	r2, r1
 800768e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007692:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007696:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	015a      	lsls	r2, r3, #5
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	4413      	add	r3, r2
 80076a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	68ba      	ldr	r2, [r7, #8]
 80076a8:	0151      	lsls	r1, r2, #5
 80076aa:	68fa      	ldr	r2, [r7, #12]
 80076ac:	440a      	add	r2, r1
 80076ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80076b6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	781b      	ldrb	r3, [r3, #0]
 80076c4:	f003 030f 	and.w	r3, r3, #15
 80076c8:	2101      	movs	r1, #1
 80076ca:	fa01 f303 	lsl.w	r3, r1, r3
 80076ce:	041b      	lsls	r3, r3, #16
 80076d0:	43db      	mvns	r3, r3
 80076d2:	68f9      	ldr	r1, [r7, #12]
 80076d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80076d8:	4013      	ands	r3, r2
 80076da:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076e2:	69da      	ldr	r2, [r3, #28]
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	f003 030f 	and.w	r3, r3, #15
 80076ec:	2101      	movs	r1, #1
 80076ee:	fa01 f303 	lsl.w	r3, r1, r3
 80076f2:	041b      	lsls	r3, r3, #16
 80076f4:	43db      	mvns	r3, r3
 80076f6:	68f9      	ldr	r1, [r7, #12]
 80076f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80076fc:	4013      	ands	r3, r2
 80076fe:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	015a      	lsls	r2, r3, #5
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	4413      	add	r3, r2
 8007708:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	0159      	lsls	r1, r3, #5
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	440b      	add	r3, r1
 8007716:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800771a:	4619      	mov	r1, r3
 800771c:	4b05      	ldr	r3, [pc, #20]	@ (8007734 <USB_DeactivateEndpoint+0x1b4>)
 800771e:	4013      	ands	r3, r2
 8007720:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007722:	2300      	movs	r3, #0
}
 8007724:	4618      	mov	r0, r3
 8007726:	3714      	adds	r7, #20
 8007728:	46bd      	mov	sp, r7
 800772a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772e:	4770      	bx	lr
 8007730:	ec337800 	.word	0xec337800
 8007734:	eff37800 	.word	0xeff37800

08007738 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b08a      	sub	sp, #40	@ 0x28
 800773c:	af02      	add	r7, sp, #8
 800773e:	60f8      	str	r0, [r7, #12]
 8007740:	60b9      	str	r1, [r7, #8]
 8007742:	4613      	mov	r3, r2
 8007744:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	781b      	ldrb	r3, [r3, #0]
 800774e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	785b      	ldrb	r3, [r3, #1]
 8007754:	2b01      	cmp	r3, #1
 8007756:	f040 8185 	bne.w	8007a64 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d132      	bne.n	80077c8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007762:	69bb      	ldr	r3, [r7, #24]
 8007764:	015a      	lsls	r2, r3, #5
 8007766:	69fb      	ldr	r3, [r7, #28]
 8007768:	4413      	add	r3, r2
 800776a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800776e:	691a      	ldr	r2, [r3, #16]
 8007770:	69bb      	ldr	r3, [r7, #24]
 8007772:	0159      	lsls	r1, r3, #5
 8007774:	69fb      	ldr	r3, [r7, #28]
 8007776:	440b      	add	r3, r1
 8007778:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800777c:	4619      	mov	r1, r3
 800777e:	4ba7      	ldr	r3, [pc, #668]	@ (8007a1c <USB_EPStartXfer+0x2e4>)
 8007780:	4013      	ands	r3, r2
 8007782:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	015a      	lsls	r2, r3, #5
 8007788:	69fb      	ldr	r3, [r7, #28]
 800778a:	4413      	add	r3, r2
 800778c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007790:	691b      	ldr	r3, [r3, #16]
 8007792:	69ba      	ldr	r2, [r7, #24]
 8007794:	0151      	lsls	r1, r2, #5
 8007796:	69fa      	ldr	r2, [r7, #28]
 8007798:	440a      	add	r2, r1
 800779a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800779e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80077a2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80077a4:	69bb      	ldr	r3, [r7, #24]
 80077a6:	015a      	lsls	r2, r3, #5
 80077a8:	69fb      	ldr	r3, [r7, #28]
 80077aa:	4413      	add	r3, r2
 80077ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077b0:	691a      	ldr	r2, [r3, #16]
 80077b2:	69bb      	ldr	r3, [r7, #24]
 80077b4:	0159      	lsls	r1, r3, #5
 80077b6:	69fb      	ldr	r3, [r7, #28]
 80077b8:	440b      	add	r3, r1
 80077ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077be:	4619      	mov	r1, r3
 80077c0:	4b97      	ldr	r3, [pc, #604]	@ (8007a20 <USB_EPStartXfer+0x2e8>)
 80077c2:	4013      	ands	r3, r2
 80077c4:	610b      	str	r3, [r1, #16]
 80077c6:	e097      	b.n	80078f8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80077c8:	69bb      	ldr	r3, [r7, #24]
 80077ca:	015a      	lsls	r2, r3, #5
 80077cc:	69fb      	ldr	r3, [r7, #28]
 80077ce:	4413      	add	r3, r2
 80077d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077d4:	691a      	ldr	r2, [r3, #16]
 80077d6:	69bb      	ldr	r3, [r7, #24]
 80077d8:	0159      	lsls	r1, r3, #5
 80077da:	69fb      	ldr	r3, [r7, #28]
 80077dc:	440b      	add	r3, r1
 80077de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077e2:	4619      	mov	r1, r3
 80077e4:	4b8e      	ldr	r3, [pc, #568]	@ (8007a20 <USB_EPStartXfer+0x2e8>)
 80077e6:	4013      	ands	r3, r2
 80077e8:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80077ea:	69bb      	ldr	r3, [r7, #24]
 80077ec:	015a      	lsls	r2, r3, #5
 80077ee:	69fb      	ldr	r3, [r7, #28]
 80077f0:	4413      	add	r3, r2
 80077f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077f6:	691a      	ldr	r2, [r3, #16]
 80077f8:	69bb      	ldr	r3, [r7, #24]
 80077fa:	0159      	lsls	r1, r3, #5
 80077fc:	69fb      	ldr	r3, [r7, #28]
 80077fe:	440b      	add	r3, r1
 8007800:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007804:	4619      	mov	r1, r3
 8007806:	4b85      	ldr	r3, [pc, #532]	@ (8007a1c <USB_EPStartXfer+0x2e4>)
 8007808:	4013      	ands	r3, r2
 800780a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800780c:	69bb      	ldr	r3, [r7, #24]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d11a      	bne.n	8007848 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	691a      	ldr	r2, [r3, #16]
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	429a      	cmp	r2, r3
 800781c:	d903      	bls.n	8007826 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	689a      	ldr	r2, [r3, #8]
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	015a      	lsls	r2, r3, #5
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	4413      	add	r3, r2
 800782e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007832:	691b      	ldr	r3, [r3, #16]
 8007834:	69ba      	ldr	r2, [r7, #24]
 8007836:	0151      	lsls	r1, r2, #5
 8007838:	69fa      	ldr	r2, [r7, #28]
 800783a:	440a      	add	r2, r1
 800783c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007840:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007844:	6113      	str	r3, [r2, #16]
 8007846:	e044      	b.n	80078d2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	691a      	ldr	r2, [r3, #16]
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	4413      	add	r3, r2
 8007852:	1e5a      	subs	r2, r3, #1
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	689b      	ldr	r3, [r3, #8]
 8007858:	fbb2 f3f3 	udiv	r3, r2, r3
 800785c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800785e:	69bb      	ldr	r3, [r7, #24]
 8007860:	015a      	lsls	r2, r3, #5
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	4413      	add	r3, r2
 8007866:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800786a:	691a      	ldr	r2, [r3, #16]
 800786c:	8afb      	ldrh	r3, [r7, #22]
 800786e:	04d9      	lsls	r1, r3, #19
 8007870:	4b6c      	ldr	r3, [pc, #432]	@ (8007a24 <USB_EPStartXfer+0x2ec>)
 8007872:	400b      	ands	r3, r1
 8007874:	69b9      	ldr	r1, [r7, #24]
 8007876:	0148      	lsls	r0, r1, #5
 8007878:	69f9      	ldr	r1, [r7, #28]
 800787a:	4401      	add	r1, r0
 800787c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007880:	4313      	orrs	r3, r2
 8007882:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	791b      	ldrb	r3, [r3, #4]
 8007888:	2b01      	cmp	r3, #1
 800788a:	d122      	bne.n	80078d2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	015a      	lsls	r2, r3, #5
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	4413      	add	r3, r2
 8007894:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007898:	691b      	ldr	r3, [r3, #16]
 800789a:	69ba      	ldr	r2, [r7, #24]
 800789c:	0151      	lsls	r1, r2, #5
 800789e:	69fa      	ldr	r2, [r7, #28]
 80078a0:	440a      	add	r2, r1
 80078a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078a6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80078aa:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80078ac:	69bb      	ldr	r3, [r7, #24]
 80078ae:	015a      	lsls	r2, r3, #5
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	4413      	add	r3, r2
 80078b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078b8:	691a      	ldr	r2, [r3, #16]
 80078ba:	8afb      	ldrh	r3, [r7, #22]
 80078bc:	075b      	lsls	r3, r3, #29
 80078be:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80078c2:	69b9      	ldr	r1, [r7, #24]
 80078c4:	0148      	lsls	r0, r1, #5
 80078c6:	69f9      	ldr	r1, [r7, #28]
 80078c8:	4401      	add	r1, r0
 80078ca:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80078ce:	4313      	orrs	r3, r2
 80078d0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	015a      	lsls	r2, r3, #5
 80078d6:	69fb      	ldr	r3, [r7, #28]
 80078d8:	4413      	add	r3, r2
 80078da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078de:	691a      	ldr	r2, [r3, #16]
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	691b      	ldr	r3, [r3, #16]
 80078e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078e8:	69b9      	ldr	r1, [r7, #24]
 80078ea:	0148      	lsls	r0, r1, #5
 80078ec:	69f9      	ldr	r1, [r7, #28]
 80078ee:	4401      	add	r1, r0
 80078f0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80078f4:	4313      	orrs	r3, r2
 80078f6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80078f8:	79fb      	ldrb	r3, [r7, #7]
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	d14b      	bne.n	8007996 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	69db      	ldr	r3, [r3, #28]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d009      	beq.n	800791a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007906:	69bb      	ldr	r3, [r7, #24]
 8007908:	015a      	lsls	r2, r3, #5
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	4413      	add	r3, r2
 800790e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007912:	461a      	mov	r2, r3
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	69db      	ldr	r3, [r3, #28]
 8007918:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	791b      	ldrb	r3, [r3, #4]
 800791e:	2b01      	cmp	r3, #1
 8007920:	d128      	bne.n	8007974 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007922:	69fb      	ldr	r3, [r7, #28]
 8007924:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800792e:	2b00      	cmp	r3, #0
 8007930:	d110      	bne.n	8007954 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007932:	69bb      	ldr	r3, [r7, #24]
 8007934:	015a      	lsls	r2, r3, #5
 8007936:	69fb      	ldr	r3, [r7, #28]
 8007938:	4413      	add	r3, r2
 800793a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	69ba      	ldr	r2, [r7, #24]
 8007942:	0151      	lsls	r1, r2, #5
 8007944:	69fa      	ldr	r2, [r7, #28]
 8007946:	440a      	add	r2, r1
 8007948:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800794c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007950:	6013      	str	r3, [r2, #0]
 8007952:	e00f      	b.n	8007974 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	015a      	lsls	r2, r3, #5
 8007958:	69fb      	ldr	r3, [r7, #28]
 800795a:	4413      	add	r3, r2
 800795c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	69ba      	ldr	r2, [r7, #24]
 8007964:	0151      	lsls	r1, r2, #5
 8007966:	69fa      	ldr	r2, [r7, #28]
 8007968:	440a      	add	r2, r1
 800796a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800796e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007972:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007974:	69bb      	ldr	r3, [r7, #24]
 8007976:	015a      	lsls	r2, r3, #5
 8007978:	69fb      	ldr	r3, [r7, #28]
 800797a:	4413      	add	r3, r2
 800797c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	69ba      	ldr	r2, [r7, #24]
 8007984:	0151      	lsls	r1, r2, #5
 8007986:	69fa      	ldr	r2, [r7, #28]
 8007988:	440a      	add	r2, r1
 800798a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800798e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007992:	6013      	str	r3, [r2, #0]
 8007994:	e169      	b.n	8007c6a <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007996:	69bb      	ldr	r3, [r7, #24]
 8007998:	015a      	lsls	r2, r3, #5
 800799a:	69fb      	ldr	r3, [r7, #28]
 800799c:	4413      	add	r3, r2
 800799e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	69ba      	ldr	r2, [r7, #24]
 80079a6:	0151      	lsls	r1, r2, #5
 80079a8:	69fa      	ldr	r2, [r7, #28]
 80079aa:	440a      	add	r2, r1
 80079ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079b0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80079b4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	791b      	ldrb	r3, [r3, #4]
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	d015      	beq.n	80079ea <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	f000 8151 	beq.w	8007c6a <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80079c8:	69fb      	ldr	r3, [r7, #28]
 80079ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	f003 030f 	and.w	r3, r3, #15
 80079d8:	2101      	movs	r1, #1
 80079da:	fa01 f303 	lsl.w	r3, r1, r3
 80079de:	69f9      	ldr	r1, [r7, #28]
 80079e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80079e4:	4313      	orrs	r3, r2
 80079e6:	634b      	str	r3, [r1, #52]	@ 0x34
 80079e8:	e13f      	b.n	8007c6a <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d116      	bne.n	8007a28 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80079fa:	69bb      	ldr	r3, [r7, #24]
 80079fc:	015a      	lsls	r2, r3, #5
 80079fe:	69fb      	ldr	r3, [r7, #28]
 8007a00:	4413      	add	r3, r2
 8007a02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	69ba      	ldr	r2, [r7, #24]
 8007a0a:	0151      	lsls	r1, r2, #5
 8007a0c:	69fa      	ldr	r2, [r7, #28]
 8007a0e:	440a      	add	r2, r1
 8007a10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a14:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007a18:	6013      	str	r3, [r2, #0]
 8007a1a:	e015      	b.n	8007a48 <USB_EPStartXfer+0x310>
 8007a1c:	e007ffff 	.word	0xe007ffff
 8007a20:	fff80000 	.word	0xfff80000
 8007a24:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007a28:	69bb      	ldr	r3, [r7, #24]
 8007a2a:	015a      	lsls	r2, r3, #5
 8007a2c:	69fb      	ldr	r3, [r7, #28]
 8007a2e:	4413      	add	r3, r2
 8007a30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	69ba      	ldr	r2, [r7, #24]
 8007a38:	0151      	lsls	r1, r2, #5
 8007a3a:	69fa      	ldr	r2, [r7, #28]
 8007a3c:	440a      	add	r2, r1
 8007a3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a46:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	68d9      	ldr	r1, [r3, #12]
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	781a      	ldrb	r2, [r3, #0]
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	691b      	ldr	r3, [r3, #16]
 8007a54:	b298      	uxth	r0, r3
 8007a56:	79fb      	ldrb	r3, [r7, #7]
 8007a58:	9300      	str	r3, [sp, #0]
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	68f8      	ldr	r0, [r7, #12]
 8007a5e:	f000 f9b9 	bl	8007dd4 <USB_WritePacket>
 8007a62:	e102      	b.n	8007c6a <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007a64:	69bb      	ldr	r3, [r7, #24]
 8007a66:	015a      	lsls	r2, r3, #5
 8007a68:	69fb      	ldr	r3, [r7, #28]
 8007a6a:	4413      	add	r3, r2
 8007a6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a70:	691a      	ldr	r2, [r3, #16]
 8007a72:	69bb      	ldr	r3, [r7, #24]
 8007a74:	0159      	lsls	r1, r3, #5
 8007a76:	69fb      	ldr	r3, [r7, #28]
 8007a78:	440b      	add	r3, r1
 8007a7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a7e:	4619      	mov	r1, r3
 8007a80:	4b7c      	ldr	r3, [pc, #496]	@ (8007c74 <USB_EPStartXfer+0x53c>)
 8007a82:	4013      	ands	r3, r2
 8007a84:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	015a      	lsls	r2, r3, #5
 8007a8a:	69fb      	ldr	r3, [r7, #28]
 8007a8c:	4413      	add	r3, r2
 8007a8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a92:	691a      	ldr	r2, [r3, #16]
 8007a94:	69bb      	ldr	r3, [r7, #24]
 8007a96:	0159      	lsls	r1, r3, #5
 8007a98:	69fb      	ldr	r3, [r7, #28]
 8007a9a:	440b      	add	r3, r1
 8007a9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	4b75      	ldr	r3, [pc, #468]	@ (8007c78 <USB_EPStartXfer+0x540>)
 8007aa4:	4013      	ands	r3, r2
 8007aa6:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8007aa8:	69bb      	ldr	r3, [r7, #24]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d12f      	bne.n	8007b0e <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	691b      	ldr	r3, [r3, #16]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d003      	beq.n	8007abe <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	689a      	ldr	r2, [r3, #8]
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	689a      	ldr	r2, [r3, #8]
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007ac6:	69bb      	ldr	r3, [r7, #24]
 8007ac8:	015a      	lsls	r2, r3, #5
 8007aca:	69fb      	ldr	r3, [r7, #28]
 8007acc:	4413      	add	r3, r2
 8007ace:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ad2:	691a      	ldr	r2, [r3, #16]
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	6a1b      	ldr	r3, [r3, #32]
 8007ad8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007adc:	69b9      	ldr	r1, [r7, #24]
 8007ade:	0148      	lsls	r0, r1, #5
 8007ae0:	69f9      	ldr	r1, [r7, #28]
 8007ae2:	4401      	add	r1, r0
 8007ae4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007aec:	69bb      	ldr	r3, [r7, #24]
 8007aee:	015a      	lsls	r2, r3, #5
 8007af0:	69fb      	ldr	r3, [r7, #28]
 8007af2:	4413      	add	r3, r2
 8007af4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007af8:	691b      	ldr	r3, [r3, #16]
 8007afa:	69ba      	ldr	r2, [r7, #24]
 8007afc:	0151      	lsls	r1, r2, #5
 8007afe:	69fa      	ldr	r2, [r7, #28]
 8007b00:	440a      	add	r2, r1
 8007b02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b06:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007b0a:	6113      	str	r3, [r2, #16]
 8007b0c:	e05f      	b.n	8007bce <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	691b      	ldr	r3, [r3, #16]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d123      	bne.n	8007b5e <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007b16:	69bb      	ldr	r3, [r7, #24]
 8007b18:	015a      	lsls	r2, r3, #5
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	4413      	add	r3, r2
 8007b1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b22:	691a      	ldr	r2, [r3, #16]
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b2c:	69b9      	ldr	r1, [r7, #24]
 8007b2e:	0148      	lsls	r0, r1, #5
 8007b30:	69f9      	ldr	r1, [r7, #28]
 8007b32:	4401      	add	r1, r0
 8007b34:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007b3c:	69bb      	ldr	r3, [r7, #24]
 8007b3e:	015a      	lsls	r2, r3, #5
 8007b40:	69fb      	ldr	r3, [r7, #28]
 8007b42:	4413      	add	r3, r2
 8007b44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b48:	691b      	ldr	r3, [r3, #16]
 8007b4a:	69ba      	ldr	r2, [r7, #24]
 8007b4c:	0151      	lsls	r1, r2, #5
 8007b4e:	69fa      	ldr	r2, [r7, #28]
 8007b50:	440a      	add	r2, r1
 8007b52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b56:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007b5a:	6113      	str	r3, [r2, #16]
 8007b5c:	e037      	b.n	8007bce <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	691a      	ldr	r2, [r3, #16]
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	4413      	add	r3, r2
 8007b68:	1e5a      	subs	r2, r3, #1
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	689b      	ldr	r3, [r3, #8]
 8007b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b72:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	8afa      	ldrh	r2, [r7, #22]
 8007b7a:	fb03 f202 	mul.w	r2, r3, r2
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007b82:	69bb      	ldr	r3, [r7, #24]
 8007b84:	015a      	lsls	r2, r3, #5
 8007b86:	69fb      	ldr	r3, [r7, #28]
 8007b88:	4413      	add	r3, r2
 8007b8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b8e:	691a      	ldr	r2, [r3, #16]
 8007b90:	8afb      	ldrh	r3, [r7, #22]
 8007b92:	04d9      	lsls	r1, r3, #19
 8007b94:	4b39      	ldr	r3, [pc, #228]	@ (8007c7c <USB_EPStartXfer+0x544>)
 8007b96:	400b      	ands	r3, r1
 8007b98:	69b9      	ldr	r1, [r7, #24]
 8007b9a:	0148      	lsls	r0, r1, #5
 8007b9c:	69f9      	ldr	r1, [r7, #28]
 8007b9e:	4401      	add	r1, r0
 8007ba0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	015a      	lsls	r2, r3, #5
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	4413      	add	r3, r2
 8007bb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bb4:	691a      	ldr	r2, [r3, #16]
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	6a1b      	ldr	r3, [r3, #32]
 8007bba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bbe:	69b9      	ldr	r1, [r7, #24]
 8007bc0:	0148      	lsls	r0, r1, #5
 8007bc2:	69f9      	ldr	r1, [r7, #28]
 8007bc4:	4401      	add	r1, r0
 8007bc6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007bce:	79fb      	ldrb	r3, [r7, #7]
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d10d      	bne.n	8007bf0 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	68db      	ldr	r3, [r3, #12]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d009      	beq.n	8007bf0 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	68d9      	ldr	r1, [r3, #12]
 8007be0:	69bb      	ldr	r3, [r7, #24]
 8007be2:	015a      	lsls	r2, r3, #5
 8007be4:	69fb      	ldr	r3, [r7, #28]
 8007be6:	4413      	add	r3, r2
 8007be8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bec:	460a      	mov	r2, r1
 8007bee:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	791b      	ldrb	r3, [r3, #4]
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	d128      	bne.n	8007c4a <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007bf8:	69fb      	ldr	r3, [r7, #28]
 8007bfa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bfe:	689b      	ldr	r3, [r3, #8]
 8007c00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d110      	bne.n	8007c2a <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007c08:	69bb      	ldr	r3, [r7, #24]
 8007c0a:	015a      	lsls	r2, r3, #5
 8007c0c:	69fb      	ldr	r3, [r7, #28]
 8007c0e:	4413      	add	r3, r2
 8007c10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	69ba      	ldr	r2, [r7, #24]
 8007c18:	0151      	lsls	r1, r2, #5
 8007c1a:	69fa      	ldr	r2, [r7, #28]
 8007c1c:	440a      	add	r2, r1
 8007c1e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c22:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007c26:	6013      	str	r3, [r2, #0]
 8007c28:	e00f      	b.n	8007c4a <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007c2a:	69bb      	ldr	r3, [r7, #24]
 8007c2c:	015a      	lsls	r2, r3, #5
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	4413      	add	r3, r2
 8007c32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	69ba      	ldr	r2, [r7, #24]
 8007c3a:	0151      	lsls	r1, r2, #5
 8007c3c:	69fa      	ldr	r2, [r7, #28]
 8007c3e:	440a      	add	r2, r1
 8007c40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c48:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007c4a:	69bb      	ldr	r3, [r7, #24]
 8007c4c:	015a      	lsls	r2, r3, #5
 8007c4e:	69fb      	ldr	r3, [r7, #28]
 8007c50:	4413      	add	r3, r2
 8007c52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	69ba      	ldr	r2, [r7, #24]
 8007c5a:	0151      	lsls	r1, r2, #5
 8007c5c:	69fa      	ldr	r2, [r7, #28]
 8007c5e:	440a      	add	r2, r1
 8007c60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c64:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007c68:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007c6a:	2300      	movs	r3, #0
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3720      	adds	r7, #32
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}
 8007c74:	fff80000 	.word	0xfff80000
 8007c78:	e007ffff 	.word	0xe007ffff
 8007c7c:	1ff80000 	.word	0x1ff80000

08007c80 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b087      	sub	sp, #28
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	785b      	ldrb	r3, [r3, #1]
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d14a      	bne.n	8007d34 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	015a      	lsls	r2, r3, #5
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	4413      	add	r3, r2
 8007ca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007cb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007cb6:	f040 8086 	bne.w	8007dc6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	015a      	lsls	r2, r3, #5
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	4413      	add	r3, r2
 8007cc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	683a      	ldr	r2, [r7, #0]
 8007ccc:	7812      	ldrb	r2, [r2, #0]
 8007cce:	0151      	lsls	r1, r2, #5
 8007cd0:	693a      	ldr	r2, [r7, #16]
 8007cd2:	440a      	add	r2, r1
 8007cd4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cd8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007cdc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	781b      	ldrb	r3, [r3, #0]
 8007ce2:	015a      	lsls	r2, r3, #5
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	4413      	add	r3, r2
 8007ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	683a      	ldr	r2, [r7, #0]
 8007cf0:	7812      	ldrb	r2, [r2, #0]
 8007cf2:	0151      	lsls	r1, r2, #5
 8007cf4:	693a      	ldr	r2, [r7, #16]
 8007cf6:	440a      	add	r2, r1
 8007cf8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cfc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007d00:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	3301      	adds	r3, #1
 8007d06:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d902      	bls.n	8007d18 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	75fb      	strb	r3, [r7, #23]
          break;
 8007d16:	e056      	b.n	8007dc6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	781b      	ldrb	r3, [r3, #0]
 8007d1c:	015a      	lsls	r2, r3, #5
 8007d1e:	693b      	ldr	r3, [r7, #16]
 8007d20:	4413      	add	r3, r2
 8007d22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d30:	d0e7      	beq.n	8007d02 <USB_EPStopXfer+0x82>
 8007d32:	e048      	b.n	8007dc6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	781b      	ldrb	r3, [r3, #0]
 8007d38:	015a      	lsls	r2, r3, #5
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	4413      	add	r3, r2
 8007d3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d4c:	d13b      	bne.n	8007dc6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	015a      	lsls	r2, r3, #5
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	4413      	add	r3, r2
 8007d58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	683a      	ldr	r2, [r7, #0]
 8007d60:	7812      	ldrb	r2, [r2, #0]
 8007d62:	0151      	lsls	r1, r2, #5
 8007d64:	693a      	ldr	r2, [r7, #16]
 8007d66:	440a      	add	r2, r1
 8007d68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d6c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007d70:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	781b      	ldrb	r3, [r3, #0]
 8007d76:	015a      	lsls	r2, r3, #5
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	4413      	add	r3, r2
 8007d7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	683a      	ldr	r2, [r7, #0]
 8007d84:	7812      	ldrb	r2, [r2, #0]
 8007d86:	0151      	lsls	r1, r2, #5
 8007d88:	693a      	ldr	r2, [r7, #16]
 8007d8a:	440a      	add	r2, r1
 8007d8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007d94:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	3301      	adds	r3, #1
 8007d9a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d902      	bls.n	8007dac <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007da6:	2301      	movs	r3, #1
 8007da8:	75fb      	strb	r3, [r7, #23]
          break;
 8007daa:	e00c      	b.n	8007dc6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	781b      	ldrb	r3, [r3, #0]
 8007db0:	015a      	lsls	r2, r3, #5
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	4413      	add	r3, r2
 8007db6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007dc0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007dc4:	d0e7      	beq.n	8007d96 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007dc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	371c      	adds	r7, #28
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b089      	sub	sp, #36	@ 0x24
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	60b9      	str	r1, [r7, #8]
 8007dde:	4611      	mov	r1, r2
 8007de0:	461a      	mov	r2, r3
 8007de2:	460b      	mov	r3, r1
 8007de4:	71fb      	strb	r3, [r7, #7]
 8007de6:	4613      	mov	r3, r2
 8007de8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007df2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d123      	bne.n	8007e42 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007dfa:	88bb      	ldrh	r3, [r7, #4]
 8007dfc:	3303      	adds	r3, #3
 8007dfe:	089b      	lsrs	r3, r3, #2
 8007e00:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007e02:	2300      	movs	r3, #0
 8007e04:	61bb      	str	r3, [r7, #24]
 8007e06:	e018      	b.n	8007e3a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007e08:	79fb      	ldrb	r3, [r7, #7]
 8007e0a:	031a      	lsls	r2, r3, #12
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	4413      	add	r3, r2
 8007e10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e14:	461a      	mov	r2, r3
 8007e16:	69fb      	ldr	r3, [r7, #28]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007e1c:	69fb      	ldr	r3, [r7, #28]
 8007e1e:	3301      	adds	r3, #1
 8007e20:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007e22:	69fb      	ldr	r3, [r7, #28]
 8007e24:	3301      	adds	r3, #1
 8007e26:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007e28:	69fb      	ldr	r3, [r7, #28]
 8007e2a:	3301      	adds	r3, #1
 8007e2c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007e2e:	69fb      	ldr	r3, [r7, #28]
 8007e30:	3301      	adds	r3, #1
 8007e32:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007e34:	69bb      	ldr	r3, [r7, #24]
 8007e36:	3301      	adds	r3, #1
 8007e38:	61bb      	str	r3, [r7, #24]
 8007e3a:	69ba      	ldr	r2, [r7, #24]
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d3e2      	bcc.n	8007e08 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007e42:	2300      	movs	r3, #0
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3724      	adds	r7, #36	@ 0x24
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr

08007e50 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b08b      	sub	sp, #44	@ 0x2c
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	60f8      	str	r0, [r7, #12]
 8007e58:	60b9      	str	r1, [r7, #8]
 8007e5a:	4613      	mov	r3, r2
 8007e5c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007e66:	88fb      	ldrh	r3, [r7, #6]
 8007e68:	089b      	lsrs	r3, r3, #2
 8007e6a:	b29b      	uxth	r3, r3
 8007e6c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007e6e:	88fb      	ldrh	r3, [r7, #6]
 8007e70:	f003 0303 	and.w	r3, r3, #3
 8007e74:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007e76:	2300      	movs	r3, #0
 8007e78:	623b      	str	r3, [r7, #32]
 8007e7a:	e014      	b.n	8007ea6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007e7c:	69bb      	ldr	r3, [r7, #24]
 8007e7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e82:	681a      	ldr	r2, [r3, #0]
 8007e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e86:	601a      	str	r2, [r3, #0]
    pDest++;
 8007e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e90:	3301      	adds	r3, #1
 8007e92:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e96:	3301      	adds	r3, #1
 8007e98:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007ea0:	6a3b      	ldr	r3, [r7, #32]
 8007ea2:	3301      	adds	r3, #1
 8007ea4:	623b      	str	r3, [r7, #32]
 8007ea6:	6a3a      	ldr	r2, [r7, #32]
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d3e6      	bcc.n	8007e7c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007eae:	8bfb      	ldrh	r3, [r7, #30]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d01e      	beq.n	8007ef2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007eb8:	69bb      	ldr	r3, [r7, #24]
 8007eba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ebe:	461a      	mov	r2, r3
 8007ec0:	f107 0310 	add.w	r3, r7, #16
 8007ec4:	6812      	ldr	r2, [r2, #0]
 8007ec6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007ec8:	693a      	ldr	r2, [r7, #16]
 8007eca:	6a3b      	ldr	r3, [r7, #32]
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	00db      	lsls	r3, r3, #3
 8007ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8007ed4:	b2da      	uxtb	r2, r3
 8007ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ed8:	701a      	strb	r2, [r3, #0]
      i++;
 8007eda:	6a3b      	ldr	r3, [r7, #32]
 8007edc:	3301      	adds	r3, #1
 8007ede:	623b      	str	r3, [r7, #32]
      pDest++;
 8007ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee2:	3301      	adds	r3, #1
 8007ee4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007ee6:	8bfb      	ldrh	r3, [r7, #30]
 8007ee8:	3b01      	subs	r3, #1
 8007eea:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007eec:	8bfb      	ldrh	r3, [r7, #30]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d1ea      	bne.n	8007ec8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	372c      	adds	r7, #44	@ 0x2c
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr

08007f00 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b085      	sub	sp, #20
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	781b      	ldrb	r3, [r3, #0]
 8007f12:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	785b      	ldrb	r3, [r3, #1]
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	d12c      	bne.n	8007f76 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	015a      	lsls	r2, r3, #5
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	4413      	add	r3, r2
 8007f24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	db12      	blt.n	8007f54 <USB_EPSetStall+0x54>
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d00f      	beq.n	8007f54 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	015a      	lsls	r2, r3, #5
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	4413      	add	r3, r2
 8007f3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	68ba      	ldr	r2, [r7, #8]
 8007f44:	0151      	lsls	r1, r2, #5
 8007f46:	68fa      	ldr	r2, [r7, #12]
 8007f48:	440a      	add	r2, r1
 8007f4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f4e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007f52:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	015a      	lsls	r2, r3, #5
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	4413      	add	r3, r2
 8007f5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68ba      	ldr	r2, [r7, #8]
 8007f64:	0151      	lsls	r1, r2, #5
 8007f66:	68fa      	ldr	r2, [r7, #12]
 8007f68:	440a      	add	r2, r1
 8007f6a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f6e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007f72:	6013      	str	r3, [r2, #0]
 8007f74:	e02b      	b.n	8007fce <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	015a      	lsls	r2, r3, #5
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	4413      	add	r3, r2
 8007f7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	db12      	blt.n	8007fae <USB_EPSetStall+0xae>
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d00f      	beq.n	8007fae <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	015a      	lsls	r2, r3, #5
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	4413      	add	r3, r2
 8007f96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	68ba      	ldr	r2, [r7, #8]
 8007f9e:	0151      	lsls	r1, r2, #5
 8007fa0:	68fa      	ldr	r2, [r7, #12]
 8007fa2:	440a      	add	r2, r1
 8007fa4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007fa8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007fac:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	015a      	lsls	r2, r3, #5
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	4413      	add	r3, r2
 8007fb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	68ba      	ldr	r2, [r7, #8]
 8007fbe:	0151      	lsls	r1, r2, #5
 8007fc0:	68fa      	ldr	r2, [r7, #12]
 8007fc2:	440a      	add	r2, r1
 8007fc4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007fc8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007fcc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007fce:	2300      	movs	r3, #0
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3714      	adds	r7, #20
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr

08007fdc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b085      	sub	sp, #20
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	781b      	ldrb	r3, [r3, #0]
 8007fee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	785b      	ldrb	r3, [r3, #1]
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d128      	bne.n	800804a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	015a      	lsls	r2, r3, #5
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	4413      	add	r3, r2
 8008000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	68ba      	ldr	r2, [r7, #8]
 8008008:	0151      	lsls	r1, r2, #5
 800800a:	68fa      	ldr	r2, [r7, #12]
 800800c:	440a      	add	r2, r1
 800800e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008012:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008016:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	791b      	ldrb	r3, [r3, #4]
 800801c:	2b03      	cmp	r3, #3
 800801e:	d003      	beq.n	8008028 <USB_EPClearStall+0x4c>
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	791b      	ldrb	r3, [r3, #4]
 8008024:	2b02      	cmp	r3, #2
 8008026:	d138      	bne.n	800809a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	015a      	lsls	r2, r3, #5
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	4413      	add	r3, r2
 8008030:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	68ba      	ldr	r2, [r7, #8]
 8008038:	0151      	lsls	r1, r2, #5
 800803a:	68fa      	ldr	r2, [r7, #12]
 800803c:	440a      	add	r2, r1
 800803e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008042:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008046:	6013      	str	r3, [r2, #0]
 8008048:	e027      	b.n	800809a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	015a      	lsls	r2, r3, #5
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	4413      	add	r3, r2
 8008052:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	68ba      	ldr	r2, [r7, #8]
 800805a:	0151      	lsls	r1, r2, #5
 800805c:	68fa      	ldr	r2, [r7, #12]
 800805e:	440a      	add	r2, r1
 8008060:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008064:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008068:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	791b      	ldrb	r3, [r3, #4]
 800806e:	2b03      	cmp	r3, #3
 8008070:	d003      	beq.n	800807a <USB_EPClearStall+0x9e>
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	791b      	ldrb	r3, [r3, #4]
 8008076:	2b02      	cmp	r3, #2
 8008078:	d10f      	bne.n	800809a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	015a      	lsls	r2, r3, #5
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	4413      	add	r3, r2
 8008082:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	68ba      	ldr	r2, [r7, #8]
 800808a:	0151      	lsls	r1, r2, #5
 800808c:	68fa      	ldr	r2, [r7, #12]
 800808e:	440a      	add	r2, r1
 8008090:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008094:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008098:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800809a:	2300      	movs	r3, #0
}
 800809c:	4618      	mov	r0, r3
 800809e:	3714      	adds	r7, #20
 80080a0:	46bd      	mov	sp, r7
 80080a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a6:	4770      	bx	lr

080080a8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b085      	sub	sp, #20
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
 80080b0:	460b      	mov	r3, r1
 80080b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	68fa      	ldr	r2, [r7, #12]
 80080c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080c6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80080ca:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080d2:	681a      	ldr	r2, [r3, #0]
 80080d4:	78fb      	ldrb	r3, [r7, #3]
 80080d6:	011b      	lsls	r3, r3, #4
 80080d8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80080dc:	68f9      	ldr	r1, [r7, #12]
 80080de:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80080e2:	4313      	orrs	r3, r2
 80080e4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80080e6:	2300      	movs	r3, #0
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3714      	adds	r7, #20
 80080ec:	46bd      	mov	sp, r7
 80080ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f2:	4770      	bx	lr

080080f4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b085      	sub	sp, #20
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	68fa      	ldr	r2, [r7, #12]
 800810a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800810e:	f023 0303 	bic.w	r3, r3, #3
 8008112:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	68fa      	ldr	r2, [r7, #12]
 800811e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008122:	f023 0302 	bic.w	r3, r3, #2
 8008126:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008128:	2300      	movs	r3, #0
}
 800812a:	4618      	mov	r0, r3
 800812c:	3714      	adds	r7, #20
 800812e:	46bd      	mov	sp, r7
 8008130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008134:	4770      	bx	lr

08008136 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008136:	b480      	push	{r7}
 8008138:	b085      	sub	sp, #20
 800813a:	af00      	add	r7, sp, #0
 800813c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	68fa      	ldr	r2, [r7, #12]
 800814c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008150:	f023 0303 	bic.w	r3, r3, #3
 8008154:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008164:	f043 0302 	orr.w	r3, r3, #2
 8008168:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800816a:	2300      	movs	r3, #0
}
 800816c:	4618      	mov	r0, r3
 800816e:	3714      	adds	r7, #20
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr

08008178 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008178:	b480      	push	{r7}
 800817a:	b085      	sub	sp, #20
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	695b      	ldr	r3, [r3, #20]
 8008184:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	699b      	ldr	r3, [r3, #24]
 800818a:	68fa      	ldr	r2, [r7, #12]
 800818c:	4013      	ands	r3, r2
 800818e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008190:	68fb      	ldr	r3, [r7, #12]
}
 8008192:	4618      	mov	r0, r3
 8008194:	3714      	adds	r7, #20
 8008196:	46bd      	mov	sp, r7
 8008198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819c:	4770      	bx	lr

0800819e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800819e:	b480      	push	{r7}
 80081a0:	b085      	sub	sp, #20
 80081a2:	af00      	add	r7, sp, #0
 80081a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081b0:	699b      	ldr	r3, [r3, #24]
 80081b2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081ba:	69db      	ldr	r3, [r3, #28]
 80081bc:	68ba      	ldr	r2, [r7, #8]
 80081be:	4013      	ands	r3, r2
 80081c0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	0c1b      	lsrs	r3, r3, #16
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3714      	adds	r7, #20
 80081ca:	46bd      	mov	sp, r7
 80081cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d0:	4770      	bx	lr

080081d2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80081d2:	b480      	push	{r7}
 80081d4:	b085      	sub	sp, #20
 80081d6:	af00      	add	r7, sp, #0
 80081d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081e4:	699b      	ldr	r3, [r3, #24]
 80081e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081ee:	69db      	ldr	r3, [r3, #28]
 80081f0:	68ba      	ldr	r2, [r7, #8]
 80081f2:	4013      	ands	r3, r2
 80081f4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	b29b      	uxth	r3, r3
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3714      	adds	r7, #20
 80081fe:	46bd      	mov	sp, r7
 8008200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008204:	4770      	bx	lr

08008206 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008206:	b480      	push	{r7}
 8008208:	b085      	sub	sp, #20
 800820a:	af00      	add	r7, sp, #0
 800820c:	6078      	str	r0, [r7, #4]
 800820e:	460b      	mov	r3, r1
 8008210:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008216:	78fb      	ldrb	r3, [r7, #3]
 8008218:	015a      	lsls	r2, r3, #5
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	4413      	add	r3, r2
 800821e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008222:	689b      	ldr	r3, [r3, #8]
 8008224:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800822c:	695b      	ldr	r3, [r3, #20]
 800822e:	68ba      	ldr	r2, [r7, #8]
 8008230:	4013      	ands	r3, r2
 8008232:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008234:	68bb      	ldr	r3, [r7, #8]
}
 8008236:	4618      	mov	r0, r3
 8008238:	3714      	adds	r7, #20
 800823a:	46bd      	mov	sp, r7
 800823c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008240:	4770      	bx	lr

08008242 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008242:	b480      	push	{r7}
 8008244:	b087      	sub	sp, #28
 8008246:	af00      	add	r7, sp, #0
 8008248:	6078      	str	r0, [r7, #4]
 800824a:	460b      	mov	r3, r1
 800824c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008258:	691b      	ldr	r3, [r3, #16]
 800825a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008262:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008264:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008266:	78fb      	ldrb	r3, [r7, #3]
 8008268:	f003 030f 	and.w	r3, r3, #15
 800826c:	68fa      	ldr	r2, [r7, #12]
 800826e:	fa22 f303 	lsr.w	r3, r2, r3
 8008272:	01db      	lsls	r3, r3, #7
 8008274:	b2db      	uxtb	r3, r3
 8008276:	693a      	ldr	r2, [r7, #16]
 8008278:	4313      	orrs	r3, r2
 800827a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800827c:	78fb      	ldrb	r3, [r7, #3]
 800827e:	015a      	lsls	r2, r3, #5
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	4413      	add	r3, r2
 8008284:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008288:	689b      	ldr	r3, [r3, #8]
 800828a:	693a      	ldr	r2, [r7, #16]
 800828c:	4013      	ands	r3, r2
 800828e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008290:	68bb      	ldr	r3, [r7, #8]
}
 8008292:	4618      	mov	r0, r3
 8008294:	371c      	adds	r7, #28
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr

0800829e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800829e:	b480      	push	{r7}
 80082a0:	b083      	sub	sp, #12
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	695b      	ldr	r3, [r3, #20]
 80082aa:	f003 0301 	and.w	r3, r3, #1
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	370c      	adds	r7, #12
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr
	...

080082bc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082d6:	4619      	mov	r1, r3
 80082d8:	4b09      	ldr	r3, [pc, #36]	@ (8008300 <USB_ActivateSetup+0x44>)
 80082da:	4013      	ands	r3, r2
 80082dc:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	68fa      	ldr	r2, [r7, #12]
 80082e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80082f2:	2300      	movs	r3, #0
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3714      	adds	r7, #20
 80082f8:	46bd      	mov	sp, r7
 80082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fe:	4770      	bx	lr
 8008300:	fffff800 	.word	0xfffff800

08008304 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008304:	b480      	push	{r7}
 8008306:	b087      	sub	sp, #28
 8008308:	af00      	add	r7, sp, #0
 800830a:	60f8      	str	r0, [r7, #12]
 800830c:	460b      	mov	r3, r1
 800830e:	607a      	str	r2, [r7, #4]
 8008310:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	333c      	adds	r3, #60	@ 0x3c
 800831a:	3304      	adds	r3, #4
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	4a26      	ldr	r2, [pc, #152]	@ (80083bc <USB_EP0_OutStart+0xb8>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d90a      	bls.n	800833e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008328:	697b      	ldr	r3, [r7, #20]
 800832a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008334:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008338:	d101      	bne.n	800833e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800833a:	2300      	movs	r3, #0
 800833c:	e037      	b.n	80083ae <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008344:	461a      	mov	r2, r3
 8008346:	2300      	movs	r3, #0
 8008348:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008350:	691b      	ldr	r3, [r3, #16]
 8008352:	697a      	ldr	r2, [r7, #20]
 8008354:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008358:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800835c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008364:	691b      	ldr	r3, [r3, #16]
 8008366:	697a      	ldr	r2, [r7, #20]
 8008368:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800836c:	f043 0318 	orr.w	r3, r3, #24
 8008370:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008378:	691b      	ldr	r3, [r3, #16]
 800837a:	697a      	ldr	r2, [r7, #20]
 800837c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008380:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008384:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008386:	7afb      	ldrb	r3, [r7, #11]
 8008388:	2b01      	cmp	r3, #1
 800838a:	d10f      	bne.n	80083ac <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008392:	461a      	mov	r2, r3
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	697a      	ldr	r2, [r7, #20]
 80083a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083a6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80083aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80083ac:	2300      	movs	r3, #0
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	371c      	adds	r7, #28
 80083b2:	46bd      	mov	sp, r7
 80083b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b8:	4770      	bx	lr
 80083ba:	bf00      	nop
 80083bc:	4f54300a 	.word	0x4f54300a

080083c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80083c0:	b480      	push	{r7}
 80083c2:	b085      	sub	sp, #20
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80083c8:	2300      	movs	r3, #0
 80083ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	3301      	adds	r3, #1
 80083d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80083d8:	d901      	bls.n	80083de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80083da:	2303      	movs	r3, #3
 80083dc:	e022      	b.n	8008424 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	691b      	ldr	r3, [r3, #16]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	daf2      	bge.n	80083cc <USB_CoreReset+0xc>

  count = 10U;
 80083e6:	230a      	movs	r3, #10
 80083e8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80083ea:	e002      	b.n	80083f2 <USB_CoreReset+0x32>
  {
    count--;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	3b01      	subs	r3, #1
 80083f0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d1f9      	bne.n	80083ec <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	691b      	ldr	r3, [r3, #16]
 80083fc:	f043 0201 	orr.w	r2, r3, #1
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	3301      	adds	r3, #1
 8008408:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008410:	d901      	bls.n	8008416 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008412:	2303      	movs	r3, #3
 8008414:	e006      	b.n	8008424 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	691b      	ldr	r3, [r3, #16]
 800841a:	f003 0301 	and.w	r3, r3, #1
 800841e:	2b01      	cmp	r3, #1
 8008420:	d0f0      	beq.n	8008404 <USB_CoreReset+0x44>

  return HAL_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	3714      	adds	r7, #20
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr

08008430 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b084      	sub	sp, #16
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	460b      	mov	r3, r1
 800843a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800843c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008440:	f002 fdd0 	bl	800afe4 <malloc>
 8008444:	4603      	mov	r3, r0
 8008446:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d109      	bne.n	8008462 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	32b0      	adds	r2, #176	@ 0xb0
 8008458:	2100      	movs	r1, #0
 800845a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800845e:	2302      	movs	r3, #2
 8008460:	e0d4      	b.n	800860c <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008462:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008466:	2100      	movs	r1, #0
 8008468:	68f8      	ldr	r0, [r7, #12]
 800846a:	f003 fceb 	bl	800be44 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	32b0      	adds	r2, #176	@ 0xb0
 8008478:	68f9      	ldr	r1, [r7, #12]
 800847a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	32b0      	adds	r2, #176	@ 0xb0
 8008488:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	7c1b      	ldrb	r3, [r3, #16]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d138      	bne.n	800850c <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800849a:	4b5e      	ldr	r3, [pc, #376]	@ (8008614 <USBD_CDC_Init+0x1e4>)
 800849c:	7819      	ldrb	r1, [r3, #0]
 800849e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80084a2:	2202      	movs	r2, #2
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f002 fbdc 	bl	800ac62 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80084aa:	4b5a      	ldr	r3, [pc, #360]	@ (8008614 <USBD_CDC_Init+0x1e4>)
 80084ac:	781b      	ldrb	r3, [r3, #0]
 80084ae:	f003 020f 	and.w	r2, r3, #15
 80084b2:	6879      	ldr	r1, [r7, #4]
 80084b4:	4613      	mov	r3, r2
 80084b6:	009b      	lsls	r3, r3, #2
 80084b8:	4413      	add	r3, r2
 80084ba:	009b      	lsls	r3, r3, #2
 80084bc:	440b      	add	r3, r1
 80084be:	3323      	adds	r3, #35	@ 0x23
 80084c0:	2201      	movs	r2, #1
 80084c2:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80084c4:	4b54      	ldr	r3, [pc, #336]	@ (8008618 <USBD_CDC_Init+0x1e8>)
 80084c6:	7819      	ldrb	r1, [r3, #0]
 80084c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80084cc:	2202      	movs	r2, #2
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f002 fbc7 	bl	800ac62 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80084d4:	4b50      	ldr	r3, [pc, #320]	@ (8008618 <USBD_CDC_Init+0x1e8>)
 80084d6:	781b      	ldrb	r3, [r3, #0]
 80084d8:	f003 020f 	and.w	r2, r3, #15
 80084dc:	6879      	ldr	r1, [r7, #4]
 80084de:	4613      	mov	r3, r2
 80084e0:	009b      	lsls	r3, r3, #2
 80084e2:	4413      	add	r3, r2
 80084e4:	009b      	lsls	r3, r3, #2
 80084e6:	440b      	add	r3, r1
 80084e8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80084ec:	2201      	movs	r2, #1
 80084ee:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80084f0:	4b4a      	ldr	r3, [pc, #296]	@ (800861c <USBD_CDC_Init+0x1ec>)
 80084f2:	781b      	ldrb	r3, [r3, #0]
 80084f4:	f003 020f 	and.w	r2, r3, #15
 80084f8:	6879      	ldr	r1, [r7, #4]
 80084fa:	4613      	mov	r3, r2
 80084fc:	009b      	lsls	r3, r3, #2
 80084fe:	4413      	add	r3, r2
 8008500:	009b      	lsls	r3, r3, #2
 8008502:	440b      	add	r3, r1
 8008504:	331c      	adds	r3, #28
 8008506:	2210      	movs	r2, #16
 8008508:	601a      	str	r2, [r3, #0]
 800850a:	e035      	b.n	8008578 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800850c:	4b41      	ldr	r3, [pc, #260]	@ (8008614 <USBD_CDC_Init+0x1e4>)
 800850e:	7819      	ldrb	r1, [r3, #0]
 8008510:	2340      	movs	r3, #64	@ 0x40
 8008512:	2202      	movs	r2, #2
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f002 fba4 	bl	800ac62 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800851a:	4b3e      	ldr	r3, [pc, #248]	@ (8008614 <USBD_CDC_Init+0x1e4>)
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	f003 020f 	and.w	r2, r3, #15
 8008522:	6879      	ldr	r1, [r7, #4]
 8008524:	4613      	mov	r3, r2
 8008526:	009b      	lsls	r3, r3, #2
 8008528:	4413      	add	r3, r2
 800852a:	009b      	lsls	r3, r3, #2
 800852c:	440b      	add	r3, r1
 800852e:	3323      	adds	r3, #35	@ 0x23
 8008530:	2201      	movs	r2, #1
 8008532:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008534:	4b38      	ldr	r3, [pc, #224]	@ (8008618 <USBD_CDC_Init+0x1e8>)
 8008536:	7819      	ldrb	r1, [r3, #0]
 8008538:	2340      	movs	r3, #64	@ 0x40
 800853a:	2202      	movs	r2, #2
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f002 fb90 	bl	800ac62 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008542:	4b35      	ldr	r3, [pc, #212]	@ (8008618 <USBD_CDC_Init+0x1e8>)
 8008544:	781b      	ldrb	r3, [r3, #0]
 8008546:	f003 020f 	and.w	r2, r3, #15
 800854a:	6879      	ldr	r1, [r7, #4]
 800854c:	4613      	mov	r3, r2
 800854e:	009b      	lsls	r3, r3, #2
 8008550:	4413      	add	r3, r2
 8008552:	009b      	lsls	r3, r3, #2
 8008554:	440b      	add	r3, r1
 8008556:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800855a:	2201      	movs	r2, #1
 800855c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800855e:	4b2f      	ldr	r3, [pc, #188]	@ (800861c <USBD_CDC_Init+0x1ec>)
 8008560:	781b      	ldrb	r3, [r3, #0]
 8008562:	f003 020f 	and.w	r2, r3, #15
 8008566:	6879      	ldr	r1, [r7, #4]
 8008568:	4613      	mov	r3, r2
 800856a:	009b      	lsls	r3, r3, #2
 800856c:	4413      	add	r3, r2
 800856e:	009b      	lsls	r3, r3, #2
 8008570:	440b      	add	r3, r1
 8008572:	331c      	adds	r3, #28
 8008574:	2210      	movs	r2, #16
 8008576:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008578:	4b28      	ldr	r3, [pc, #160]	@ (800861c <USBD_CDC_Init+0x1ec>)
 800857a:	7819      	ldrb	r1, [r3, #0]
 800857c:	2308      	movs	r3, #8
 800857e:	2203      	movs	r2, #3
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f002 fb6e 	bl	800ac62 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008586:	4b25      	ldr	r3, [pc, #148]	@ (800861c <USBD_CDC_Init+0x1ec>)
 8008588:	781b      	ldrb	r3, [r3, #0]
 800858a:	f003 020f 	and.w	r2, r3, #15
 800858e:	6879      	ldr	r1, [r7, #4]
 8008590:	4613      	mov	r3, r2
 8008592:	009b      	lsls	r3, r3, #2
 8008594:	4413      	add	r3, r2
 8008596:	009b      	lsls	r3, r3, #2
 8008598:	440b      	add	r3, r1
 800859a:	3323      	adds	r3, #35	@ 0x23
 800859c:	2201      	movs	r2, #1
 800859e:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2200      	movs	r2, #0
 80085a4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	33b0      	adds	r3, #176	@ 0xb0
 80085b2:	009b      	lsls	r3, r3, #2
 80085b4:	4413      	add	r3, r2
 80085b6:	685b      	ldr	r3, [r3, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	2200      	movs	r2, #0
 80085c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2200      	movs	r2, #0
 80085c8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d101      	bne.n	80085da <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 80085d6:	2302      	movs	r3, #2
 80085d8:	e018      	b.n	800860c <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	7c1b      	ldrb	r3, [r3, #16]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d10a      	bne.n	80085f8 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80085e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008618 <USBD_CDC_Init+0x1e8>)
 80085e4:	7819      	ldrb	r1, [r3, #0]
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80085ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f002 fc25 	bl	800ae40 <USBD_LL_PrepareReceive>
 80085f6:	e008      	b.n	800860a <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80085f8:	4b07      	ldr	r3, [pc, #28]	@ (8008618 <USBD_CDC_Init+0x1e8>)
 80085fa:	7819      	ldrb	r1, [r3, #0]
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008602:	2340      	movs	r3, #64	@ 0x40
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f002 fc1b 	bl	800ae40 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800860a:	2300      	movs	r3, #0
}
 800860c:	4618      	mov	r0, r3
 800860e:	3710      	adds	r7, #16
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}
 8008614:	200000ab 	.word	0x200000ab
 8008618:	200000ac 	.word	0x200000ac
 800861c:	200000ad 	.word	0x200000ad

08008620 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b082      	sub	sp, #8
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	460b      	mov	r3, r1
 800862a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800862c:	4b3a      	ldr	r3, [pc, #232]	@ (8008718 <USBD_CDC_DeInit+0xf8>)
 800862e:	781b      	ldrb	r3, [r3, #0]
 8008630:	4619      	mov	r1, r3
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f002 fb3b 	bl	800acae <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008638:	4b37      	ldr	r3, [pc, #220]	@ (8008718 <USBD_CDC_DeInit+0xf8>)
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	f003 020f 	and.w	r2, r3, #15
 8008640:	6879      	ldr	r1, [r7, #4]
 8008642:	4613      	mov	r3, r2
 8008644:	009b      	lsls	r3, r3, #2
 8008646:	4413      	add	r3, r2
 8008648:	009b      	lsls	r3, r3, #2
 800864a:	440b      	add	r3, r1
 800864c:	3323      	adds	r3, #35	@ 0x23
 800864e:	2200      	movs	r2, #0
 8008650:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008652:	4b32      	ldr	r3, [pc, #200]	@ (800871c <USBD_CDC_DeInit+0xfc>)
 8008654:	781b      	ldrb	r3, [r3, #0]
 8008656:	4619      	mov	r1, r3
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f002 fb28 	bl	800acae <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800865e:	4b2f      	ldr	r3, [pc, #188]	@ (800871c <USBD_CDC_DeInit+0xfc>)
 8008660:	781b      	ldrb	r3, [r3, #0]
 8008662:	f003 020f 	and.w	r2, r3, #15
 8008666:	6879      	ldr	r1, [r7, #4]
 8008668:	4613      	mov	r3, r2
 800866a:	009b      	lsls	r3, r3, #2
 800866c:	4413      	add	r3, r2
 800866e:	009b      	lsls	r3, r3, #2
 8008670:	440b      	add	r3, r1
 8008672:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008676:	2200      	movs	r2, #0
 8008678:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800867a:	4b29      	ldr	r3, [pc, #164]	@ (8008720 <USBD_CDC_DeInit+0x100>)
 800867c:	781b      	ldrb	r3, [r3, #0]
 800867e:	4619      	mov	r1, r3
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f002 fb14 	bl	800acae <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008686:	4b26      	ldr	r3, [pc, #152]	@ (8008720 <USBD_CDC_DeInit+0x100>)
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	f003 020f 	and.w	r2, r3, #15
 800868e:	6879      	ldr	r1, [r7, #4]
 8008690:	4613      	mov	r3, r2
 8008692:	009b      	lsls	r3, r3, #2
 8008694:	4413      	add	r3, r2
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	440b      	add	r3, r1
 800869a:	3323      	adds	r3, #35	@ 0x23
 800869c:	2200      	movs	r2, #0
 800869e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80086a0:	4b1f      	ldr	r3, [pc, #124]	@ (8008720 <USBD_CDC_DeInit+0x100>)
 80086a2:	781b      	ldrb	r3, [r3, #0]
 80086a4:	f003 020f 	and.w	r2, r3, #15
 80086a8:	6879      	ldr	r1, [r7, #4]
 80086aa:	4613      	mov	r3, r2
 80086ac:	009b      	lsls	r3, r3, #2
 80086ae:	4413      	add	r3, r2
 80086b0:	009b      	lsls	r3, r3, #2
 80086b2:	440b      	add	r3, r1
 80086b4:	331c      	adds	r3, #28
 80086b6:	2200      	movs	r2, #0
 80086b8:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	32b0      	adds	r2, #176	@ 0xb0
 80086c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d01f      	beq.n	800870c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	33b0      	adds	r3, #176	@ 0xb0
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	4413      	add	r3, r2
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	685b      	ldr	r3, [r3, #4]
 80086de:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	32b0      	adds	r2, #176	@ 0xb0
 80086ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086ee:	4618      	mov	r0, r3
 80086f0:	f002 fc80 	bl	800aff4 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	32b0      	adds	r2, #176	@ 0xb0
 80086fe:	2100      	movs	r1, #0
 8008700:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2200      	movs	r2, #0
 8008708:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	3708      	adds	r7, #8
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
 8008716:	bf00      	nop
 8008718:	200000ab 	.word	0x200000ab
 800871c:	200000ac 	.word	0x200000ac
 8008720:	200000ad 	.word	0x200000ad

08008724 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b086      	sub	sp, #24
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	32b0      	adds	r2, #176	@ 0xb0
 8008738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800873c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800873e:	2300      	movs	r3, #0
 8008740:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008742:	2300      	movs	r3, #0
 8008744:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008746:	2300      	movs	r3, #0
 8008748:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d101      	bne.n	8008754 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008750:	2303      	movs	r3, #3
 8008752:	e0bf      	b.n	80088d4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	781b      	ldrb	r3, [r3, #0]
 8008758:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800875c:	2b00      	cmp	r3, #0
 800875e:	d050      	beq.n	8008802 <USBD_CDC_Setup+0xde>
 8008760:	2b20      	cmp	r3, #32
 8008762:	f040 80af 	bne.w	80088c4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	88db      	ldrh	r3, [r3, #6]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d03a      	beq.n	80087e4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	781b      	ldrb	r3, [r3, #0]
 8008772:	b25b      	sxtb	r3, r3
 8008774:	2b00      	cmp	r3, #0
 8008776:	da1b      	bge.n	80087b0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800877e:	687a      	ldr	r2, [r7, #4]
 8008780:	33b0      	adds	r3, #176	@ 0xb0
 8008782:	009b      	lsls	r3, r3, #2
 8008784:	4413      	add	r3, r2
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	683a      	ldr	r2, [r7, #0]
 800878c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800878e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008790:	683a      	ldr	r2, [r7, #0]
 8008792:	88d2      	ldrh	r2, [r2, #6]
 8008794:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	88db      	ldrh	r3, [r3, #6]
 800879a:	2b07      	cmp	r3, #7
 800879c:	bf28      	it	cs
 800879e:	2307      	movcs	r3, #7
 80087a0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	89fa      	ldrh	r2, [r7, #14]
 80087a6:	4619      	mov	r1, r3
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f001 fdd3 	bl	800a354 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80087ae:	e090      	b.n	80088d2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	785a      	ldrb	r2, [r3, #1]
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	88db      	ldrh	r3, [r3, #6]
 80087be:	2b3f      	cmp	r3, #63	@ 0x3f
 80087c0:	d803      	bhi.n	80087ca <USBD_CDC_Setup+0xa6>
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	88db      	ldrh	r3, [r3, #6]
 80087c6:	b2da      	uxtb	r2, r3
 80087c8:	e000      	b.n	80087cc <USBD_CDC_Setup+0xa8>
 80087ca:	2240      	movs	r2, #64	@ 0x40
 80087cc:	693b      	ldr	r3, [r7, #16]
 80087ce:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80087d2:	6939      	ldr	r1, [r7, #16]
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80087da:	461a      	mov	r2, r3
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f001 fde8 	bl	800a3b2 <USBD_CtlPrepareRx>
      break;
 80087e2:	e076      	b.n	80088d2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087ea:	687a      	ldr	r2, [r7, #4]
 80087ec:	33b0      	adds	r3, #176	@ 0xb0
 80087ee:	009b      	lsls	r3, r3, #2
 80087f0:	4413      	add	r3, r2
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	689b      	ldr	r3, [r3, #8]
 80087f6:	683a      	ldr	r2, [r7, #0]
 80087f8:	7850      	ldrb	r0, [r2, #1]
 80087fa:	2200      	movs	r2, #0
 80087fc:	6839      	ldr	r1, [r7, #0]
 80087fe:	4798      	blx	r3
      break;
 8008800:	e067      	b.n	80088d2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	785b      	ldrb	r3, [r3, #1]
 8008806:	2b0b      	cmp	r3, #11
 8008808:	d851      	bhi.n	80088ae <USBD_CDC_Setup+0x18a>
 800880a:	a201      	add	r2, pc, #4	@ (adr r2, 8008810 <USBD_CDC_Setup+0xec>)
 800880c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008810:	08008841 	.word	0x08008841
 8008814:	080088bd 	.word	0x080088bd
 8008818:	080088af 	.word	0x080088af
 800881c:	080088af 	.word	0x080088af
 8008820:	080088af 	.word	0x080088af
 8008824:	080088af 	.word	0x080088af
 8008828:	080088af 	.word	0x080088af
 800882c:	080088af 	.word	0x080088af
 8008830:	080088af 	.word	0x080088af
 8008834:	080088af 	.word	0x080088af
 8008838:	0800886b 	.word	0x0800886b
 800883c:	08008895 	.word	0x08008895
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008846:	b2db      	uxtb	r3, r3
 8008848:	2b03      	cmp	r3, #3
 800884a:	d107      	bne.n	800885c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800884c:	f107 030a 	add.w	r3, r7, #10
 8008850:	2202      	movs	r2, #2
 8008852:	4619      	mov	r1, r3
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f001 fd7d 	bl	800a354 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800885a:	e032      	b.n	80088c2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800885c:	6839      	ldr	r1, [r7, #0]
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f001 fcfb 	bl	800a25a <USBD_CtlError>
            ret = USBD_FAIL;
 8008864:	2303      	movs	r3, #3
 8008866:	75fb      	strb	r3, [r7, #23]
          break;
 8008868:	e02b      	b.n	80088c2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008870:	b2db      	uxtb	r3, r3
 8008872:	2b03      	cmp	r3, #3
 8008874:	d107      	bne.n	8008886 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008876:	f107 030d 	add.w	r3, r7, #13
 800887a:	2201      	movs	r2, #1
 800887c:	4619      	mov	r1, r3
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f001 fd68 	bl	800a354 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008884:	e01d      	b.n	80088c2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008886:	6839      	ldr	r1, [r7, #0]
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f001 fce6 	bl	800a25a <USBD_CtlError>
            ret = USBD_FAIL;
 800888e:	2303      	movs	r3, #3
 8008890:	75fb      	strb	r3, [r7, #23]
          break;
 8008892:	e016      	b.n	80088c2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800889a:	b2db      	uxtb	r3, r3
 800889c:	2b03      	cmp	r3, #3
 800889e:	d00f      	beq.n	80088c0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80088a0:	6839      	ldr	r1, [r7, #0]
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f001 fcd9 	bl	800a25a <USBD_CtlError>
            ret = USBD_FAIL;
 80088a8:	2303      	movs	r3, #3
 80088aa:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80088ac:	e008      	b.n	80088c0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80088ae:	6839      	ldr	r1, [r7, #0]
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f001 fcd2 	bl	800a25a <USBD_CtlError>
          ret = USBD_FAIL;
 80088b6:	2303      	movs	r3, #3
 80088b8:	75fb      	strb	r3, [r7, #23]
          break;
 80088ba:	e002      	b.n	80088c2 <USBD_CDC_Setup+0x19e>
          break;
 80088bc:	bf00      	nop
 80088be:	e008      	b.n	80088d2 <USBD_CDC_Setup+0x1ae>
          break;
 80088c0:	bf00      	nop
      }
      break;
 80088c2:	e006      	b.n	80088d2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80088c4:	6839      	ldr	r1, [r7, #0]
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f001 fcc7 	bl	800a25a <USBD_CtlError>
      ret = USBD_FAIL;
 80088cc:	2303      	movs	r3, #3
 80088ce:	75fb      	strb	r3, [r7, #23]
      break;
 80088d0:	bf00      	nop
  }

  return (uint8_t)ret;
 80088d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3718      	adds	r7, #24
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}

080088dc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b084      	sub	sp, #16
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	460b      	mov	r3, r1
 80088e6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80088ee:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	32b0      	adds	r2, #176	@ 0xb0
 80088fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d101      	bne.n	8008906 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008902:	2303      	movs	r3, #3
 8008904:	e065      	b.n	80089d2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	32b0      	adds	r2, #176	@ 0xb0
 8008910:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008914:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008916:	78fb      	ldrb	r3, [r7, #3]
 8008918:	f003 020f 	and.w	r2, r3, #15
 800891c:	6879      	ldr	r1, [r7, #4]
 800891e:	4613      	mov	r3, r2
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	4413      	add	r3, r2
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	440b      	add	r3, r1
 8008928:	3314      	adds	r3, #20
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d02f      	beq.n	8008990 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008930:	78fb      	ldrb	r3, [r7, #3]
 8008932:	f003 020f 	and.w	r2, r3, #15
 8008936:	6879      	ldr	r1, [r7, #4]
 8008938:	4613      	mov	r3, r2
 800893a:	009b      	lsls	r3, r3, #2
 800893c:	4413      	add	r3, r2
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	440b      	add	r3, r1
 8008942:	3314      	adds	r3, #20
 8008944:	681a      	ldr	r2, [r3, #0]
 8008946:	78fb      	ldrb	r3, [r7, #3]
 8008948:	f003 010f 	and.w	r1, r3, #15
 800894c:	68f8      	ldr	r0, [r7, #12]
 800894e:	460b      	mov	r3, r1
 8008950:	00db      	lsls	r3, r3, #3
 8008952:	440b      	add	r3, r1
 8008954:	009b      	lsls	r3, r3, #2
 8008956:	4403      	add	r3, r0
 8008958:	331c      	adds	r3, #28
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	fbb2 f1f3 	udiv	r1, r2, r3
 8008960:	fb01 f303 	mul.w	r3, r1, r3
 8008964:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008966:	2b00      	cmp	r3, #0
 8008968:	d112      	bne.n	8008990 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800896a:	78fb      	ldrb	r3, [r7, #3]
 800896c:	f003 020f 	and.w	r2, r3, #15
 8008970:	6879      	ldr	r1, [r7, #4]
 8008972:	4613      	mov	r3, r2
 8008974:	009b      	lsls	r3, r3, #2
 8008976:	4413      	add	r3, r2
 8008978:	009b      	lsls	r3, r3, #2
 800897a:	440b      	add	r3, r1
 800897c:	3314      	adds	r3, #20
 800897e:	2200      	movs	r2, #0
 8008980:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008982:	78f9      	ldrb	r1, [r7, #3]
 8008984:	2300      	movs	r3, #0
 8008986:	2200      	movs	r2, #0
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f002 fa38 	bl	800adfe <USBD_LL_Transmit>
 800898e:	e01f      	b.n	80089d0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008990:	68bb      	ldr	r3, [r7, #8]
 8008992:	2200      	movs	r2, #0
 8008994:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	33b0      	adds	r3, #176	@ 0xb0
 80089a2:	009b      	lsls	r3, r3, #2
 80089a4:	4413      	add	r3, r2
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	691b      	ldr	r3, [r3, #16]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d010      	beq.n	80089d0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089b4:	687a      	ldr	r2, [r7, #4]
 80089b6:	33b0      	adds	r3, #176	@ 0xb0
 80089b8:	009b      	lsls	r3, r3, #2
 80089ba:	4413      	add	r3, r2
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	691b      	ldr	r3, [r3, #16]
 80089c0:	68ba      	ldr	r2, [r7, #8]
 80089c2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80089c6:	68ba      	ldr	r2, [r7, #8]
 80089c8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80089cc:	78fa      	ldrb	r2, [r7, #3]
 80089ce:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80089d0:	2300      	movs	r3, #0
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3710      	adds	r7, #16
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}

080089da <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80089da:	b580      	push	{r7, lr}
 80089dc:	b084      	sub	sp, #16
 80089de:	af00      	add	r7, sp, #0
 80089e0:	6078      	str	r0, [r7, #4]
 80089e2:	460b      	mov	r3, r1
 80089e4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	32b0      	adds	r2, #176	@ 0xb0
 80089f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089f4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	32b0      	adds	r2, #176	@ 0xb0
 8008a00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d101      	bne.n	8008a0c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008a08:	2303      	movs	r3, #3
 8008a0a:	e01a      	b.n	8008a42 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008a0c:	78fb      	ldrb	r3, [r7, #3]
 8008a0e:	4619      	mov	r1, r3
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f002 fa36 	bl	800ae82 <USBD_LL_GetRxDataSize>
 8008a16:	4602      	mov	r2, r0
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a24:	687a      	ldr	r2, [r7, #4]
 8008a26:	33b0      	adds	r3, #176	@ 0xb0
 8008a28:	009b      	lsls	r3, r3, #2
 8008a2a:	4413      	add	r3, r2
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	68db      	ldr	r3, [r3, #12]
 8008a30:	68fa      	ldr	r2, [r7, #12]
 8008a32:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008a36:	68fa      	ldr	r2, [r7, #12]
 8008a38:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008a3c:	4611      	mov	r1, r2
 8008a3e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008a40:	2300      	movs	r3, #0
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3710      	adds	r7, #16
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}

08008a4a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008a4a:	b580      	push	{r7, lr}
 8008a4c:	b084      	sub	sp, #16
 8008a4e:	af00      	add	r7, sp, #0
 8008a50:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	32b0      	adds	r2, #176	@ 0xb0
 8008a5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a60:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d101      	bne.n	8008a6c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008a68:	2303      	movs	r3, #3
 8008a6a:	e024      	b.n	8008ab6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a72:	687a      	ldr	r2, [r7, #4]
 8008a74:	33b0      	adds	r3, #176	@ 0xb0
 8008a76:	009b      	lsls	r3, r3, #2
 8008a78:	4413      	add	r3, r2
 8008a7a:	685b      	ldr	r3, [r3, #4]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d019      	beq.n	8008ab4 <USBD_CDC_EP0_RxReady+0x6a>
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008a86:	2bff      	cmp	r3, #255	@ 0xff
 8008a88:	d014      	beq.n	8008ab4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a90:	687a      	ldr	r2, [r7, #4]
 8008a92:	33b0      	adds	r3, #176	@ 0xb0
 8008a94:	009b      	lsls	r3, r3, #2
 8008a96:	4413      	add	r3, r2
 8008a98:	685b      	ldr	r3, [r3, #4]
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	68fa      	ldr	r2, [r7, #12]
 8008a9e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008aa2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008aa4:	68fa      	ldr	r2, [r7, #12]
 8008aa6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008aaa:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	22ff      	movs	r2, #255	@ 0xff
 8008ab0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008ab4:	2300      	movs	r3, #0
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3710      	adds	r7, #16
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}
	...

08008ac0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b086      	sub	sp, #24
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008ac8:	2182      	movs	r1, #130	@ 0x82
 8008aca:	4818      	ldr	r0, [pc, #96]	@ (8008b2c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008acc:	f000 fd62 	bl	8009594 <USBD_GetEpDesc>
 8008ad0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008ad2:	2101      	movs	r1, #1
 8008ad4:	4815      	ldr	r0, [pc, #84]	@ (8008b2c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008ad6:	f000 fd5d 	bl	8009594 <USBD_GetEpDesc>
 8008ada:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008adc:	2181      	movs	r1, #129	@ 0x81
 8008ade:	4813      	ldr	r0, [pc, #76]	@ (8008b2c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008ae0:	f000 fd58 	bl	8009594 <USBD_GetEpDesc>
 8008ae4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d002      	beq.n	8008af2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	2210      	movs	r2, #16
 8008af0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d006      	beq.n	8008b06 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	2200      	movs	r2, #0
 8008afc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b00:	711a      	strb	r2, [r3, #4]
 8008b02:	2200      	movs	r2, #0
 8008b04:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d006      	beq.n	8008b1a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b14:	711a      	strb	r2, [r3, #4]
 8008b16:	2200      	movs	r2, #0
 8008b18:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2243      	movs	r2, #67	@ 0x43
 8008b1e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008b20:	4b02      	ldr	r3, [pc, #8]	@ (8008b2c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008b22:	4618      	mov	r0, r3
 8008b24:	3718      	adds	r7, #24
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}
 8008b2a:	bf00      	nop
 8008b2c:	20000068 	.word	0x20000068

08008b30 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b086      	sub	sp, #24
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008b38:	2182      	movs	r1, #130	@ 0x82
 8008b3a:	4818      	ldr	r0, [pc, #96]	@ (8008b9c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008b3c:	f000 fd2a 	bl	8009594 <USBD_GetEpDesc>
 8008b40:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008b42:	2101      	movs	r1, #1
 8008b44:	4815      	ldr	r0, [pc, #84]	@ (8008b9c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008b46:	f000 fd25 	bl	8009594 <USBD_GetEpDesc>
 8008b4a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008b4c:	2181      	movs	r1, #129	@ 0x81
 8008b4e:	4813      	ldr	r0, [pc, #76]	@ (8008b9c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008b50:	f000 fd20 	bl	8009594 <USBD_GetEpDesc>
 8008b54:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d002      	beq.n	8008b62 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	2210      	movs	r2, #16
 8008b60:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d006      	beq.n	8008b76 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	711a      	strb	r2, [r3, #4]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f042 0202 	orr.w	r2, r2, #2
 8008b74:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d006      	beq.n	8008b8a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	711a      	strb	r2, [r3, #4]
 8008b82:	2200      	movs	r2, #0
 8008b84:	f042 0202 	orr.w	r2, r2, #2
 8008b88:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2243      	movs	r2, #67	@ 0x43
 8008b8e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008b90:	4b02      	ldr	r3, [pc, #8]	@ (8008b9c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008b92:	4618      	mov	r0, r3
 8008b94:	3718      	adds	r7, #24
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bd80      	pop	{r7, pc}
 8008b9a:	bf00      	nop
 8008b9c:	20000068 	.word	0x20000068

08008ba0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b086      	sub	sp, #24
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008ba8:	2182      	movs	r1, #130	@ 0x82
 8008baa:	4818      	ldr	r0, [pc, #96]	@ (8008c0c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008bac:	f000 fcf2 	bl	8009594 <USBD_GetEpDesc>
 8008bb0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008bb2:	2101      	movs	r1, #1
 8008bb4:	4815      	ldr	r0, [pc, #84]	@ (8008c0c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008bb6:	f000 fced 	bl	8009594 <USBD_GetEpDesc>
 8008bba:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008bbc:	2181      	movs	r1, #129	@ 0x81
 8008bbe:	4813      	ldr	r0, [pc, #76]	@ (8008c0c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008bc0:	f000 fce8 	bl	8009594 <USBD_GetEpDesc>
 8008bc4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008bc6:	697b      	ldr	r3, [r7, #20]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d002      	beq.n	8008bd2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008bcc:	697b      	ldr	r3, [r7, #20]
 8008bce:	2210      	movs	r2, #16
 8008bd0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d006      	beq.n	8008be6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008be0:	711a      	strb	r2, [r3, #4]
 8008be2:	2200      	movs	r2, #0
 8008be4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d006      	beq.n	8008bfa <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008bf4:	711a      	strb	r2, [r3, #4]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2243      	movs	r2, #67	@ 0x43
 8008bfe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008c00:	4b02      	ldr	r3, [pc, #8]	@ (8008c0c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3718      	adds	r7, #24
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}
 8008c0a:	bf00      	nop
 8008c0c:	20000068 	.word	0x20000068

08008c10 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b083      	sub	sp, #12
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	220a      	movs	r2, #10
 8008c1c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008c1e:	4b03      	ldr	r3, [pc, #12]	@ (8008c2c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr
 8008c2c:	20000024 	.word	0x20000024

08008c30 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b083      	sub	sp, #12
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
 8008c38:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d101      	bne.n	8008c44 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008c40:	2303      	movs	r3, #3
 8008c42:	e009      	b.n	8008c58 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c4a:	687a      	ldr	r2, [r7, #4]
 8008c4c:	33b0      	adds	r3, #176	@ 0xb0
 8008c4e:	009b      	lsls	r3, r3, #2
 8008c50:	4413      	add	r3, r2
 8008c52:	683a      	ldr	r2, [r7, #0]
 8008c54:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008c56:	2300      	movs	r3, #0
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	370c      	adds	r7, #12
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c62:	4770      	bx	lr

08008c64 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b087      	sub	sp, #28
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	60f8      	str	r0, [r7, #12]
 8008c6c:	60b9      	str	r1, [r7, #8]
 8008c6e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	32b0      	adds	r2, #176	@ 0xb0
 8008c7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c7e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008c80:	697b      	ldr	r3, [r7, #20]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d101      	bne.n	8008c8a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008c86:	2303      	movs	r3, #3
 8008c88:	e008      	b.n	8008c9c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	68ba      	ldr	r2, [r7, #8]
 8008c8e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008c9a:	2300      	movs	r3, #0
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	371c      	adds	r7, #28
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	4770      	bx	lr

08008ca8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b085      	sub	sp, #20
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	32b0      	adds	r2, #176	@ 0xb0
 8008cbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cc0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d101      	bne.n	8008ccc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008cc8:	2303      	movs	r3, #3
 8008cca:	e004      	b.n	8008cd6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	683a      	ldr	r2, [r7, #0]
 8008cd0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008cd4:	2300      	movs	r3, #0
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3714      	adds	r7, #20
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr
	...

08008ce4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b084      	sub	sp, #16
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	32b0      	adds	r2, #176	@ 0xb0
 8008cf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cfa:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d101      	bne.n	8008d0a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008d06:	2303      	movs	r3, #3
 8008d08:	e025      	b.n	8008d56 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d11f      	bne.n	8008d54 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	2201      	movs	r2, #1
 8008d18:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008d1c:	4b10      	ldr	r3, [pc, #64]	@ (8008d60 <USBD_CDC_TransmitPacket+0x7c>)
 8008d1e:	781b      	ldrb	r3, [r3, #0]
 8008d20:	f003 020f 	and.w	r2, r3, #15
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	4613      	mov	r3, r2
 8008d2e:	009b      	lsls	r3, r3, #2
 8008d30:	4413      	add	r3, r2
 8008d32:	009b      	lsls	r3, r3, #2
 8008d34:	4403      	add	r3, r0
 8008d36:	3314      	adds	r3, #20
 8008d38:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008d3a:	4b09      	ldr	r3, [pc, #36]	@ (8008d60 <USBD_CDC_TransmitPacket+0x7c>)
 8008d3c:	7819      	ldrb	r1, [r3, #0]
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f002 f857 	bl	800adfe <USBD_LL_Transmit>

    ret = USBD_OK;
 8008d50:	2300      	movs	r3, #0
 8008d52:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3710      	adds	r7, #16
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}
 8008d5e:	bf00      	nop
 8008d60:	200000ab 	.word	0x200000ab

08008d64 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b084      	sub	sp, #16
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	32b0      	adds	r2, #176	@ 0xb0
 8008d76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d7a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	32b0      	adds	r2, #176	@ 0xb0
 8008d86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d101      	bne.n	8008d92 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008d8e:	2303      	movs	r3, #3
 8008d90:	e018      	b.n	8008dc4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	7c1b      	ldrb	r3, [r3, #16]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d10a      	bne.n	8008db0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8008dcc <USBD_CDC_ReceivePacket+0x68>)
 8008d9c:	7819      	ldrb	r1, [r3, #0]
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008da4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f002 f849 	bl	800ae40 <USBD_LL_PrepareReceive>
 8008dae:	e008      	b.n	8008dc2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008db0:	4b06      	ldr	r3, [pc, #24]	@ (8008dcc <USBD_CDC_ReceivePacket+0x68>)
 8008db2:	7819      	ldrb	r1, [r3, #0]
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008dba:	2340      	movs	r3, #64	@ 0x40
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f002 f83f 	bl	800ae40 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008dc2:	2300      	movs	r3, #0
}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	3710      	adds	r7, #16
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}
 8008dcc:	200000ac 	.word	0x200000ac

08008dd0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b086      	sub	sp, #24
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	4613      	mov	r3, r2
 8008ddc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d101      	bne.n	8008de8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008de4:	2303      	movs	r3, #3
 8008de6:	e01f      	b.n	8008e28 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2200      	movs	r2, #0
 8008dec:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2200      	movs	r2, #0
 8008df4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d003      	beq.n	8008e0e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	68ba      	ldr	r2, [r7, #8]
 8008e0a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2201      	movs	r2, #1
 8008e12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	79fa      	ldrb	r2, [r7, #7]
 8008e1a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008e1c:	68f8      	ldr	r0, [r7, #12]
 8008e1e:	f001 feb5 	bl	800ab8c <USBD_LL_Init>
 8008e22:	4603      	mov	r3, r0
 8008e24:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008e26:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3718      	adds	r7, #24
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b084      	sub	sp, #16
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
 8008e38:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d101      	bne.n	8008e48 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008e44:	2303      	movs	r3, #3
 8008e46:	e025      	b.n	8008e94 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	683a      	ldr	r2, [r7, #0]
 8008e4c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	32ae      	adds	r2, #174	@ 0xae
 8008e5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d00f      	beq.n	8008e84 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	32ae      	adds	r2, #174	@ 0xae
 8008e6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e74:	f107 020e 	add.w	r2, r7, #14
 8008e78:	4610      	mov	r0, r2
 8008e7a:	4798      	blx	r3
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008e8a:	1c5a      	adds	r2, r3, #1
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008e92:	2300      	movs	r3, #0
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3710      	adds	r7, #16
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}

08008e9c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b082      	sub	sp, #8
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f001 fec1 	bl	800ac2c <USBD_LL_Start>
 8008eaa:	4603      	mov	r3, r0
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3708      	adds	r7, #8
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}

08008eb4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b083      	sub	sp, #12
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008ebc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	370c      	adds	r7, #12
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec8:	4770      	bx	lr

08008eca <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008eca:	b580      	push	{r7, lr}
 8008ecc:	b084      	sub	sp, #16
 8008ece:	af00      	add	r7, sp, #0
 8008ed0:	6078      	str	r0, [r7, #4]
 8008ed2:	460b      	mov	r3, r1
 8008ed4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d009      	beq.n	8008ef8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	78fa      	ldrb	r2, [r7, #3]
 8008eee:	4611      	mov	r1, r2
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	4798      	blx	r3
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	3710      	adds	r7, #16
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}

08008f02 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008f02:	b580      	push	{r7, lr}
 8008f04:	b084      	sub	sp, #16
 8008f06:	af00      	add	r7, sp, #0
 8008f08:	6078      	str	r0, [r7, #4]
 8008f0a:	460b      	mov	r3, r1
 8008f0c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f18:	685b      	ldr	r3, [r3, #4]
 8008f1a:	78fa      	ldrb	r2, [r7, #3]
 8008f1c:	4611      	mov	r1, r2
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	4798      	blx	r3
 8008f22:	4603      	mov	r3, r0
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d001      	beq.n	8008f2c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008f28:	2303      	movs	r3, #3
 8008f2a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f2e:	4618      	mov	r0, r3
 8008f30:	3710      	adds	r7, #16
 8008f32:	46bd      	mov	sp, r7
 8008f34:	bd80      	pop	{r7, pc}

08008f36 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008f36:	b580      	push	{r7, lr}
 8008f38:	b084      	sub	sp, #16
 8008f3a:	af00      	add	r7, sp, #0
 8008f3c:	6078      	str	r0, [r7, #4]
 8008f3e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008f46:	6839      	ldr	r1, [r7, #0]
 8008f48:	4618      	mov	r0, r3
 8008f4a:	f001 f94c 	bl	800a1e6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2201      	movs	r2, #1
 8008f52:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008f5c:	461a      	mov	r2, r3
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008f6a:	f003 031f 	and.w	r3, r3, #31
 8008f6e:	2b02      	cmp	r3, #2
 8008f70:	d01a      	beq.n	8008fa8 <USBD_LL_SetupStage+0x72>
 8008f72:	2b02      	cmp	r3, #2
 8008f74:	d822      	bhi.n	8008fbc <USBD_LL_SetupStage+0x86>
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d002      	beq.n	8008f80 <USBD_LL_SetupStage+0x4a>
 8008f7a:	2b01      	cmp	r3, #1
 8008f7c:	d00a      	beq.n	8008f94 <USBD_LL_SetupStage+0x5e>
 8008f7e:	e01d      	b.n	8008fbc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008f86:	4619      	mov	r1, r3
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f000 fb77 	bl	800967c <USBD_StdDevReq>
 8008f8e:	4603      	mov	r3, r0
 8008f90:	73fb      	strb	r3, [r7, #15]
      break;
 8008f92:	e020      	b.n	8008fd6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008f9a:	4619      	mov	r1, r3
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f000 fbdf 	bl	8009760 <USBD_StdItfReq>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	73fb      	strb	r3, [r7, #15]
      break;
 8008fa6:	e016      	b.n	8008fd6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008fae:	4619      	mov	r1, r3
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 fc41 	bl	8009838 <USBD_StdEPReq>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	73fb      	strb	r3, [r7, #15]
      break;
 8008fba:	e00c      	b.n	8008fd6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008fc2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008fc6:	b2db      	uxtb	r3, r3
 8008fc8:	4619      	mov	r1, r3
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f001 fe8e 	bl	800acec <USBD_LL_StallEP>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	73fb      	strb	r3, [r7, #15]
      break;
 8008fd4:	bf00      	nop
  }

  return ret;
 8008fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3710      	adds	r7, #16
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}

08008fe0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b086      	sub	sp, #24
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	60f8      	str	r0, [r7, #12]
 8008fe8:	460b      	mov	r3, r1
 8008fea:	607a      	str	r2, [r7, #4]
 8008fec:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008ff2:	7afb      	ldrb	r3, [r7, #11]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d177      	bne.n	80090e8 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008ffe:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009006:	2b03      	cmp	r3, #3
 8009008:	f040 80a1 	bne.w	800914e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800900c:	693b      	ldr	r3, [r7, #16]
 800900e:	685b      	ldr	r3, [r3, #4]
 8009010:	693a      	ldr	r2, [r7, #16]
 8009012:	8992      	ldrh	r2, [r2, #12]
 8009014:	4293      	cmp	r3, r2
 8009016:	d91c      	bls.n	8009052 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009018:	693b      	ldr	r3, [r7, #16]
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	693a      	ldr	r2, [r7, #16]
 800901e:	8992      	ldrh	r2, [r2, #12]
 8009020:	1a9a      	subs	r2, r3, r2
 8009022:	693b      	ldr	r3, [r7, #16]
 8009024:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	691b      	ldr	r3, [r3, #16]
 800902a:	693a      	ldr	r2, [r7, #16]
 800902c:	8992      	ldrh	r2, [r2, #12]
 800902e:	441a      	add	r2, r3
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	6919      	ldr	r1, [r3, #16]
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	899b      	ldrh	r3, [r3, #12]
 800903c:	461a      	mov	r2, r3
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	685b      	ldr	r3, [r3, #4]
 8009042:	4293      	cmp	r3, r2
 8009044:	bf38      	it	cc
 8009046:	4613      	movcc	r3, r2
 8009048:	461a      	mov	r2, r3
 800904a:	68f8      	ldr	r0, [r7, #12]
 800904c:	f001 f9d2 	bl	800a3f4 <USBD_CtlContinueRx>
 8009050:	e07d      	b.n	800914e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009058:	f003 031f 	and.w	r3, r3, #31
 800905c:	2b02      	cmp	r3, #2
 800905e:	d014      	beq.n	800908a <USBD_LL_DataOutStage+0xaa>
 8009060:	2b02      	cmp	r3, #2
 8009062:	d81d      	bhi.n	80090a0 <USBD_LL_DataOutStage+0xc0>
 8009064:	2b00      	cmp	r3, #0
 8009066:	d002      	beq.n	800906e <USBD_LL_DataOutStage+0x8e>
 8009068:	2b01      	cmp	r3, #1
 800906a:	d003      	beq.n	8009074 <USBD_LL_DataOutStage+0x94>
 800906c:	e018      	b.n	80090a0 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800906e:	2300      	movs	r3, #0
 8009070:	75bb      	strb	r3, [r7, #22]
            break;
 8009072:	e018      	b.n	80090a6 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800907a:	b2db      	uxtb	r3, r3
 800907c:	4619      	mov	r1, r3
 800907e:	68f8      	ldr	r0, [r7, #12]
 8009080:	f000 fa6e 	bl	8009560 <USBD_CoreFindIF>
 8009084:	4603      	mov	r3, r0
 8009086:	75bb      	strb	r3, [r7, #22]
            break;
 8009088:	e00d      	b.n	80090a6 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009090:	b2db      	uxtb	r3, r3
 8009092:	4619      	mov	r1, r3
 8009094:	68f8      	ldr	r0, [r7, #12]
 8009096:	f000 fa70 	bl	800957a <USBD_CoreFindEP>
 800909a:	4603      	mov	r3, r0
 800909c:	75bb      	strb	r3, [r7, #22]
            break;
 800909e:	e002      	b.n	80090a6 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80090a0:	2300      	movs	r3, #0
 80090a2:	75bb      	strb	r3, [r7, #22]
            break;
 80090a4:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80090a6:	7dbb      	ldrb	r3, [r7, #22]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d119      	bne.n	80090e0 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090b2:	b2db      	uxtb	r3, r3
 80090b4:	2b03      	cmp	r3, #3
 80090b6:	d113      	bne.n	80090e0 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80090b8:	7dba      	ldrb	r2, [r7, #22]
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	32ae      	adds	r2, #174	@ 0xae
 80090be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090c2:	691b      	ldr	r3, [r3, #16]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d00b      	beq.n	80090e0 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80090c8:	7dba      	ldrb	r2, [r7, #22]
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80090d0:	7dba      	ldrb	r2, [r7, #22]
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	32ae      	adds	r2, #174	@ 0xae
 80090d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090da:	691b      	ldr	r3, [r3, #16]
 80090dc:	68f8      	ldr	r0, [r7, #12]
 80090de:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80090e0:	68f8      	ldr	r0, [r7, #12]
 80090e2:	f001 f998 	bl	800a416 <USBD_CtlSendStatus>
 80090e6:	e032      	b.n	800914e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80090e8:	7afb      	ldrb	r3, [r7, #11]
 80090ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090ee:	b2db      	uxtb	r3, r3
 80090f0:	4619      	mov	r1, r3
 80090f2:	68f8      	ldr	r0, [r7, #12]
 80090f4:	f000 fa41 	bl	800957a <USBD_CoreFindEP>
 80090f8:	4603      	mov	r3, r0
 80090fa:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80090fc:	7dbb      	ldrb	r3, [r7, #22]
 80090fe:	2bff      	cmp	r3, #255	@ 0xff
 8009100:	d025      	beq.n	800914e <USBD_LL_DataOutStage+0x16e>
 8009102:	7dbb      	ldrb	r3, [r7, #22]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d122      	bne.n	800914e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800910e:	b2db      	uxtb	r3, r3
 8009110:	2b03      	cmp	r3, #3
 8009112:	d117      	bne.n	8009144 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009114:	7dba      	ldrb	r2, [r7, #22]
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	32ae      	adds	r2, #174	@ 0xae
 800911a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800911e:	699b      	ldr	r3, [r3, #24]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d00f      	beq.n	8009144 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8009124:	7dba      	ldrb	r2, [r7, #22]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800912c:	7dba      	ldrb	r2, [r7, #22]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	32ae      	adds	r2, #174	@ 0xae
 8009132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009136:	699b      	ldr	r3, [r3, #24]
 8009138:	7afa      	ldrb	r2, [r7, #11]
 800913a:	4611      	mov	r1, r2
 800913c:	68f8      	ldr	r0, [r7, #12]
 800913e:	4798      	blx	r3
 8009140:	4603      	mov	r3, r0
 8009142:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009144:	7dfb      	ldrb	r3, [r7, #23]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d001      	beq.n	800914e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800914a:	7dfb      	ldrb	r3, [r7, #23]
 800914c:	e000      	b.n	8009150 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800914e:	2300      	movs	r3, #0
}
 8009150:	4618      	mov	r0, r3
 8009152:	3718      	adds	r7, #24
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b086      	sub	sp, #24
 800915c:	af00      	add	r7, sp, #0
 800915e:	60f8      	str	r0, [r7, #12]
 8009160:	460b      	mov	r3, r1
 8009162:	607a      	str	r2, [r7, #4]
 8009164:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8009166:	7afb      	ldrb	r3, [r7, #11]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d178      	bne.n	800925e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	3314      	adds	r3, #20
 8009170:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009178:	2b02      	cmp	r3, #2
 800917a:	d163      	bne.n	8009244 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	685b      	ldr	r3, [r3, #4]
 8009180:	693a      	ldr	r2, [r7, #16]
 8009182:	8992      	ldrh	r2, [r2, #12]
 8009184:	4293      	cmp	r3, r2
 8009186:	d91c      	bls.n	80091c2 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8009188:	693b      	ldr	r3, [r7, #16]
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	693a      	ldr	r2, [r7, #16]
 800918e:	8992      	ldrh	r2, [r2, #12]
 8009190:	1a9a      	subs	r2, r3, r2
 8009192:	693b      	ldr	r3, [r7, #16]
 8009194:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	691b      	ldr	r3, [r3, #16]
 800919a:	693a      	ldr	r2, [r7, #16]
 800919c:	8992      	ldrh	r2, [r2, #12]
 800919e:	441a      	add	r2, r3
 80091a0:	693b      	ldr	r3, [r7, #16]
 80091a2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80091a4:	693b      	ldr	r3, [r7, #16]
 80091a6:	6919      	ldr	r1, [r3, #16]
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	685b      	ldr	r3, [r3, #4]
 80091ac:	461a      	mov	r2, r3
 80091ae:	68f8      	ldr	r0, [r7, #12]
 80091b0:	f001 f8ee 	bl	800a390 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80091b4:	2300      	movs	r3, #0
 80091b6:	2200      	movs	r2, #0
 80091b8:	2100      	movs	r1, #0
 80091ba:	68f8      	ldr	r0, [r7, #12]
 80091bc:	f001 fe40 	bl	800ae40 <USBD_LL_PrepareReceive>
 80091c0:	e040      	b.n	8009244 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	899b      	ldrh	r3, [r3, #12]
 80091c6:	461a      	mov	r2, r3
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	685b      	ldr	r3, [r3, #4]
 80091cc:	429a      	cmp	r2, r3
 80091ce:	d11c      	bne.n	800920a <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	693a      	ldr	r2, [r7, #16]
 80091d6:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80091d8:	4293      	cmp	r3, r2
 80091da:	d316      	bcc.n	800920a <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d20f      	bcs.n	800920a <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80091ea:	2200      	movs	r2, #0
 80091ec:	2100      	movs	r1, #0
 80091ee:	68f8      	ldr	r0, [r7, #12]
 80091f0:	f001 f8ce 	bl	800a390 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2200      	movs	r2, #0
 80091f8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80091fc:	2300      	movs	r3, #0
 80091fe:	2200      	movs	r2, #0
 8009200:	2100      	movs	r1, #0
 8009202:	68f8      	ldr	r0, [r7, #12]
 8009204:	f001 fe1c 	bl	800ae40 <USBD_LL_PrepareReceive>
 8009208:	e01c      	b.n	8009244 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009210:	b2db      	uxtb	r3, r3
 8009212:	2b03      	cmp	r3, #3
 8009214:	d10f      	bne.n	8009236 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800921c:	68db      	ldr	r3, [r3, #12]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d009      	beq.n	8009236 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	2200      	movs	r2, #0
 8009226:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009230:	68db      	ldr	r3, [r3, #12]
 8009232:	68f8      	ldr	r0, [r7, #12]
 8009234:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009236:	2180      	movs	r1, #128	@ 0x80
 8009238:	68f8      	ldr	r0, [r7, #12]
 800923a:	f001 fd57 	bl	800acec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800923e:	68f8      	ldr	r0, [r7, #12]
 8009240:	f001 f8fc 	bl	800a43c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800924a:	2b00      	cmp	r3, #0
 800924c:	d03a      	beq.n	80092c4 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800924e:	68f8      	ldr	r0, [r7, #12]
 8009250:	f7ff fe30 	bl	8008eb4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	2200      	movs	r2, #0
 8009258:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800925c:	e032      	b.n	80092c4 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800925e:	7afb      	ldrb	r3, [r7, #11]
 8009260:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009264:	b2db      	uxtb	r3, r3
 8009266:	4619      	mov	r1, r3
 8009268:	68f8      	ldr	r0, [r7, #12]
 800926a:	f000 f986 	bl	800957a <USBD_CoreFindEP>
 800926e:	4603      	mov	r3, r0
 8009270:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009272:	7dfb      	ldrb	r3, [r7, #23]
 8009274:	2bff      	cmp	r3, #255	@ 0xff
 8009276:	d025      	beq.n	80092c4 <USBD_LL_DataInStage+0x16c>
 8009278:	7dfb      	ldrb	r3, [r7, #23]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d122      	bne.n	80092c4 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009284:	b2db      	uxtb	r3, r3
 8009286:	2b03      	cmp	r3, #3
 8009288:	d11c      	bne.n	80092c4 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800928a:	7dfa      	ldrb	r2, [r7, #23]
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	32ae      	adds	r2, #174	@ 0xae
 8009290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009294:	695b      	ldr	r3, [r3, #20]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d014      	beq.n	80092c4 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800929a:	7dfa      	ldrb	r2, [r7, #23]
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80092a2:	7dfa      	ldrb	r2, [r7, #23]
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	32ae      	adds	r2, #174	@ 0xae
 80092a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092ac:	695b      	ldr	r3, [r3, #20]
 80092ae:	7afa      	ldrb	r2, [r7, #11]
 80092b0:	4611      	mov	r1, r2
 80092b2:	68f8      	ldr	r0, [r7, #12]
 80092b4:	4798      	blx	r3
 80092b6:	4603      	mov	r3, r0
 80092b8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80092ba:	7dbb      	ldrb	r3, [r7, #22]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d001      	beq.n	80092c4 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 80092c0:	7dbb      	ldrb	r3, [r7, #22]
 80092c2:	e000      	b.n	80092c6 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 80092c4:	2300      	movs	r3, #0
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	3718      	adds	r7, #24
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bd80      	pop	{r7, pc}

080092ce <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80092ce:	b580      	push	{r7, lr}
 80092d0:	b084      	sub	sp, #16
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80092d6:	2300      	movs	r3, #0
 80092d8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2201      	movs	r2, #1
 80092de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2200      	movs	r2, #0
 80092ee:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2200      	movs	r2, #0
 80092f4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2200      	movs	r2, #0
 80092fc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009306:	2b00      	cmp	r3, #0
 8009308:	d014      	beq.n	8009334 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009310:	685b      	ldr	r3, [r3, #4]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d00e      	beq.n	8009334 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800931c:	685b      	ldr	r3, [r3, #4]
 800931e:	687a      	ldr	r2, [r7, #4]
 8009320:	6852      	ldr	r2, [r2, #4]
 8009322:	b2d2      	uxtb	r2, r2
 8009324:	4611      	mov	r1, r2
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	4798      	blx	r3
 800932a:	4603      	mov	r3, r0
 800932c:	2b00      	cmp	r3, #0
 800932e:	d001      	beq.n	8009334 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009330:	2303      	movs	r3, #3
 8009332:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009334:	2340      	movs	r3, #64	@ 0x40
 8009336:	2200      	movs	r2, #0
 8009338:	2100      	movs	r1, #0
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	f001 fc91 	bl	800ac62 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2201      	movs	r2, #1
 8009344:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2240      	movs	r2, #64	@ 0x40
 800934c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009350:	2340      	movs	r3, #64	@ 0x40
 8009352:	2200      	movs	r2, #0
 8009354:	2180      	movs	r1, #128	@ 0x80
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f001 fc83 	bl	800ac62 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2201      	movs	r2, #1
 8009360:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2240      	movs	r2, #64	@ 0x40
 8009368:	841a      	strh	r2, [r3, #32]

  return ret;
 800936a:	7bfb      	ldrb	r3, [r7, #15]
}
 800936c:	4618      	mov	r0, r3
 800936e:	3710      	adds	r7, #16
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}

08009374 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009374:	b480      	push	{r7}
 8009376:	b083      	sub	sp, #12
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
 800937c:	460b      	mov	r3, r1
 800937e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	78fa      	ldrb	r2, [r7, #3]
 8009384:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009386:	2300      	movs	r3, #0
}
 8009388:	4618      	mov	r0, r3
 800938a:	370c      	adds	r7, #12
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr

08009394 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009394:	b480      	push	{r7}
 8009396:	b083      	sub	sp, #12
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093a2:	b2db      	uxtb	r3, r3
 80093a4:	2b04      	cmp	r3, #4
 80093a6:	d006      	beq.n	80093b6 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093ae:	b2da      	uxtb	r2, r3
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2204      	movs	r2, #4
 80093ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80093be:	2300      	movs	r3, #0
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	370c      	adds	r7, #12
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr

080093cc <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b083      	sub	sp, #12
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093da:	b2db      	uxtb	r3, r3
 80093dc:	2b04      	cmp	r3, #4
 80093de:	d106      	bne.n	80093ee <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80093e6:	b2da      	uxtb	r2, r3
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80093ee:	2300      	movs	r3, #0
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	370c      	adds	r7, #12
 80093f4:	46bd      	mov	sp, r7
 80093f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fa:	4770      	bx	lr

080093fc <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800940a:	b2db      	uxtb	r3, r3
 800940c:	2b03      	cmp	r3, #3
 800940e:	d110      	bne.n	8009432 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009416:	2b00      	cmp	r3, #0
 8009418:	d00b      	beq.n	8009432 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009420:	69db      	ldr	r3, [r3, #28]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d005      	beq.n	8009432 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800942c:	69db      	ldr	r3, [r3, #28]
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009432:	2300      	movs	r3, #0
}
 8009434:	4618      	mov	r0, r3
 8009436:	3708      	adds	r7, #8
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}

0800943c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b082      	sub	sp, #8
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	460b      	mov	r3, r1
 8009446:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	32ae      	adds	r2, #174	@ 0xae
 8009452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d101      	bne.n	800945e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800945a:	2303      	movs	r3, #3
 800945c:	e01c      	b.n	8009498 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009464:	b2db      	uxtb	r3, r3
 8009466:	2b03      	cmp	r3, #3
 8009468:	d115      	bne.n	8009496 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	32ae      	adds	r2, #174	@ 0xae
 8009474:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009478:	6a1b      	ldr	r3, [r3, #32]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d00b      	beq.n	8009496 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	32ae      	adds	r2, #174	@ 0xae
 8009488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800948c:	6a1b      	ldr	r3, [r3, #32]
 800948e:	78fa      	ldrb	r2, [r7, #3]
 8009490:	4611      	mov	r1, r2
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009496:	2300      	movs	r3, #0
}
 8009498:	4618      	mov	r0, r3
 800949a:	3708      	adds	r7, #8
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b082      	sub	sp, #8
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
 80094a8:	460b      	mov	r3, r1
 80094aa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	32ae      	adds	r2, #174	@ 0xae
 80094b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d101      	bne.n	80094c2 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80094be:	2303      	movs	r3, #3
 80094c0:	e01c      	b.n	80094fc <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094c8:	b2db      	uxtb	r3, r3
 80094ca:	2b03      	cmp	r3, #3
 80094cc:	d115      	bne.n	80094fa <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	32ae      	adds	r2, #174	@ 0xae
 80094d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d00b      	beq.n	80094fa <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	32ae      	adds	r2, #174	@ 0xae
 80094ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094f2:	78fa      	ldrb	r2, [r7, #3]
 80094f4:	4611      	mov	r1, r2
 80094f6:	6878      	ldr	r0, [r7, #4]
 80094f8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80094fa:	2300      	movs	r3, #0
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	3708      	adds	r7, #8
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}

08009504 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009504:	b480      	push	{r7}
 8009506:	b083      	sub	sp, #12
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800950c:	2300      	movs	r3, #0
}
 800950e:	4618      	mov	r0, r3
 8009510:	370c      	adds	r7, #12
 8009512:	46bd      	mov	sp, r7
 8009514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009518:	4770      	bx	lr

0800951a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800951a:	b580      	push	{r7, lr}
 800951c:	b084      	sub	sp, #16
 800951e:	af00      	add	r7, sp, #0
 8009520:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009522:	2300      	movs	r3, #0
 8009524:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2201      	movs	r2, #1
 800952a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009534:	2b00      	cmp	r3, #0
 8009536:	d00e      	beq.n	8009556 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800953e:	685b      	ldr	r3, [r3, #4]
 8009540:	687a      	ldr	r2, [r7, #4]
 8009542:	6852      	ldr	r2, [r2, #4]
 8009544:	b2d2      	uxtb	r2, r2
 8009546:	4611      	mov	r1, r2
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	4798      	blx	r3
 800954c:	4603      	mov	r3, r0
 800954e:	2b00      	cmp	r3, #0
 8009550:	d001      	beq.n	8009556 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009552:	2303      	movs	r3, #3
 8009554:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009556:	7bfb      	ldrb	r3, [r7, #15]
}
 8009558:	4618      	mov	r0, r3
 800955a:	3710      	adds	r7, #16
 800955c:	46bd      	mov	sp, r7
 800955e:	bd80      	pop	{r7, pc}

08009560 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009560:	b480      	push	{r7}
 8009562:	b083      	sub	sp, #12
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
 8009568:	460b      	mov	r3, r1
 800956a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800956c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800956e:	4618      	mov	r0, r3
 8009570:	370c      	adds	r7, #12
 8009572:	46bd      	mov	sp, r7
 8009574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009578:	4770      	bx	lr

0800957a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800957a:	b480      	push	{r7}
 800957c:	b083      	sub	sp, #12
 800957e:	af00      	add	r7, sp, #0
 8009580:	6078      	str	r0, [r7, #4]
 8009582:	460b      	mov	r3, r1
 8009584:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009586:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009588:	4618      	mov	r0, r3
 800958a:	370c      	adds	r7, #12
 800958c:	46bd      	mov	sp, r7
 800958e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009592:	4770      	bx	lr

08009594 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b086      	sub	sp, #24
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	460b      	mov	r3, r1
 800959e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80095a8:	2300      	movs	r3, #0
 80095aa:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	885b      	ldrh	r3, [r3, #2]
 80095b0:	b29b      	uxth	r3, r3
 80095b2:	68fa      	ldr	r2, [r7, #12]
 80095b4:	7812      	ldrb	r2, [r2, #0]
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d91f      	bls.n	80095fa <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	781b      	ldrb	r3, [r3, #0]
 80095be:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80095c0:	e013      	b.n	80095ea <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80095c2:	f107 030a 	add.w	r3, r7, #10
 80095c6:	4619      	mov	r1, r3
 80095c8:	6978      	ldr	r0, [r7, #20]
 80095ca:	f000 f81b 	bl	8009604 <USBD_GetNextDesc>
 80095ce:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	785b      	ldrb	r3, [r3, #1]
 80095d4:	2b05      	cmp	r3, #5
 80095d6:	d108      	bne.n	80095ea <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80095d8:	697b      	ldr	r3, [r7, #20]
 80095da:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	789b      	ldrb	r3, [r3, #2]
 80095e0:	78fa      	ldrb	r2, [r7, #3]
 80095e2:	429a      	cmp	r2, r3
 80095e4:	d008      	beq.n	80095f8 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80095e6:	2300      	movs	r3, #0
 80095e8:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	885b      	ldrh	r3, [r3, #2]
 80095ee:	b29a      	uxth	r2, r3
 80095f0:	897b      	ldrh	r3, [r7, #10]
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d8e5      	bhi.n	80095c2 <USBD_GetEpDesc+0x2e>
 80095f6:	e000      	b.n	80095fa <USBD_GetEpDesc+0x66>
          break;
 80095f8:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80095fa:	693b      	ldr	r3, [r7, #16]
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3718      	adds	r7, #24
 8009600:	46bd      	mov	sp, r7
 8009602:	bd80      	pop	{r7, pc}

08009604 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009604:	b480      	push	{r7}
 8009606:	b085      	sub	sp, #20
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	881b      	ldrh	r3, [r3, #0]
 8009616:	68fa      	ldr	r2, [r7, #12]
 8009618:	7812      	ldrb	r2, [r2, #0]
 800961a:	4413      	add	r3, r2
 800961c:	b29a      	uxth	r2, r3
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	781b      	ldrb	r3, [r3, #0]
 8009626:	461a      	mov	r2, r3
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	4413      	add	r3, r2
 800962c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800962e:	68fb      	ldr	r3, [r7, #12]
}
 8009630:	4618      	mov	r0, r3
 8009632:	3714      	adds	r7, #20
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr

0800963c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800963c:	b480      	push	{r7}
 800963e:	b087      	sub	sp, #28
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009648:	697b      	ldr	r3, [r7, #20]
 800964a:	781b      	ldrb	r3, [r3, #0]
 800964c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	3301      	adds	r3, #1
 8009652:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009654:	697b      	ldr	r3, [r7, #20]
 8009656:	781b      	ldrb	r3, [r3, #0]
 8009658:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800965a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800965e:	021b      	lsls	r3, r3, #8
 8009660:	b21a      	sxth	r2, r3
 8009662:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009666:	4313      	orrs	r3, r2
 8009668:	b21b      	sxth	r3, r3
 800966a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800966c:	89fb      	ldrh	r3, [r7, #14]
}
 800966e:	4618      	mov	r0, r3
 8009670:	371c      	adds	r7, #28
 8009672:	46bd      	mov	sp, r7
 8009674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009678:	4770      	bx	lr
	...

0800967c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
 8009684:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009686:	2300      	movs	r3, #0
 8009688:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	781b      	ldrb	r3, [r3, #0]
 800968e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009692:	2b40      	cmp	r3, #64	@ 0x40
 8009694:	d005      	beq.n	80096a2 <USBD_StdDevReq+0x26>
 8009696:	2b40      	cmp	r3, #64	@ 0x40
 8009698:	d857      	bhi.n	800974a <USBD_StdDevReq+0xce>
 800969a:	2b00      	cmp	r3, #0
 800969c:	d00f      	beq.n	80096be <USBD_StdDevReq+0x42>
 800969e:	2b20      	cmp	r3, #32
 80096a0:	d153      	bne.n	800974a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	32ae      	adds	r2, #174	@ 0xae
 80096ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096b0:	689b      	ldr	r3, [r3, #8]
 80096b2:	6839      	ldr	r1, [r7, #0]
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	4798      	blx	r3
 80096b8:	4603      	mov	r3, r0
 80096ba:	73fb      	strb	r3, [r7, #15]
      break;
 80096bc:	e04a      	b.n	8009754 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	785b      	ldrb	r3, [r3, #1]
 80096c2:	2b09      	cmp	r3, #9
 80096c4:	d83b      	bhi.n	800973e <USBD_StdDevReq+0xc2>
 80096c6:	a201      	add	r2, pc, #4	@ (adr r2, 80096cc <USBD_StdDevReq+0x50>)
 80096c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096cc:	08009721 	.word	0x08009721
 80096d0:	08009735 	.word	0x08009735
 80096d4:	0800973f 	.word	0x0800973f
 80096d8:	0800972b 	.word	0x0800972b
 80096dc:	0800973f 	.word	0x0800973f
 80096e0:	080096ff 	.word	0x080096ff
 80096e4:	080096f5 	.word	0x080096f5
 80096e8:	0800973f 	.word	0x0800973f
 80096ec:	08009717 	.word	0x08009717
 80096f0:	08009709 	.word	0x08009709
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80096f4:	6839      	ldr	r1, [r7, #0]
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f000 fa3e 	bl	8009b78 <USBD_GetDescriptor>
          break;
 80096fc:	e024      	b.n	8009748 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80096fe:	6839      	ldr	r1, [r7, #0]
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	f000 fbcd 	bl	8009ea0 <USBD_SetAddress>
          break;
 8009706:	e01f      	b.n	8009748 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009708:	6839      	ldr	r1, [r7, #0]
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f000 fc0c 	bl	8009f28 <USBD_SetConfig>
 8009710:	4603      	mov	r3, r0
 8009712:	73fb      	strb	r3, [r7, #15]
          break;
 8009714:	e018      	b.n	8009748 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009716:	6839      	ldr	r1, [r7, #0]
 8009718:	6878      	ldr	r0, [r7, #4]
 800971a:	f000 fcaf 	bl	800a07c <USBD_GetConfig>
          break;
 800971e:	e013      	b.n	8009748 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009720:	6839      	ldr	r1, [r7, #0]
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f000 fce0 	bl	800a0e8 <USBD_GetStatus>
          break;
 8009728:	e00e      	b.n	8009748 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800972a:	6839      	ldr	r1, [r7, #0]
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f000 fd0f 	bl	800a150 <USBD_SetFeature>
          break;
 8009732:	e009      	b.n	8009748 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009734:	6839      	ldr	r1, [r7, #0]
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f000 fd33 	bl	800a1a2 <USBD_ClrFeature>
          break;
 800973c:	e004      	b.n	8009748 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800973e:	6839      	ldr	r1, [r7, #0]
 8009740:	6878      	ldr	r0, [r7, #4]
 8009742:	f000 fd8a 	bl	800a25a <USBD_CtlError>
          break;
 8009746:	bf00      	nop
      }
      break;
 8009748:	e004      	b.n	8009754 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800974a:	6839      	ldr	r1, [r7, #0]
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f000 fd84 	bl	800a25a <USBD_CtlError>
      break;
 8009752:	bf00      	nop
  }

  return ret;
 8009754:	7bfb      	ldrb	r3, [r7, #15]
}
 8009756:	4618      	mov	r0, r3
 8009758:	3710      	adds	r7, #16
 800975a:	46bd      	mov	sp, r7
 800975c:	bd80      	pop	{r7, pc}
 800975e:	bf00      	nop

08009760 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b084      	sub	sp, #16
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
 8009768:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800976a:	2300      	movs	r3, #0
 800976c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	781b      	ldrb	r3, [r3, #0]
 8009772:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009776:	2b40      	cmp	r3, #64	@ 0x40
 8009778:	d005      	beq.n	8009786 <USBD_StdItfReq+0x26>
 800977a:	2b40      	cmp	r3, #64	@ 0x40
 800977c:	d852      	bhi.n	8009824 <USBD_StdItfReq+0xc4>
 800977e:	2b00      	cmp	r3, #0
 8009780:	d001      	beq.n	8009786 <USBD_StdItfReq+0x26>
 8009782:	2b20      	cmp	r3, #32
 8009784:	d14e      	bne.n	8009824 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800978c:	b2db      	uxtb	r3, r3
 800978e:	3b01      	subs	r3, #1
 8009790:	2b02      	cmp	r3, #2
 8009792:	d840      	bhi.n	8009816 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	889b      	ldrh	r3, [r3, #4]
 8009798:	b2db      	uxtb	r3, r3
 800979a:	2b01      	cmp	r3, #1
 800979c:	d836      	bhi.n	800980c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	889b      	ldrh	r3, [r3, #4]
 80097a2:	b2db      	uxtb	r3, r3
 80097a4:	4619      	mov	r1, r3
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f7ff feda 	bl	8009560 <USBD_CoreFindIF>
 80097ac:	4603      	mov	r3, r0
 80097ae:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80097b0:	7bbb      	ldrb	r3, [r7, #14]
 80097b2:	2bff      	cmp	r3, #255	@ 0xff
 80097b4:	d01d      	beq.n	80097f2 <USBD_StdItfReq+0x92>
 80097b6:	7bbb      	ldrb	r3, [r7, #14]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d11a      	bne.n	80097f2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80097bc:	7bba      	ldrb	r2, [r7, #14]
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	32ae      	adds	r2, #174	@ 0xae
 80097c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097c6:	689b      	ldr	r3, [r3, #8]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d00f      	beq.n	80097ec <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80097cc:	7bba      	ldrb	r2, [r7, #14]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80097d4:	7bba      	ldrb	r2, [r7, #14]
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	32ae      	adds	r2, #174	@ 0xae
 80097da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097de:	689b      	ldr	r3, [r3, #8]
 80097e0:	6839      	ldr	r1, [r7, #0]
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	4798      	blx	r3
 80097e6:	4603      	mov	r3, r0
 80097e8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80097ea:	e004      	b.n	80097f6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80097ec:	2303      	movs	r3, #3
 80097ee:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80097f0:	e001      	b.n	80097f6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80097f2:	2303      	movs	r3, #3
 80097f4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	88db      	ldrh	r3, [r3, #6]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d110      	bne.n	8009820 <USBD_StdItfReq+0xc0>
 80097fe:	7bfb      	ldrb	r3, [r7, #15]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d10d      	bne.n	8009820 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f000 fe06 	bl	800a416 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800980a:	e009      	b.n	8009820 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800980c:	6839      	ldr	r1, [r7, #0]
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	f000 fd23 	bl	800a25a <USBD_CtlError>
          break;
 8009814:	e004      	b.n	8009820 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009816:	6839      	ldr	r1, [r7, #0]
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	f000 fd1e 	bl	800a25a <USBD_CtlError>
          break;
 800981e:	e000      	b.n	8009822 <USBD_StdItfReq+0xc2>
          break;
 8009820:	bf00      	nop
      }
      break;
 8009822:	e004      	b.n	800982e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009824:	6839      	ldr	r1, [r7, #0]
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 fd17 	bl	800a25a <USBD_CtlError>
      break;
 800982c:	bf00      	nop
  }

  return ret;
 800982e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009830:	4618      	mov	r0, r3
 8009832:	3710      	adds	r7, #16
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b084      	sub	sp, #16
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
 8009840:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009842:	2300      	movs	r3, #0
 8009844:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	889b      	ldrh	r3, [r3, #4]
 800984a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	781b      	ldrb	r3, [r3, #0]
 8009850:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009854:	2b40      	cmp	r3, #64	@ 0x40
 8009856:	d007      	beq.n	8009868 <USBD_StdEPReq+0x30>
 8009858:	2b40      	cmp	r3, #64	@ 0x40
 800985a:	f200 8181 	bhi.w	8009b60 <USBD_StdEPReq+0x328>
 800985e:	2b00      	cmp	r3, #0
 8009860:	d02a      	beq.n	80098b8 <USBD_StdEPReq+0x80>
 8009862:	2b20      	cmp	r3, #32
 8009864:	f040 817c 	bne.w	8009b60 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009868:	7bbb      	ldrb	r3, [r7, #14]
 800986a:	4619      	mov	r1, r3
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f7ff fe84 	bl	800957a <USBD_CoreFindEP>
 8009872:	4603      	mov	r3, r0
 8009874:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009876:	7b7b      	ldrb	r3, [r7, #13]
 8009878:	2bff      	cmp	r3, #255	@ 0xff
 800987a:	f000 8176 	beq.w	8009b6a <USBD_StdEPReq+0x332>
 800987e:	7b7b      	ldrb	r3, [r7, #13]
 8009880:	2b00      	cmp	r3, #0
 8009882:	f040 8172 	bne.w	8009b6a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009886:	7b7a      	ldrb	r2, [r7, #13]
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800988e:	7b7a      	ldrb	r2, [r7, #13]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	32ae      	adds	r2, #174	@ 0xae
 8009894:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009898:	689b      	ldr	r3, [r3, #8]
 800989a:	2b00      	cmp	r3, #0
 800989c:	f000 8165 	beq.w	8009b6a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80098a0:	7b7a      	ldrb	r2, [r7, #13]
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	32ae      	adds	r2, #174	@ 0xae
 80098a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098aa:	689b      	ldr	r3, [r3, #8]
 80098ac:	6839      	ldr	r1, [r7, #0]
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	4798      	blx	r3
 80098b2:	4603      	mov	r3, r0
 80098b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80098b6:	e158      	b.n	8009b6a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	785b      	ldrb	r3, [r3, #1]
 80098bc:	2b03      	cmp	r3, #3
 80098be:	d008      	beq.n	80098d2 <USBD_StdEPReq+0x9a>
 80098c0:	2b03      	cmp	r3, #3
 80098c2:	f300 8147 	bgt.w	8009b54 <USBD_StdEPReq+0x31c>
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	f000 809b 	beq.w	8009a02 <USBD_StdEPReq+0x1ca>
 80098cc:	2b01      	cmp	r3, #1
 80098ce:	d03c      	beq.n	800994a <USBD_StdEPReq+0x112>
 80098d0:	e140      	b.n	8009b54 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098d8:	b2db      	uxtb	r3, r3
 80098da:	2b02      	cmp	r3, #2
 80098dc:	d002      	beq.n	80098e4 <USBD_StdEPReq+0xac>
 80098de:	2b03      	cmp	r3, #3
 80098e0:	d016      	beq.n	8009910 <USBD_StdEPReq+0xd8>
 80098e2:	e02c      	b.n	800993e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80098e4:	7bbb      	ldrb	r3, [r7, #14]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d00d      	beq.n	8009906 <USBD_StdEPReq+0xce>
 80098ea:	7bbb      	ldrb	r3, [r7, #14]
 80098ec:	2b80      	cmp	r3, #128	@ 0x80
 80098ee:	d00a      	beq.n	8009906 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80098f0:	7bbb      	ldrb	r3, [r7, #14]
 80098f2:	4619      	mov	r1, r3
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f001 f9f9 	bl	800acec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80098fa:	2180      	movs	r1, #128	@ 0x80
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f001 f9f5 	bl	800acec <USBD_LL_StallEP>
 8009902:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009904:	e020      	b.n	8009948 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009906:	6839      	ldr	r1, [r7, #0]
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f000 fca6 	bl	800a25a <USBD_CtlError>
              break;
 800990e:	e01b      	b.n	8009948 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	885b      	ldrh	r3, [r3, #2]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d10e      	bne.n	8009936 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009918:	7bbb      	ldrb	r3, [r7, #14]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d00b      	beq.n	8009936 <USBD_StdEPReq+0xfe>
 800991e:	7bbb      	ldrb	r3, [r7, #14]
 8009920:	2b80      	cmp	r3, #128	@ 0x80
 8009922:	d008      	beq.n	8009936 <USBD_StdEPReq+0xfe>
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	88db      	ldrh	r3, [r3, #6]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d104      	bne.n	8009936 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800992c:	7bbb      	ldrb	r3, [r7, #14]
 800992e:	4619      	mov	r1, r3
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f001 f9db 	bl	800acec <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	f000 fd6d 	bl	800a416 <USBD_CtlSendStatus>

              break;
 800993c:	e004      	b.n	8009948 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800993e:	6839      	ldr	r1, [r7, #0]
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f000 fc8a 	bl	800a25a <USBD_CtlError>
              break;
 8009946:	bf00      	nop
          }
          break;
 8009948:	e109      	b.n	8009b5e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009950:	b2db      	uxtb	r3, r3
 8009952:	2b02      	cmp	r3, #2
 8009954:	d002      	beq.n	800995c <USBD_StdEPReq+0x124>
 8009956:	2b03      	cmp	r3, #3
 8009958:	d016      	beq.n	8009988 <USBD_StdEPReq+0x150>
 800995a:	e04b      	b.n	80099f4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800995c:	7bbb      	ldrb	r3, [r7, #14]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d00d      	beq.n	800997e <USBD_StdEPReq+0x146>
 8009962:	7bbb      	ldrb	r3, [r7, #14]
 8009964:	2b80      	cmp	r3, #128	@ 0x80
 8009966:	d00a      	beq.n	800997e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009968:	7bbb      	ldrb	r3, [r7, #14]
 800996a:	4619      	mov	r1, r3
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f001 f9bd 	bl	800acec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009972:	2180      	movs	r1, #128	@ 0x80
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f001 f9b9 	bl	800acec <USBD_LL_StallEP>
 800997a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800997c:	e040      	b.n	8009a00 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800997e:	6839      	ldr	r1, [r7, #0]
 8009980:	6878      	ldr	r0, [r7, #4]
 8009982:	f000 fc6a 	bl	800a25a <USBD_CtlError>
              break;
 8009986:	e03b      	b.n	8009a00 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	885b      	ldrh	r3, [r3, #2]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d136      	bne.n	80099fe <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009990:	7bbb      	ldrb	r3, [r7, #14]
 8009992:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009996:	2b00      	cmp	r3, #0
 8009998:	d004      	beq.n	80099a4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800999a:	7bbb      	ldrb	r3, [r7, #14]
 800999c:	4619      	mov	r1, r3
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f001 f9c3 	bl	800ad2a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 fd36 	bl	800a416 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80099aa:	7bbb      	ldrb	r3, [r7, #14]
 80099ac:	4619      	mov	r1, r3
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f7ff fde3 	bl	800957a <USBD_CoreFindEP>
 80099b4:	4603      	mov	r3, r0
 80099b6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80099b8:	7b7b      	ldrb	r3, [r7, #13]
 80099ba:	2bff      	cmp	r3, #255	@ 0xff
 80099bc:	d01f      	beq.n	80099fe <USBD_StdEPReq+0x1c6>
 80099be:	7b7b      	ldrb	r3, [r7, #13]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d11c      	bne.n	80099fe <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80099c4:	7b7a      	ldrb	r2, [r7, #13]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80099cc:	7b7a      	ldrb	r2, [r7, #13]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	32ae      	adds	r2, #174	@ 0xae
 80099d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099d6:	689b      	ldr	r3, [r3, #8]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d010      	beq.n	80099fe <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80099dc:	7b7a      	ldrb	r2, [r7, #13]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	32ae      	adds	r2, #174	@ 0xae
 80099e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099e6:	689b      	ldr	r3, [r3, #8]
 80099e8:	6839      	ldr	r1, [r7, #0]
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	4798      	blx	r3
 80099ee:	4603      	mov	r3, r0
 80099f0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80099f2:	e004      	b.n	80099fe <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80099f4:	6839      	ldr	r1, [r7, #0]
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f000 fc2f 	bl	800a25a <USBD_CtlError>
              break;
 80099fc:	e000      	b.n	8009a00 <USBD_StdEPReq+0x1c8>
              break;
 80099fe:	bf00      	nop
          }
          break;
 8009a00:	e0ad      	b.n	8009b5e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a08:	b2db      	uxtb	r3, r3
 8009a0a:	2b02      	cmp	r3, #2
 8009a0c:	d002      	beq.n	8009a14 <USBD_StdEPReq+0x1dc>
 8009a0e:	2b03      	cmp	r3, #3
 8009a10:	d033      	beq.n	8009a7a <USBD_StdEPReq+0x242>
 8009a12:	e099      	b.n	8009b48 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009a14:	7bbb      	ldrb	r3, [r7, #14]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d007      	beq.n	8009a2a <USBD_StdEPReq+0x1f2>
 8009a1a:	7bbb      	ldrb	r3, [r7, #14]
 8009a1c:	2b80      	cmp	r3, #128	@ 0x80
 8009a1e:	d004      	beq.n	8009a2a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009a20:	6839      	ldr	r1, [r7, #0]
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f000 fc19 	bl	800a25a <USBD_CtlError>
                break;
 8009a28:	e093      	b.n	8009b52 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a2a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	da0b      	bge.n	8009a4a <USBD_StdEPReq+0x212>
 8009a32:	7bbb      	ldrb	r3, [r7, #14]
 8009a34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009a38:	4613      	mov	r3, r2
 8009a3a:	009b      	lsls	r3, r3, #2
 8009a3c:	4413      	add	r3, r2
 8009a3e:	009b      	lsls	r3, r3, #2
 8009a40:	3310      	adds	r3, #16
 8009a42:	687a      	ldr	r2, [r7, #4]
 8009a44:	4413      	add	r3, r2
 8009a46:	3304      	adds	r3, #4
 8009a48:	e00b      	b.n	8009a62 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009a4a:	7bbb      	ldrb	r3, [r7, #14]
 8009a4c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a50:	4613      	mov	r3, r2
 8009a52:	009b      	lsls	r3, r3, #2
 8009a54:	4413      	add	r3, r2
 8009a56:	009b      	lsls	r3, r3, #2
 8009a58:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009a5c:	687a      	ldr	r2, [r7, #4]
 8009a5e:	4413      	add	r3, r2
 8009a60:	3304      	adds	r3, #4
 8009a62:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	2200      	movs	r2, #0
 8009a68:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	330e      	adds	r3, #14
 8009a6e:	2202      	movs	r2, #2
 8009a70:	4619      	mov	r1, r3
 8009a72:	6878      	ldr	r0, [r7, #4]
 8009a74:	f000 fc6e 	bl	800a354 <USBD_CtlSendData>
              break;
 8009a78:	e06b      	b.n	8009b52 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009a7a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	da11      	bge.n	8009aa6 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009a82:	7bbb      	ldrb	r3, [r7, #14]
 8009a84:	f003 020f 	and.w	r2, r3, #15
 8009a88:	6879      	ldr	r1, [r7, #4]
 8009a8a:	4613      	mov	r3, r2
 8009a8c:	009b      	lsls	r3, r3, #2
 8009a8e:	4413      	add	r3, r2
 8009a90:	009b      	lsls	r3, r3, #2
 8009a92:	440b      	add	r3, r1
 8009a94:	3323      	adds	r3, #35	@ 0x23
 8009a96:	781b      	ldrb	r3, [r3, #0]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d117      	bne.n	8009acc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009a9c:	6839      	ldr	r1, [r7, #0]
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f000 fbdb 	bl	800a25a <USBD_CtlError>
                  break;
 8009aa4:	e055      	b.n	8009b52 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009aa6:	7bbb      	ldrb	r3, [r7, #14]
 8009aa8:	f003 020f 	and.w	r2, r3, #15
 8009aac:	6879      	ldr	r1, [r7, #4]
 8009aae:	4613      	mov	r3, r2
 8009ab0:	009b      	lsls	r3, r3, #2
 8009ab2:	4413      	add	r3, r2
 8009ab4:	009b      	lsls	r3, r3, #2
 8009ab6:	440b      	add	r3, r1
 8009ab8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009abc:	781b      	ldrb	r3, [r3, #0]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d104      	bne.n	8009acc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009ac2:	6839      	ldr	r1, [r7, #0]
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f000 fbc8 	bl	800a25a <USBD_CtlError>
                  break;
 8009aca:	e042      	b.n	8009b52 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009acc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	da0b      	bge.n	8009aec <USBD_StdEPReq+0x2b4>
 8009ad4:	7bbb      	ldrb	r3, [r7, #14]
 8009ad6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009ada:	4613      	mov	r3, r2
 8009adc:	009b      	lsls	r3, r3, #2
 8009ade:	4413      	add	r3, r2
 8009ae0:	009b      	lsls	r3, r3, #2
 8009ae2:	3310      	adds	r3, #16
 8009ae4:	687a      	ldr	r2, [r7, #4]
 8009ae6:	4413      	add	r3, r2
 8009ae8:	3304      	adds	r3, #4
 8009aea:	e00b      	b.n	8009b04 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009aec:	7bbb      	ldrb	r3, [r7, #14]
 8009aee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009af2:	4613      	mov	r3, r2
 8009af4:	009b      	lsls	r3, r3, #2
 8009af6:	4413      	add	r3, r2
 8009af8:	009b      	lsls	r3, r3, #2
 8009afa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009afe:	687a      	ldr	r2, [r7, #4]
 8009b00:	4413      	add	r3, r2
 8009b02:	3304      	adds	r3, #4
 8009b04:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009b06:	7bbb      	ldrb	r3, [r7, #14]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d002      	beq.n	8009b12 <USBD_StdEPReq+0x2da>
 8009b0c:	7bbb      	ldrb	r3, [r7, #14]
 8009b0e:	2b80      	cmp	r3, #128	@ 0x80
 8009b10:	d103      	bne.n	8009b1a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	2200      	movs	r2, #0
 8009b16:	739a      	strb	r2, [r3, #14]
 8009b18:	e00e      	b.n	8009b38 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009b1a:	7bbb      	ldrb	r3, [r7, #14]
 8009b1c:	4619      	mov	r1, r3
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f001 f922 	bl	800ad68 <USBD_LL_IsStallEP>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d003      	beq.n	8009b32 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	2201      	movs	r2, #1
 8009b2e:	739a      	strb	r2, [r3, #14]
 8009b30:	e002      	b.n	8009b38 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	2200      	movs	r2, #0
 8009b36:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	330e      	adds	r3, #14
 8009b3c:	2202      	movs	r2, #2
 8009b3e:	4619      	mov	r1, r3
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f000 fc07 	bl	800a354 <USBD_CtlSendData>
              break;
 8009b46:	e004      	b.n	8009b52 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009b48:	6839      	ldr	r1, [r7, #0]
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f000 fb85 	bl	800a25a <USBD_CtlError>
              break;
 8009b50:	bf00      	nop
          }
          break;
 8009b52:	e004      	b.n	8009b5e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009b54:	6839      	ldr	r1, [r7, #0]
 8009b56:	6878      	ldr	r0, [r7, #4]
 8009b58:	f000 fb7f 	bl	800a25a <USBD_CtlError>
          break;
 8009b5c:	bf00      	nop
      }
      break;
 8009b5e:	e005      	b.n	8009b6c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8009b60:	6839      	ldr	r1, [r7, #0]
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f000 fb79 	bl	800a25a <USBD_CtlError>
      break;
 8009b68:	e000      	b.n	8009b6c <USBD_StdEPReq+0x334>
      break;
 8009b6a:	bf00      	nop
  }

  return ret;
 8009b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3710      	adds	r7, #16
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
	...

08009b78 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b084      	sub	sp, #16
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
 8009b80:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009b82:	2300      	movs	r3, #0
 8009b84:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009b86:	2300      	movs	r3, #0
 8009b88:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	885b      	ldrh	r3, [r3, #2]
 8009b92:	0a1b      	lsrs	r3, r3, #8
 8009b94:	b29b      	uxth	r3, r3
 8009b96:	3b01      	subs	r3, #1
 8009b98:	2b0e      	cmp	r3, #14
 8009b9a:	f200 8152 	bhi.w	8009e42 <USBD_GetDescriptor+0x2ca>
 8009b9e:	a201      	add	r2, pc, #4	@ (adr r2, 8009ba4 <USBD_GetDescriptor+0x2c>)
 8009ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ba4:	08009c15 	.word	0x08009c15
 8009ba8:	08009c2d 	.word	0x08009c2d
 8009bac:	08009c6d 	.word	0x08009c6d
 8009bb0:	08009e43 	.word	0x08009e43
 8009bb4:	08009e43 	.word	0x08009e43
 8009bb8:	08009de3 	.word	0x08009de3
 8009bbc:	08009e0f 	.word	0x08009e0f
 8009bc0:	08009e43 	.word	0x08009e43
 8009bc4:	08009e43 	.word	0x08009e43
 8009bc8:	08009e43 	.word	0x08009e43
 8009bcc:	08009e43 	.word	0x08009e43
 8009bd0:	08009e43 	.word	0x08009e43
 8009bd4:	08009e43 	.word	0x08009e43
 8009bd8:	08009e43 	.word	0x08009e43
 8009bdc:	08009be1 	.word	0x08009be1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009be6:	69db      	ldr	r3, [r3, #28]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d00b      	beq.n	8009c04 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bf2:	69db      	ldr	r3, [r3, #28]
 8009bf4:	687a      	ldr	r2, [r7, #4]
 8009bf6:	7c12      	ldrb	r2, [r2, #16]
 8009bf8:	f107 0108 	add.w	r1, r7, #8
 8009bfc:	4610      	mov	r0, r2
 8009bfe:	4798      	blx	r3
 8009c00:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009c02:	e126      	b.n	8009e52 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009c04:	6839      	ldr	r1, [r7, #0]
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f000 fb27 	bl	800a25a <USBD_CtlError>
        err++;
 8009c0c:	7afb      	ldrb	r3, [r7, #11]
 8009c0e:	3301      	adds	r3, #1
 8009c10:	72fb      	strb	r3, [r7, #11]
      break;
 8009c12:	e11e      	b.n	8009e52 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	687a      	ldr	r2, [r7, #4]
 8009c1e:	7c12      	ldrb	r2, [r2, #16]
 8009c20:	f107 0108 	add.w	r1, r7, #8
 8009c24:	4610      	mov	r0, r2
 8009c26:	4798      	blx	r3
 8009c28:	60f8      	str	r0, [r7, #12]
      break;
 8009c2a:	e112      	b.n	8009e52 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	7c1b      	ldrb	r3, [r3, #16]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d10d      	bne.n	8009c50 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c3c:	f107 0208 	add.w	r2, r7, #8
 8009c40:	4610      	mov	r0, r2
 8009c42:	4798      	blx	r3
 8009c44:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	3301      	adds	r3, #1
 8009c4a:	2202      	movs	r2, #2
 8009c4c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009c4e:	e100      	b.n	8009e52 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c58:	f107 0208 	add.w	r2, r7, #8
 8009c5c:	4610      	mov	r0, r2
 8009c5e:	4798      	blx	r3
 8009c60:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	3301      	adds	r3, #1
 8009c66:	2202      	movs	r2, #2
 8009c68:	701a      	strb	r2, [r3, #0]
      break;
 8009c6a:	e0f2      	b.n	8009e52 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	885b      	ldrh	r3, [r3, #2]
 8009c70:	b2db      	uxtb	r3, r3
 8009c72:	2b05      	cmp	r3, #5
 8009c74:	f200 80ac 	bhi.w	8009dd0 <USBD_GetDescriptor+0x258>
 8009c78:	a201      	add	r2, pc, #4	@ (adr r2, 8009c80 <USBD_GetDescriptor+0x108>)
 8009c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c7e:	bf00      	nop
 8009c80:	08009c99 	.word	0x08009c99
 8009c84:	08009ccd 	.word	0x08009ccd
 8009c88:	08009d01 	.word	0x08009d01
 8009c8c:	08009d35 	.word	0x08009d35
 8009c90:	08009d69 	.word	0x08009d69
 8009c94:	08009d9d 	.word	0x08009d9d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c9e:	685b      	ldr	r3, [r3, #4]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d00b      	beq.n	8009cbc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009caa:	685b      	ldr	r3, [r3, #4]
 8009cac:	687a      	ldr	r2, [r7, #4]
 8009cae:	7c12      	ldrb	r2, [r2, #16]
 8009cb0:	f107 0108 	add.w	r1, r7, #8
 8009cb4:	4610      	mov	r0, r2
 8009cb6:	4798      	blx	r3
 8009cb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009cba:	e091      	b.n	8009de0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009cbc:	6839      	ldr	r1, [r7, #0]
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f000 facb 	bl	800a25a <USBD_CtlError>
            err++;
 8009cc4:	7afb      	ldrb	r3, [r7, #11]
 8009cc6:	3301      	adds	r3, #1
 8009cc8:	72fb      	strb	r3, [r7, #11]
          break;
 8009cca:	e089      	b.n	8009de0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009cd2:	689b      	ldr	r3, [r3, #8]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d00b      	beq.n	8009cf0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009cde:	689b      	ldr	r3, [r3, #8]
 8009ce0:	687a      	ldr	r2, [r7, #4]
 8009ce2:	7c12      	ldrb	r2, [r2, #16]
 8009ce4:	f107 0108 	add.w	r1, r7, #8
 8009ce8:	4610      	mov	r0, r2
 8009cea:	4798      	blx	r3
 8009cec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009cee:	e077      	b.n	8009de0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009cf0:	6839      	ldr	r1, [r7, #0]
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f000 fab1 	bl	800a25a <USBD_CtlError>
            err++;
 8009cf8:	7afb      	ldrb	r3, [r7, #11]
 8009cfa:	3301      	adds	r3, #1
 8009cfc:	72fb      	strb	r3, [r7, #11]
          break;
 8009cfe:	e06f      	b.n	8009de0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d06:	68db      	ldr	r3, [r3, #12]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d00b      	beq.n	8009d24 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d12:	68db      	ldr	r3, [r3, #12]
 8009d14:	687a      	ldr	r2, [r7, #4]
 8009d16:	7c12      	ldrb	r2, [r2, #16]
 8009d18:	f107 0108 	add.w	r1, r7, #8
 8009d1c:	4610      	mov	r0, r2
 8009d1e:	4798      	blx	r3
 8009d20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d22:	e05d      	b.n	8009de0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009d24:	6839      	ldr	r1, [r7, #0]
 8009d26:	6878      	ldr	r0, [r7, #4]
 8009d28:	f000 fa97 	bl	800a25a <USBD_CtlError>
            err++;
 8009d2c:	7afb      	ldrb	r3, [r7, #11]
 8009d2e:	3301      	adds	r3, #1
 8009d30:	72fb      	strb	r3, [r7, #11]
          break;
 8009d32:	e055      	b.n	8009de0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d3a:	691b      	ldr	r3, [r3, #16]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d00b      	beq.n	8009d58 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d46:	691b      	ldr	r3, [r3, #16]
 8009d48:	687a      	ldr	r2, [r7, #4]
 8009d4a:	7c12      	ldrb	r2, [r2, #16]
 8009d4c:	f107 0108 	add.w	r1, r7, #8
 8009d50:	4610      	mov	r0, r2
 8009d52:	4798      	blx	r3
 8009d54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d56:	e043      	b.n	8009de0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009d58:	6839      	ldr	r1, [r7, #0]
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f000 fa7d 	bl	800a25a <USBD_CtlError>
            err++;
 8009d60:	7afb      	ldrb	r3, [r7, #11]
 8009d62:	3301      	adds	r3, #1
 8009d64:	72fb      	strb	r3, [r7, #11]
          break;
 8009d66:	e03b      	b.n	8009de0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d6e:	695b      	ldr	r3, [r3, #20]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d00b      	beq.n	8009d8c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d7a:	695b      	ldr	r3, [r3, #20]
 8009d7c:	687a      	ldr	r2, [r7, #4]
 8009d7e:	7c12      	ldrb	r2, [r2, #16]
 8009d80:	f107 0108 	add.w	r1, r7, #8
 8009d84:	4610      	mov	r0, r2
 8009d86:	4798      	blx	r3
 8009d88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d8a:	e029      	b.n	8009de0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009d8c:	6839      	ldr	r1, [r7, #0]
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 fa63 	bl	800a25a <USBD_CtlError>
            err++;
 8009d94:	7afb      	ldrb	r3, [r7, #11]
 8009d96:	3301      	adds	r3, #1
 8009d98:	72fb      	strb	r3, [r7, #11]
          break;
 8009d9a:	e021      	b.n	8009de0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009da2:	699b      	ldr	r3, [r3, #24]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d00b      	beq.n	8009dc0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dae:	699b      	ldr	r3, [r3, #24]
 8009db0:	687a      	ldr	r2, [r7, #4]
 8009db2:	7c12      	ldrb	r2, [r2, #16]
 8009db4:	f107 0108 	add.w	r1, r7, #8
 8009db8:	4610      	mov	r0, r2
 8009dba:	4798      	blx	r3
 8009dbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009dbe:	e00f      	b.n	8009de0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009dc0:	6839      	ldr	r1, [r7, #0]
 8009dc2:	6878      	ldr	r0, [r7, #4]
 8009dc4:	f000 fa49 	bl	800a25a <USBD_CtlError>
            err++;
 8009dc8:	7afb      	ldrb	r3, [r7, #11]
 8009dca:	3301      	adds	r3, #1
 8009dcc:	72fb      	strb	r3, [r7, #11]
          break;
 8009dce:	e007      	b.n	8009de0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009dd0:	6839      	ldr	r1, [r7, #0]
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f000 fa41 	bl	800a25a <USBD_CtlError>
          err++;
 8009dd8:	7afb      	ldrb	r3, [r7, #11]
 8009dda:	3301      	adds	r3, #1
 8009ddc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009dde:	bf00      	nop
      }
      break;
 8009de0:	e037      	b.n	8009e52 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	7c1b      	ldrb	r3, [r3, #16]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d109      	bne.n	8009dfe <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009df2:	f107 0208 	add.w	r2, r7, #8
 8009df6:	4610      	mov	r0, r2
 8009df8:	4798      	blx	r3
 8009dfa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009dfc:	e029      	b.n	8009e52 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009dfe:	6839      	ldr	r1, [r7, #0]
 8009e00:	6878      	ldr	r0, [r7, #4]
 8009e02:	f000 fa2a 	bl	800a25a <USBD_CtlError>
        err++;
 8009e06:	7afb      	ldrb	r3, [r7, #11]
 8009e08:	3301      	adds	r3, #1
 8009e0a:	72fb      	strb	r3, [r7, #11]
      break;
 8009e0c:	e021      	b.n	8009e52 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	7c1b      	ldrb	r3, [r3, #16]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d10d      	bne.n	8009e32 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e1e:	f107 0208 	add.w	r2, r7, #8
 8009e22:	4610      	mov	r0, r2
 8009e24:	4798      	blx	r3
 8009e26:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	3301      	adds	r3, #1
 8009e2c:	2207      	movs	r2, #7
 8009e2e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009e30:	e00f      	b.n	8009e52 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009e32:	6839      	ldr	r1, [r7, #0]
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f000 fa10 	bl	800a25a <USBD_CtlError>
        err++;
 8009e3a:	7afb      	ldrb	r3, [r7, #11]
 8009e3c:	3301      	adds	r3, #1
 8009e3e:	72fb      	strb	r3, [r7, #11]
      break;
 8009e40:	e007      	b.n	8009e52 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8009e42:	6839      	ldr	r1, [r7, #0]
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f000 fa08 	bl	800a25a <USBD_CtlError>
      err++;
 8009e4a:	7afb      	ldrb	r3, [r7, #11]
 8009e4c:	3301      	adds	r3, #1
 8009e4e:	72fb      	strb	r3, [r7, #11]
      break;
 8009e50:	bf00      	nop
  }

  if (err != 0U)
 8009e52:	7afb      	ldrb	r3, [r7, #11]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d11e      	bne.n	8009e96 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	88db      	ldrh	r3, [r3, #6]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d016      	beq.n	8009e8e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8009e60:	893b      	ldrh	r3, [r7, #8]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d00e      	beq.n	8009e84 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	88da      	ldrh	r2, [r3, #6]
 8009e6a:	893b      	ldrh	r3, [r7, #8]
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	bf28      	it	cs
 8009e70:	4613      	movcs	r3, r2
 8009e72:	b29b      	uxth	r3, r3
 8009e74:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009e76:	893b      	ldrh	r3, [r7, #8]
 8009e78:	461a      	mov	r2, r3
 8009e7a:	68f9      	ldr	r1, [r7, #12]
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f000 fa69 	bl	800a354 <USBD_CtlSendData>
 8009e82:	e009      	b.n	8009e98 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009e84:	6839      	ldr	r1, [r7, #0]
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f000 f9e7 	bl	800a25a <USBD_CtlError>
 8009e8c:	e004      	b.n	8009e98 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f000 fac1 	bl	800a416 <USBD_CtlSendStatus>
 8009e94:	e000      	b.n	8009e98 <USBD_GetDescriptor+0x320>
    return;
 8009e96:	bf00      	nop
  }
}
 8009e98:	3710      	adds	r7, #16
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}
 8009e9e:	bf00      	nop

08009ea0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
 8009ea8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	889b      	ldrh	r3, [r3, #4]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d131      	bne.n	8009f16 <USBD_SetAddress+0x76>
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	88db      	ldrh	r3, [r3, #6]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d12d      	bne.n	8009f16 <USBD_SetAddress+0x76>
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	885b      	ldrh	r3, [r3, #2]
 8009ebe:	2b7f      	cmp	r3, #127	@ 0x7f
 8009ec0:	d829      	bhi.n	8009f16 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	885b      	ldrh	r3, [r3, #2]
 8009ec6:	b2db      	uxtb	r3, r3
 8009ec8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ecc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ed4:	b2db      	uxtb	r3, r3
 8009ed6:	2b03      	cmp	r3, #3
 8009ed8:	d104      	bne.n	8009ee4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009eda:	6839      	ldr	r1, [r7, #0]
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	f000 f9bc 	bl	800a25a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ee2:	e01d      	b.n	8009f20 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	7bfa      	ldrb	r2, [r7, #15]
 8009ee8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009eec:	7bfb      	ldrb	r3, [r7, #15]
 8009eee:	4619      	mov	r1, r3
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f000 ff65 	bl	800adc0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009ef6:	6878      	ldr	r0, [r7, #4]
 8009ef8:	f000 fa8d 	bl	800a416 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009efc:	7bfb      	ldrb	r3, [r7, #15]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d004      	beq.n	8009f0c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2202      	movs	r2, #2
 8009f06:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f0a:	e009      	b.n	8009f20 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2201      	movs	r2, #1
 8009f10:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f14:	e004      	b.n	8009f20 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009f16:	6839      	ldr	r1, [r7, #0]
 8009f18:	6878      	ldr	r0, [r7, #4]
 8009f1a:	f000 f99e 	bl	800a25a <USBD_CtlError>
  }
}
 8009f1e:	bf00      	nop
 8009f20:	bf00      	nop
 8009f22:	3710      	adds	r7, #16
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bd80      	pop	{r7, pc}

08009f28 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b084      	sub	sp, #16
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
 8009f30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f32:	2300      	movs	r3, #0
 8009f34:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	885b      	ldrh	r3, [r3, #2]
 8009f3a:	b2da      	uxtb	r2, r3
 8009f3c:	4b4e      	ldr	r3, [pc, #312]	@ (800a078 <USBD_SetConfig+0x150>)
 8009f3e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009f40:	4b4d      	ldr	r3, [pc, #308]	@ (800a078 <USBD_SetConfig+0x150>)
 8009f42:	781b      	ldrb	r3, [r3, #0]
 8009f44:	2b01      	cmp	r3, #1
 8009f46:	d905      	bls.n	8009f54 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009f48:	6839      	ldr	r1, [r7, #0]
 8009f4a:	6878      	ldr	r0, [r7, #4]
 8009f4c:	f000 f985 	bl	800a25a <USBD_CtlError>
    return USBD_FAIL;
 8009f50:	2303      	movs	r3, #3
 8009f52:	e08c      	b.n	800a06e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f5a:	b2db      	uxtb	r3, r3
 8009f5c:	2b02      	cmp	r3, #2
 8009f5e:	d002      	beq.n	8009f66 <USBD_SetConfig+0x3e>
 8009f60:	2b03      	cmp	r3, #3
 8009f62:	d029      	beq.n	8009fb8 <USBD_SetConfig+0x90>
 8009f64:	e075      	b.n	800a052 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009f66:	4b44      	ldr	r3, [pc, #272]	@ (800a078 <USBD_SetConfig+0x150>)
 8009f68:	781b      	ldrb	r3, [r3, #0]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d020      	beq.n	8009fb0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009f6e:	4b42      	ldr	r3, [pc, #264]	@ (800a078 <USBD_SetConfig+0x150>)
 8009f70:	781b      	ldrb	r3, [r3, #0]
 8009f72:	461a      	mov	r2, r3
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009f78:	4b3f      	ldr	r3, [pc, #252]	@ (800a078 <USBD_SetConfig+0x150>)
 8009f7a:	781b      	ldrb	r3, [r3, #0]
 8009f7c:	4619      	mov	r1, r3
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f7fe ffa3 	bl	8008eca <USBD_SetClassConfig>
 8009f84:	4603      	mov	r3, r0
 8009f86:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009f88:	7bfb      	ldrb	r3, [r7, #15]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d008      	beq.n	8009fa0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009f8e:	6839      	ldr	r1, [r7, #0]
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f000 f962 	bl	800a25a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2202      	movs	r2, #2
 8009f9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009f9e:	e065      	b.n	800a06c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009fa0:	6878      	ldr	r0, [r7, #4]
 8009fa2:	f000 fa38 	bl	800a416 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2203      	movs	r2, #3
 8009faa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009fae:	e05d      	b.n	800a06c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	f000 fa30 	bl	800a416 <USBD_CtlSendStatus>
      break;
 8009fb6:	e059      	b.n	800a06c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009fb8:	4b2f      	ldr	r3, [pc, #188]	@ (800a078 <USBD_SetConfig+0x150>)
 8009fba:	781b      	ldrb	r3, [r3, #0]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d112      	bne.n	8009fe6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2202      	movs	r2, #2
 8009fc4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009fc8:	4b2b      	ldr	r3, [pc, #172]	@ (800a078 <USBD_SetConfig+0x150>)
 8009fca:	781b      	ldrb	r3, [r3, #0]
 8009fcc:	461a      	mov	r2, r3
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009fd2:	4b29      	ldr	r3, [pc, #164]	@ (800a078 <USBD_SetConfig+0x150>)
 8009fd4:	781b      	ldrb	r3, [r3, #0]
 8009fd6:	4619      	mov	r1, r3
 8009fd8:	6878      	ldr	r0, [r7, #4]
 8009fda:	f7fe ff92 	bl	8008f02 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f000 fa19 	bl	800a416 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009fe4:	e042      	b.n	800a06c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009fe6:	4b24      	ldr	r3, [pc, #144]	@ (800a078 <USBD_SetConfig+0x150>)
 8009fe8:	781b      	ldrb	r3, [r3, #0]
 8009fea:	461a      	mov	r2, r3
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	685b      	ldr	r3, [r3, #4]
 8009ff0:	429a      	cmp	r2, r3
 8009ff2:	d02a      	beq.n	800a04a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	685b      	ldr	r3, [r3, #4]
 8009ff8:	b2db      	uxtb	r3, r3
 8009ffa:	4619      	mov	r1, r3
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	f7fe ff80 	bl	8008f02 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a002:	4b1d      	ldr	r3, [pc, #116]	@ (800a078 <USBD_SetConfig+0x150>)
 800a004:	781b      	ldrb	r3, [r3, #0]
 800a006:	461a      	mov	r2, r3
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a00c:	4b1a      	ldr	r3, [pc, #104]	@ (800a078 <USBD_SetConfig+0x150>)
 800a00e:	781b      	ldrb	r3, [r3, #0]
 800a010:	4619      	mov	r1, r3
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f7fe ff59 	bl	8008eca <USBD_SetClassConfig>
 800a018:	4603      	mov	r3, r0
 800a01a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a01c:	7bfb      	ldrb	r3, [r7, #15]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d00f      	beq.n	800a042 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a022:	6839      	ldr	r1, [r7, #0]
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f000 f918 	bl	800a25a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	685b      	ldr	r3, [r3, #4]
 800a02e:	b2db      	uxtb	r3, r3
 800a030:	4619      	mov	r1, r3
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f7fe ff65 	bl	8008f02 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2202      	movs	r2, #2
 800a03c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a040:	e014      	b.n	800a06c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f000 f9e7 	bl	800a416 <USBD_CtlSendStatus>
      break;
 800a048:	e010      	b.n	800a06c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a04a:	6878      	ldr	r0, [r7, #4]
 800a04c:	f000 f9e3 	bl	800a416 <USBD_CtlSendStatus>
      break;
 800a050:	e00c      	b.n	800a06c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a052:	6839      	ldr	r1, [r7, #0]
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f000 f900 	bl	800a25a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a05a:	4b07      	ldr	r3, [pc, #28]	@ (800a078 <USBD_SetConfig+0x150>)
 800a05c:	781b      	ldrb	r3, [r3, #0]
 800a05e:	4619      	mov	r1, r3
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f7fe ff4e 	bl	8008f02 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a066:	2303      	movs	r3, #3
 800a068:	73fb      	strb	r3, [r7, #15]
      break;
 800a06a:	bf00      	nop
  }

  return ret;
 800a06c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3710      	adds	r7, #16
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}
 800a076:	bf00      	nop
 800a078:	20000420 	.word	0x20000420

0800a07c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b082      	sub	sp, #8
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
 800a084:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	88db      	ldrh	r3, [r3, #6]
 800a08a:	2b01      	cmp	r3, #1
 800a08c:	d004      	beq.n	800a098 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a08e:	6839      	ldr	r1, [r7, #0]
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f000 f8e2 	bl	800a25a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a096:	e023      	b.n	800a0e0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a09e:	b2db      	uxtb	r3, r3
 800a0a0:	2b02      	cmp	r3, #2
 800a0a2:	dc02      	bgt.n	800a0aa <USBD_GetConfig+0x2e>
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	dc03      	bgt.n	800a0b0 <USBD_GetConfig+0x34>
 800a0a8:	e015      	b.n	800a0d6 <USBD_GetConfig+0x5a>
 800a0aa:	2b03      	cmp	r3, #3
 800a0ac:	d00b      	beq.n	800a0c6 <USBD_GetConfig+0x4a>
 800a0ae:	e012      	b.n	800a0d6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	3308      	adds	r3, #8
 800a0ba:	2201      	movs	r2, #1
 800a0bc:	4619      	mov	r1, r3
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f000 f948 	bl	800a354 <USBD_CtlSendData>
        break;
 800a0c4:	e00c      	b.n	800a0e0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	3304      	adds	r3, #4
 800a0ca:	2201      	movs	r2, #1
 800a0cc:	4619      	mov	r1, r3
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f000 f940 	bl	800a354 <USBD_CtlSendData>
        break;
 800a0d4:	e004      	b.n	800a0e0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a0d6:	6839      	ldr	r1, [r7, #0]
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f000 f8be 	bl	800a25a <USBD_CtlError>
        break;
 800a0de:	bf00      	nop
}
 800a0e0:	bf00      	nop
 800a0e2:	3708      	adds	r7, #8
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}

0800a0e8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b082      	sub	sp, #8
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
 800a0f0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0f8:	b2db      	uxtb	r3, r3
 800a0fa:	3b01      	subs	r3, #1
 800a0fc:	2b02      	cmp	r3, #2
 800a0fe:	d81e      	bhi.n	800a13e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	88db      	ldrh	r3, [r3, #6]
 800a104:	2b02      	cmp	r3, #2
 800a106:	d004      	beq.n	800a112 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a108:	6839      	ldr	r1, [r7, #0]
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f000 f8a5 	bl	800a25a <USBD_CtlError>
        break;
 800a110:	e01a      	b.n	800a148 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2201      	movs	r2, #1
 800a116:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d005      	beq.n	800a12e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	68db      	ldr	r3, [r3, #12]
 800a126:	f043 0202 	orr.w	r2, r3, #2
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	330c      	adds	r3, #12
 800a132:	2202      	movs	r2, #2
 800a134:	4619      	mov	r1, r3
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f000 f90c 	bl	800a354 <USBD_CtlSendData>
      break;
 800a13c:	e004      	b.n	800a148 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a13e:	6839      	ldr	r1, [r7, #0]
 800a140:	6878      	ldr	r0, [r7, #4]
 800a142:	f000 f88a 	bl	800a25a <USBD_CtlError>
      break;
 800a146:	bf00      	nop
  }
}
 800a148:	bf00      	nop
 800a14a:	3708      	adds	r7, #8
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b082      	sub	sp, #8
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
 800a158:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	885b      	ldrh	r3, [r3, #2]
 800a15e:	2b01      	cmp	r3, #1
 800a160:	d107      	bne.n	800a172 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2201      	movs	r2, #1
 800a166:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	f000 f953 	bl	800a416 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a170:	e013      	b.n	800a19a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	885b      	ldrh	r3, [r3, #2]
 800a176:	2b02      	cmp	r3, #2
 800a178:	d10b      	bne.n	800a192 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	889b      	ldrh	r3, [r3, #4]
 800a17e:	0a1b      	lsrs	r3, r3, #8
 800a180:	b29b      	uxth	r3, r3
 800a182:	b2da      	uxtb	r2, r3
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f000 f943 	bl	800a416 <USBD_CtlSendStatus>
}
 800a190:	e003      	b.n	800a19a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a192:	6839      	ldr	r1, [r7, #0]
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f000 f860 	bl	800a25a <USBD_CtlError>
}
 800a19a:	bf00      	nop
 800a19c:	3708      	adds	r7, #8
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	bd80      	pop	{r7, pc}

0800a1a2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1a2:	b580      	push	{r7, lr}
 800a1a4:	b082      	sub	sp, #8
 800a1a6:	af00      	add	r7, sp, #0
 800a1a8:	6078      	str	r0, [r7, #4]
 800a1aa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1b2:	b2db      	uxtb	r3, r3
 800a1b4:	3b01      	subs	r3, #1
 800a1b6:	2b02      	cmp	r3, #2
 800a1b8:	d80b      	bhi.n	800a1d2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	885b      	ldrh	r3, [r3, #2]
 800a1be:	2b01      	cmp	r3, #1
 800a1c0:	d10c      	bne.n	800a1dc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a1ca:	6878      	ldr	r0, [r7, #4]
 800a1cc:	f000 f923 	bl	800a416 <USBD_CtlSendStatus>
      }
      break;
 800a1d0:	e004      	b.n	800a1dc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a1d2:	6839      	ldr	r1, [r7, #0]
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f000 f840 	bl	800a25a <USBD_CtlError>
      break;
 800a1da:	e000      	b.n	800a1de <USBD_ClrFeature+0x3c>
      break;
 800a1dc:	bf00      	nop
  }
}
 800a1de:	bf00      	nop
 800a1e0:	3708      	adds	r7, #8
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}

0800a1e6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a1e6:	b580      	push	{r7, lr}
 800a1e8:	b084      	sub	sp, #16
 800a1ea:	af00      	add	r7, sp, #0
 800a1ec:	6078      	str	r0, [r7, #4]
 800a1ee:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	781a      	ldrb	r2, [r3, #0]
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	3301      	adds	r3, #1
 800a200:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	781a      	ldrb	r2, [r3, #0]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	3301      	adds	r3, #1
 800a20e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a210:	68f8      	ldr	r0, [r7, #12]
 800a212:	f7ff fa13 	bl	800963c <SWAPBYTE>
 800a216:	4603      	mov	r3, r0
 800a218:	461a      	mov	r2, r3
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	3301      	adds	r3, #1
 800a222:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	3301      	adds	r3, #1
 800a228:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a22a:	68f8      	ldr	r0, [r7, #12]
 800a22c:	f7ff fa06 	bl	800963c <SWAPBYTE>
 800a230:	4603      	mov	r3, r0
 800a232:	461a      	mov	r2, r3
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	3301      	adds	r3, #1
 800a23c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	3301      	adds	r3, #1
 800a242:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a244:	68f8      	ldr	r0, [r7, #12]
 800a246:	f7ff f9f9 	bl	800963c <SWAPBYTE>
 800a24a:	4603      	mov	r3, r0
 800a24c:	461a      	mov	r2, r3
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	80da      	strh	r2, [r3, #6]
}
 800a252:	bf00      	nop
 800a254:	3710      	adds	r7, #16
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}

0800a25a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a25a:	b580      	push	{r7, lr}
 800a25c:	b082      	sub	sp, #8
 800a25e:	af00      	add	r7, sp, #0
 800a260:	6078      	str	r0, [r7, #4]
 800a262:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a264:	2180      	movs	r1, #128	@ 0x80
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f000 fd40 	bl	800acec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a26c:	2100      	movs	r1, #0
 800a26e:	6878      	ldr	r0, [r7, #4]
 800a270:	f000 fd3c 	bl	800acec <USBD_LL_StallEP>
}
 800a274:	bf00      	nop
 800a276:	3708      	adds	r7, #8
 800a278:	46bd      	mov	sp, r7
 800a27a:	bd80      	pop	{r7, pc}

0800a27c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b086      	sub	sp, #24
 800a280:	af00      	add	r7, sp, #0
 800a282:	60f8      	str	r0, [r7, #12]
 800a284:	60b9      	str	r1, [r7, #8]
 800a286:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a288:	2300      	movs	r3, #0
 800a28a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d042      	beq.n	800a318 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a296:	6938      	ldr	r0, [r7, #16]
 800a298:	f000 f842 	bl	800a320 <USBD_GetLen>
 800a29c:	4603      	mov	r3, r0
 800a29e:	3301      	adds	r3, #1
 800a2a0:	005b      	lsls	r3, r3, #1
 800a2a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2a6:	d808      	bhi.n	800a2ba <USBD_GetString+0x3e>
 800a2a8:	6938      	ldr	r0, [r7, #16]
 800a2aa:	f000 f839 	bl	800a320 <USBD_GetLen>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	3301      	adds	r3, #1
 800a2b2:	b29b      	uxth	r3, r3
 800a2b4:	005b      	lsls	r3, r3, #1
 800a2b6:	b29a      	uxth	r2, r3
 800a2b8:	e001      	b.n	800a2be <USBD_GetString+0x42>
 800a2ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a2c2:	7dfb      	ldrb	r3, [r7, #23]
 800a2c4:	68ba      	ldr	r2, [r7, #8]
 800a2c6:	4413      	add	r3, r2
 800a2c8:	687a      	ldr	r2, [r7, #4]
 800a2ca:	7812      	ldrb	r2, [r2, #0]
 800a2cc:	701a      	strb	r2, [r3, #0]
  idx++;
 800a2ce:	7dfb      	ldrb	r3, [r7, #23]
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a2d4:	7dfb      	ldrb	r3, [r7, #23]
 800a2d6:	68ba      	ldr	r2, [r7, #8]
 800a2d8:	4413      	add	r3, r2
 800a2da:	2203      	movs	r2, #3
 800a2dc:	701a      	strb	r2, [r3, #0]
  idx++;
 800a2de:	7dfb      	ldrb	r3, [r7, #23]
 800a2e0:	3301      	adds	r3, #1
 800a2e2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a2e4:	e013      	b.n	800a30e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a2e6:	7dfb      	ldrb	r3, [r7, #23]
 800a2e8:	68ba      	ldr	r2, [r7, #8]
 800a2ea:	4413      	add	r3, r2
 800a2ec:	693a      	ldr	r2, [r7, #16]
 800a2ee:	7812      	ldrb	r2, [r2, #0]
 800a2f0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a2f2:	693b      	ldr	r3, [r7, #16]
 800a2f4:	3301      	adds	r3, #1
 800a2f6:	613b      	str	r3, [r7, #16]
    idx++;
 800a2f8:	7dfb      	ldrb	r3, [r7, #23]
 800a2fa:	3301      	adds	r3, #1
 800a2fc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a2fe:	7dfb      	ldrb	r3, [r7, #23]
 800a300:	68ba      	ldr	r2, [r7, #8]
 800a302:	4413      	add	r3, r2
 800a304:	2200      	movs	r2, #0
 800a306:	701a      	strb	r2, [r3, #0]
    idx++;
 800a308:	7dfb      	ldrb	r3, [r7, #23]
 800a30a:	3301      	adds	r3, #1
 800a30c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a30e:	693b      	ldr	r3, [r7, #16]
 800a310:	781b      	ldrb	r3, [r3, #0]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d1e7      	bne.n	800a2e6 <USBD_GetString+0x6a>
 800a316:	e000      	b.n	800a31a <USBD_GetString+0x9e>
    return;
 800a318:	bf00      	nop
  }
}
 800a31a:	3718      	adds	r7, #24
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bd80      	pop	{r7, pc}

0800a320 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a320:	b480      	push	{r7}
 800a322:	b085      	sub	sp, #20
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a328:	2300      	movs	r3, #0
 800a32a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a330:	e005      	b.n	800a33e <USBD_GetLen+0x1e>
  {
    len++;
 800a332:	7bfb      	ldrb	r3, [r7, #15]
 800a334:	3301      	adds	r3, #1
 800a336:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	3301      	adds	r3, #1
 800a33c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	781b      	ldrb	r3, [r3, #0]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d1f5      	bne.n	800a332 <USBD_GetLen+0x12>
  }

  return len;
 800a346:	7bfb      	ldrb	r3, [r7, #15]
}
 800a348:	4618      	mov	r0, r3
 800a34a:	3714      	adds	r7, #20
 800a34c:	46bd      	mov	sp, r7
 800a34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a352:	4770      	bx	lr

0800a354 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b084      	sub	sp, #16
 800a358:	af00      	add	r7, sp, #0
 800a35a:	60f8      	str	r0, [r7, #12]
 800a35c:	60b9      	str	r1, [r7, #8]
 800a35e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	2202      	movs	r2, #2
 800a364:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	687a      	ldr	r2, [r7, #4]
 800a36c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	68ba      	ldr	r2, [r7, #8]
 800a372:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	687a      	ldr	r2, [r7, #4]
 800a378:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	68ba      	ldr	r2, [r7, #8]
 800a37e:	2100      	movs	r1, #0
 800a380:	68f8      	ldr	r0, [r7, #12]
 800a382:	f000 fd3c 	bl	800adfe <USBD_LL_Transmit>

  return USBD_OK;
 800a386:	2300      	movs	r3, #0
}
 800a388:	4618      	mov	r0, r3
 800a38a:	3710      	adds	r7, #16
 800a38c:	46bd      	mov	sp, r7
 800a38e:	bd80      	pop	{r7, pc}

0800a390 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b084      	sub	sp, #16
 800a394:	af00      	add	r7, sp, #0
 800a396:	60f8      	str	r0, [r7, #12]
 800a398:	60b9      	str	r1, [r7, #8]
 800a39a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	68ba      	ldr	r2, [r7, #8]
 800a3a0:	2100      	movs	r1, #0
 800a3a2:	68f8      	ldr	r0, [r7, #12]
 800a3a4:	f000 fd2b 	bl	800adfe <USBD_LL_Transmit>

  return USBD_OK;
 800a3a8:	2300      	movs	r3, #0
}
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	3710      	adds	r7, #16
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bd80      	pop	{r7, pc}

0800a3b2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a3b2:	b580      	push	{r7, lr}
 800a3b4:	b084      	sub	sp, #16
 800a3b6:	af00      	add	r7, sp, #0
 800a3b8:	60f8      	str	r0, [r7, #12]
 800a3ba:	60b9      	str	r1, [r7, #8]
 800a3bc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	2203      	movs	r2, #3
 800a3c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	687a      	ldr	r2, [r7, #4]
 800a3ca:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	68ba      	ldr	r2, [r7, #8]
 800a3d2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	687a      	ldr	r2, [r7, #4]
 800a3da:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	68ba      	ldr	r2, [r7, #8]
 800a3e2:	2100      	movs	r1, #0
 800a3e4:	68f8      	ldr	r0, [r7, #12]
 800a3e6:	f000 fd2b 	bl	800ae40 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a3ea:	2300      	movs	r3, #0
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3710      	adds	r7, #16
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}

0800a3f4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b084      	sub	sp, #16
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	60f8      	str	r0, [r7, #12]
 800a3fc:	60b9      	str	r1, [r7, #8]
 800a3fe:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	68ba      	ldr	r2, [r7, #8]
 800a404:	2100      	movs	r1, #0
 800a406:	68f8      	ldr	r0, [r7, #12]
 800a408:	f000 fd1a 	bl	800ae40 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a40c:	2300      	movs	r3, #0
}
 800a40e:	4618      	mov	r0, r3
 800a410:	3710      	adds	r7, #16
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}

0800a416 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a416:	b580      	push	{r7, lr}
 800a418:	b082      	sub	sp, #8
 800a41a:	af00      	add	r7, sp, #0
 800a41c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2204      	movs	r2, #4
 800a422:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a426:	2300      	movs	r3, #0
 800a428:	2200      	movs	r2, #0
 800a42a:	2100      	movs	r1, #0
 800a42c:	6878      	ldr	r0, [r7, #4]
 800a42e:	f000 fce6 	bl	800adfe <USBD_LL_Transmit>

  return USBD_OK;
 800a432:	2300      	movs	r3, #0
}
 800a434:	4618      	mov	r0, r3
 800a436:	3708      	adds	r7, #8
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}

0800a43c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b082      	sub	sp, #8
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2205      	movs	r2, #5
 800a448:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a44c:	2300      	movs	r3, #0
 800a44e:	2200      	movs	r2, #0
 800a450:	2100      	movs	r1, #0
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 fcf4 	bl	800ae40 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a458:	2300      	movs	r3, #0
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3708      	adds	r7, #8
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}
	...

0800a464 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a468:	2200      	movs	r2, #0
 800a46a:	4912      	ldr	r1, [pc, #72]	@ (800a4b4 <MX_USB_DEVICE_Init+0x50>)
 800a46c:	4812      	ldr	r0, [pc, #72]	@ (800a4b8 <MX_USB_DEVICE_Init+0x54>)
 800a46e:	f7fe fcaf 	bl	8008dd0 <USBD_Init>
 800a472:	4603      	mov	r3, r0
 800a474:	2b00      	cmp	r3, #0
 800a476:	d001      	beq.n	800a47c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a478:	f7f8 fc96 	bl	8002da8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a47c:	490f      	ldr	r1, [pc, #60]	@ (800a4bc <MX_USB_DEVICE_Init+0x58>)
 800a47e:	480e      	ldr	r0, [pc, #56]	@ (800a4b8 <MX_USB_DEVICE_Init+0x54>)
 800a480:	f7fe fcd6 	bl	8008e30 <USBD_RegisterClass>
 800a484:	4603      	mov	r3, r0
 800a486:	2b00      	cmp	r3, #0
 800a488:	d001      	beq.n	800a48e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a48a:	f7f8 fc8d 	bl	8002da8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a48e:	490c      	ldr	r1, [pc, #48]	@ (800a4c0 <MX_USB_DEVICE_Init+0x5c>)
 800a490:	4809      	ldr	r0, [pc, #36]	@ (800a4b8 <MX_USB_DEVICE_Init+0x54>)
 800a492:	f7fe fbcd 	bl	8008c30 <USBD_CDC_RegisterInterface>
 800a496:	4603      	mov	r3, r0
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d001      	beq.n	800a4a0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a49c:	f7f8 fc84 	bl	8002da8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a4a0:	4805      	ldr	r0, [pc, #20]	@ (800a4b8 <MX_USB_DEVICE_Init+0x54>)
 800a4a2:	f7fe fcfb 	bl	8008e9c <USBD_Start>
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d001      	beq.n	800a4b0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a4ac:	f7f8 fc7c 	bl	8002da8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a4b0:	bf00      	nop
 800a4b2:	bd80      	pop	{r7, pc}
 800a4b4:	200000c4 	.word	0x200000c4
 800a4b8:	20000424 	.word	0x20000424
 800a4bc:	20000030 	.word	0x20000030
 800a4c0:	200000b0 	.word	0x200000b0

0800a4c4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	4905      	ldr	r1, [pc, #20]	@ (800a4e0 <CDC_Init_FS+0x1c>)
 800a4cc:	4805      	ldr	r0, [pc, #20]	@ (800a4e4 <CDC_Init_FS+0x20>)
 800a4ce:	f7fe fbc9 	bl	8008c64 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a4d2:	4905      	ldr	r1, [pc, #20]	@ (800a4e8 <CDC_Init_FS+0x24>)
 800a4d4:	4803      	ldr	r0, [pc, #12]	@ (800a4e4 <CDC_Init_FS+0x20>)
 800a4d6:	f7fe fbe7 	bl	8008ca8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a4da:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	bd80      	pop	{r7, pc}
 800a4e0:	20000f00 	.word	0x20000f00
 800a4e4:	20000424 	.word	0x20000424
 800a4e8:	20000700 	.word	0x20000700

0800a4ec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a4f0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr

0800a4fc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b083      	sub	sp, #12
 800a500:	af00      	add	r7, sp, #0
 800a502:	4603      	mov	r3, r0
 800a504:	6039      	str	r1, [r7, #0]
 800a506:	71fb      	strb	r3, [r7, #7]
 800a508:	4613      	mov	r3, r2
 800a50a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a50c:	79fb      	ldrb	r3, [r7, #7]
 800a50e:	2b23      	cmp	r3, #35	@ 0x23
 800a510:	d84a      	bhi.n	800a5a8 <CDC_Control_FS+0xac>
 800a512:	a201      	add	r2, pc, #4	@ (adr r2, 800a518 <CDC_Control_FS+0x1c>)
 800a514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a518:	0800a5a9 	.word	0x0800a5a9
 800a51c:	0800a5a9 	.word	0x0800a5a9
 800a520:	0800a5a9 	.word	0x0800a5a9
 800a524:	0800a5a9 	.word	0x0800a5a9
 800a528:	0800a5a9 	.word	0x0800a5a9
 800a52c:	0800a5a9 	.word	0x0800a5a9
 800a530:	0800a5a9 	.word	0x0800a5a9
 800a534:	0800a5a9 	.word	0x0800a5a9
 800a538:	0800a5a9 	.word	0x0800a5a9
 800a53c:	0800a5a9 	.word	0x0800a5a9
 800a540:	0800a5a9 	.word	0x0800a5a9
 800a544:	0800a5a9 	.word	0x0800a5a9
 800a548:	0800a5a9 	.word	0x0800a5a9
 800a54c:	0800a5a9 	.word	0x0800a5a9
 800a550:	0800a5a9 	.word	0x0800a5a9
 800a554:	0800a5a9 	.word	0x0800a5a9
 800a558:	0800a5a9 	.word	0x0800a5a9
 800a55c:	0800a5a9 	.word	0x0800a5a9
 800a560:	0800a5a9 	.word	0x0800a5a9
 800a564:	0800a5a9 	.word	0x0800a5a9
 800a568:	0800a5a9 	.word	0x0800a5a9
 800a56c:	0800a5a9 	.word	0x0800a5a9
 800a570:	0800a5a9 	.word	0x0800a5a9
 800a574:	0800a5a9 	.word	0x0800a5a9
 800a578:	0800a5a9 	.word	0x0800a5a9
 800a57c:	0800a5a9 	.word	0x0800a5a9
 800a580:	0800a5a9 	.word	0x0800a5a9
 800a584:	0800a5a9 	.word	0x0800a5a9
 800a588:	0800a5a9 	.word	0x0800a5a9
 800a58c:	0800a5a9 	.word	0x0800a5a9
 800a590:	0800a5a9 	.word	0x0800a5a9
 800a594:	0800a5a9 	.word	0x0800a5a9
 800a598:	0800a5a9 	.word	0x0800a5a9
 800a59c:	0800a5a9 	.word	0x0800a5a9
 800a5a0:	0800a5a9 	.word	0x0800a5a9
 800a5a4:	0800a5a9 	.word	0x0800a5a9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a5a8:	bf00      	nop
  }

  return (USBD_OK);
 800a5aa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	370c      	adds	r7, #12
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b6:	4770      	bx	lr

0800a5b8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b082      	sub	sp, #8
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
 800a5c0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a5c2:	6879      	ldr	r1, [r7, #4]
 800a5c4:	4805      	ldr	r0, [pc, #20]	@ (800a5dc <CDC_Receive_FS+0x24>)
 800a5c6:	f7fe fb6f 	bl	8008ca8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a5ca:	4804      	ldr	r0, [pc, #16]	@ (800a5dc <CDC_Receive_FS+0x24>)
 800a5cc:	f7fe fbca 	bl	8008d64 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a5d0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3708      	adds	r7, #8
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}
 800a5da:	bf00      	nop
 800a5dc:	20000424 	.word	0x20000424

0800a5e0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b084      	sub	sp, #16
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
 800a5e8:	460b      	mov	r3, r1
 800a5ea:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a5f0:	4b0d      	ldr	r3, [pc, #52]	@ (800a628 <CDC_Transmit_FS+0x48>)
 800a5f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a5f6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a5f8:	68bb      	ldr	r3, [r7, #8]
 800a5fa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d001      	beq.n	800a606 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a602:	2301      	movs	r3, #1
 800a604:	e00b      	b.n	800a61e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a606:	887b      	ldrh	r3, [r7, #2]
 800a608:	461a      	mov	r2, r3
 800a60a:	6879      	ldr	r1, [r7, #4]
 800a60c:	4806      	ldr	r0, [pc, #24]	@ (800a628 <CDC_Transmit_FS+0x48>)
 800a60e:	f7fe fb29 	bl	8008c64 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a612:	4805      	ldr	r0, [pc, #20]	@ (800a628 <CDC_Transmit_FS+0x48>)
 800a614:	f7fe fb66 	bl	8008ce4 <USBD_CDC_TransmitPacket>
 800a618:	4603      	mov	r3, r0
 800a61a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a61c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a61e:	4618      	mov	r0, r3
 800a620:	3710      	adds	r7, #16
 800a622:	46bd      	mov	sp, r7
 800a624:	bd80      	pop	{r7, pc}
 800a626:	bf00      	nop
 800a628:	20000424 	.word	0x20000424

0800a62c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b087      	sub	sp, #28
 800a630:	af00      	add	r7, sp, #0
 800a632:	60f8      	str	r0, [r7, #12]
 800a634:	60b9      	str	r1, [r7, #8]
 800a636:	4613      	mov	r3, r2
 800a638:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a63a:	2300      	movs	r3, #0
 800a63c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a63e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a642:	4618      	mov	r0, r3
 800a644:	371c      	adds	r7, #28
 800a646:	46bd      	mov	sp, r7
 800a648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64c:	4770      	bx	lr

0800a64e <__io_putchar>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
int __io_putchar(int ch)
{
 800a64e:	b580      	push	{r7, lr}
 800a650:	b084      	sub	sp, #16
 800a652:	af00      	add	r7, sp, #0
 800a654:	6078      	str	r0, [r7, #4]
  uint8_t c = (uint8_t)ch;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	b2db      	uxtb	r3, r3
 800a65a:	73fb      	strb	r3, [r7, #15]
// Keep trying until USB CDC can accept the byte
  while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800a65c:	e002      	b.n	800a664 <__io_putchar+0x16>
    HAL_Delay(1);
 800a65e:	2001      	movs	r0, #1
 800a660:	f7f8 fe06 	bl	8003270 <HAL_Delay>
  while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800a664:	f107 030f 	add.w	r3, r7, #15
 800a668:	2101      	movs	r1, #1
 800a66a:	4618      	mov	r0, r3
 800a66c:	f7ff ffb8 	bl	800a5e0 <CDC_Transmit_FS>
 800a670:	4603      	mov	r3, r0
 800a672:	2b01      	cmp	r3, #1
 800a674:	d0f3      	beq.n	800a65e <__io_putchar+0x10>
  }
  return ch;
 800a676:	687b      	ldr	r3, [r7, #4]
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3710      	adds	r7, #16
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}

0800a680 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a680:	b480      	push	{r7}
 800a682:	b083      	sub	sp, #12
 800a684:	af00      	add	r7, sp, #0
 800a686:	4603      	mov	r3, r0
 800a688:	6039      	str	r1, [r7, #0]
 800a68a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	2212      	movs	r2, #18
 800a690:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a692:	4b03      	ldr	r3, [pc, #12]	@ (800a6a0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a694:	4618      	mov	r0, r3
 800a696:	370c      	adds	r7, #12
 800a698:	46bd      	mov	sp, r7
 800a69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69e:	4770      	bx	lr
 800a6a0:	200000e4 	.word	0x200000e4

0800a6a4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	b083      	sub	sp, #12
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	4603      	mov	r3, r0
 800a6ac:	6039      	str	r1, [r7, #0]
 800a6ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	2204      	movs	r2, #4
 800a6b4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a6b6:	4b03      	ldr	r3, [pc, #12]	@ (800a6c4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	370c      	adds	r7, #12
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c2:	4770      	bx	lr
 800a6c4:	20000104 	.word	0x20000104

0800a6c8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b082      	sub	sp, #8
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	4603      	mov	r3, r0
 800a6d0:	6039      	str	r1, [r7, #0]
 800a6d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a6d4:	79fb      	ldrb	r3, [r7, #7]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d105      	bne.n	800a6e6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a6da:	683a      	ldr	r2, [r7, #0]
 800a6dc:	4907      	ldr	r1, [pc, #28]	@ (800a6fc <USBD_FS_ProductStrDescriptor+0x34>)
 800a6de:	4808      	ldr	r0, [pc, #32]	@ (800a700 <USBD_FS_ProductStrDescriptor+0x38>)
 800a6e0:	f7ff fdcc 	bl	800a27c <USBD_GetString>
 800a6e4:	e004      	b.n	800a6f0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a6e6:	683a      	ldr	r2, [r7, #0]
 800a6e8:	4904      	ldr	r1, [pc, #16]	@ (800a6fc <USBD_FS_ProductStrDescriptor+0x34>)
 800a6ea:	4805      	ldr	r0, [pc, #20]	@ (800a700 <USBD_FS_ProductStrDescriptor+0x38>)
 800a6ec:	f7ff fdc6 	bl	800a27c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a6f0:	4b02      	ldr	r3, [pc, #8]	@ (800a6fc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3708      	adds	r7, #8
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}
 800a6fa:	bf00      	nop
 800a6fc:	20001700 	.word	0x20001700
 800a700:	0800dbcc 	.word	0x0800dbcc

0800a704 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b082      	sub	sp, #8
 800a708:	af00      	add	r7, sp, #0
 800a70a:	4603      	mov	r3, r0
 800a70c:	6039      	str	r1, [r7, #0]
 800a70e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a710:	683a      	ldr	r2, [r7, #0]
 800a712:	4904      	ldr	r1, [pc, #16]	@ (800a724 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a714:	4804      	ldr	r0, [pc, #16]	@ (800a728 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a716:	f7ff fdb1 	bl	800a27c <USBD_GetString>
  return USBD_StrDesc;
 800a71a:	4b02      	ldr	r3, [pc, #8]	@ (800a724 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	3708      	adds	r7, #8
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}
 800a724:	20001700 	.word	0x20001700
 800a728:	0800dbe4 	.word	0x0800dbe4

0800a72c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b082      	sub	sp, #8
 800a730:	af00      	add	r7, sp, #0
 800a732:	4603      	mov	r3, r0
 800a734:	6039      	str	r1, [r7, #0]
 800a736:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	221a      	movs	r2, #26
 800a73c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a73e:	f000 f855 	bl	800a7ec <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a742:	4b02      	ldr	r3, [pc, #8]	@ (800a74c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a744:	4618      	mov	r0, r3
 800a746:	3708      	adds	r7, #8
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}
 800a74c:	20000108 	.word	0x20000108

0800a750 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b082      	sub	sp, #8
 800a754:	af00      	add	r7, sp, #0
 800a756:	4603      	mov	r3, r0
 800a758:	6039      	str	r1, [r7, #0]
 800a75a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a75c:	79fb      	ldrb	r3, [r7, #7]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d105      	bne.n	800a76e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a762:	683a      	ldr	r2, [r7, #0]
 800a764:	4907      	ldr	r1, [pc, #28]	@ (800a784 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a766:	4808      	ldr	r0, [pc, #32]	@ (800a788 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a768:	f7ff fd88 	bl	800a27c <USBD_GetString>
 800a76c:	e004      	b.n	800a778 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a76e:	683a      	ldr	r2, [r7, #0]
 800a770:	4904      	ldr	r1, [pc, #16]	@ (800a784 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a772:	4805      	ldr	r0, [pc, #20]	@ (800a788 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a774:	f7ff fd82 	bl	800a27c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a778:	4b02      	ldr	r3, [pc, #8]	@ (800a784 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3708      	adds	r7, #8
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}
 800a782:	bf00      	nop
 800a784:	20001700 	.word	0x20001700
 800a788:	0800dbf8 	.word	0x0800dbf8

0800a78c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b082      	sub	sp, #8
 800a790:	af00      	add	r7, sp, #0
 800a792:	4603      	mov	r3, r0
 800a794:	6039      	str	r1, [r7, #0]
 800a796:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a798:	79fb      	ldrb	r3, [r7, #7]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d105      	bne.n	800a7aa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a79e:	683a      	ldr	r2, [r7, #0]
 800a7a0:	4907      	ldr	r1, [pc, #28]	@ (800a7c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a7a2:	4808      	ldr	r0, [pc, #32]	@ (800a7c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a7a4:	f7ff fd6a 	bl	800a27c <USBD_GetString>
 800a7a8:	e004      	b.n	800a7b4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a7aa:	683a      	ldr	r2, [r7, #0]
 800a7ac:	4904      	ldr	r1, [pc, #16]	@ (800a7c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a7ae:	4805      	ldr	r0, [pc, #20]	@ (800a7c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a7b0:	f7ff fd64 	bl	800a27c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a7b4:	4b02      	ldr	r3, [pc, #8]	@ (800a7c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3708      	adds	r7, #8
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}
 800a7be:	bf00      	nop
 800a7c0:	20001700 	.word	0x20001700
 800a7c4:	0800dc04 	.word	0x0800dc04

0800a7c8 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7c8:	b480      	push	{r7}
 800a7ca:	b083      	sub	sp, #12
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	6039      	str	r1, [r7, #0]
 800a7d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	220c      	movs	r2, #12
 800a7d8:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800a7da:	4b03      	ldr	r3, [pc, #12]	@ (800a7e8 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	370c      	adds	r7, #12
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e6:	4770      	bx	lr
 800a7e8:	200000f8 	.word	0x200000f8

0800a7ec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b084      	sub	sp, #16
 800a7f0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a7f2:	4b0f      	ldr	r3, [pc, #60]	@ (800a830 <Get_SerialNum+0x44>)
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a7f8:	4b0e      	ldr	r3, [pc, #56]	@ (800a834 <Get_SerialNum+0x48>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a7fe:	4b0e      	ldr	r3, [pc, #56]	@ (800a838 <Get_SerialNum+0x4c>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a804:	68fa      	ldr	r2, [r7, #12]
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	4413      	add	r3, r2
 800a80a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d009      	beq.n	800a826 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a812:	2208      	movs	r2, #8
 800a814:	4909      	ldr	r1, [pc, #36]	@ (800a83c <Get_SerialNum+0x50>)
 800a816:	68f8      	ldr	r0, [r7, #12]
 800a818:	f000 f814 	bl	800a844 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a81c:	2204      	movs	r2, #4
 800a81e:	4908      	ldr	r1, [pc, #32]	@ (800a840 <Get_SerialNum+0x54>)
 800a820:	68b8      	ldr	r0, [r7, #8]
 800a822:	f000 f80f 	bl	800a844 <IntToUnicode>
  }
}
 800a826:	bf00      	nop
 800a828:	3710      	adds	r7, #16
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}
 800a82e:	bf00      	nop
 800a830:	1ff07a10 	.word	0x1ff07a10
 800a834:	1ff07a14 	.word	0x1ff07a14
 800a838:	1ff07a18 	.word	0x1ff07a18
 800a83c:	2000010a 	.word	0x2000010a
 800a840:	2000011a 	.word	0x2000011a

0800a844 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a844:	b480      	push	{r7}
 800a846:	b087      	sub	sp, #28
 800a848:	af00      	add	r7, sp, #0
 800a84a:	60f8      	str	r0, [r7, #12]
 800a84c:	60b9      	str	r1, [r7, #8]
 800a84e:	4613      	mov	r3, r2
 800a850:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a852:	2300      	movs	r3, #0
 800a854:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a856:	2300      	movs	r3, #0
 800a858:	75fb      	strb	r3, [r7, #23]
 800a85a:	e027      	b.n	800a8ac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	0f1b      	lsrs	r3, r3, #28
 800a860:	2b09      	cmp	r3, #9
 800a862:	d80b      	bhi.n	800a87c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	0f1b      	lsrs	r3, r3, #28
 800a868:	b2da      	uxtb	r2, r3
 800a86a:	7dfb      	ldrb	r3, [r7, #23]
 800a86c:	005b      	lsls	r3, r3, #1
 800a86e:	4619      	mov	r1, r3
 800a870:	68bb      	ldr	r3, [r7, #8]
 800a872:	440b      	add	r3, r1
 800a874:	3230      	adds	r2, #48	@ 0x30
 800a876:	b2d2      	uxtb	r2, r2
 800a878:	701a      	strb	r2, [r3, #0]
 800a87a:	e00a      	b.n	800a892 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	0f1b      	lsrs	r3, r3, #28
 800a880:	b2da      	uxtb	r2, r3
 800a882:	7dfb      	ldrb	r3, [r7, #23]
 800a884:	005b      	lsls	r3, r3, #1
 800a886:	4619      	mov	r1, r3
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	440b      	add	r3, r1
 800a88c:	3237      	adds	r2, #55	@ 0x37
 800a88e:	b2d2      	uxtb	r2, r2
 800a890:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	011b      	lsls	r3, r3, #4
 800a896:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a898:	7dfb      	ldrb	r3, [r7, #23]
 800a89a:	005b      	lsls	r3, r3, #1
 800a89c:	3301      	adds	r3, #1
 800a89e:	68ba      	ldr	r2, [r7, #8]
 800a8a0:	4413      	add	r3, r2
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a8a6:	7dfb      	ldrb	r3, [r7, #23]
 800a8a8:	3301      	adds	r3, #1
 800a8aa:	75fb      	strb	r3, [r7, #23]
 800a8ac:	7dfa      	ldrb	r2, [r7, #23]
 800a8ae:	79fb      	ldrb	r3, [r7, #7]
 800a8b0:	429a      	cmp	r2, r3
 800a8b2:	d3d3      	bcc.n	800a85c <IntToUnicode+0x18>
  }
}
 800a8b4:	bf00      	nop
 800a8b6:	bf00      	nop
 800a8b8:	371c      	adds	r7, #28
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c0:	4770      	bx	lr
	...

0800a8c4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b0aa      	sub	sp, #168	@ 0xa8
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a8cc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	601a      	str	r2, [r3, #0]
 800a8d4:	605a      	str	r2, [r3, #4]
 800a8d6:	609a      	str	r2, [r3, #8]
 800a8d8:	60da      	str	r2, [r3, #12]
 800a8da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a8dc:	f107 0314 	add.w	r3, r7, #20
 800a8e0:	2280      	movs	r2, #128	@ 0x80
 800a8e2:	2100      	movs	r1, #0
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	f001 faad 	bl	800be44 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a8f2:	d151      	bne.n	800a998 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800a8f4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a8f8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a900:	f107 0314 	add.w	r3, r7, #20
 800a904:	4618      	mov	r0, r3
 800a906:	f7fa ff43 	bl	8005790 <HAL_RCCEx_PeriphCLKConfig>
 800a90a:	4603      	mov	r3, r0
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d001      	beq.n	800a914 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800a910:	f7f8 fa4a 	bl	8002da8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a914:	4b22      	ldr	r3, [pc, #136]	@ (800a9a0 <HAL_PCD_MspInit+0xdc>)
 800a916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a918:	4a21      	ldr	r2, [pc, #132]	@ (800a9a0 <HAL_PCD_MspInit+0xdc>)
 800a91a:	f043 0301 	orr.w	r3, r3, #1
 800a91e:	6313      	str	r3, [r2, #48]	@ 0x30
 800a920:	4b1f      	ldr	r3, [pc, #124]	@ (800a9a0 <HAL_PCD_MspInit+0xdc>)
 800a922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a924:	f003 0301 	and.w	r3, r3, #1
 800a928:	613b      	str	r3, [r7, #16]
 800a92a:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a92c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a930:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a934:	2302      	movs	r3, #2
 800a936:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a93a:	2300      	movs	r3, #0
 800a93c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a940:	2303      	movs	r3, #3
 800a942:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a946:	230a      	movs	r3, #10
 800a948:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a94c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800a950:	4619      	mov	r1, r3
 800a952:	4814      	ldr	r0, [pc, #80]	@ (800a9a4 <HAL_PCD_MspInit+0xe0>)
 800a954:	f7f8 fdc2 	bl	80034dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a958:	4b11      	ldr	r3, [pc, #68]	@ (800a9a0 <HAL_PCD_MspInit+0xdc>)
 800a95a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a95c:	4a10      	ldr	r2, [pc, #64]	@ (800a9a0 <HAL_PCD_MspInit+0xdc>)
 800a95e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a962:	6353      	str	r3, [r2, #52]	@ 0x34
 800a964:	4b0e      	ldr	r3, [pc, #56]	@ (800a9a0 <HAL_PCD_MspInit+0xdc>)
 800a966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a968:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a96c:	60fb      	str	r3, [r7, #12]
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	4b0b      	ldr	r3, [pc, #44]	@ (800a9a0 <HAL_PCD_MspInit+0xdc>)
 800a972:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a974:	4a0a      	ldr	r2, [pc, #40]	@ (800a9a0 <HAL_PCD_MspInit+0xdc>)
 800a976:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a97a:	6453      	str	r3, [r2, #68]	@ 0x44
 800a97c:	4b08      	ldr	r3, [pc, #32]	@ (800a9a0 <HAL_PCD_MspInit+0xdc>)
 800a97e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a980:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a984:	60bb      	str	r3, [r7, #8]
 800a986:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a988:	2200      	movs	r2, #0
 800a98a:	2100      	movs	r1, #0
 800a98c:	2043      	movs	r0, #67	@ 0x43
 800a98e:	f7f8 fd6e 	bl	800346e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a992:	2043      	movs	r0, #67	@ 0x43
 800a994:	f7f8 fd87 	bl	80034a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a998:	bf00      	nop
 800a99a:	37a8      	adds	r7, #168	@ 0xa8
 800a99c:	46bd      	mov	sp, r7
 800a99e:	bd80      	pop	{r7, pc}
 800a9a0:	40023800 	.word	0x40023800
 800a9a4:	40020000 	.word	0x40020000

0800a9a8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b082      	sub	sp, #8
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a9bc:	4619      	mov	r1, r3
 800a9be:	4610      	mov	r0, r2
 800a9c0:	f7fe fab9 	bl	8008f36 <USBD_LL_SetupStage>
}
 800a9c4:	bf00      	nop
 800a9c6:	3708      	adds	r7, #8
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	bd80      	pop	{r7, pc}

0800a9cc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b082      	sub	sp, #8
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
 800a9d4:	460b      	mov	r3, r1
 800a9d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800a9de:	78fa      	ldrb	r2, [r7, #3]
 800a9e0:	6879      	ldr	r1, [r7, #4]
 800a9e2:	4613      	mov	r3, r2
 800a9e4:	00db      	lsls	r3, r3, #3
 800a9e6:	4413      	add	r3, r2
 800a9e8:	009b      	lsls	r3, r3, #2
 800a9ea:	440b      	add	r3, r1
 800a9ec:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a9f0:	681a      	ldr	r2, [r3, #0]
 800a9f2:	78fb      	ldrb	r3, [r7, #3]
 800a9f4:	4619      	mov	r1, r3
 800a9f6:	f7fe faf3 	bl	8008fe0 <USBD_LL_DataOutStage>
}
 800a9fa:	bf00      	nop
 800a9fc:	3708      	adds	r7, #8
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}

0800aa02 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa02:	b580      	push	{r7, lr}
 800aa04:	b082      	sub	sp, #8
 800aa06:	af00      	add	r7, sp, #0
 800aa08:	6078      	str	r0, [r7, #4]
 800aa0a:	460b      	mov	r3, r1
 800aa0c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800aa14:	78fa      	ldrb	r2, [r7, #3]
 800aa16:	6879      	ldr	r1, [r7, #4]
 800aa18:	4613      	mov	r3, r2
 800aa1a:	00db      	lsls	r3, r3, #3
 800aa1c:	4413      	add	r3, r2
 800aa1e:	009b      	lsls	r3, r3, #2
 800aa20:	440b      	add	r3, r1
 800aa22:	3320      	adds	r3, #32
 800aa24:	681a      	ldr	r2, [r3, #0]
 800aa26:	78fb      	ldrb	r3, [r7, #3]
 800aa28:	4619      	mov	r1, r3
 800aa2a:	f7fe fb95 	bl	8009158 <USBD_LL_DataInStage>
}
 800aa2e:	bf00      	nop
 800aa30:	3708      	adds	r7, #8
 800aa32:	46bd      	mov	sp, r7
 800aa34:	bd80      	pop	{r7, pc}

0800aa36 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa36:	b580      	push	{r7, lr}
 800aa38:	b082      	sub	sp, #8
 800aa3a:	af00      	add	r7, sp, #0
 800aa3c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800aa44:	4618      	mov	r0, r3
 800aa46:	f7fe fcd9 	bl	80093fc <USBD_LL_SOF>
}
 800aa4a:	bf00      	nop
 800aa4c:	3708      	adds	r7, #8
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}

0800aa52 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa52:	b580      	push	{r7, lr}
 800aa54:	b084      	sub	sp, #16
 800aa56:	af00      	add	r7, sp, #0
 800aa58:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	79db      	ldrb	r3, [r3, #7]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d102      	bne.n	800aa6c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800aa66:	2300      	movs	r3, #0
 800aa68:	73fb      	strb	r3, [r7, #15]
 800aa6a:	e008      	b.n	800aa7e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	79db      	ldrb	r3, [r3, #7]
 800aa70:	2b02      	cmp	r3, #2
 800aa72:	d102      	bne.n	800aa7a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800aa74:	2301      	movs	r3, #1
 800aa76:	73fb      	strb	r3, [r7, #15]
 800aa78:	e001      	b.n	800aa7e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800aa7a:	f7f8 f995 	bl	8002da8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800aa84:	7bfa      	ldrb	r2, [r7, #15]
 800aa86:	4611      	mov	r1, r2
 800aa88:	4618      	mov	r0, r3
 800aa8a:	f7fe fc73 	bl	8009374 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800aa94:	4618      	mov	r0, r3
 800aa96:	f7fe fc1a 	bl	80092ce <USBD_LL_Reset>
}
 800aa9a:	bf00      	nop
 800aa9c:	3710      	adds	r7, #16
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}
	...

0800aaa4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b082      	sub	sp, #8
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800aab2:	4618      	mov	r0, r3
 800aab4:	f7fe fc6e 	bl	8009394 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	687a      	ldr	r2, [r7, #4]
 800aac4:	6812      	ldr	r2, [r2, #0]
 800aac6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800aaca:	f043 0301 	orr.w	r3, r3, #1
 800aace:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	7adb      	ldrb	r3, [r3, #11]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d005      	beq.n	800aae4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aad8:	4b04      	ldr	r3, [pc, #16]	@ (800aaec <HAL_PCD_SuspendCallback+0x48>)
 800aada:	691b      	ldr	r3, [r3, #16]
 800aadc:	4a03      	ldr	r2, [pc, #12]	@ (800aaec <HAL_PCD_SuspendCallback+0x48>)
 800aade:	f043 0306 	orr.w	r3, r3, #6
 800aae2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800aae4:	bf00      	nop
 800aae6:	3708      	adds	r7, #8
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}
 800aaec:	e000ed00 	.word	0xe000ed00

0800aaf0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b082      	sub	sp, #8
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800aafe:	4618      	mov	r0, r3
 800ab00:	f7fe fc64 	bl	80093cc <USBD_LL_Resume>
}
 800ab04:	bf00      	nop
 800ab06:	3708      	adds	r7, #8
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bd80      	pop	{r7, pc}

0800ab0c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b082      	sub	sp, #8
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
 800ab14:	460b      	mov	r3, r1
 800ab16:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ab1e:	78fa      	ldrb	r2, [r7, #3]
 800ab20:	4611      	mov	r1, r2
 800ab22:	4618      	mov	r0, r3
 800ab24:	f7fe fcbc 	bl	80094a0 <USBD_LL_IsoOUTIncomplete>
}
 800ab28:	bf00      	nop
 800ab2a:	3708      	adds	r7, #8
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	bd80      	pop	{r7, pc}

0800ab30 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b082      	sub	sp, #8
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
 800ab38:	460b      	mov	r3, r1
 800ab3a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ab42:	78fa      	ldrb	r2, [r7, #3]
 800ab44:	4611      	mov	r1, r2
 800ab46:	4618      	mov	r0, r3
 800ab48:	f7fe fc78 	bl	800943c <USBD_LL_IsoINIncomplete>
}
 800ab4c:	bf00      	nop
 800ab4e:	3708      	adds	r7, #8
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}

0800ab54 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b082      	sub	sp, #8
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ab62:	4618      	mov	r0, r3
 800ab64:	f7fe fcce 	bl	8009504 <USBD_LL_DevConnected>
}
 800ab68:	bf00      	nop
 800ab6a:	3708      	adds	r7, #8
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}

0800ab70 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b082      	sub	sp, #8
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f7fe fccb 	bl	800951a <USBD_LL_DevDisconnected>
}
 800ab84:	bf00      	nop
 800ab86:	3708      	adds	r7, #8
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bd80      	pop	{r7, pc}

0800ab8c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b082      	sub	sp, #8
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	781b      	ldrb	r3, [r3, #0]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d13f      	bne.n	800ac1c <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ab9c:	4a22      	ldr	r2, [pc, #136]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	4a20      	ldr	r2, [pc, #128]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800aba8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800abac:	4b1e      	ldr	r3, [pc, #120]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800abae:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800abb2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800abb4:	4b1c      	ldr	r3, [pc, #112]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800abb6:	2206      	movs	r2, #6
 800abb8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800abba:	4b1b      	ldr	r3, [pc, #108]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800abbc:	2202      	movs	r2, #2
 800abbe:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800abc0:	4b19      	ldr	r3, [pc, #100]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800abc2:	2200      	movs	r2, #0
 800abc4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800abc6:	4b18      	ldr	r3, [pc, #96]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800abc8:	2202      	movs	r2, #2
 800abca:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800abcc:	4b16      	ldr	r3, [pc, #88]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800abce:	2200      	movs	r2, #0
 800abd0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800abd2:	4b15      	ldr	r3, [pc, #84]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800abd4:	2200      	movs	r2, #0
 800abd6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800abd8:	4b13      	ldr	r3, [pc, #76]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800abda:	2200      	movs	r2, #0
 800abdc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800abde:	4b12      	ldr	r3, [pc, #72]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800abe0:	2200      	movs	r2, #0
 800abe2:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800abe4:	4b10      	ldr	r3, [pc, #64]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800abe6:	2200      	movs	r2, #0
 800abe8:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800abea:	4b0f      	ldr	r3, [pc, #60]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800abec:	2200      	movs	r2, #0
 800abee:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800abf0:	480d      	ldr	r0, [pc, #52]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800abf2:	f7f8 fe41 	bl	8003878 <HAL_PCD_Init>
 800abf6:	4603      	mov	r3, r0
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d001      	beq.n	800ac00 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800abfc:	f7f8 f8d4 	bl	8002da8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ac00:	2180      	movs	r1, #128	@ 0x80
 800ac02:	4809      	ldr	r0, [pc, #36]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800ac04:	f7fa f88f 	bl	8004d26 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ac08:	2240      	movs	r2, #64	@ 0x40
 800ac0a:	2100      	movs	r1, #0
 800ac0c:	4806      	ldr	r0, [pc, #24]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800ac0e:	f7fa f843 	bl	8004c98 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ac12:	2280      	movs	r2, #128	@ 0x80
 800ac14:	2101      	movs	r1, #1
 800ac16:	4804      	ldr	r0, [pc, #16]	@ (800ac28 <USBD_LL_Init+0x9c>)
 800ac18:	f7fa f83e 	bl	8004c98 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ac1c:	2300      	movs	r3, #0
}
 800ac1e:	4618      	mov	r0, r3
 800ac20:	3708      	adds	r7, #8
 800ac22:	46bd      	mov	sp, r7
 800ac24:	bd80      	pop	{r7, pc}
 800ac26:	bf00      	nop
 800ac28:	20001900 	.word	0x20001900

0800ac2c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b084      	sub	sp, #16
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac34:	2300      	movs	r3, #0
 800ac36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ac42:	4618      	mov	r0, r3
 800ac44:	f7f8 ff2e 	bl	8003aa4 <HAL_PCD_Start>
 800ac48:	4603      	mov	r3, r0
 800ac4a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac4c:	7bfb      	ldrb	r3, [r7, #15]
 800ac4e:	4618      	mov	r0, r3
 800ac50:	f000 f97e 	bl	800af50 <USBD_Get_USB_Status>
 800ac54:	4603      	mov	r3, r0
 800ac56:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac58:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	3710      	adds	r7, #16
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	bd80      	pop	{r7, pc}

0800ac62 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ac62:	b580      	push	{r7, lr}
 800ac64:	b084      	sub	sp, #16
 800ac66:	af00      	add	r7, sp, #0
 800ac68:	6078      	str	r0, [r7, #4]
 800ac6a:	4608      	mov	r0, r1
 800ac6c:	4611      	mov	r1, r2
 800ac6e:	461a      	mov	r2, r3
 800ac70:	4603      	mov	r3, r0
 800ac72:	70fb      	strb	r3, [r7, #3]
 800ac74:	460b      	mov	r3, r1
 800ac76:	70bb      	strb	r3, [r7, #2]
 800ac78:	4613      	mov	r3, r2
 800ac7a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac80:	2300      	movs	r3, #0
 800ac82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ac8a:	78bb      	ldrb	r3, [r7, #2]
 800ac8c:	883a      	ldrh	r2, [r7, #0]
 800ac8e:	78f9      	ldrb	r1, [r7, #3]
 800ac90:	f7f9 fc1c 	bl	80044cc <HAL_PCD_EP_Open>
 800ac94:	4603      	mov	r3, r0
 800ac96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac98:	7bfb      	ldrb	r3, [r7, #15]
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f000 f958 	bl	800af50 <USBD_Get_USB_Status>
 800aca0:	4603      	mov	r3, r0
 800aca2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aca4:	7bbb      	ldrb	r3, [r7, #14]
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3710      	adds	r7, #16
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}

0800acae <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800acae:	b580      	push	{r7, lr}
 800acb0:	b084      	sub	sp, #16
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6078      	str	r0, [r7, #4]
 800acb6:	460b      	mov	r3, r1
 800acb8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800acba:	2300      	movs	r3, #0
 800acbc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acbe:	2300      	movs	r3, #0
 800acc0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800acc8:	78fa      	ldrb	r2, [r7, #3]
 800acca:	4611      	mov	r1, r2
 800accc:	4618      	mov	r0, r3
 800acce:	f7f9 fc67 	bl	80045a0 <HAL_PCD_EP_Close>
 800acd2:	4603      	mov	r3, r0
 800acd4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800acd6:	7bfb      	ldrb	r3, [r7, #15]
 800acd8:	4618      	mov	r0, r3
 800acda:	f000 f939 	bl	800af50 <USBD_Get_USB_Status>
 800acde:	4603      	mov	r3, r0
 800ace0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ace2:	7bbb      	ldrb	r3, [r7, #14]
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	3710      	adds	r7, #16
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}

0800acec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b084      	sub	sp, #16
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	460b      	mov	r3, r1
 800acf6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800acf8:	2300      	movs	r3, #0
 800acfa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acfc:	2300      	movs	r3, #0
 800acfe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ad06:	78fa      	ldrb	r2, [r7, #3]
 800ad08:	4611      	mov	r1, r2
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	f7f9 fd1f 	bl	800474e <HAL_PCD_EP_SetStall>
 800ad10:	4603      	mov	r3, r0
 800ad12:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad14:	7bfb      	ldrb	r3, [r7, #15]
 800ad16:	4618      	mov	r0, r3
 800ad18:	f000 f91a 	bl	800af50 <USBD_Get_USB_Status>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad20:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad22:	4618      	mov	r0, r3
 800ad24:	3710      	adds	r7, #16
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}

0800ad2a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad2a:	b580      	push	{r7, lr}
 800ad2c:	b084      	sub	sp, #16
 800ad2e:	af00      	add	r7, sp, #0
 800ad30:	6078      	str	r0, [r7, #4]
 800ad32:	460b      	mov	r3, r1
 800ad34:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad36:	2300      	movs	r3, #0
 800ad38:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ad44:	78fa      	ldrb	r2, [r7, #3]
 800ad46:	4611      	mov	r1, r2
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f7f9 fd63 	bl	8004814 <HAL_PCD_EP_ClrStall>
 800ad4e:	4603      	mov	r3, r0
 800ad50:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad52:	7bfb      	ldrb	r3, [r7, #15]
 800ad54:	4618      	mov	r0, r3
 800ad56:	f000 f8fb 	bl	800af50 <USBD_Get_USB_Status>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad5e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad60:	4618      	mov	r0, r3
 800ad62:	3710      	adds	r7, #16
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}

0800ad68 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b085      	sub	sp, #20
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
 800ad70:	460b      	mov	r3, r1
 800ad72:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ad7a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ad7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	da0b      	bge.n	800ad9c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ad84:	78fb      	ldrb	r3, [r7, #3]
 800ad86:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ad8a:	68f9      	ldr	r1, [r7, #12]
 800ad8c:	4613      	mov	r3, r2
 800ad8e:	00db      	lsls	r3, r3, #3
 800ad90:	4413      	add	r3, r2
 800ad92:	009b      	lsls	r3, r3, #2
 800ad94:	440b      	add	r3, r1
 800ad96:	3316      	adds	r3, #22
 800ad98:	781b      	ldrb	r3, [r3, #0]
 800ad9a:	e00b      	b.n	800adb4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ad9c:	78fb      	ldrb	r3, [r7, #3]
 800ad9e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ada2:	68f9      	ldr	r1, [r7, #12]
 800ada4:	4613      	mov	r3, r2
 800ada6:	00db      	lsls	r3, r3, #3
 800ada8:	4413      	add	r3, r2
 800adaa:	009b      	lsls	r3, r3, #2
 800adac:	440b      	add	r3, r1
 800adae:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800adb2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800adb4:	4618      	mov	r0, r3
 800adb6:	3714      	adds	r7, #20
 800adb8:	46bd      	mov	sp, r7
 800adba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adbe:	4770      	bx	lr

0800adc0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b084      	sub	sp, #16
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
 800adc8:	460b      	mov	r3, r1
 800adca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800adcc:	2300      	movs	r3, #0
 800adce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800add0:	2300      	movs	r3, #0
 800add2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800adda:	78fa      	ldrb	r2, [r7, #3]
 800addc:	4611      	mov	r1, r2
 800adde:	4618      	mov	r0, r3
 800ade0:	f7f9 fb50 	bl	8004484 <HAL_PCD_SetAddress>
 800ade4:	4603      	mov	r3, r0
 800ade6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ade8:	7bfb      	ldrb	r3, [r7, #15]
 800adea:	4618      	mov	r0, r3
 800adec:	f000 f8b0 	bl	800af50 <USBD_Get_USB_Status>
 800adf0:	4603      	mov	r3, r0
 800adf2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800adf4:	7bbb      	ldrb	r3, [r7, #14]
}
 800adf6:	4618      	mov	r0, r3
 800adf8:	3710      	adds	r7, #16
 800adfa:	46bd      	mov	sp, r7
 800adfc:	bd80      	pop	{r7, pc}

0800adfe <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800adfe:	b580      	push	{r7, lr}
 800ae00:	b086      	sub	sp, #24
 800ae02:	af00      	add	r7, sp, #0
 800ae04:	60f8      	str	r0, [r7, #12]
 800ae06:	607a      	str	r2, [r7, #4]
 800ae08:	603b      	str	r3, [r7, #0]
 800ae0a:	460b      	mov	r3, r1
 800ae0c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae0e:	2300      	movs	r3, #0
 800ae10:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae12:	2300      	movs	r3, #0
 800ae14:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ae1c:	7af9      	ldrb	r1, [r7, #11]
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	687a      	ldr	r2, [r7, #4]
 800ae22:	f7f9 fc5a 	bl	80046da <HAL_PCD_EP_Transmit>
 800ae26:	4603      	mov	r3, r0
 800ae28:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae2a:	7dfb      	ldrb	r3, [r7, #23]
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	f000 f88f 	bl	800af50 <USBD_Get_USB_Status>
 800ae32:	4603      	mov	r3, r0
 800ae34:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ae36:	7dbb      	ldrb	r3, [r7, #22]
}
 800ae38:	4618      	mov	r0, r3
 800ae3a:	3718      	adds	r7, #24
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	bd80      	pop	{r7, pc}

0800ae40 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b086      	sub	sp, #24
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	60f8      	str	r0, [r7, #12]
 800ae48:	607a      	str	r2, [r7, #4]
 800ae4a:	603b      	str	r3, [r7, #0]
 800ae4c:	460b      	mov	r3, r1
 800ae4e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae50:	2300      	movs	r3, #0
 800ae52:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae54:	2300      	movs	r3, #0
 800ae56:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ae5e:	7af9      	ldrb	r1, [r7, #11]
 800ae60:	683b      	ldr	r3, [r7, #0]
 800ae62:	687a      	ldr	r2, [r7, #4]
 800ae64:	f7f9 fbe6 	bl	8004634 <HAL_PCD_EP_Receive>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae6c:	7dfb      	ldrb	r3, [r7, #23]
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f000 f86e 	bl	800af50 <USBD_Get_USB_Status>
 800ae74:	4603      	mov	r3, r0
 800ae76:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ae78:	7dbb      	ldrb	r3, [r7, #22]
}
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	3718      	adds	r7, #24
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	bd80      	pop	{r7, pc}

0800ae82 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae82:	b580      	push	{r7, lr}
 800ae84:	b082      	sub	sp, #8
 800ae86:	af00      	add	r7, sp, #0
 800ae88:	6078      	str	r0, [r7, #4]
 800ae8a:	460b      	mov	r3, r1
 800ae8c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae94:	78fa      	ldrb	r2, [r7, #3]
 800ae96:	4611      	mov	r1, r2
 800ae98:	4618      	mov	r0, r3
 800ae9a:	f7f9 fc06 	bl	80046aa <HAL_PCD_EP_GetRxCount>
 800ae9e:	4603      	mov	r3, r0
}
 800aea0:	4618      	mov	r0, r3
 800aea2:	3708      	adds	r7, #8
 800aea4:	46bd      	mov	sp, r7
 800aea6:	bd80      	pop	{r7, pc}

0800aea8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b082      	sub	sp, #8
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
 800aeb0:	460b      	mov	r3, r1
 800aeb2:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800aeb4:	78fb      	ldrb	r3, [r7, #3]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d002      	beq.n	800aec0 <HAL_PCDEx_LPM_Callback+0x18>
 800aeba:	2b01      	cmp	r3, #1
 800aebc:	d01f      	beq.n	800aefe <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800aebe:	e03b      	b.n	800af38 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	7adb      	ldrb	r3, [r3, #11]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d007      	beq.n	800aed8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800aec8:	f000 f83c 	bl	800af44 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aecc:	4b1c      	ldr	r3, [pc, #112]	@ (800af40 <HAL_PCDEx_LPM_Callback+0x98>)
 800aece:	691b      	ldr	r3, [r3, #16]
 800aed0:	4a1b      	ldr	r2, [pc, #108]	@ (800af40 <HAL_PCDEx_LPM_Callback+0x98>)
 800aed2:	f023 0306 	bic.w	r3, r3, #6
 800aed6:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	687a      	ldr	r2, [r7, #4]
 800aee4:	6812      	ldr	r2, [r2, #0]
 800aee6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800aeea:	f023 0301 	bic.w	r3, r3, #1
 800aeee:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800aef6:	4618      	mov	r0, r3
 800aef8:	f7fe fa68 	bl	80093cc <USBD_LL_Resume>
    break;
 800aefc:	e01c      	b.n	800af38 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	687a      	ldr	r2, [r7, #4]
 800af0a:	6812      	ldr	r2, [r2, #0]
 800af0c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800af10:	f043 0301 	orr.w	r3, r3, #1
 800af14:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800af1c:	4618      	mov	r0, r3
 800af1e:	f7fe fa39 	bl	8009394 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	7adb      	ldrb	r3, [r3, #11]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d005      	beq.n	800af36 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800af2a:	4b05      	ldr	r3, [pc, #20]	@ (800af40 <HAL_PCDEx_LPM_Callback+0x98>)
 800af2c:	691b      	ldr	r3, [r3, #16]
 800af2e:	4a04      	ldr	r2, [pc, #16]	@ (800af40 <HAL_PCDEx_LPM_Callback+0x98>)
 800af30:	f043 0306 	orr.w	r3, r3, #6
 800af34:	6113      	str	r3, [r2, #16]
    break;
 800af36:	bf00      	nop
}
 800af38:	bf00      	nop
 800af3a:	3708      	adds	r7, #8
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}
 800af40:	e000ed00 	.word	0xe000ed00

0800af44 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800af48:	f7f7 fd82 	bl	8002a50 <SystemClock_Config>
}
 800af4c:	bf00      	nop
 800af4e:	bd80      	pop	{r7, pc}

0800af50 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800af50:	b480      	push	{r7}
 800af52:	b085      	sub	sp, #20
 800af54:	af00      	add	r7, sp, #0
 800af56:	4603      	mov	r3, r0
 800af58:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af5a:	2300      	movs	r3, #0
 800af5c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800af5e:	79fb      	ldrb	r3, [r7, #7]
 800af60:	2b03      	cmp	r3, #3
 800af62:	d817      	bhi.n	800af94 <USBD_Get_USB_Status+0x44>
 800af64:	a201      	add	r2, pc, #4	@ (adr r2, 800af6c <USBD_Get_USB_Status+0x1c>)
 800af66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af6a:	bf00      	nop
 800af6c:	0800af7d 	.word	0x0800af7d
 800af70:	0800af83 	.word	0x0800af83
 800af74:	0800af89 	.word	0x0800af89
 800af78:	0800af8f 	.word	0x0800af8f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800af7c:	2300      	movs	r3, #0
 800af7e:	73fb      	strb	r3, [r7, #15]
    break;
 800af80:	e00b      	b.n	800af9a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800af82:	2303      	movs	r3, #3
 800af84:	73fb      	strb	r3, [r7, #15]
    break;
 800af86:	e008      	b.n	800af9a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800af88:	2301      	movs	r3, #1
 800af8a:	73fb      	strb	r3, [r7, #15]
    break;
 800af8c:	e005      	b.n	800af9a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800af8e:	2303      	movs	r3, #3
 800af90:	73fb      	strb	r3, [r7, #15]
    break;
 800af92:	e002      	b.n	800af9a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800af94:	2303      	movs	r3, #3
 800af96:	73fb      	strb	r3, [r7, #15]
    break;
 800af98:	bf00      	nop
  }
  return usb_status;
 800af9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	3714      	adds	r7, #20
 800afa0:	46bd      	mov	sp, r7
 800afa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa6:	4770      	bx	lr

0800afa8 <__assert_func>:
 800afa8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800afaa:	4614      	mov	r4, r2
 800afac:	461a      	mov	r2, r3
 800afae:	4b09      	ldr	r3, [pc, #36]	@ (800afd4 <__assert_func+0x2c>)
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	4605      	mov	r5, r0
 800afb4:	68d8      	ldr	r0, [r3, #12]
 800afb6:	b14c      	cbz	r4, 800afcc <__assert_func+0x24>
 800afb8:	4b07      	ldr	r3, [pc, #28]	@ (800afd8 <__assert_func+0x30>)
 800afba:	9100      	str	r1, [sp, #0]
 800afbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800afc0:	4906      	ldr	r1, [pc, #24]	@ (800afdc <__assert_func+0x34>)
 800afc2:	462b      	mov	r3, r5
 800afc4:	f000 fdc6 	bl	800bb54 <fiprintf>
 800afc8:	f000 ffcb 	bl	800bf62 <abort>
 800afcc:	4b04      	ldr	r3, [pc, #16]	@ (800afe0 <__assert_func+0x38>)
 800afce:	461c      	mov	r4, r3
 800afd0:	e7f3      	b.n	800afba <__assert_func+0x12>
 800afd2:	bf00      	nop
 800afd4:	20000130 	.word	0x20000130
 800afd8:	0800dc44 	.word	0x0800dc44
 800afdc:	0800dc51 	.word	0x0800dc51
 800afe0:	0800dc7f 	.word	0x0800dc7f

0800afe4 <malloc>:
 800afe4:	4b02      	ldr	r3, [pc, #8]	@ (800aff0 <malloc+0xc>)
 800afe6:	4601      	mov	r1, r0
 800afe8:	6818      	ldr	r0, [r3, #0]
 800afea:	f000 b82d 	b.w	800b048 <_malloc_r>
 800afee:	bf00      	nop
 800aff0:	20000130 	.word	0x20000130

0800aff4 <free>:
 800aff4:	4b02      	ldr	r3, [pc, #8]	@ (800b000 <free+0xc>)
 800aff6:	4601      	mov	r1, r0
 800aff8:	6818      	ldr	r0, [r3, #0]
 800affa:	f001 be11 	b.w	800cc20 <_free_r>
 800affe:	bf00      	nop
 800b000:	20000130 	.word	0x20000130

0800b004 <sbrk_aligned>:
 800b004:	b570      	push	{r4, r5, r6, lr}
 800b006:	4e0f      	ldr	r6, [pc, #60]	@ (800b044 <sbrk_aligned+0x40>)
 800b008:	460c      	mov	r4, r1
 800b00a:	6831      	ldr	r1, [r6, #0]
 800b00c:	4605      	mov	r5, r0
 800b00e:	b911      	cbnz	r1, 800b016 <sbrk_aligned+0x12>
 800b010:	f000 ff58 	bl	800bec4 <_sbrk_r>
 800b014:	6030      	str	r0, [r6, #0]
 800b016:	4621      	mov	r1, r4
 800b018:	4628      	mov	r0, r5
 800b01a:	f000 ff53 	bl	800bec4 <_sbrk_r>
 800b01e:	1c43      	adds	r3, r0, #1
 800b020:	d103      	bne.n	800b02a <sbrk_aligned+0x26>
 800b022:	f04f 34ff 	mov.w	r4, #4294967295
 800b026:	4620      	mov	r0, r4
 800b028:	bd70      	pop	{r4, r5, r6, pc}
 800b02a:	1cc4      	adds	r4, r0, #3
 800b02c:	f024 0403 	bic.w	r4, r4, #3
 800b030:	42a0      	cmp	r0, r4
 800b032:	d0f8      	beq.n	800b026 <sbrk_aligned+0x22>
 800b034:	1a21      	subs	r1, r4, r0
 800b036:	4628      	mov	r0, r5
 800b038:	f000 ff44 	bl	800bec4 <_sbrk_r>
 800b03c:	3001      	adds	r0, #1
 800b03e:	d1f2      	bne.n	800b026 <sbrk_aligned+0x22>
 800b040:	e7ef      	b.n	800b022 <sbrk_aligned+0x1e>
 800b042:	bf00      	nop
 800b044:	20001de0 	.word	0x20001de0

0800b048 <_malloc_r>:
 800b048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b04c:	1ccd      	adds	r5, r1, #3
 800b04e:	f025 0503 	bic.w	r5, r5, #3
 800b052:	3508      	adds	r5, #8
 800b054:	2d0c      	cmp	r5, #12
 800b056:	bf38      	it	cc
 800b058:	250c      	movcc	r5, #12
 800b05a:	2d00      	cmp	r5, #0
 800b05c:	4606      	mov	r6, r0
 800b05e:	db01      	blt.n	800b064 <_malloc_r+0x1c>
 800b060:	42a9      	cmp	r1, r5
 800b062:	d904      	bls.n	800b06e <_malloc_r+0x26>
 800b064:	230c      	movs	r3, #12
 800b066:	6033      	str	r3, [r6, #0]
 800b068:	2000      	movs	r0, #0
 800b06a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b06e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b144 <_malloc_r+0xfc>
 800b072:	f000 f869 	bl	800b148 <__malloc_lock>
 800b076:	f8d8 3000 	ldr.w	r3, [r8]
 800b07a:	461c      	mov	r4, r3
 800b07c:	bb44      	cbnz	r4, 800b0d0 <_malloc_r+0x88>
 800b07e:	4629      	mov	r1, r5
 800b080:	4630      	mov	r0, r6
 800b082:	f7ff ffbf 	bl	800b004 <sbrk_aligned>
 800b086:	1c43      	adds	r3, r0, #1
 800b088:	4604      	mov	r4, r0
 800b08a:	d158      	bne.n	800b13e <_malloc_r+0xf6>
 800b08c:	f8d8 4000 	ldr.w	r4, [r8]
 800b090:	4627      	mov	r7, r4
 800b092:	2f00      	cmp	r7, #0
 800b094:	d143      	bne.n	800b11e <_malloc_r+0xd6>
 800b096:	2c00      	cmp	r4, #0
 800b098:	d04b      	beq.n	800b132 <_malloc_r+0xea>
 800b09a:	6823      	ldr	r3, [r4, #0]
 800b09c:	4639      	mov	r1, r7
 800b09e:	4630      	mov	r0, r6
 800b0a0:	eb04 0903 	add.w	r9, r4, r3
 800b0a4:	f000 ff0e 	bl	800bec4 <_sbrk_r>
 800b0a8:	4581      	cmp	r9, r0
 800b0aa:	d142      	bne.n	800b132 <_malloc_r+0xea>
 800b0ac:	6821      	ldr	r1, [r4, #0]
 800b0ae:	1a6d      	subs	r5, r5, r1
 800b0b0:	4629      	mov	r1, r5
 800b0b2:	4630      	mov	r0, r6
 800b0b4:	f7ff ffa6 	bl	800b004 <sbrk_aligned>
 800b0b8:	3001      	adds	r0, #1
 800b0ba:	d03a      	beq.n	800b132 <_malloc_r+0xea>
 800b0bc:	6823      	ldr	r3, [r4, #0]
 800b0be:	442b      	add	r3, r5
 800b0c0:	6023      	str	r3, [r4, #0]
 800b0c2:	f8d8 3000 	ldr.w	r3, [r8]
 800b0c6:	685a      	ldr	r2, [r3, #4]
 800b0c8:	bb62      	cbnz	r2, 800b124 <_malloc_r+0xdc>
 800b0ca:	f8c8 7000 	str.w	r7, [r8]
 800b0ce:	e00f      	b.n	800b0f0 <_malloc_r+0xa8>
 800b0d0:	6822      	ldr	r2, [r4, #0]
 800b0d2:	1b52      	subs	r2, r2, r5
 800b0d4:	d420      	bmi.n	800b118 <_malloc_r+0xd0>
 800b0d6:	2a0b      	cmp	r2, #11
 800b0d8:	d917      	bls.n	800b10a <_malloc_r+0xc2>
 800b0da:	1961      	adds	r1, r4, r5
 800b0dc:	42a3      	cmp	r3, r4
 800b0de:	6025      	str	r5, [r4, #0]
 800b0e0:	bf18      	it	ne
 800b0e2:	6059      	strne	r1, [r3, #4]
 800b0e4:	6863      	ldr	r3, [r4, #4]
 800b0e6:	bf08      	it	eq
 800b0e8:	f8c8 1000 	streq.w	r1, [r8]
 800b0ec:	5162      	str	r2, [r4, r5]
 800b0ee:	604b      	str	r3, [r1, #4]
 800b0f0:	4630      	mov	r0, r6
 800b0f2:	f000 f82f 	bl	800b154 <__malloc_unlock>
 800b0f6:	f104 000b 	add.w	r0, r4, #11
 800b0fa:	1d23      	adds	r3, r4, #4
 800b0fc:	f020 0007 	bic.w	r0, r0, #7
 800b100:	1ac2      	subs	r2, r0, r3
 800b102:	bf1c      	itt	ne
 800b104:	1a1b      	subne	r3, r3, r0
 800b106:	50a3      	strne	r3, [r4, r2]
 800b108:	e7af      	b.n	800b06a <_malloc_r+0x22>
 800b10a:	6862      	ldr	r2, [r4, #4]
 800b10c:	42a3      	cmp	r3, r4
 800b10e:	bf0c      	ite	eq
 800b110:	f8c8 2000 	streq.w	r2, [r8]
 800b114:	605a      	strne	r2, [r3, #4]
 800b116:	e7eb      	b.n	800b0f0 <_malloc_r+0xa8>
 800b118:	4623      	mov	r3, r4
 800b11a:	6864      	ldr	r4, [r4, #4]
 800b11c:	e7ae      	b.n	800b07c <_malloc_r+0x34>
 800b11e:	463c      	mov	r4, r7
 800b120:	687f      	ldr	r7, [r7, #4]
 800b122:	e7b6      	b.n	800b092 <_malloc_r+0x4a>
 800b124:	461a      	mov	r2, r3
 800b126:	685b      	ldr	r3, [r3, #4]
 800b128:	42a3      	cmp	r3, r4
 800b12a:	d1fb      	bne.n	800b124 <_malloc_r+0xdc>
 800b12c:	2300      	movs	r3, #0
 800b12e:	6053      	str	r3, [r2, #4]
 800b130:	e7de      	b.n	800b0f0 <_malloc_r+0xa8>
 800b132:	230c      	movs	r3, #12
 800b134:	6033      	str	r3, [r6, #0]
 800b136:	4630      	mov	r0, r6
 800b138:	f000 f80c 	bl	800b154 <__malloc_unlock>
 800b13c:	e794      	b.n	800b068 <_malloc_r+0x20>
 800b13e:	6005      	str	r5, [r0, #0]
 800b140:	e7d6      	b.n	800b0f0 <_malloc_r+0xa8>
 800b142:	bf00      	nop
 800b144:	20001de4 	.word	0x20001de4

0800b148 <__malloc_lock>:
 800b148:	4801      	ldr	r0, [pc, #4]	@ (800b150 <__malloc_lock+0x8>)
 800b14a:	f000 bf08 	b.w	800bf5e <__retarget_lock_acquire_recursive>
 800b14e:	bf00      	nop
 800b150:	20001f28 	.word	0x20001f28

0800b154 <__malloc_unlock>:
 800b154:	4801      	ldr	r0, [pc, #4]	@ (800b15c <__malloc_unlock+0x8>)
 800b156:	f000 bf03 	b.w	800bf60 <__retarget_lock_release_recursive>
 800b15a:	bf00      	nop
 800b15c:	20001f28 	.word	0x20001f28

0800b160 <__cvt>:
 800b160:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b164:	ec57 6b10 	vmov	r6, r7, d0
 800b168:	2f00      	cmp	r7, #0
 800b16a:	460c      	mov	r4, r1
 800b16c:	4619      	mov	r1, r3
 800b16e:	463b      	mov	r3, r7
 800b170:	bfbb      	ittet	lt
 800b172:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b176:	461f      	movlt	r7, r3
 800b178:	2300      	movge	r3, #0
 800b17a:	232d      	movlt	r3, #45	@ 0x2d
 800b17c:	700b      	strb	r3, [r1, #0]
 800b17e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b180:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b184:	4691      	mov	r9, r2
 800b186:	f023 0820 	bic.w	r8, r3, #32
 800b18a:	bfbc      	itt	lt
 800b18c:	4632      	movlt	r2, r6
 800b18e:	4616      	movlt	r6, r2
 800b190:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b194:	d005      	beq.n	800b1a2 <__cvt+0x42>
 800b196:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b19a:	d100      	bne.n	800b19e <__cvt+0x3e>
 800b19c:	3401      	adds	r4, #1
 800b19e:	2102      	movs	r1, #2
 800b1a0:	e000      	b.n	800b1a4 <__cvt+0x44>
 800b1a2:	2103      	movs	r1, #3
 800b1a4:	ab03      	add	r3, sp, #12
 800b1a6:	9301      	str	r3, [sp, #4]
 800b1a8:	ab02      	add	r3, sp, #8
 800b1aa:	9300      	str	r3, [sp, #0]
 800b1ac:	ec47 6b10 	vmov	d0, r6, r7
 800b1b0:	4653      	mov	r3, sl
 800b1b2:	4622      	mov	r2, r4
 800b1b4:	f000 ff64 	bl	800c080 <_dtoa_r>
 800b1b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b1bc:	4605      	mov	r5, r0
 800b1be:	d119      	bne.n	800b1f4 <__cvt+0x94>
 800b1c0:	f019 0f01 	tst.w	r9, #1
 800b1c4:	d00e      	beq.n	800b1e4 <__cvt+0x84>
 800b1c6:	eb00 0904 	add.w	r9, r0, r4
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	4630      	mov	r0, r6
 800b1d0:	4639      	mov	r1, r7
 800b1d2:	f7f5 fca1 	bl	8000b18 <__aeabi_dcmpeq>
 800b1d6:	b108      	cbz	r0, 800b1dc <__cvt+0x7c>
 800b1d8:	f8cd 900c 	str.w	r9, [sp, #12]
 800b1dc:	2230      	movs	r2, #48	@ 0x30
 800b1de:	9b03      	ldr	r3, [sp, #12]
 800b1e0:	454b      	cmp	r3, r9
 800b1e2:	d31e      	bcc.n	800b222 <__cvt+0xc2>
 800b1e4:	9b03      	ldr	r3, [sp, #12]
 800b1e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b1e8:	1b5b      	subs	r3, r3, r5
 800b1ea:	4628      	mov	r0, r5
 800b1ec:	6013      	str	r3, [r2, #0]
 800b1ee:	b004      	add	sp, #16
 800b1f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b1f8:	eb00 0904 	add.w	r9, r0, r4
 800b1fc:	d1e5      	bne.n	800b1ca <__cvt+0x6a>
 800b1fe:	7803      	ldrb	r3, [r0, #0]
 800b200:	2b30      	cmp	r3, #48	@ 0x30
 800b202:	d10a      	bne.n	800b21a <__cvt+0xba>
 800b204:	2200      	movs	r2, #0
 800b206:	2300      	movs	r3, #0
 800b208:	4630      	mov	r0, r6
 800b20a:	4639      	mov	r1, r7
 800b20c:	f7f5 fc84 	bl	8000b18 <__aeabi_dcmpeq>
 800b210:	b918      	cbnz	r0, 800b21a <__cvt+0xba>
 800b212:	f1c4 0401 	rsb	r4, r4, #1
 800b216:	f8ca 4000 	str.w	r4, [sl]
 800b21a:	f8da 3000 	ldr.w	r3, [sl]
 800b21e:	4499      	add	r9, r3
 800b220:	e7d3      	b.n	800b1ca <__cvt+0x6a>
 800b222:	1c59      	adds	r1, r3, #1
 800b224:	9103      	str	r1, [sp, #12]
 800b226:	701a      	strb	r2, [r3, #0]
 800b228:	e7d9      	b.n	800b1de <__cvt+0x7e>

0800b22a <__exponent>:
 800b22a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b22c:	2900      	cmp	r1, #0
 800b22e:	bfba      	itte	lt
 800b230:	4249      	neglt	r1, r1
 800b232:	232d      	movlt	r3, #45	@ 0x2d
 800b234:	232b      	movge	r3, #43	@ 0x2b
 800b236:	2909      	cmp	r1, #9
 800b238:	7002      	strb	r2, [r0, #0]
 800b23a:	7043      	strb	r3, [r0, #1]
 800b23c:	dd29      	ble.n	800b292 <__exponent+0x68>
 800b23e:	f10d 0307 	add.w	r3, sp, #7
 800b242:	461d      	mov	r5, r3
 800b244:	270a      	movs	r7, #10
 800b246:	461a      	mov	r2, r3
 800b248:	fbb1 f6f7 	udiv	r6, r1, r7
 800b24c:	fb07 1416 	mls	r4, r7, r6, r1
 800b250:	3430      	adds	r4, #48	@ 0x30
 800b252:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b256:	460c      	mov	r4, r1
 800b258:	2c63      	cmp	r4, #99	@ 0x63
 800b25a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b25e:	4631      	mov	r1, r6
 800b260:	dcf1      	bgt.n	800b246 <__exponent+0x1c>
 800b262:	3130      	adds	r1, #48	@ 0x30
 800b264:	1e94      	subs	r4, r2, #2
 800b266:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b26a:	1c41      	adds	r1, r0, #1
 800b26c:	4623      	mov	r3, r4
 800b26e:	42ab      	cmp	r3, r5
 800b270:	d30a      	bcc.n	800b288 <__exponent+0x5e>
 800b272:	f10d 0309 	add.w	r3, sp, #9
 800b276:	1a9b      	subs	r3, r3, r2
 800b278:	42ac      	cmp	r4, r5
 800b27a:	bf88      	it	hi
 800b27c:	2300      	movhi	r3, #0
 800b27e:	3302      	adds	r3, #2
 800b280:	4403      	add	r3, r0
 800b282:	1a18      	subs	r0, r3, r0
 800b284:	b003      	add	sp, #12
 800b286:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b288:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b28c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b290:	e7ed      	b.n	800b26e <__exponent+0x44>
 800b292:	2330      	movs	r3, #48	@ 0x30
 800b294:	3130      	adds	r1, #48	@ 0x30
 800b296:	7083      	strb	r3, [r0, #2]
 800b298:	70c1      	strb	r1, [r0, #3]
 800b29a:	1d03      	adds	r3, r0, #4
 800b29c:	e7f1      	b.n	800b282 <__exponent+0x58>
	...

0800b2a0 <_printf_float>:
 800b2a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2a4:	b08d      	sub	sp, #52	@ 0x34
 800b2a6:	460c      	mov	r4, r1
 800b2a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b2ac:	4616      	mov	r6, r2
 800b2ae:	461f      	mov	r7, r3
 800b2b0:	4605      	mov	r5, r0
 800b2b2:	f000 fdcf 	bl	800be54 <_localeconv_r>
 800b2b6:	6803      	ldr	r3, [r0, #0]
 800b2b8:	9304      	str	r3, [sp, #16]
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	f7f5 f800 	bl	80002c0 <strlen>
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b2c4:	f8d8 3000 	ldr.w	r3, [r8]
 800b2c8:	9005      	str	r0, [sp, #20]
 800b2ca:	3307      	adds	r3, #7
 800b2cc:	f023 0307 	bic.w	r3, r3, #7
 800b2d0:	f103 0208 	add.w	r2, r3, #8
 800b2d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b2d8:	f8d4 b000 	ldr.w	fp, [r4]
 800b2dc:	f8c8 2000 	str.w	r2, [r8]
 800b2e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b2e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b2e8:	9307      	str	r3, [sp, #28]
 800b2ea:	f8cd 8018 	str.w	r8, [sp, #24]
 800b2ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b2f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b2f6:	4b9c      	ldr	r3, [pc, #624]	@ (800b568 <_printf_float+0x2c8>)
 800b2f8:	f04f 32ff 	mov.w	r2, #4294967295
 800b2fc:	f7f5 fc3e 	bl	8000b7c <__aeabi_dcmpun>
 800b300:	bb70      	cbnz	r0, 800b360 <_printf_float+0xc0>
 800b302:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b306:	4b98      	ldr	r3, [pc, #608]	@ (800b568 <_printf_float+0x2c8>)
 800b308:	f04f 32ff 	mov.w	r2, #4294967295
 800b30c:	f7f5 fc18 	bl	8000b40 <__aeabi_dcmple>
 800b310:	bb30      	cbnz	r0, 800b360 <_printf_float+0xc0>
 800b312:	2200      	movs	r2, #0
 800b314:	2300      	movs	r3, #0
 800b316:	4640      	mov	r0, r8
 800b318:	4649      	mov	r1, r9
 800b31a:	f7f5 fc07 	bl	8000b2c <__aeabi_dcmplt>
 800b31e:	b110      	cbz	r0, 800b326 <_printf_float+0x86>
 800b320:	232d      	movs	r3, #45	@ 0x2d
 800b322:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b326:	4a91      	ldr	r2, [pc, #580]	@ (800b56c <_printf_float+0x2cc>)
 800b328:	4b91      	ldr	r3, [pc, #580]	@ (800b570 <_printf_float+0x2d0>)
 800b32a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b32e:	bf8c      	ite	hi
 800b330:	4690      	movhi	r8, r2
 800b332:	4698      	movls	r8, r3
 800b334:	2303      	movs	r3, #3
 800b336:	6123      	str	r3, [r4, #16]
 800b338:	f02b 0304 	bic.w	r3, fp, #4
 800b33c:	6023      	str	r3, [r4, #0]
 800b33e:	f04f 0900 	mov.w	r9, #0
 800b342:	9700      	str	r7, [sp, #0]
 800b344:	4633      	mov	r3, r6
 800b346:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b348:	4621      	mov	r1, r4
 800b34a:	4628      	mov	r0, r5
 800b34c:	f000 f9d2 	bl	800b6f4 <_printf_common>
 800b350:	3001      	adds	r0, #1
 800b352:	f040 808d 	bne.w	800b470 <_printf_float+0x1d0>
 800b356:	f04f 30ff 	mov.w	r0, #4294967295
 800b35a:	b00d      	add	sp, #52	@ 0x34
 800b35c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b360:	4642      	mov	r2, r8
 800b362:	464b      	mov	r3, r9
 800b364:	4640      	mov	r0, r8
 800b366:	4649      	mov	r1, r9
 800b368:	f7f5 fc08 	bl	8000b7c <__aeabi_dcmpun>
 800b36c:	b140      	cbz	r0, 800b380 <_printf_float+0xe0>
 800b36e:	464b      	mov	r3, r9
 800b370:	2b00      	cmp	r3, #0
 800b372:	bfbc      	itt	lt
 800b374:	232d      	movlt	r3, #45	@ 0x2d
 800b376:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b37a:	4a7e      	ldr	r2, [pc, #504]	@ (800b574 <_printf_float+0x2d4>)
 800b37c:	4b7e      	ldr	r3, [pc, #504]	@ (800b578 <_printf_float+0x2d8>)
 800b37e:	e7d4      	b.n	800b32a <_printf_float+0x8a>
 800b380:	6863      	ldr	r3, [r4, #4]
 800b382:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b386:	9206      	str	r2, [sp, #24]
 800b388:	1c5a      	adds	r2, r3, #1
 800b38a:	d13b      	bne.n	800b404 <_printf_float+0x164>
 800b38c:	2306      	movs	r3, #6
 800b38e:	6063      	str	r3, [r4, #4]
 800b390:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b394:	2300      	movs	r3, #0
 800b396:	6022      	str	r2, [r4, #0]
 800b398:	9303      	str	r3, [sp, #12]
 800b39a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b39c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b3a0:	ab09      	add	r3, sp, #36	@ 0x24
 800b3a2:	9300      	str	r3, [sp, #0]
 800b3a4:	6861      	ldr	r1, [r4, #4]
 800b3a6:	ec49 8b10 	vmov	d0, r8, r9
 800b3aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b3ae:	4628      	mov	r0, r5
 800b3b0:	f7ff fed6 	bl	800b160 <__cvt>
 800b3b4:	9b06      	ldr	r3, [sp, #24]
 800b3b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b3b8:	2b47      	cmp	r3, #71	@ 0x47
 800b3ba:	4680      	mov	r8, r0
 800b3bc:	d129      	bne.n	800b412 <_printf_float+0x172>
 800b3be:	1cc8      	adds	r0, r1, #3
 800b3c0:	db02      	blt.n	800b3c8 <_printf_float+0x128>
 800b3c2:	6863      	ldr	r3, [r4, #4]
 800b3c4:	4299      	cmp	r1, r3
 800b3c6:	dd41      	ble.n	800b44c <_printf_float+0x1ac>
 800b3c8:	f1aa 0a02 	sub.w	sl, sl, #2
 800b3cc:	fa5f fa8a 	uxtb.w	sl, sl
 800b3d0:	3901      	subs	r1, #1
 800b3d2:	4652      	mov	r2, sl
 800b3d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b3d8:	9109      	str	r1, [sp, #36]	@ 0x24
 800b3da:	f7ff ff26 	bl	800b22a <__exponent>
 800b3de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b3e0:	1813      	adds	r3, r2, r0
 800b3e2:	2a01      	cmp	r2, #1
 800b3e4:	4681      	mov	r9, r0
 800b3e6:	6123      	str	r3, [r4, #16]
 800b3e8:	dc02      	bgt.n	800b3f0 <_printf_float+0x150>
 800b3ea:	6822      	ldr	r2, [r4, #0]
 800b3ec:	07d2      	lsls	r2, r2, #31
 800b3ee:	d501      	bpl.n	800b3f4 <_printf_float+0x154>
 800b3f0:	3301      	adds	r3, #1
 800b3f2:	6123      	str	r3, [r4, #16]
 800b3f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d0a2      	beq.n	800b342 <_printf_float+0xa2>
 800b3fc:	232d      	movs	r3, #45	@ 0x2d
 800b3fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b402:	e79e      	b.n	800b342 <_printf_float+0xa2>
 800b404:	9a06      	ldr	r2, [sp, #24]
 800b406:	2a47      	cmp	r2, #71	@ 0x47
 800b408:	d1c2      	bne.n	800b390 <_printf_float+0xf0>
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d1c0      	bne.n	800b390 <_printf_float+0xf0>
 800b40e:	2301      	movs	r3, #1
 800b410:	e7bd      	b.n	800b38e <_printf_float+0xee>
 800b412:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b416:	d9db      	bls.n	800b3d0 <_printf_float+0x130>
 800b418:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b41c:	d118      	bne.n	800b450 <_printf_float+0x1b0>
 800b41e:	2900      	cmp	r1, #0
 800b420:	6863      	ldr	r3, [r4, #4]
 800b422:	dd0b      	ble.n	800b43c <_printf_float+0x19c>
 800b424:	6121      	str	r1, [r4, #16]
 800b426:	b913      	cbnz	r3, 800b42e <_printf_float+0x18e>
 800b428:	6822      	ldr	r2, [r4, #0]
 800b42a:	07d0      	lsls	r0, r2, #31
 800b42c:	d502      	bpl.n	800b434 <_printf_float+0x194>
 800b42e:	3301      	adds	r3, #1
 800b430:	440b      	add	r3, r1
 800b432:	6123      	str	r3, [r4, #16]
 800b434:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b436:	f04f 0900 	mov.w	r9, #0
 800b43a:	e7db      	b.n	800b3f4 <_printf_float+0x154>
 800b43c:	b913      	cbnz	r3, 800b444 <_printf_float+0x1a4>
 800b43e:	6822      	ldr	r2, [r4, #0]
 800b440:	07d2      	lsls	r2, r2, #31
 800b442:	d501      	bpl.n	800b448 <_printf_float+0x1a8>
 800b444:	3302      	adds	r3, #2
 800b446:	e7f4      	b.n	800b432 <_printf_float+0x192>
 800b448:	2301      	movs	r3, #1
 800b44a:	e7f2      	b.n	800b432 <_printf_float+0x192>
 800b44c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b450:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b452:	4299      	cmp	r1, r3
 800b454:	db05      	blt.n	800b462 <_printf_float+0x1c2>
 800b456:	6823      	ldr	r3, [r4, #0]
 800b458:	6121      	str	r1, [r4, #16]
 800b45a:	07d8      	lsls	r0, r3, #31
 800b45c:	d5ea      	bpl.n	800b434 <_printf_float+0x194>
 800b45e:	1c4b      	adds	r3, r1, #1
 800b460:	e7e7      	b.n	800b432 <_printf_float+0x192>
 800b462:	2900      	cmp	r1, #0
 800b464:	bfd4      	ite	le
 800b466:	f1c1 0202 	rsble	r2, r1, #2
 800b46a:	2201      	movgt	r2, #1
 800b46c:	4413      	add	r3, r2
 800b46e:	e7e0      	b.n	800b432 <_printf_float+0x192>
 800b470:	6823      	ldr	r3, [r4, #0]
 800b472:	055a      	lsls	r2, r3, #21
 800b474:	d407      	bmi.n	800b486 <_printf_float+0x1e6>
 800b476:	6923      	ldr	r3, [r4, #16]
 800b478:	4642      	mov	r2, r8
 800b47a:	4631      	mov	r1, r6
 800b47c:	4628      	mov	r0, r5
 800b47e:	47b8      	blx	r7
 800b480:	3001      	adds	r0, #1
 800b482:	d12b      	bne.n	800b4dc <_printf_float+0x23c>
 800b484:	e767      	b.n	800b356 <_printf_float+0xb6>
 800b486:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b48a:	f240 80dd 	bls.w	800b648 <_printf_float+0x3a8>
 800b48e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b492:	2200      	movs	r2, #0
 800b494:	2300      	movs	r3, #0
 800b496:	f7f5 fb3f 	bl	8000b18 <__aeabi_dcmpeq>
 800b49a:	2800      	cmp	r0, #0
 800b49c:	d033      	beq.n	800b506 <_printf_float+0x266>
 800b49e:	4a37      	ldr	r2, [pc, #220]	@ (800b57c <_printf_float+0x2dc>)
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	4631      	mov	r1, r6
 800b4a4:	4628      	mov	r0, r5
 800b4a6:	47b8      	blx	r7
 800b4a8:	3001      	adds	r0, #1
 800b4aa:	f43f af54 	beq.w	800b356 <_printf_float+0xb6>
 800b4ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b4b2:	4543      	cmp	r3, r8
 800b4b4:	db02      	blt.n	800b4bc <_printf_float+0x21c>
 800b4b6:	6823      	ldr	r3, [r4, #0]
 800b4b8:	07d8      	lsls	r0, r3, #31
 800b4ba:	d50f      	bpl.n	800b4dc <_printf_float+0x23c>
 800b4bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4c0:	4631      	mov	r1, r6
 800b4c2:	4628      	mov	r0, r5
 800b4c4:	47b8      	blx	r7
 800b4c6:	3001      	adds	r0, #1
 800b4c8:	f43f af45 	beq.w	800b356 <_printf_float+0xb6>
 800b4cc:	f04f 0900 	mov.w	r9, #0
 800b4d0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b4d4:	f104 0a1a 	add.w	sl, r4, #26
 800b4d8:	45c8      	cmp	r8, r9
 800b4da:	dc09      	bgt.n	800b4f0 <_printf_float+0x250>
 800b4dc:	6823      	ldr	r3, [r4, #0]
 800b4de:	079b      	lsls	r3, r3, #30
 800b4e0:	f100 8103 	bmi.w	800b6ea <_printf_float+0x44a>
 800b4e4:	68e0      	ldr	r0, [r4, #12]
 800b4e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b4e8:	4298      	cmp	r0, r3
 800b4ea:	bfb8      	it	lt
 800b4ec:	4618      	movlt	r0, r3
 800b4ee:	e734      	b.n	800b35a <_printf_float+0xba>
 800b4f0:	2301      	movs	r3, #1
 800b4f2:	4652      	mov	r2, sl
 800b4f4:	4631      	mov	r1, r6
 800b4f6:	4628      	mov	r0, r5
 800b4f8:	47b8      	blx	r7
 800b4fa:	3001      	adds	r0, #1
 800b4fc:	f43f af2b 	beq.w	800b356 <_printf_float+0xb6>
 800b500:	f109 0901 	add.w	r9, r9, #1
 800b504:	e7e8      	b.n	800b4d8 <_printf_float+0x238>
 800b506:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b508:	2b00      	cmp	r3, #0
 800b50a:	dc39      	bgt.n	800b580 <_printf_float+0x2e0>
 800b50c:	4a1b      	ldr	r2, [pc, #108]	@ (800b57c <_printf_float+0x2dc>)
 800b50e:	2301      	movs	r3, #1
 800b510:	4631      	mov	r1, r6
 800b512:	4628      	mov	r0, r5
 800b514:	47b8      	blx	r7
 800b516:	3001      	adds	r0, #1
 800b518:	f43f af1d 	beq.w	800b356 <_printf_float+0xb6>
 800b51c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b520:	ea59 0303 	orrs.w	r3, r9, r3
 800b524:	d102      	bne.n	800b52c <_printf_float+0x28c>
 800b526:	6823      	ldr	r3, [r4, #0]
 800b528:	07d9      	lsls	r1, r3, #31
 800b52a:	d5d7      	bpl.n	800b4dc <_printf_float+0x23c>
 800b52c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b530:	4631      	mov	r1, r6
 800b532:	4628      	mov	r0, r5
 800b534:	47b8      	blx	r7
 800b536:	3001      	adds	r0, #1
 800b538:	f43f af0d 	beq.w	800b356 <_printf_float+0xb6>
 800b53c:	f04f 0a00 	mov.w	sl, #0
 800b540:	f104 0b1a 	add.w	fp, r4, #26
 800b544:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b546:	425b      	negs	r3, r3
 800b548:	4553      	cmp	r3, sl
 800b54a:	dc01      	bgt.n	800b550 <_printf_float+0x2b0>
 800b54c:	464b      	mov	r3, r9
 800b54e:	e793      	b.n	800b478 <_printf_float+0x1d8>
 800b550:	2301      	movs	r3, #1
 800b552:	465a      	mov	r2, fp
 800b554:	4631      	mov	r1, r6
 800b556:	4628      	mov	r0, r5
 800b558:	47b8      	blx	r7
 800b55a:	3001      	adds	r0, #1
 800b55c:	f43f aefb 	beq.w	800b356 <_printf_float+0xb6>
 800b560:	f10a 0a01 	add.w	sl, sl, #1
 800b564:	e7ee      	b.n	800b544 <_printf_float+0x2a4>
 800b566:	bf00      	nop
 800b568:	7fefffff 	.word	0x7fefffff
 800b56c:	0800dc84 	.word	0x0800dc84
 800b570:	0800dc80 	.word	0x0800dc80
 800b574:	0800dc8c 	.word	0x0800dc8c
 800b578:	0800dc88 	.word	0x0800dc88
 800b57c:	0800dc90 	.word	0x0800dc90
 800b580:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b582:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b586:	4553      	cmp	r3, sl
 800b588:	bfa8      	it	ge
 800b58a:	4653      	movge	r3, sl
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	4699      	mov	r9, r3
 800b590:	dc36      	bgt.n	800b600 <_printf_float+0x360>
 800b592:	f04f 0b00 	mov.w	fp, #0
 800b596:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b59a:	f104 021a 	add.w	r2, r4, #26
 800b59e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b5a0:	9306      	str	r3, [sp, #24]
 800b5a2:	eba3 0309 	sub.w	r3, r3, r9
 800b5a6:	455b      	cmp	r3, fp
 800b5a8:	dc31      	bgt.n	800b60e <_printf_float+0x36e>
 800b5aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5ac:	459a      	cmp	sl, r3
 800b5ae:	dc3a      	bgt.n	800b626 <_printf_float+0x386>
 800b5b0:	6823      	ldr	r3, [r4, #0]
 800b5b2:	07da      	lsls	r2, r3, #31
 800b5b4:	d437      	bmi.n	800b626 <_printf_float+0x386>
 800b5b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5b8:	ebaa 0903 	sub.w	r9, sl, r3
 800b5bc:	9b06      	ldr	r3, [sp, #24]
 800b5be:	ebaa 0303 	sub.w	r3, sl, r3
 800b5c2:	4599      	cmp	r9, r3
 800b5c4:	bfa8      	it	ge
 800b5c6:	4699      	movge	r9, r3
 800b5c8:	f1b9 0f00 	cmp.w	r9, #0
 800b5cc:	dc33      	bgt.n	800b636 <_printf_float+0x396>
 800b5ce:	f04f 0800 	mov.w	r8, #0
 800b5d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b5d6:	f104 0b1a 	add.w	fp, r4, #26
 800b5da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5dc:	ebaa 0303 	sub.w	r3, sl, r3
 800b5e0:	eba3 0309 	sub.w	r3, r3, r9
 800b5e4:	4543      	cmp	r3, r8
 800b5e6:	f77f af79 	ble.w	800b4dc <_printf_float+0x23c>
 800b5ea:	2301      	movs	r3, #1
 800b5ec:	465a      	mov	r2, fp
 800b5ee:	4631      	mov	r1, r6
 800b5f0:	4628      	mov	r0, r5
 800b5f2:	47b8      	blx	r7
 800b5f4:	3001      	adds	r0, #1
 800b5f6:	f43f aeae 	beq.w	800b356 <_printf_float+0xb6>
 800b5fa:	f108 0801 	add.w	r8, r8, #1
 800b5fe:	e7ec      	b.n	800b5da <_printf_float+0x33a>
 800b600:	4642      	mov	r2, r8
 800b602:	4631      	mov	r1, r6
 800b604:	4628      	mov	r0, r5
 800b606:	47b8      	blx	r7
 800b608:	3001      	adds	r0, #1
 800b60a:	d1c2      	bne.n	800b592 <_printf_float+0x2f2>
 800b60c:	e6a3      	b.n	800b356 <_printf_float+0xb6>
 800b60e:	2301      	movs	r3, #1
 800b610:	4631      	mov	r1, r6
 800b612:	4628      	mov	r0, r5
 800b614:	9206      	str	r2, [sp, #24]
 800b616:	47b8      	blx	r7
 800b618:	3001      	adds	r0, #1
 800b61a:	f43f ae9c 	beq.w	800b356 <_printf_float+0xb6>
 800b61e:	9a06      	ldr	r2, [sp, #24]
 800b620:	f10b 0b01 	add.w	fp, fp, #1
 800b624:	e7bb      	b.n	800b59e <_printf_float+0x2fe>
 800b626:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b62a:	4631      	mov	r1, r6
 800b62c:	4628      	mov	r0, r5
 800b62e:	47b8      	blx	r7
 800b630:	3001      	adds	r0, #1
 800b632:	d1c0      	bne.n	800b5b6 <_printf_float+0x316>
 800b634:	e68f      	b.n	800b356 <_printf_float+0xb6>
 800b636:	9a06      	ldr	r2, [sp, #24]
 800b638:	464b      	mov	r3, r9
 800b63a:	4442      	add	r2, r8
 800b63c:	4631      	mov	r1, r6
 800b63e:	4628      	mov	r0, r5
 800b640:	47b8      	blx	r7
 800b642:	3001      	adds	r0, #1
 800b644:	d1c3      	bne.n	800b5ce <_printf_float+0x32e>
 800b646:	e686      	b.n	800b356 <_printf_float+0xb6>
 800b648:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b64c:	f1ba 0f01 	cmp.w	sl, #1
 800b650:	dc01      	bgt.n	800b656 <_printf_float+0x3b6>
 800b652:	07db      	lsls	r3, r3, #31
 800b654:	d536      	bpl.n	800b6c4 <_printf_float+0x424>
 800b656:	2301      	movs	r3, #1
 800b658:	4642      	mov	r2, r8
 800b65a:	4631      	mov	r1, r6
 800b65c:	4628      	mov	r0, r5
 800b65e:	47b8      	blx	r7
 800b660:	3001      	adds	r0, #1
 800b662:	f43f ae78 	beq.w	800b356 <_printf_float+0xb6>
 800b666:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b66a:	4631      	mov	r1, r6
 800b66c:	4628      	mov	r0, r5
 800b66e:	47b8      	blx	r7
 800b670:	3001      	adds	r0, #1
 800b672:	f43f ae70 	beq.w	800b356 <_printf_float+0xb6>
 800b676:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b67a:	2200      	movs	r2, #0
 800b67c:	2300      	movs	r3, #0
 800b67e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b682:	f7f5 fa49 	bl	8000b18 <__aeabi_dcmpeq>
 800b686:	b9c0      	cbnz	r0, 800b6ba <_printf_float+0x41a>
 800b688:	4653      	mov	r3, sl
 800b68a:	f108 0201 	add.w	r2, r8, #1
 800b68e:	4631      	mov	r1, r6
 800b690:	4628      	mov	r0, r5
 800b692:	47b8      	blx	r7
 800b694:	3001      	adds	r0, #1
 800b696:	d10c      	bne.n	800b6b2 <_printf_float+0x412>
 800b698:	e65d      	b.n	800b356 <_printf_float+0xb6>
 800b69a:	2301      	movs	r3, #1
 800b69c:	465a      	mov	r2, fp
 800b69e:	4631      	mov	r1, r6
 800b6a0:	4628      	mov	r0, r5
 800b6a2:	47b8      	blx	r7
 800b6a4:	3001      	adds	r0, #1
 800b6a6:	f43f ae56 	beq.w	800b356 <_printf_float+0xb6>
 800b6aa:	f108 0801 	add.w	r8, r8, #1
 800b6ae:	45d0      	cmp	r8, sl
 800b6b0:	dbf3      	blt.n	800b69a <_printf_float+0x3fa>
 800b6b2:	464b      	mov	r3, r9
 800b6b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b6b8:	e6df      	b.n	800b47a <_printf_float+0x1da>
 800b6ba:	f04f 0800 	mov.w	r8, #0
 800b6be:	f104 0b1a 	add.w	fp, r4, #26
 800b6c2:	e7f4      	b.n	800b6ae <_printf_float+0x40e>
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	4642      	mov	r2, r8
 800b6c8:	e7e1      	b.n	800b68e <_printf_float+0x3ee>
 800b6ca:	2301      	movs	r3, #1
 800b6cc:	464a      	mov	r2, r9
 800b6ce:	4631      	mov	r1, r6
 800b6d0:	4628      	mov	r0, r5
 800b6d2:	47b8      	blx	r7
 800b6d4:	3001      	adds	r0, #1
 800b6d6:	f43f ae3e 	beq.w	800b356 <_printf_float+0xb6>
 800b6da:	f108 0801 	add.w	r8, r8, #1
 800b6de:	68e3      	ldr	r3, [r4, #12]
 800b6e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b6e2:	1a5b      	subs	r3, r3, r1
 800b6e4:	4543      	cmp	r3, r8
 800b6e6:	dcf0      	bgt.n	800b6ca <_printf_float+0x42a>
 800b6e8:	e6fc      	b.n	800b4e4 <_printf_float+0x244>
 800b6ea:	f04f 0800 	mov.w	r8, #0
 800b6ee:	f104 0919 	add.w	r9, r4, #25
 800b6f2:	e7f4      	b.n	800b6de <_printf_float+0x43e>

0800b6f4 <_printf_common>:
 800b6f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6f8:	4616      	mov	r6, r2
 800b6fa:	4698      	mov	r8, r3
 800b6fc:	688a      	ldr	r2, [r1, #8]
 800b6fe:	690b      	ldr	r3, [r1, #16]
 800b700:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b704:	4293      	cmp	r3, r2
 800b706:	bfb8      	it	lt
 800b708:	4613      	movlt	r3, r2
 800b70a:	6033      	str	r3, [r6, #0]
 800b70c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b710:	4607      	mov	r7, r0
 800b712:	460c      	mov	r4, r1
 800b714:	b10a      	cbz	r2, 800b71a <_printf_common+0x26>
 800b716:	3301      	adds	r3, #1
 800b718:	6033      	str	r3, [r6, #0]
 800b71a:	6823      	ldr	r3, [r4, #0]
 800b71c:	0699      	lsls	r1, r3, #26
 800b71e:	bf42      	ittt	mi
 800b720:	6833      	ldrmi	r3, [r6, #0]
 800b722:	3302      	addmi	r3, #2
 800b724:	6033      	strmi	r3, [r6, #0]
 800b726:	6825      	ldr	r5, [r4, #0]
 800b728:	f015 0506 	ands.w	r5, r5, #6
 800b72c:	d106      	bne.n	800b73c <_printf_common+0x48>
 800b72e:	f104 0a19 	add.w	sl, r4, #25
 800b732:	68e3      	ldr	r3, [r4, #12]
 800b734:	6832      	ldr	r2, [r6, #0]
 800b736:	1a9b      	subs	r3, r3, r2
 800b738:	42ab      	cmp	r3, r5
 800b73a:	dc26      	bgt.n	800b78a <_printf_common+0x96>
 800b73c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b740:	6822      	ldr	r2, [r4, #0]
 800b742:	3b00      	subs	r3, #0
 800b744:	bf18      	it	ne
 800b746:	2301      	movne	r3, #1
 800b748:	0692      	lsls	r2, r2, #26
 800b74a:	d42b      	bmi.n	800b7a4 <_printf_common+0xb0>
 800b74c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b750:	4641      	mov	r1, r8
 800b752:	4638      	mov	r0, r7
 800b754:	47c8      	blx	r9
 800b756:	3001      	adds	r0, #1
 800b758:	d01e      	beq.n	800b798 <_printf_common+0xa4>
 800b75a:	6823      	ldr	r3, [r4, #0]
 800b75c:	6922      	ldr	r2, [r4, #16]
 800b75e:	f003 0306 	and.w	r3, r3, #6
 800b762:	2b04      	cmp	r3, #4
 800b764:	bf02      	ittt	eq
 800b766:	68e5      	ldreq	r5, [r4, #12]
 800b768:	6833      	ldreq	r3, [r6, #0]
 800b76a:	1aed      	subeq	r5, r5, r3
 800b76c:	68a3      	ldr	r3, [r4, #8]
 800b76e:	bf0c      	ite	eq
 800b770:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b774:	2500      	movne	r5, #0
 800b776:	4293      	cmp	r3, r2
 800b778:	bfc4      	itt	gt
 800b77a:	1a9b      	subgt	r3, r3, r2
 800b77c:	18ed      	addgt	r5, r5, r3
 800b77e:	2600      	movs	r6, #0
 800b780:	341a      	adds	r4, #26
 800b782:	42b5      	cmp	r5, r6
 800b784:	d11a      	bne.n	800b7bc <_printf_common+0xc8>
 800b786:	2000      	movs	r0, #0
 800b788:	e008      	b.n	800b79c <_printf_common+0xa8>
 800b78a:	2301      	movs	r3, #1
 800b78c:	4652      	mov	r2, sl
 800b78e:	4641      	mov	r1, r8
 800b790:	4638      	mov	r0, r7
 800b792:	47c8      	blx	r9
 800b794:	3001      	adds	r0, #1
 800b796:	d103      	bne.n	800b7a0 <_printf_common+0xac>
 800b798:	f04f 30ff 	mov.w	r0, #4294967295
 800b79c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7a0:	3501      	adds	r5, #1
 800b7a2:	e7c6      	b.n	800b732 <_printf_common+0x3e>
 800b7a4:	18e1      	adds	r1, r4, r3
 800b7a6:	1c5a      	adds	r2, r3, #1
 800b7a8:	2030      	movs	r0, #48	@ 0x30
 800b7aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b7ae:	4422      	add	r2, r4
 800b7b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b7b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b7b8:	3302      	adds	r3, #2
 800b7ba:	e7c7      	b.n	800b74c <_printf_common+0x58>
 800b7bc:	2301      	movs	r3, #1
 800b7be:	4622      	mov	r2, r4
 800b7c0:	4641      	mov	r1, r8
 800b7c2:	4638      	mov	r0, r7
 800b7c4:	47c8      	blx	r9
 800b7c6:	3001      	adds	r0, #1
 800b7c8:	d0e6      	beq.n	800b798 <_printf_common+0xa4>
 800b7ca:	3601      	adds	r6, #1
 800b7cc:	e7d9      	b.n	800b782 <_printf_common+0x8e>
	...

0800b7d0 <_printf_i>:
 800b7d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7d4:	7e0f      	ldrb	r7, [r1, #24]
 800b7d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b7d8:	2f78      	cmp	r7, #120	@ 0x78
 800b7da:	4691      	mov	r9, r2
 800b7dc:	4680      	mov	r8, r0
 800b7de:	460c      	mov	r4, r1
 800b7e0:	469a      	mov	sl, r3
 800b7e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b7e6:	d807      	bhi.n	800b7f8 <_printf_i+0x28>
 800b7e8:	2f62      	cmp	r7, #98	@ 0x62
 800b7ea:	d80a      	bhi.n	800b802 <_printf_i+0x32>
 800b7ec:	2f00      	cmp	r7, #0
 800b7ee:	f000 80d1 	beq.w	800b994 <_printf_i+0x1c4>
 800b7f2:	2f58      	cmp	r7, #88	@ 0x58
 800b7f4:	f000 80b8 	beq.w	800b968 <_printf_i+0x198>
 800b7f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b7fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b800:	e03a      	b.n	800b878 <_printf_i+0xa8>
 800b802:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b806:	2b15      	cmp	r3, #21
 800b808:	d8f6      	bhi.n	800b7f8 <_printf_i+0x28>
 800b80a:	a101      	add	r1, pc, #4	@ (adr r1, 800b810 <_printf_i+0x40>)
 800b80c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b810:	0800b869 	.word	0x0800b869
 800b814:	0800b87d 	.word	0x0800b87d
 800b818:	0800b7f9 	.word	0x0800b7f9
 800b81c:	0800b7f9 	.word	0x0800b7f9
 800b820:	0800b7f9 	.word	0x0800b7f9
 800b824:	0800b7f9 	.word	0x0800b7f9
 800b828:	0800b87d 	.word	0x0800b87d
 800b82c:	0800b7f9 	.word	0x0800b7f9
 800b830:	0800b7f9 	.word	0x0800b7f9
 800b834:	0800b7f9 	.word	0x0800b7f9
 800b838:	0800b7f9 	.word	0x0800b7f9
 800b83c:	0800b97b 	.word	0x0800b97b
 800b840:	0800b8a7 	.word	0x0800b8a7
 800b844:	0800b935 	.word	0x0800b935
 800b848:	0800b7f9 	.word	0x0800b7f9
 800b84c:	0800b7f9 	.word	0x0800b7f9
 800b850:	0800b99d 	.word	0x0800b99d
 800b854:	0800b7f9 	.word	0x0800b7f9
 800b858:	0800b8a7 	.word	0x0800b8a7
 800b85c:	0800b7f9 	.word	0x0800b7f9
 800b860:	0800b7f9 	.word	0x0800b7f9
 800b864:	0800b93d 	.word	0x0800b93d
 800b868:	6833      	ldr	r3, [r6, #0]
 800b86a:	1d1a      	adds	r2, r3, #4
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	6032      	str	r2, [r6, #0]
 800b870:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b874:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b878:	2301      	movs	r3, #1
 800b87a:	e09c      	b.n	800b9b6 <_printf_i+0x1e6>
 800b87c:	6833      	ldr	r3, [r6, #0]
 800b87e:	6820      	ldr	r0, [r4, #0]
 800b880:	1d19      	adds	r1, r3, #4
 800b882:	6031      	str	r1, [r6, #0]
 800b884:	0606      	lsls	r6, r0, #24
 800b886:	d501      	bpl.n	800b88c <_printf_i+0xbc>
 800b888:	681d      	ldr	r5, [r3, #0]
 800b88a:	e003      	b.n	800b894 <_printf_i+0xc4>
 800b88c:	0645      	lsls	r5, r0, #25
 800b88e:	d5fb      	bpl.n	800b888 <_printf_i+0xb8>
 800b890:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b894:	2d00      	cmp	r5, #0
 800b896:	da03      	bge.n	800b8a0 <_printf_i+0xd0>
 800b898:	232d      	movs	r3, #45	@ 0x2d
 800b89a:	426d      	negs	r5, r5
 800b89c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8a0:	4858      	ldr	r0, [pc, #352]	@ (800ba04 <_printf_i+0x234>)
 800b8a2:	230a      	movs	r3, #10
 800b8a4:	e011      	b.n	800b8ca <_printf_i+0xfa>
 800b8a6:	6821      	ldr	r1, [r4, #0]
 800b8a8:	6833      	ldr	r3, [r6, #0]
 800b8aa:	0608      	lsls	r0, r1, #24
 800b8ac:	f853 5b04 	ldr.w	r5, [r3], #4
 800b8b0:	d402      	bmi.n	800b8b8 <_printf_i+0xe8>
 800b8b2:	0649      	lsls	r1, r1, #25
 800b8b4:	bf48      	it	mi
 800b8b6:	b2ad      	uxthmi	r5, r5
 800b8b8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b8ba:	4852      	ldr	r0, [pc, #328]	@ (800ba04 <_printf_i+0x234>)
 800b8bc:	6033      	str	r3, [r6, #0]
 800b8be:	bf14      	ite	ne
 800b8c0:	230a      	movne	r3, #10
 800b8c2:	2308      	moveq	r3, #8
 800b8c4:	2100      	movs	r1, #0
 800b8c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b8ca:	6866      	ldr	r6, [r4, #4]
 800b8cc:	60a6      	str	r6, [r4, #8]
 800b8ce:	2e00      	cmp	r6, #0
 800b8d0:	db05      	blt.n	800b8de <_printf_i+0x10e>
 800b8d2:	6821      	ldr	r1, [r4, #0]
 800b8d4:	432e      	orrs	r6, r5
 800b8d6:	f021 0104 	bic.w	r1, r1, #4
 800b8da:	6021      	str	r1, [r4, #0]
 800b8dc:	d04b      	beq.n	800b976 <_printf_i+0x1a6>
 800b8de:	4616      	mov	r6, r2
 800b8e0:	fbb5 f1f3 	udiv	r1, r5, r3
 800b8e4:	fb03 5711 	mls	r7, r3, r1, r5
 800b8e8:	5dc7      	ldrb	r7, [r0, r7]
 800b8ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b8ee:	462f      	mov	r7, r5
 800b8f0:	42bb      	cmp	r3, r7
 800b8f2:	460d      	mov	r5, r1
 800b8f4:	d9f4      	bls.n	800b8e0 <_printf_i+0x110>
 800b8f6:	2b08      	cmp	r3, #8
 800b8f8:	d10b      	bne.n	800b912 <_printf_i+0x142>
 800b8fa:	6823      	ldr	r3, [r4, #0]
 800b8fc:	07df      	lsls	r7, r3, #31
 800b8fe:	d508      	bpl.n	800b912 <_printf_i+0x142>
 800b900:	6923      	ldr	r3, [r4, #16]
 800b902:	6861      	ldr	r1, [r4, #4]
 800b904:	4299      	cmp	r1, r3
 800b906:	bfde      	ittt	le
 800b908:	2330      	movle	r3, #48	@ 0x30
 800b90a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b90e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b912:	1b92      	subs	r2, r2, r6
 800b914:	6122      	str	r2, [r4, #16]
 800b916:	f8cd a000 	str.w	sl, [sp]
 800b91a:	464b      	mov	r3, r9
 800b91c:	aa03      	add	r2, sp, #12
 800b91e:	4621      	mov	r1, r4
 800b920:	4640      	mov	r0, r8
 800b922:	f7ff fee7 	bl	800b6f4 <_printf_common>
 800b926:	3001      	adds	r0, #1
 800b928:	d14a      	bne.n	800b9c0 <_printf_i+0x1f0>
 800b92a:	f04f 30ff 	mov.w	r0, #4294967295
 800b92e:	b004      	add	sp, #16
 800b930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b934:	6823      	ldr	r3, [r4, #0]
 800b936:	f043 0320 	orr.w	r3, r3, #32
 800b93a:	6023      	str	r3, [r4, #0]
 800b93c:	4832      	ldr	r0, [pc, #200]	@ (800ba08 <_printf_i+0x238>)
 800b93e:	2778      	movs	r7, #120	@ 0x78
 800b940:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b944:	6823      	ldr	r3, [r4, #0]
 800b946:	6831      	ldr	r1, [r6, #0]
 800b948:	061f      	lsls	r7, r3, #24
 800b94a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b94e:	d402      	bmi.n	800b956 <_printf_i+0x186>
 800b950:	065f      	lsls	r7, r3, #25
 800b952:	bf48      	it	mi
 800b954:	b2ad      	uxthmi	r5, r5
 800b956:	6031      	str	r1, [r6, #0]
 800b958:	07d9      	lsls	r1, r3, #31
 800b95a:	bf44      	itt	mi
 800b95c:	f043 0320 	orrmi.w	r3, r3, #32
 800b960:	6023      	strmi	r3, [r4, #0]
 800b962:	b11d      	cbz	r5, 800b96c <_printf_i+0x19c>
 800b964:	2310      	movs	r3, #16
 800b966:	e7ad      	b.n	800b8c4 <_printf_i+0xf4>
 800b968:	4826      	ldr	r0, [pc, #152]	@ (800ba04 <_printf_i+0x234>)
 800b96a:	e7e9      	b.n	800b940 <_printf_i+0x170>
 800b96c:	6823      	ldr	r3, [r4, #0]
 800b96e:	f023 0320 	bic.w	r3, r3, #32
 800b972:	6023      	str	r3, [r4, #0]
 800b974:	e7f6      	b.n	800b964 <_printf_i+0x194>
 800b976:	4616      	mov	r6, r2
 800b978:	e7bd      	b.n	800b8f6 <_printf_i+0x126>
 800b97a:	6833      	ldr	r3, [r6, #0]
 800b97c:	6825      	ldr	r5, [r4, #0]
 800b97e:	6961      	ldr	r1, [r4, #20]
 800b980:	1d18      	adds	r0, r3, #4
 800b982:	6030      	str	r0, [r6, #0]
 800b984:	062e      	lsls	r6, r5, #24
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	d501      	bpl.n	800b98e <_printf_i+0x1be>
 800b98a:	6019      	str	r1, [r3, #0]
 800b98c:	e002      	b.n	800b994 <_printf_i+0x1c4>
 800b98e:	0668      	lsls	r0, r5, #25
 800b990:	d5fb      	bpl.n	800b98a <_printf_i+0x1ba>
 800b992:	8019      	strh	r1, [r3, #0]
 800b994:	2300      	movs	r3, #0
 800b996:	6123      	str	r3, [r4, #16]
 800b998:	4616      	mov	r6, r2
 800b99a:	e7bc      	b.n	800b916 <_printf_i+0x146>
 800b99c:	6833      	ldr	r3, [r6, #0]
 800b99e:	1d1a      	adds	r2, r3, #4
 800b9a0:	6032      	str	r2, [r6, #0]
 800b9a2:	681e      	ldr	r6, [r3, #0]
 800b9a4:	6862      	ldr	r2, [r4, #4]
 800b9a6:	2100      	movs	r1, #0
 800b9a8:	4630      	mov	r0, r6
 800b9aa:	f7f4 fc39 	bl	8000220 <memchr>
 800b9ae:	b108      	cbz	r0, 800b9b4 <_printf_i+0x1e4>
 800b9b0:	1b80      	subs	r0, r0, r6
 800b9b2:	6060      	str	r0, [r4, #4]
 800b9b4:	6863      	ldr	r3, [r4, #4]
 800b9b6:	6123      	str	r3, [r4, #16]
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9be:	e7aa      	b.n	800b916 <_printf_i+0x146>
 800b9c0:	6923      	ldr	r3, [r4, #16]
 800b9c2:	4632      	mov	r2, r6
 800b9c4:	4649      	mov	r1, r9
 800b9c6:	4640      	mov	r0, r8
 800b9c8:	47d0      	blx	sl
 800b9ca:	3001      	adds	r0, #1
 800b9cc:	d0ad      	beq.n	800b92a <_printf_i+0x15a>
 800b9ce:	6823      	ldr	r3, [r4, #0]
 800b9d0:	079b      	lsls	r3, r3, #30
 800b9d2:	d413      	bmi.n	800b9fc <_printf_i+0x22c>
 800b9d4:	68e0      	ldr	r0, [r4, #12]
 800b9d6:	9b03      	ldr	r3, [sp, #12]
 800b9d8:	4298      	cmp	r0, r3
 800b9da:	bfb8      	it	lt
 800b9dc:	4618      	movlt	r0, r3
 800b9de:	e7a6      	b.n	800b92e <_printf_i+0x15e>
 800b9e0:	2301      	movs	r3, #1
 800b9e2:	4632      	mov	r2, r6
 800b9e4:	4649      	mov	r1, r9
 800b9e6:	4640      	mov	r0, r8
 800b9e8:	47d0      	blx	sl
 800b9ea:	3001      	adds	r0, #1
 800b9ec:	d09d      	beq.n	800b92a <_printf_i+0x15a>
 800b9ee:	3501      	adds	r5, #1
 800b9f0:	68e3      	ldr	r3, [r4, #12]
 800b9f2:	9903      	ldr	r1, [sp, #12]
 800b9f4:	1a5b      	subs	r3, r3, r1
 800b9f6:	42ab      	cmp	r3, r5
 800b9f8:	dcf2      	bgt.n	800b9e0 <_printf_i+0x210>
 800b9fa:	e7eb      	b.n	800b9d4 <_printf_i+0x204>
 800b9fc:	2500      	movs	r5, #0
 800b9fe:	f104 0619 	add.w	r6, r4, #25
 800ba02:	e7f5      	b.n	800b9f0 <_printf_i+0x220>
 800ba04:	0800dc92 	.word	0x0800dc92
 800ba08:	0800dca3 	.word	0x0800dca3

0800ba0c <std>:
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	b510      	push	{r4, lr}
 800ba10:	4604      	mov	r4, r0
 800ba12:	e9c0 3300 	strd	r3, r3, [r0]
 800ba16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ba1a:	6083      	str	r3, [r0, #8]
 800ba1c:	8181      	strh	r1, [r0, #12]
 800ba1e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ba20:	81c2      	strh	r2, [r0, #14]
 800ba22:	6183      	str	r3, [r0, #24]
 800ba24:	4619      	mov	r1, r3
 800ba26:	2208      	movs	r2, #8
 800ba28:	305c      	adds	r0, #92	@ 0x5c
 800ba2a:	f000 fa0b 	bl	800be44 <memset>
 800ba2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ba64 <std+0x58>)
 800ba30:	6263      	str	r3, [r4, #36]	@ 0x24
 800ba32:	4b0d      	ldr	r3, [pc, #52]	@ (800ba68 <std+0x5c>)
 800ba34:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ba36:	4b0d      	ldr	r3, [pc, #52]	@ (800ba6c <std+0x60>)
 800ba38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ba3a:	4b0d      	ldr	r3, [pc, #52]	@ (800ba70 <std+0x64>)
 800ba3c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ba3e:	4b0d      	ldr	r3, [pc, #52]	@ (800ba74 <std+0x68>)
 800ba40:	6224      	str	r4, [r4, #32]
 800ba42:	429c      	cmp	r4, r3
 800ba44:	d006      	beq.n	800ba54 <std+0x48>
 800ba46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ba4a:	4294      	cmp	r4, r2
 800ba4c:	d002      	beq.n	800ba54 <std+0x48>
 800ba4e:	33d0      	adds	r3, #208	@ 0xd0
 800ba50:	429c      	cmp	r4, r3
 800ba52:	d105      	bne.n	800ba60 <std+0x54>
 800ba54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ba58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba5c:	f000 ba7e 	b.w	800bf5c <__retarget_lock_init_recursive>
 800ba60:	bd10      	pop	{r4, pc}
 800ba62:	bf00      	nop
 800ba64:	0800bc95 	.word	0x0800bc95
 800ba68:	0800bcb7 	.word	0x0800bcb7
 800ba6c:	0800bcef 	.word	0x0800bcef
 800ba70:	0800bd13 	.word	0x0800bd13
 800ba74:	20001de8 	.word	0x20001de8

0800ba78 <stdio_exit_handler>:
 800ba78:	4a02      	ldr	r2, [pc, #8]	@ (800ba84 <stdio_exit_handler+0xc>)
 800ba7a:	4903      	ldr	r1, [pc, #12]	@ (800ba88 <stdio_exit_handler+0x10>)
 800ba7c:	4803      	ldr	r0, [pc, #12]	@ (800ba8c <stdio_exit_handler+0x14>)
 800ba7e:	f000 b87b 	b.w	800bb78 <_fwalk_sglue>
 800ba82:	bf00      	nop
 800ba84:	20000124 	.word	0x20000124
 800ba88:	0800d735 	.word	0x0800d735
 800ba8c:	20000134 	.word	0x20000134

0800ba90 <cleanup_stdio>:
 800ba90:	6841      	ldr	r1, [r0, #4]
 800ba92:	4b0c      	ldr	r3, [pc, #48]	@ (800bac4 <cleanup_stdio+0x34>)
 800ba94:	4299      	cmp	r1, r3
 800ba96:	b510      	push	{r4, lr}
 800ba98:	4604      	mov	r4, r0
 800ba9a:	d001      	beq.n	800baa0 <cleanup_stdio+0x10>
 800ba9c:	f001 fe4a 	bl	800d734 <_fflush_r>
 800baa0:	68a1      	ldr	r1, [r4, #8]
 800baa2:	4b09      	ldr	r3, [pc, #36]	@ (800bac8 <cleanup_stdio+0x38>)
 800baa4:	4299      	cmp	r1, r3
 800baa6:	d002      	beq.n	800baae <cleanup_stdio+0x1e>
 800baa8:	4620      	mov	r0, r4
 800baaa:	f001 fe43 	bl	800d734 <_fflush_r>
 800baae:	68e1      	ldr	r1, [r4, #12]
 800bab0:	4b06      	ldr	r3, [pc, #24]	@ (800bacc <cleanup_stdio+0x3c>)
 800bab2:	4299      	cmp	r1, r3
 800bab4:	d004      	beq.n	800bac0 <cleanup_stdio+0x30>
 800bab6:	4620      	mov	r0, r4
 800bab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800babc:	f001 be3a 	b.w	800d734 <_fflush_r>
 800bac0:	bd10      	pop	{r4, pc}
 800bac2:	bf00      	nop
 800bac4:	20001de8 	.word	0x20001de8
 800bac8:	20001e50 	.word	0x20001e50
 800bacc:	20001eb8 	.word	0x20001eb8

0800bad0 <global_stdio_init.part.0>:
 800bad0:	b510      	push	{r4, lr}
 800bad2:	4b0b      	ldr	r3, [pc, #44]	@ (800bb00 <global_stdio_init.part.0+0x30>)
 800bad4:	4c0b      	ldr	r4, [pc, #44]	@ (800bb04 <global_stdio_init.part.0+0x34>)
 800bad6:	4a0c      	ldr	r2, [pc, #48]	@ (800bb08 <global_stdio_init.part.0+0x38>)
 800bad8:	601a      	str	r2, [r3, #0]
 800bada:	4620      	mov	r0, r4
 800badc:	2200      	movs	r2, #0
 800bade:	2104      	movs	r1, #4
 800bae0:	f7ff ff94 	bl	800ba0c <std>
 800bae4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bae8:	2201      	movs	r2, #1
 800baea:	2109      	movs	r1, #9
 800baec:	f7ff ff8e 	bl	800ba0c <std>
 800baf0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800baf4:	2202      	movs	r2, #2
 800baf6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bafa:	2112      	movs	r1, #18
 800bafc:	f7ff bf86 	b.w	800ba0c <std>
 800bb00:	20001f20 	.word	0x20001f20
 800bb04:	20001de8 	.word	0x20001de8
 800bb08:	0800ba79 	.word	0x0800ba79

0800bb0c <__sfp_lock_acquire>:
 800bb0c:	4801      	ldr	r0, [pc, #4]	@ (800bb14 <__sfp_lock_acquire+0x8>)
 800bb0e:	f000 ba26 	b.w	800bf5e <__retarget_lock_acquire_recursive>
 800bb12:	bf00      	nop
 800bb14:	20001f29 	.word	0x20001f29

0800bb18 <__sfp_lock_release>:
 800bb18:	4801      	ldr	r0, [pc, #4]	@ (800bb20 <__sfp_lock_release+0x8>)
 800bb1a:	f000 ba21 	b.w	800bf60 <__retarget_lock_release_recursive>
 800bb1e:	bf00      	nop
 800bb20:	20001f29 	.word	0x20001f29

0800bb24 <__sinit>:
 800bb24:	b510      	push	{r4, lr}
 800bb26:	4604      	mov	r4, r0
 800bb28:	f7ff fff0 	bl	800bb0c <__sfp_lock_acquire>
 800bb2c:	6a23      	ldr	r3, [r4, #32]
 800bb2e:	b11b      	cbz	r3, 800bb38 <__sinit+0x14>
 800bb30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb34:	f7ff bff0 	b.w	800bb18 <__sfp_lock_release>
 800bb38:	4b04      	ldr	r3, [pc, #16]	@ (800bb4c <__sinit+0x28>)
 800bb3a:	6223      	str	r3, [r4, #32]
 800bb3c:	4b04      	ldr	r3, [pc, #16]	@ (800bb50 <__sinit+0x2c>)
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d1f5      	bne.n	800bb30 <__sinit+0xc>
 800bb44:	f7ff ffc4 	bl	800bad0 <global_stdio_init.part.0>
 800bb48:	e7f2      	b.n	800bb30 <__sinit+0xc>
 800bb4a:	bf00      	nop
 800bb4c:	0800ba91 	.word	0x0800ba91
 800bb50:	20001f20 	.word	0x20001f20

0800bb54 <fiprintf>:
 800bb54:	b40e      	push	{r1, r2, r3}
 800bb56:	b503      	push	{r0, r1, lr}
 800bb58:	4601      	mov	r1, r0
 800bb5a:	ab03      	add	r3, sp, #12
 800bb5c:	4805      	ldr	r0, [pc, #20]	@ (800bb74 <fiprintf+0x20>)
 800bb5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb62:	6800      	ldr	r0, [r0, #0]
 800bb64:	9301      	str	r3, [sp, #4]
 800bb66:	f001 fc49 	bl	800d3fc <_vfiprintf_r>
 800bb6a:	b002      	add	sp, #8
 800bb6c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb70:	b003      	add	sp, #12
 800bb72:	4770      	bx	lr
 800bb74:	20000130 	.word	0x20000130

0800bb78 <_fwalk_sglue>:
 800bb78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb7c:	4607      	mov	r7, r0
 800bb7e:	4688      	mov	r8, r1
 800bb80:	4614      	mov	r4, r2
 800bb82:	2600      	movs	r6, #0
 800bb84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bb88:	f1b9 0901 	subs.w	r9, r9, #1
 800bb8c:	d505      	bpl.n	800bb9a <_fwalk_sglue+0x22>
 800bb8e:	6824      	ldr	r4, [r4, #0]
 800bb90:	2c00      	cmp	r4, #0
 800bb92:	d1f7      	bne.n	800bb84 <_fwalk_sglue+0xc>
 800bb94:	4630      	mov	r0, r6
 800bb96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb9a:	89ab      	ldrh	r3, [r5, #12]
 800bb9c:	2b01      	cmp	r3, #1
 800bb9e:	d907      	bls.n	800bbb0 <_fwalk_sglue+0x38>
 800bba0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bba4:	3301      	adds	r3, #1
 800bba6:	d003      	beq.n	800bbb0 <_fwalk_sglue+0x38>
 800bba8:	4629      	mov	r1, r5
 800bbaa:	4638      	mov	r0, r7
 800bbac:	47c0      	blx	r8
 800bbae:	4306      	orrs	r6, r0
 800bbb0:	3568      	adds	r5, #104	@ 0x68
 800bbb2:	e7e9      	b.n	800bb88 <_fwalk_sglue+0x10>

0800bbb4 <iprintf>:
 800bbb4:	b40f      	push	{r0, r1, r2, r3}
 800bbb6:	b507      	push	{r0, r1, r2, lr}
 800bbb8:	4906      	ldr	r1, [pc, #24]	@ (800bbd4 <iprintf+0x20>)
 800bbba:	ab04      	add	r3, sp, #16
 800bbbc:	6808      	ldr	r0, [r1, #0]
 800bbbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbc2:	6881      	ldr	r1, [r0, #8]
 800bbc4:	9301      	str	r3, [sp, #4]
 800bbc6:	f001 fc19 	bl	800d3fc <_vfiprintf_r>
 800bbca:	b003      	add	sp, #12
 800bbcc:	f85d eb04 	ldr.w	lr, [sp], #4
 800bbd0:	b004      	add	sp, #16
 800bbd2:	4770      	bx	lr
 800bbd4:	20000130 	.word	0x20000130

0800bbd8 <_puts_r>:
 800bbd8:	6a03      	ldr	r3, [r0, #32]
 800bbda:	b570      	push	{r4, r5, r6, lr}
 800bbdc:	6884      	ldr	r4, [r0, #8]
 800bbde:	4605      	mov	r5, r0
 800bbe0:	460e      	mov	r6, r1
 800bbe2:	b90b      	cbnz	r3, 800bbe8 <_puts_r+0x10>
 800bbe4:	f7ff ff9e 	bl	800bb24 <__sinit>
 800bbe8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bbea:	07db      	lsls	r3, r3, #31
 800bbec:	d405      	bmi.n	800bbfa <_puts_r+0x22>
 800bbee:	89a3      	ldrh	r3, [r4, #12]
 800bbf0:	0598      	lsls	r0, r3, #22
 800bbf2:	d402      	bmi.n	800bbfa <_puts_r+0x22>
 800bbf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bbf6:	f000 f9b2 	bl	800bf5e <__retarget_lock_acquire_recursive>
 800bbfa:	89a3      	ldrh	r3, [r4, #12]
 800bbfc:	0719      	lsls	r1, r3, #28
 800bbfe:	d502      	bpl.n	800bc06 <_puts_r+0x2e>
 800bc00:	6923      	ldr	r3, [r4, #16]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d135      	bne.n	800bc72 <_puts_r+0x9a>
 800bc06:	4621      	mov	r1, r4
 800bc08:	4628      	mov	r0, r5
 800bc0a:	f000 f8c5 	bl	800bd98 <__swsetup_r>
 800bc0e:	b380      	cbz	r0, 800bc72 <_puts_r+0x9a>
 800bc10:	f04f 35ff 	mov.w	r5, #4294967295
 800bc14:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bc16:	07da      	lsls	r2, r3, #31
 800bc18:	d405      	bmi.n	800bc26 <_puts_r+0x4e>
 800bc1a:	89a3      	ldrh	r3, [r4, #12]
 800bc1c:	059b      	lsls	r3, r3, #22
 800bc1e:	d402      	bmi.n	800bc26 <_puts_r+0x4e>
 800bc20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc22:	f000 f99d 	bl	800bf60 <__retarget_lock_release_recursive>
 800bc26:	4628      	mov	r0, r5
 800bc28:	bd70      	pop	{r4, r5, r6, pc}
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	da04      	bge.n	800bc38 <_puts_r+0x60>
 800bc2e:	69a2      	ldr	r2, [r4, #24]
 800bc30:	429a      	cmp	r2, r3
 800bc32:	dc17      	bgt.n	800bc64 <_puts_r+0x8c>
 800bc34:	290a      	cmp	r1, #10
 800bc36:	d015      	beq.n	800bc64 <_puts_r+0x8c>
 800bc38:	6823      	ldr	r3, [r4, #0]
 800bc3a:	1c5a      	adds	r2, r3, #1
 800bc3c:	6022      	str	r2, [r4, #0]
 800bc3e:	7019      	strb	r1, [r3, #0]
 800bc40:	68a3      	ldr	r3, [r4, #8]
 800bc42:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bc46:	3b01      	subs	r3, #1
 800bc48:	60a3      	str	r3, [r4, #8]
 800bc4a:	2900      	cmp	r1, #0
 800bc4c:	d1ed      	bne.n	800bc2a <_puts_r+0x52>
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	da11      	bge.n	800bc76 <_puts_r+0x9e>
 800bc52:	4622      	mov	r2, r4
 800bc54:	210a      	movs	r1, #10
 800bc56:	4628      	mov	r0, r5
 800bc58:	f000 f85f 	bl	800bd1a <__swbuf_r>
 800bc5c:	3001      	adds	r0, #1
 800bc5e:	d0d7      	beq.n	800bc10 <_puts_r+0x38>
 800bc60:	250a      	movs	r5, #10
 800bc62:	e7d7      	b.n	800bc14 <_puts_r+0x3c>
 800bc64:	4622      	mov	r2, r4
 800bc66:	4628      	mov	r0, r5
 800bc68:	f000 f857 	bl	800bd1a <__swbuf_r>
 800bc6c:	3001      	adds	r0, #1
 800bc6e:	d1e7      	bne.n	800bc40 <_puts_r+0x68>
 800bc70:	e7ce      	b.n	800bc10 <_puts_r+0x38>
 800bc72:	3e01      	subs	r6, #1
 800bc74:	e7e4      	b.n	800bc40 <_puts_r+0x68>
 800bc76:	6823      	ldr	r3, [r4, #0]
 800bc78:	1c5a      	adds	r2, r3, #1
 800bc7a:	6022      	str	r2, [r4, #0]
 800bc7c:	220a      	movs	r2, #10
 800bc7e:	701a      	strb	r2, [r3, #0]
 800bc80:	e7ee      	b.n	800bc60 <_puts_r+0x88>
	...

0800bc84 <puts>:
 800bc84:	4b02      	ldr	r3, [pc, #8]	@ (800bc90 <puts+0xc>)
 800bc86:	4601      	mov	r1, r0
 800bc88:	6818      	ldr	r0, [r3, #0]
 800bc8a:	f7ff bfa5 	b.w	800bbd8 <_puts_r>
 800bc8e:	bf00      	nop
 800bc90:	20000130 	.word	0x20000130

0800bc94 <__sread>:
 800bc94:	b510      	push	{r4, lr}
 800bc96:	460c      	mov	r4, r1
 800bc98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc9c:	f000 f900 	bl	800bea0 <_read_r>
 800bca0:	2800      	cmp	r0, #0
 800bca2:	bfab      	itete	ge
 800bca4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bca6:	89a3      	ldrhlt	r3, [r4, #12]
 800bca8:	181b      	addge	r3, r3, r0
 800bcaa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bcae:	bfac      	ite	ge
 800bcb0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bcb2:	81a3      	strhlt	r3, [r4, #12]
 800bcb4:	bd10      	pop	{r4, pc}

0800bcb6 <__swrite>:
 800bcb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcba:	461f      	mov	r7, r3
 800bcbc:	898b      	ldrh	r3, [r1, #12]
 800bcbe:	05db      	lsls	r3, r3, #23
 800bcc0:	4605      	mov	r5, r0
 800bcc2:	460c      	mov	r4, r1
 800bcc4:	4616      	mov	r6, r2
 800bcc6:	d505      	bpl.n	800bcd4 <__swrite+0x1e>
 800bcc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bccc:	2302      	movs	r3, #2
 800bcce:	2200      	movs	r2, #0
 800bcd0:	f000 f8d4 	bl	800be7c <_lseek_r>
 800bcd4:	89a3      	ldrh	r3, [r4, #12]
 800bcd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bcda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bcde:	81a3      	strh	r3, [r4, #12]
 800bce0:	4632      	mov	r2, r6
 800bce2:	463b      	mov	r3, r7
 800bce4:	4628      	mov	r0, r5
 800bce6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bcea:	f000 b8fb 	b.w	800bee4 <_write_r>

0800bcee <__sseek>:
 800bcee:	b510      	push	{r4, lr}
 800bcf0:	460c      	mov	r4, r1
 800bcf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcf6:	f000 f8c1 	bl	800be7c <_lseek_r>
 800bcfa:	1c43      	adds	r3, r0, #1
 800bcfc:	89a3      	ldrh	r3, [r4, #12]
 800bcfe:	bf15      	itete	ne
 800bd00:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bd02:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bd06:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bd0a:	81a3      	strheq	r3, [r4, #12]
 800bd0c:	bf18      	it	ne
 800bd0e:	81a3      	strhne	r3, [r4, #12]
 800bd10:	bd10      	pop	{r4, pc}

0800bd12 <__sclose>:
 800bd12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd16:	f000 b8a1 	b.w	800be5c <_close_r>

0800bd1a <__swbuf_r>:
 800bd1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd1c:	460e      	mov	r6, r1
 800bd1e:	4614      	mov	r4, r2
 800bd20:	4605      	mov	r5, r0
 800bd22:	b118      	cbz	r0, 800bd2c <__swbuf_r+0x12>
 800bd24:	6a03      	ldr	r3, [r0, #32]
 800bd26:	b90b      	cbnz	r3, 800bd2c <__swbuf_r+0x12>
 800bd28:	f7ff fefc 	bl	800bb24 <__sinit>
 800bd2c:	69a3      	ldr	r3, [r4, #24]
 800bd2e:	60a3      	str	r3, [r4, #8]
 800bd30:	89a3      	ldrh	r3, [r4, #12]
 800bd32:	071a      	lsls	r2, r3, #28
 800bd34:	d501      	bpl.n	800bd3a <__swbuf_r+0x20>
 800bd36:	6923      	ldr	r3, [r4, #16]
 800bd38:	b943      	cbnz	r3, 800bd4c <__swbuf_r+0x32>
 800bd3a:	4621      	mov	r1, r4
 800bd3c:	4628      	mov	r0, r5
 800bd3e:	f000 f82b 	bl	800bd98 <__swsetup_r>
 800bd42:	b118      	cbz	r0, 800bd4c <__swbuf_r+0x32>
 800bd44:	f04f 37ff 	mov.w	r7, #4294967295
 800bd48:	4638      	mov	r0, r7
 800bd4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd4c:	6823      	ldr	r3, [r4, #0]
 800bd4e:	6922      	ldr	r2, [r4, #16]
 800bd50:	1a98      	subs	r0, r3, r2
 800bd52:	6963      	ldr	r3, [r4, #20]
 800bd54:	b2f6      	uxtb	r6, r6
 800bd56:	4283      	cmp	r3, r0
 800bd58:	4637      	mov	r7, r6
 800bd5a:	dc05      	bgt.n	800bd68 <__swbuf_r+0x4e>
 800bd5c:	4621      	mov	r1, r4
 800bd5e:	4628      	mov	r0, r5
 800bd60:	f001 fce8 	bl	800d734 <_fflush_r>
 800bd64:	2800      	cmp	r0, #0
 800bd66:	d1ed      	bne.n	800bd44 <__swbuf_r+0x2a>
 800bd68:	68a3      	ldr	r3, [r4, #8]
 800bd6a:	3b01      	subs	r3, #1
 800bd6c:	60a3      	str	r3, [r4, #8]
 800bd6e:	6823      	ldr	r3, [r4, #0]
 800bd70:	1c5a      	adds	r2, r3, #1
 800bd72:	6022      	str	r2, [r4, #0]
 800bd74:	701e      	strb	r6, [r3, #0]
 800bd76:	6962      	ldr	r2, [r4, #20]
 800bd78:	1c43      	adds	r3, r0, #1
 800bd7a:	429a      	cmp	r2, r3
 800bd7c:	d004      	beq.n	800bd88 <__swbuf_r+0x6e>
 800bd7e:	89a3      	ldrh	r3, [r4, #12]
 800bd80:	07db      	lsls	r3, r3, #31
 800bd82:	d5e1      	bpl.n	800bd48 <__swbuf_r+0x2e>
 800bd84:	2e0a      	cmp	r6, #10
 800bd86:	d1df      	bne.n	800bd48 <__swbuf_r+0x2e>
 800bd88:	4621      	mov	r1, r4
 800bd8a:	4628      	mov	r0, r5
 800bd8c:	f001 fcd2 	bl	800d734 <_fflush_r>
 800bd90:	2800      	cmp	r0, #0
 800bd92:	d0d9      	beq.n	800bd48 <__swbuf_r+0x2e>
 800bd94:	e7d6      	b.n	800bd44 <__swbuf_r+0x2a>
	...

0800bd98 <__swsetup_r>:
 800bd98:	b538      	push	{r3, r4, r5, lr}
 800bd9a:	4b29      	ldr	r3, [pc, #164]	@ (800be40 <__swsetup_r+0xa8>)
 800bd9c:	4605      	mov	r5, r0
 800bd9e:	6818      	ldr	r0, [r3, #0]
 800bda0:	460c      	mov	r4, r1
 800bda2:	b118      	cbz	r0, 800bdac <__swsetup_r+0x14>
 800bda4:	6a03      	ldr	r3, [r0, #32]
 800bda6:	b90b      	cbnz	r3, 800bdac <__swsetup_r+0x14>
 800bda8:	f7ff febc 	bl	800bb24 <__sinit>
 800bdac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdb0:	0719      	lsls	r1, r3, #28
 800bdb2:	d422      	bmi.n	800bdfa <__swsetup_r+0x62>
 800bdb4:	06da      	lsls	r2, r3, #27
 800bdb6:	d407      	bmi.n	800bdc8 <__swsetup_r+0x30>
 800bdb8:	2209      	movs	r2, #9
 800bdba:	602a      	str	r2, [r5, #0]
 800bdbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bdc0:	81a3      	strh	r3, [r4, #12]
 800bdc2:	f04f 30ff 	mov.w	r0, #4294967295
 800bdc6:	e033      	b.n	800be30 <__swsetup_r+0x98>
 800bdc8:	0758      	lsls	r0, r3, #29
 800bdca:	d512      	bpl.n	800bdf2 <__swsetup_r+0x5a>
 800bdcc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bdce:	b141      	cbz	r1, 800bde2 <__swsetup_r+0x4a>
 800bdd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bdd4:	4299      	cmp	r1, r3
 800bdd6:	d002      	beq.n	800bdde <__swsetup_r+0x46>
 800bdd8:	4628      	mov	r0, r5
 800bdda:	f000 ff21 	bl	800cc20 <_free_r>
 800bdde:	2300      	movs	r3, #0
 800bde0:	6363      	str	r3, [r4, #52]	@ 0x34
 800bde2:	89a3      	ldrh	r3, [r4, #12]
 800bde4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bde8:	81a3      	strh	r3, [r4, #12]
 800bdea:	2300      	movs	r3, #0
 800bdec:	6063      	str	r3, [r4, #4]
 800bdee:	6923      	ldr	r3, [r4, #16]
 800bdf0:	6023      	str	r3, [r4, #0]
 800bdf2:	89a3      	ldrh	r3, [r4, #12]
 800bdf4:	f043 0308 	orr.w	r3, r3, #8
 800bdf8:	81a3      	strh	r3, [r4, #12]
 800bdfa:	6923      	ldr	r3, [r4, #16]
 800bdfc:	b94b      	cbnz	r3, 800be12 <__swsetup_r+0x7a>
 800bdfe:	89a3      	ldrh	r3, [r4, #12]
 800be00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800be04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be08:	d003      	beq.n	800be12 <__swsetup_r+0x7a>
 800be0a:	4621      	mov	r1, r4
 800be0c:	4628      	mov	r0, r5
 800be0e:	f001 fcdf 	bl	800d7d0 <__smakebuf_r>
 800be12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be16:	f013 0201 	ands.w	r2, r3, #1
 800be1a:	d00a      	beq.n	800be32 <__swsetup_r+0x9a>
 800be1c:	2200      	movs	r2, #0
 800be1e:	60a2      	str	r2, [r4, #8]
 800be20:	6962      	ldr	r2, [r4, #20]
 800be22:	4252      	negs	r2, r2
 800be24:	61a2      	str	r2, [r4, #24]
 800be26:	6922      	ldr	r2, [r4, #16]
 800be28:	b942      	cbnz	r2, 800be3c <__swsetup_r+0xa4>
 800be2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800be2e:	d1c5      	bne.n	800bdbc <__swsetup_r+0x24>
 800be30:	bd38      	pop	{r3, r4, r5, pc}
 800be32:	0799      	lsls	r1, r3, #30
 800be34:	bf58      	it	pl
 800be36:	6962      	ldrpl	r2, [r4, #20]
 800be38:	60a2      	str	r2, [r4, #8]
 800be3a:	e7f4      	b.n	800be26 <__swsetup_r+0x8e>
 800be3c:	2000      	movs	r0, #0
 800be3e:	e7f7      	b.n	800be30 <__swsetup_r+0x98>
 800be40:	20000130 	.word	0x20000130

0800be44 <memset>:
 800be44:	4402      	add	r2, r0
 800be46:	4603      	mov	r3, r0
 800be48:	4293      	cmp	r3, r2
 800be4a:	d100      	bne.n	800be4e <memset+0xa>
 800be4c:	4770      	bx	lr
 800be4e:	f803 1b01 	strb.w	r1, [r3], #1
 800be52:	e7f9      	b.n	800be48 <memset+0x4>

0800be54 <_localeconv_r>:
 800be54:	4800      	ldr	r0, [pc, #0]	@ (800be58 <_localeconv_r+0x4>)
 800be56:	4770      	bx	lr
 800be58:	20000270 	.word	0x20000270

0800be5c <_close_r>:
 800be5c:	b538      	push	{r3, r4, r5, lr}
 800be5e:	4d06      	ldr	r5, [pc, #24]	@ (800be78 <_close_r+0x1c>)
 800be60:	2300      	movs	r3, #0
 800be62:	4604      	mov	r4, r0
 800be64:	4608      	mov	r0, r1
 800be66:	602b      	str	r3, [r5, #0]
 800be68:	f7f7 f900 	bl	800306c <_close>
 800be6c:	1c43      	adds	r3, r0, #1
 800be6e:	d102      	bne.n	800be76 <_close_r+0x1a>
 800be70:	682b      	ldr	r3, [r5, #0]
 800be72:	b103      	cbz	r3, 800be76 <_close_r+0x1a>
 800be74:	6023      	str	r3, [r4, #0]
 800be76:	bd38      	pop	{r3, r4, r5, pc}
 800be78:	20001f24 	.word	0x20001f24

0800be7c <_lseek_r>:
 800be7c:	b538      	push	{r3, r4, r5, lr}
 800be7e:	4d07      	ldr	r5, [pc, #28]	@ (800be9c <_lseek_r+0x20>)
 800be80:	4604      	mov	r4, r0
 800be82:	4608      	mov	r0, r1
 800be84:	4611      	mov	r1, r2
 800be86:	2200      	movs	r2, #0
 800be88:	602a      	str	r2, [r5, #0]
 800be8a:	461a      	mov	r2, r3
 800be8c:	f7f7 f915 	bl	80030ba <_lseek>
 800be90:	1c43      	adds	r3, r0, #1
 800be92:	d102      	bne.n	800be9a <_lseek_r+0x1e>
 800be94:	682b      	ldr	r3, [r5, #0]
 800be96:	b103      	cbz	r3, 800be9a <_lseek_r+0x1e>
 800be98:	6023      	str	r3, [r4, #0]
 800be9a:	bd38      	pop	{r3, r4, r5, pc}
 800be9c:	20001f24 	.word	0x20001f24

0800bea0 <_read_r>:
 800bea0:	b538      	push	{r3, r4, r5, lr}
 800bea2:	4d07      	ldr	r5, [pc, #28]	@ (800bec0 <_read_r+0x20>)
 800bea4:	4604      	mov	r4, r0
 800bea6:	4608      	mov	r0, r1
 800bea8:	4611      	mov	r1, r2
 800beaa:	2200      	movs	r2, #0
 800beac:	602a      	str	r2, [r5, #0]
 800beae:	461a      	mov	r2, r3
 800beb0:	f7f7 f8a3 	bl	8002ffa <_read>
 800beb4:	1c43      	adds	r3, r0, #1
 800beb6:	d102      	bne.n	800bebe <_read_r+0x1e>
 800beb8:	682b      	ldr	r3, [r5, #0]
 800beba:	b103      	cbz	r3, 800bebe <_read_r+0x1e>
 800bebc:	6023      	str	r3, [r4, #0]
 800bebe:	bd38      	pop	{r3, r4, r5, pc}
 800bec0:	20001f24 	.word	0x20001f24

0800bec4 <_sbrk_r>:
 800bec4:	b538      	push	{r3, r4, r5, lr}
 800bec6:	4d06      	ldr	r5, [pc, #24]	@ (800bee0 <_sbrk_r+0x1c>)
 800bec8:	2300      	movs	r3, #0
 800beca:	4604      	mov	r4, r0
 800becc:	4608      	mov	r0, r1
 800bece:	602b      	str	r3, [r5, #0]
 800bed0:	f7f7 f900 	bl	80030d4 <_sbrk>
 800bed4:	1c43      	adds	r3, r0, #1
 800bed6:	d102      	bne.n	800bede <_sbrk_r+0x1a>
 800bed8:	682b      	ldr	r3, [r5, #0]
 800beda:	b103      	cbz	r3, 800bede <_sbrk_r+0x1a>
 800bedc:	6023      	str	r3, [r4, #0]
 800bede:	bd38      	pop	{r3, r4, r5, pc}
 800bee0:	20001f24 	.word	0x20001f24

0800bee4 <_write_r>:
 800bee4:	b538      	push	{r3, r4, r5, lr}
 800bee6:	4d07      	ldr	r5, [pc, #28]	@ (800bf04 <_write_r+0x20>)
 800bee8:	4604      	mov	r4, r0
 800beea:	4608      	mov	r0, r1
 800beec:	4611      	mov	r1, r2
 800beee:	2200      	movs	r2, #0
 800bef0:	602a      	str	r2, [r5, #0]
 800bef2:	461a      	mov	r2, r3
 800bef4:	f7f7 f89e 	bl	8003034 <_write>
 800bef8:	1c43      	adds	r3, r0, #1
 800befa:	d102      	bne.n	800bf02 <_write_r+0x1e>
 800befc:	682b      	ldr	r3, [r5, #0]
 800befe:	b103      	cbz	r3, 800bf02 <_write_r+0x1e>
 800bf00:	6023      	str	r3, [r4, #0]
 800bf02:	bd38      	pop	{r3, r4, r5, pc}
 800bf04:	20001f24 	.word	0x20001f24

0800bf08 <__errno>:
 800bf08:	4b01      	ldr	r3, [pc, #4]	@ (800bf10 <__errno+0x8>)
 800bf0a:	6818      	ldr	r0, [r3, #0]
 800bf0c:	4770      	bx	lr
 800bf0e:	bf00      	nop
 800bf10:	20000130 	.word	0x20000130

0800bf14 <__libc_init_array>:
 800bf14:	b570      	push	{r4, r5, r6, lr}
 800bf16:	4d0d      	ldr	r5, [pc, #52]	@ (800bf4c <__libc_init_array+0x38>)
 800bf18:	4c0d      	ldr	r4, [pc, #52]	@ (800bf50 <__libc_init_array+0x3c>)
 800bf1a:	1b64      	subs	r4, r4, r5
 800bf1c:	10a4      	asrs	r4, r4, #2
 800bf1e:	2600      	movs	r6, #0
 800bf20:	42a6      	cmp	r6, r4
 800bf22:	d109      	bne.n	800bf38 <__libc_init_array+0x24>
 800bf24:	4d0b      	ldr	r5, [pc, #44]	@ (800bf54 <__libc_init_array+0x40>)
 800bf26:	4c0c      	ldr	r4, [pc, #48]	@ (800bf58 <__libc_init_array+0x44>)
 800bf28:	f001 fd36 	bl	800d998 <_init>
 800bf2c:	1b64      	subs	r4, r4, r5
 800bf2e:	10a4      	asrs	r4, r4, #2
 800bf30:	2600      	movs	r6, #0
 800bf32:	42a6      	cmp	r6, r4
 800bf34:	d105      	bne.n	800bf42 <__libc_init_array+0x2e>
 800bf36:	bd70      	pop	{r4, r5, r6, pc}
 800bf38:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf3c:	4798      	blx	r3
 800bf3e:	3601      	adds	r6, #1
 800bf40:	e7ee      	b.n	800bf20 <__libc_init_array+0xc>
 800bf42:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf46:	4798      	blx	r3
 800bf48:	3601      	adds	r6, #1
 800bf4a:	e7f2      	b.n	800bf32 <__libc_init_array+0x1e>
 800bf4c:	0800dfc4 	.word	0x0800dfc4
 800bf50:	0800dfc4 	.word	0x0800dfc4
 800bf54:	0800dfc4 	.word	0x0800dfc4
 800bf58:	0800dfc8 	.word	0x0800dfc8

0800bf5c <__retarget_lock_init_recursive>:
 800bf5c:	4770      	bx	lr

0800bf5e <__retarget_lock_acquire_recursive>:
 800bf5e:	4770      	bx	lr

0800bf60 <__retarget_lock_release_recursive>:
 800bf60:	4770      	bx	lr

0800bf62 <abort>:
 800bf62:	b508      	push	{r3, lr}
 800bf64:	2006      	movs	r0, #6
 800bf66:	f001 fc97 	bl	800d898 <raise>
 800bf6a:	2001      	movs	r0, #1
 800bf6c:	f7f7 f83a 	bl	8002fe4 <_exit>

0800bf70 <quorem>:
 800bf70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf74:	6903      	ldr	r3, [r0, #16]
 800bf76:	690c      	ldr	r4, [r1, #16]
 800bf78:	42a3      	cmp	r3, r4
 800bf7a:	4607      	mov	r7, r0
 800bf7c:	db7e      	blt.n	800c07c <quorem+0x10c>
 800bf7e:	3c01      	subs	r4, #1
 800bf80:	f101 0814 	add.w	r8, r1, #20
 800bf84:	00a3      	lsls	r3, r4, #2
 800bf86:	f100 0514 	add.w	r5, r0, #20
 800bf8a:	9300      	str	r3, [sp, #0]
 800bf8c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bf90:	9301      	str	r3, [sp, #4]
 800bf92:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bf96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bf9a:	3301      	adds	r3, #1
 800bf9c:	429a      	cmp	r2, r3
 800bf9e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bfa2:	fbb2 f6f3 	udiv	r6, r2, r3
 800bfa6:	d32e      	bcc.n	800c006 <quorem+0x96>
 800bfa8:	f04f 0a00 	mov.w	sl, #0
 800bfac:	46c4      	mov	ip, r8
 800bfae:	46ae      	mov	lr, r5
 800bfb0:	46d3      	mov	fp, sl
 800bfb2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bfb6:	b298      	uxth	r0, r3
 800bfb8:	fb06 a000 	mla	r0, r6, r0, sl
 800bfbc:	0c02      	lsrs	r2, r0, #16
 800bfbe:	0c1b      	lsrs	r3, r3, #16
 800bfc0:	fb06 2303 	mla	r3, r6, r3, r2
 800bfc4:	f8de 2000 	ldr.w	r2, [lr]
 800bfc8:	b280      	uxth	r0, r0
 800bfca:	b292      	uxth	r2, r2
 800bfcc:	1a12      	subs	r2, r2, r0
 800bfce:	445a      	add	r2, fp
 800bfd0:	f8de 0000 	ldr.w	r0, [lr]
 800bfd4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bfd8:	b29b      	uxth	r3, r3
 800bfda:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bfde:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bfe2:	b292      	uxth	r2, r2
 800bfe4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bfe8:	45e1      	cmp	r9, ip
 800bfea:	f84e 2b04 	str.w	r2, [lr], #4
 800bfee:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bff2:	d2de      	bcs.n	800bfb2 <quorem+0x42>
 800bff4:	9b00      	ldr	r3, [sp, #0]
 800bff6:	58eb      	ldr	r3, [r5, r3]
 800bff8:	b92b      	cbnz	r3, 800c006 <quorem+0x96>
 800bffa:	9b01      	ldr	r3, [sp, #4]
 800bffc:	3b04      	subs	r3, #4
 800bffe:	429d      	cmp	r5, r3
 800c000:	461a      	mov	r2, r3
 800c002:	d32f      	bcc.n	800c064 <quorem+0xf4>
 800c004:	613c      	str	r4, [r7, #16]
 800c006:	4638      	mov	r0, r7
 800c008:	f001 f8c6 	bl	800d198 <__mcmp>
 800c00c:	2800      	cmp	r0, #0
 800c00e:	db25      	blt.n	800c05c <quorem+0xec>
 800c010:	4629      	mov	r1, r5
 800c012:	2000      	movs	r0, #0
 800c014:	f858 2b04 	ldr.w	r2, [r8], #4
 800c018:	f8d1 c000 	ldr.w	ip, [r1]
 800c01c:	fa1f fe82 	uxth.w	lr, r2
 800c020:	fa1f f38c 	uxth.w	r3, ip
 800c024:	eba3 030e 	sub.w	r3, r3, lr
 800c028:	4403      	add	r3, r0
 800c02a:	0c12      	lsrs	r2, r2, #16
 800c02c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c030:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c034:	b29b      	uxth	r3, r3
 800c036:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c03a:	45c1      	cmp	r9, r8
 800c03c:	f841 3b04 	str.w	r3, [r1], #4
 800c040:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c044:	d2e6      	bcs.n	800c014 <quorem+0xa4>
 800c046:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c04a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c04e:	b922      	cbnz	r2, 800c05a <quorem+0xea>
 800c050:	3b04      	subs	r3, #4
 800c052:	429d      	cmp	r5, r3
 800c054:	461a      	mov	r2, r3
 800c056:	d30b      	bcc.n	800c070 <quorem+0x100>
 800c058:	613c      	str	r4, [r7, #16]
 800c05a:	3601      	adds	r6, #1
 800c05c:	4630      	mov	r0, r6
 800c05e:	b003      	add	sp, #12
 800c060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c064:	6812      	ldr	r2, [r2, #0]
 800c066:	3b04      	subs	r3, #4
 800c068:	2a00      	cmp	r2, #0
 800c06a:	d1cb      	bne.n	800c004 <quorem+0x94>
 800c06c:	3c01      	subs	r4, #1
 800c06e:	e7c6      	b.n	800bffe <quorem+0x8e>
 800c070:	6812      	ldr	r2, [r2, #0]
 800c072:	3b04      	subs	r3, #4
 800c074:	2a00      	cmp	r2, #0
 800c076:	d1ef      	bne.n	800c058 <quorem+0xe8>
 800c078:	3c01      	subs	r4, #1
 800c07a:	e7ea      	b.n	800c052 <quorem+0xe2>
 800c07c:	2000      	movs	r0, #0
 800c07e:	e7ee      	b.n	800c05e <quorem+0xee>

0800c080 <_dtoa_r>:
 800c080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c084:	69c7      	ldr	r7, [r0, #28]
 800c086:	b097      	sub	sp, #92	@ 0x5c
 800c088:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c08c:	ec55 4b10 	vmov	r4, r5, d0
 800c090:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c092:	9107      	str	r1, [sp, #28]
 800c094:	4681      	mov	r9, r0
 800c096:	920c      	str	r2, [sp, #48]	@ 0x30
 800c098:	9311      	str	r3, [sp, #68]	@ 0x44
 800c09a:	b97f      	cbnz	r7, 800c0bc <_dtoa_r+0x3c>
 800c09c:	2010      	movs	r0, #16
 800c09e:	f7fe ffa1 	bl	800afe4 <malloc>
 800c0a2:	4602      	mov	r2, r0
 800c0a4:	f8c9 001c 	str.w	r0, [r9, #28]
 800c0a8:	b920      	cbnz	r0, 800c0b4 <_dtoa_r+0x34>
 800c0aa:	4ba9      	ldr	r3, [pc, #676]	@ (800c350 <_dtoa_r+0x2d0>)
 800c0ac:	21ef      	movs	r1, #239	@ 0xef
 800c0ae:	48a9      	ldr	r0, [pc, #676]	@ (800c354 <_dtoa_r+0x2d4>)
 800c0b0:	f7fe ff7a 	bl	800afa8 <__assert_func>
 800c0b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c0b8:	6007      	str	r7, [r0, #0]
 800c0ba:	60c7      	str	r7, [r0, #12]
 800c0bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c0c0:	6819      	ldr	r1, [r3, #0]
 800c0c2:	b159      	cbz	r1, 800c0dc <_dtoa_r+0x5c>
 800c0c4:	685a      	ldr	r2, [r3, #4]
 800c0c6:	604a      	str	r2, [r1, #4]
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	4093      	lsls	r3, r2
 800c0cc:	608b      	str	r3, [r1, #8]
 800c0ce:	4648      	mov	r0, r9
 800c0d0:	f000 fe30 	bl	800cd34 <_Bfree>
 800c0d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c0d8:	2200      	movs	r2, #0
 800c0da:	601a      	str	r2, [r3, #0]
 800c0dc:	1e2b      	subs	r3, r5, #0
 800c0de:	bfb9      	ittee	lt
 800c0e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c0e4:	9305      	strlt	r3, [sp, #20]
 800c0e6:	2300      	movge	r3, #0
 800c0e8:	6033      	strge	r3, [r6, #0]
 800c0ea:	9f05      	ldr	r7, [sp, #20]
 800c0ec:	4b9a      	ldr	r3, [pc, #616]	@ (800c358 <_dtoa_r+0x2d8>)
 800c0ee:	bfbc      	itt	lt
 800c0f0:	2201      	movlt	r2, #1
 800c0f2:	6032      	strlt	r2, [r6, #0]
 800c0f4:	43bb      	bics	r3, r7
 800c0f6:	d112      	bne.n	800c11e <_dtoa_r+0x9e>
 800c0f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c0fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c0fe:	6013      	str	r3, [r2, #0]
 800c100:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c104:	4323      	orrs	r3, r4
 800c106:	f000 855a 	beq.w	800cbbe <_dtoa_r+0xb3e>
 800c10a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c10c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c36c <_dtoa_r+0x2ec>
 800c110:	2b00      	cmp	r3, #0
 800c112:	f000 855c 	beq.w	800cbce <_dtoa_r+0xb4e>
 800c116:	f10a 0303 	add.w	r3, sl, #3
 800c11a:	f000 bd56 	b.w	800cbca <_dtoa_r+0xb4a>
 800c11e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c122:	2200      	movs	r2, #0
 800c124:	ec51 0b17 	vmov	r0, r1, d7
 800c128:	2300      	movs	r3, #0
 800c12a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c12e:	f7f4 fcf3 	bl	8000b18 <__aeabi_dcmpeq>
 800c132:	4680      	mov	r8, r0
 800c134:	b158      	cbz	r0, 800c14e <_dtoa_r+0xce>
 800c136:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c138:	2301      	movs	r3, #1
 800c13a:	6013      	str	r3, [r2, #0]
 800c13c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c13e:	b113      	cbz	r3, 800c146 <_dtoa_r+0xc6>
 800c140:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c142:	4b86      	ldr	r3, [pc, #536]	@ (800c35c <_dtoa_r+0x2dc>)
 800c144:	6013      	str	r3, [r2, #0]
 800c146:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c370 <_dtoa_r+0x2f0>
 800c14a:	f000 bd40 	b.w	800cbce <_dtoa_r+0xb4e>
 800c14e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c152:	aa14      	add	r2, sp, #80	@ 0x50
 800c154:	a915      	add	r1, sp, #84	@ 0x54
 800c156:	4648      	mov	r0, r9
 800c158:	f001 f8ce 	bl	800d2f8 <__d2b>
 800c15c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c160:	9002      	str	r0, [sp, #8]
 800c162:	2e00      	cmp	r6, #0
 800c164:	d078      	beq.n	800c258 <_dtoa_r+0x1d8>
 800c166:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c168:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c16c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c170:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c174:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c178:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c17c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c180:	4619      	mov	r1, r3
 800c182:	2200      	movs	r2, #0
 800c184:	4b76      	ldr	r3, [pc, #472]	@ (800c360 <_dtoa_r+0x2e0>)
 800c186:	f7f4 f8a7 	bl	80002d8 <__aeabi_dsub>
 800c18a:	a36b      	add	r3, pc, #428	@ (adr r3, 800c338 <_dtoa_r+0x2b8>)
 800c18c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c190:	f7f4 fa5a 	bl	8000648 <__aeabi_dmul>
 800c194:	a36a      	add	r3, pc, #424	@ (adr r3, 800c340 <_dtoa_r+0x2c0>)
 800c196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c19a:	f7f4 f89f 	bl	80002dc <__adddf3>
 800c19e:	4604      	mov	r4, r0
 800c1a0:	4630      	mov	r0, r6
 800c1a2:	460d      	mov	r5, r1
 800c1a4:	f7f4 f9e6 	bl	8000574 <__aeabi_i2d>
 800c1a8:	a367      	add	r3, pc, #412	@ (adr r3, 800c348 <_dtoa_r+0x2c8>)
 800c1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ae:	f7f4 fa4b 	bl	8000648 <__aeabi_dmul>
 800c1b2:	4602      	mov	r2, r0
 800c1b4:	460b      	mov	r3, r1
 800c1b6:	4620      	mov	r0, r4
 800c1b8:	4629      	mov	r1, r5
 800c1ba:	f7f4 f88f 	bl	80002dc <__adddf3>
 800c1be:	4604      	mov	r4, r0
 800c1c0:	460d      	mov	r5, r1
 800c1c2:	f7f4 fcf1 	bl	8000ba8 <__aeabi_d2iz>
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	4607      	mov	r7, r0
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	4620      	mov	r0, r4
 800c1ce:	4629      	mov	r1, r5
 800c1d0:	f7f4 fcac 	bl	8000b2c <__aeabi_dcmplt>
 800c1d4:	b140      	cbz	r0, 800c1e8 <_dtoa_r+0x168>
 800c1d6:	4638      	mov	r0, r7
 800c1d8:	f7f4 f9cc 	bl	8000574 <__aeabi_i2d>
 800c1dc:	4622      	mov	r2, r4
 800c1de:	462b      	mov	r3, r5
 800c1e0:	f7f4 fc9a 	bl	8000b18 <__aeabi_dcmpeq>
 800c1e4:	b900      	cbnz	r0, 800c1e8 <_dtoa_r+0x168>
 800c1e6:	3f01      	subs	r7, #1
 800c1e8:	2f16      	cmp	r7, #22
 800c1ea:	d852      	bhi.n	800c292 <_dtoa_r+0x212>
 800c1ec:	4b5d      	ldr	r3, [pc, #372]	@ (800c364 <_dtoa_r+0x2e4>)
 800c1ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c1fa:	f7f4 fc97 	bl	8000b2c <__aeabi_dcmplt>
 800c1fe:	2800      	cmp	r0, #0
 800c200:	d049      	beq.n	800c296 <_dtoa_r+0x216>
 800c202:	3f01      	subs	r7, #1
 800c204:	2300      	movs	r3, #0
 800c206:	9310      	str	r3, [sp, #64]	@ 0x40
 800c208:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c20a:	1b9b      	subs	r3, r3, r6
 800c20c:	1e5a      	subs	r2, r3, #1
 800c20e:	bf45      	ittet	mi
 800c210:	f1c3 0301 	rsbmi	r3, r3, #1
 800c214:	9300      	strmi	r3, [sp, #0]
 800c216:	2300      	movpl	r3, #0
 800c218:	2300      	movmi	r3, #0
 800c21a:	9206      	str	r2, [sp, #24]
 800c21c:	bf54      	ite	pl
 800c21e:	9300      	strpl	r3, [sp, #0]
 800c220:	9306      	strmi	r3, [sp, #24]
 800c222:	2f00      	cmp	r7, #0
 800c224:	db39      	blt.n	800c29a <_dtoa_r+0x21a>
 800c226:	9b06      	ldr	r3, [sp, #24]
 800c228:	970d      	str	r7, [sp, #52]	@ 0x34
 800c22a:	443b      	add	r3, r7
 800c22c:	9306      	str	r3, [sp, #24]
 800c22e:	2300      	movs	r3, #0
 800c230:	9308      	str	r3, [sp, #32]
 800c232:	9b07      	ldr	r3, [sp, #28]
 800c234:	2b09      	cmp	r3, #9
 800c236:	d863      	bhi.n	800c300 <_dtoa_r+0x280>
 800c238:	2b05      	cmp	r3, #5
 800c23a:	bfc4      	itt	gt
 800c23c:	3b04      	subgt	r3, #4
 800c23e:	9307      	strgt	r3, [sp, #28]
 800c240:	9b07      	ldr	r3, [sp, #28]
 800c242:	f1a3 0302 	sub.w	r3, r3, #2
 800c246:	bfcc      	ite	gt
 800c248:	2400      	movgt	r4, #0
 800c24a:	2401      	movle	r4, #1
 800c24c:	2b03      	cmp	r3, #3
 800c24e:	d863      	bhi.n	800c318 <_dtoa_r+0x298>
 800c250:	e8df f003 	tbb	[pc, r3]
 800c254:	2b375452 	.word	0x2b375452
 800c258:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c25c:	441e      	add	r6, r3
 800c25e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c262:	2b20      	cmp	r3, #32
 800c264:	bfc1      	itttt	gt
 800c266:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c26a:	409f      	lslgt	r7, r3
 800c26c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c270:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c274:	bfd6      	itet	le
 800c276:	f1c3 0320 	rsble	r3, r3, #32
 800c27a:	ea47 0003 	orrgt.w	r0, r7, r3
 800c27e:	fa04 f003 	lslle.w	r0, r4, r3
 800c282:	f7f4 f967 	bl	8000554 <__aeabi_ui2d>
 800c286:	2201      	movs	r2, #1
 800c288:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c28c:	3e01      	subs	r6, #1
 800c28e:	9212      	str	r2, [sp, #72]	@ 0x48
 800c290:	e776      	b.n	800c180 <_dtoa_r+0x100>
 800c292:	2301      	movs	r3, #1
 800c294:	e7b7      	b.n	800c206 <_dtoa_r+0x186>
 800c296:	9010      	str	r0, [sp, #64]	@ 0x40
 800c298:	e7b6      	b.n	800c208 <_dtoa_r+0x188>
 800c29a:	9b00      	ldr	r3, [sp, #0]
 800c29c:	1bdb      	subs	r3, r3, r7
 800c29e:	9300      	str	r3, [sp, #0]
 800c2a0:	427b      	negs	r3, r7
 800c2a2:	9308      	str	r3, [sp, #32]
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	930d      	str	r3, [sp, #52]	@ 0x34
 800c2a8:	e7c3      	b.n	800c232 <_dtoa_r+0x1b2>
 800c2aa:	2301      	movs	r3, #1
 800c2ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2b0:	eb07 0b03 	add.w	fp, r7, r3
 800c2b4:	f10b 0301 	add.w	r3, fp, #1
 800c2b8:	2b01      	cmp	r3, #1
 800c2ba:	9303      	str	r3, [sp, #12]
 800c2bc:	bfb8      	it	lt
 800c2be:	2301      	movlt	r3, #1
 800c2c0:	e006      	b.n	800c2d0 <_dtoa_r+0x250>
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	dd28      	ble.n	800c31e <_dtoa_r+0x29e>
 800c2cc:	469b      	mov	fp, r3
 800c2ce:	9303      	str	r3, [sp, #12]
 800c2d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c2d4:	2100      	movs	r1, #0
 800c2d6:	2204      	movs	r2, #4
 800c2d8:	f102 0514 	add.w	r5, r2, #20
 800c2dc:	429d      	cmp	r5, r3
 800c2de:	d926      	bls.n	800c32e <_dtoa_r+0x2ae>
 800c2e0:	6041      	str	r1, [r0, #4]
 800c2e2:	4648      	mov	r0, r9
 800c2e4:	f000 fce6 	bl	800ccb4 <_Balloc>
 800c2e8:	4682      	mov	sl, r0
 800c2ea:	2800      	cmp	r0, #0
 800c2ec:	d142      	bne.n	800c374 <_dtoa_r+0x2f4>
 800c2ee:	4b1e      	ldr	r3, [pc, #120]	@ (800c368 <_dtoa_r+0x2e8>)
 800c2f0:	4602      	mov	r2, r0
 800c2f2:	f240 11af 	movw	r1, #431	@ 0x1af
 800c2f6:	e6da      	b.n	800c0ae <_dtoa_r+0x2e>
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	e7e3      	b.n	800c2c4 <_dtoa_r+0x244>
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	e7d5      	b.n	800c2ac <_dtoa_r+0x22c>
 800c300:	2401      	movs	r4, #1
 800c302:	2300      	movs	r3, #0
 800c304:	9307      	str	r3, [sp, #28]
 800c306:	9409      	str	r4, [sp, #36]	@ 0x24
 800c308:	f04f 3bff 	mov.w	fp, #4294967295
 800c30c:	2200      	movs	r2, #0
 800c30e:	f8cd b00c 	str.w	fp, [sp, #12]
 800c312:	2312      	movs	r3, #18
 800c314:	920c      	str	r2, [sp, #48]	@ 0x30
 800c316:	e7db      	b.n	800c2d0 <_dtoa_r+0x250>
 800c318:	2301      	movs	r3, #1
 800c31a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c31c:	e7f4      	b.n	800c308 <_dtoa_r+0x288>
 800c31e:	f04f 0b01 	mov.w	fp, #1
 800c322:	f8cd b00c 	str.w	fp, [sp, #12]
 800c326:	465b      	mov	r3, fp
 800c328:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c32c:	e7d0      	b.n	800c2d0 <_dtoa_r+0x250>
 800c32e:	3101      	adds	r1, #1
 800c330:	0052      	lsls	r2, r2, #1
 800c332:	e7d1      	b.n	800c2d8 <_dtoa_r+0x258>
 800c334:	f3af 8000 	nop.w
 800c338:	636f4361 	.word	0x636f4361
 800c33c:	3fd287a7 	.word	0x3fd287a7
 800c340:	8b60c8b3 	.word	0x8b60c8b3
 800c344:	3fc68a28 	.word	0x3fc68a28
 800c348:	509f79fb 	.word	0x509f79fb
 800c34c:	3fd34413 	.word	0x3fd34413
 800c350:	0800dcc1 	.word	0x0800dcc1
 800c354:	0800dcd8 	.word	0x0800dcd8
 800c358:	7ff00000 	.word	0x7ff00000
 800c35c:	0800dc91 	.word	0x0800dc91
 800c360:	3ff80000 	.word	0x3ff80000
 800c364:	0800ddf0 	.word	0x0800ddf0
 800c368:	0800dd30 	.word	0x0800dd30
 800c36c:	0800dcbd 	.word	0x0800dcbd
 800c370:	0800dc90 	.word	0x0800dc90
 800c374:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c378:	6018      	str	r0, [r3, #0]
 800c37a:	9b03      	ldr	r3, [sp, #12]
 800c37c:	2b0e      	cmp	r3, #14
 800c37e:	f200 80a1 	bhi.w	800c4c4 <_dtoa_r+0x444>
 800c382:	2c00      	cmp	r4, #0
 800c384:	f000 809e 	beq.w	800c4c4 <_dtoa_r+0x444>
 800c388:	2f00      	cmp	r7, #0
 800c38a:	dd33      	ble.n	800c3f4 <_dtoa_r+0x374>
 800c38c:	4b9c      	ldr	r3, [pc, #624]	@ (800c600 <_dtoa_r+0x580>)
 800c38e:	f007 020f 	and.w	r2, r7, #15
 800c392:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c396:	ed93 7b00 	vldr	d7, [r3]
 800c39a:	05f8      	lsls	r0, r7, #23
 800c39c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c3a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c3a4:	d516      	bpl.n	800c3d4 <_dtoa_r+0x354>
 800c3a6:	4b97      	ldr	r3, [pc, #604]	@ (800c604 <_dtoa_r+0x584>)
 800c3a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c3ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c3b0:	f7f4 fa74 	bl	800089c <__aeabi_ddiv>
 800c3b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c3b8:	f004 040f 	and.w	r4, r4, #15
 800c3bc:	2603      	movs	r6, #3
 800c3be:	4d91      	ldr	r5, [pc, #580]	@ (800c604 <_dtoa_r+0x584>)
 800c3c0:	b954      	cbnz	r4, 800c3d8 <_dtoa_r+0x358>
 800c3c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c3c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3ca:	f7f4 fa67 	bl	800089c <__aeabi_ddiv>
 800c3ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c3d2:	e028      	b.n	800c426 <_dtoa_r+0x3a6>
 800c3d4:	2602      	movs	r6, #2
 800c3d6:	e7f2      	b.n	800c3be <_dtoa_r+0x33e>
 800c3d8:	07e1      	lsls	r1, r4, #31
 800c3da:	d508      	bpl.n	800c3ee <_dtoa_r+0x36e>
 800c3dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c3e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c3e4:	f7f4 f930 	bl	8000648 <__aeabi_dmul>
 800c3e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c3ec:	3601      	adds	r6, #1
 800c3ee:	1064      	asrs	r4, r4, #1
 800c3f0:	3508      	adds	r5, #8
 800c3f2:	e7e5      	b.n	800c3c0 <_dtoa_r+0x340>
 800c3f4:	f000 80af 	beq.w	800c556 <_dtoa_r+0x4d6>
 800c3f8:	427c      	negs	r4, r7
 800c3fa:	4b81      	ldr	r3, [pc, #516]	@ (800c600 <_dtoa_r+0x580>)
 800c3fc:	4d81      	ldr	r5, [pc, #516]	@ (800c604 <_dtoa_r+0x584>)
 800c3fe:	f004 020f 	and.w	r2, r4, #15
 800c402:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c40a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c40e:	f7f4 f91b 	bl	8000648 <__aeabi_dmul>
 800c412:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c416:	1124      	asrs	r4, r4, #4
 800c418:	2300      	movs	r3, #0
 800c41a:	2602      	movs	r6, #2
 800c41c:	2c00      	cmp	r4, #0
 800c41e:	f040 808f 	bne.w	800c540 <_dtoa_r+0x4c0>
 800c422:	2b00      	cmp	r3, #0
 800c424:	d1d3      	bne.n	800c3ce <_dtoa_r+0x34e>
 800c426:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c428:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	f000 8094 	beq.w	800c55a <_dtoa_r+0x4da>
 800c432:	4b75      	ldr	r3, [pc, #468]	@ (800c608 <_dtoa_r+0x588>)
 800c434:	2200      	movs	r2, #0
 800c436:	4620      	mov	r0, r4
 800c438:	4629      	mov	r1, r5
 800c43a:	f7f4 fb77 	bl	8000b2c <__aeabi_dcmplt>
 800c43e:	2800      	cmp	r0, #0
 800c440:	f000 808b 	beq.w	800c55a <_dtoa_r+0x4da>
 800c444:	9b03      	ldr	r3, [sp, #12]
 800c446:	2b00      	cmp	r3, #0
 800c448:	f000 8087 	beq.w	800c55a <_dtoa_r+0x4da>
 800c44c:	f1bb 0f00 	cmp.w	fp, #0
 800c450:	dd34      	ble.n	800c4bc <_dtoa_r+0x43c>
 800c452:	4620      	mov	r0, r4
 800c454:	4b6d      	ldr	r3, [pc, #436]	@ (800c60c <_dtoa_r+0x58c>)
 800c456:	2200      	movs	r2, #0
 800c458:	4629      	mov	r1, r5
 800c45a:	f7f4 f8f5 	bl	8000648 <__aeabi_dmul>
 800c45e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c462:	f107 38ff 	add.w	r8, r7, #4294967295
 800c466:	3601      	adds	r6, #1
 800c468:	465c      	mov	r4, fp
 800c46a:	4630      	mov	r0, r6
 800c46c:	f7f4 f882 	bl	8000574 <__aeabi_i2d>
 800c470:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c474:	f7f4 f8e8 	bl	8000648 <__aeabi_dmul>
 800c478:	4b65      	ldr	r3, [pc, #404]	@ (800c610 <_dtoa_r+0x590>)
 800c47a:	2200      	movs	r2, #0
 800c47c:	f7f3 ff2e 	bl	80002dc <__adddf3>
 800c480:	4605      	mov	r5, r0
 800c482:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c486:	2c00      	cmp	r4, #0
 800c488:	d16a      	bne.n	800c560 <_dtoa_r+0x4e0>
 800c48a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c48e:	4b61      	ldr	r3, [pc, #388]	@ (800c614 <_dtoa_r+0x594>)
 800c490:	2200      	movs	r2, #0
 800c492:	f7f3 ff21 	bl	80002d8 <__aeabi_dsub>
 800c496:	4602      	mov	r2, r0
 800c498:	460b      	mov	r3, r1
 800c49a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c49e:	462a      	mov	r2, r5
 800c4a0:	4633      	mov	r3, r6
 800c4a2:	f7f4 fb61 	bl	8000b68 <__aeabi_dcmpgt>
 800c4a6:	2800      	cmp	r0, #0
 800c4a8:	f040 8298 	bne.w	800c9dc <_dtoa_r+0x95c>
 800c4ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4b0:	462a      	mov	r2, r5
 800c4b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c4b6:	f7f4 fb39 	bl	8000b2c <__aeabi_dcmplt>
 800c4ba:	bb38      	cbnz	r0, 800c50c <_dtoa_r+0x48c>
 800c4bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c4c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c4c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	f2c0 8157 	blt.w	800c77a <_dtoa_r+0x6fa>
 800c4cc:	2f0e      	cmp	r7, #14
 800c4ce:	f300 8154 	bgt.w	800c77a <_dtoa_r+0x6fa>
 800c4d2:	4b4b      	ldr	r3, [pc, #300]	@ (800c600 <_dtoa_r+0x580>)
 800c4d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c4d8:	ed93 7b00 	vldr	d7, [r3]
 800c4dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	ed8d 7b00 	vstr	d7, [sp]
 800c4e4:	f280 80e5 	bge.w	800c6b2 <_dtoa_r+0x632>
 800c4e8:	9b03      	ldr	r3, [sp, #12]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	f300 80e1 	bgt.w	800c6b2 <_dtoa_r+0x632>
 800c4f0:	d10c      	bne.n	800c50c <_dtoa_r+0x48c>
 800c4f2:	4b48      	ldr	r3, [pc, #288]	@ (800c614 <_dtoa_r+0x594>)
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	ec51 0b17 	vmov	r0, r1, d7
 800c4fa:	f7f4 f8a5 	bl	8000648 <__aeabi_dmul>
 800c4fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c502:	f7f4 fb27 	bl	8000b54 <__aeabi_dcmpge>
 800c506:	2800      	cmp	r0, #0
 800c508:	f000 8266 	beq.w	800c9d8 <_dtoa_r+0x958>
 800c50c:	2400      	movs	r4, #0
 800c50e:	4625      	mov	r5, r4
 800c510:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c512:	4656      	mov	r6, sl
 800c514:	ea6f 0803 	mvn.w	r8, r3
 800c518:	2700      	movs	r7, #0
 800c51a:	4621      	mov	r1, r4
 800c51c:	4648      	mov	r0, r9
 800c51e:	f000 fc09 	bl	800cd34 <_Bfree>
 800c522:	2d00      	cmp	r5, #0
 800c524:	f000 80bd 	beq.w	800c6a2 <_dtoa_r+0x622>
 800c528:	b12f      	cbz	r7, 800c536 <_dtoa_r+0x4b6>
 800c52a:	42af      	cmp	r7, r5
 800c52c:	d003      	beq.n	800c536 <_dtoa_r+0x4b6>
 800c52e:	4639      	mov	r1, r7
 800c530:	4648      	mov	r0, r9
 800c532:	f000 fbff 	bl	800cd34 <_Bfree>
 800c536:	4629      	mov	r1, r5
 800c538:	4648      	mov	r0, r9
 800c53a:	f000 fbfb 	bl	800cd34 <_Bfree>
 800c53e:	e0b0      	b.n	800c6a2 <_dtoa_r+0x622>
 800c540:	07e2      	lsls	r2, r4, #31
 800c542:	d505      	bpl.n	800c550 <_dtoa_r+0x4d0>
 800c544:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c548:	f7f4 f87e 	bl	8000648 <__aeabi_dmul>
 800c54c:	3601      	adds	r6, #1
 800c54e:	2301      	movs	r3, #1
 800c550:	1064      	asrs	r4, r4, #1
 800c552:	3508      	adds	r5, #8
 800c554:	e762      	b.n	800c41c <_dtoa_r+0x39c>
 800c556:	2602      	movs	r6, #2
 800c558:	e765      	b.n	800c426 <_dtoa_r+0x3a6>
 800c55a:	9c03      	ldr	r4, [sp, #12]
 800c55c:	46b8      	mov	r8, r7
 800c55e:	e784      	b.n	800c46a <_dtoa_r+0x3ea>
 800c560:	4b27      	ldr	r3, [pc, #156]	@ (800c600 <_dtoa_r+0x580>)
 800c562:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c564:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c568:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c56c:	4454      	add	r4, sl
 800c56e:	2900      	cmp	r1, #0
 800c570:	d054      	beq.n	800c61c <_dtoa_r+0x59c>
 800c572:	4929      	ldr	r1, [pc, #164]	@ (800c618 <_dtoa_r+0x598>)
 800c574:	2000      	movs	r0, #0
 800c576:	f7f4 f991 	bl	800089c <__aeabi_ddiv>
 800c57a:	4633      	mov	r3, r6
 800c57c:	462a      	mov	r2, r5
 800c57e:	f7f3 feab 	bl	80002d8 <__aeabi_dsub>
 800c582:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c586:	4656      	mov	r6, sl
 800c588:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c58c:	f7f4 fb0c 	bl	8000ba8 <__aeabi_d2iz>
 800c590:	4605      	mov	r5, r0
 800c592:	f7f3 ffef 	bl	8000574 <__aeabi_i2d>
 800c596:	4602      	mov	r2, r0
 800c598:	460b      	mov	r3, r1
 800c59a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c59e:	f7f3 fe9b 	bl	80002d8 <__aeabi_dsub>
 800c5a2:	3530      	adds	r5, #48	@ 0x30
 800c5a4:	4602      	mov	r2, r0
 800c5a6:	460b      	mov	r3, r1
 800c5a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c5ac:	f806 5b01 	strb.w	r5, [r6], #1
 800c5b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c5b4:	f7f4 faba 	bl	8000b2c <__aeabi_dcmplt>
 800c5b8:	2800      	cmp	r0, #0
 800c5ba:	d172      	bne.n	800c6a2 <_dtoa_r+0x622>
 800c5bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5c0:	4911      	ldr	r1, [pc, #68]	@ (800c608 <_dtoa_r+0x588>)
 800c5c2:	2000      	movs	r0, #0
 800c5c4:	f7f3 fe88 	bl	80002d8 <__aeabi_dsub>
 800c5c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c5cc:	f7f4 faae 	bl	8000b2c <__aeabi_dcmplt>
 800c5d0:	2800      	cmp	r0, #0
 800c5d2:	f040 80b4 	bne.w	800c73e <_dtoa_r+0x6be>
 800c5d6:	42a6      	cmp	r6, r4
 800c5d8:	f43f af70 	beq.w	800c4bc <_dtoa_r+0x43c>
 800c5dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c5e0:	4b0a      	ldr	r3, [pc, #40]	@ (800c60c <_dtoa_r+0x58c>)
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	f7f4 f830 	bl	8000648 <__aeabi_dmul>
 800c5e8:	4b08      	ldr	r3, [pc, #32]	@ (800c60c <_dtoa_r+0x58c>)
 800c5ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5f4:	f7f4 f828 	bl	8000648 <__aeabi_dmul>
 800c5f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c5fc:	e7c4      	b.n	800c588 <_dtoa_r+0x508>
 800c5fe:	bf00      	nop
 800c600:	0800ddf0 	.word	0x0800ddf0
 800c604:	0800ddc8 	.word	0x0800ddc8
 800c608:	3ff00000 	.word	0x3ff00000
 800c60c:	40240000 	.word	0x40240000
 800c610:	401c0000 	.word	0x401c0000
 800c614:	40140000 	.word	0x40140000
 800c618:	3fe00000 	.word	0x3fe00000
 800c61c:	4631      	mov	r1, r6
 800c61e:	4628      	mov	r0, r5
 800c620:	f7f4 f812 	bl	8000648 <__aeabi_dmul>
 800c624:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c628:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c62a:	4656      	mov	r6, sl
 800c62c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c630:	f7f4 faba 	bl	8000ba8 <__aeabi_d2iz>
 800c634:	4605      	mov	r5, r0
 800c636:	f7f3 ff9d 	bl	8000574 <__aeabi_i2d>
 800c63a:	4602      	mov	r2, r0
 800c63c:	460b      	mov	r3, r1
 800c63e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c642:	f7f3 fe49 	bl	80002d8 <__aeabi_dsub>
 800c646:	3530      	adds	r5, #48	@ 0x30
 800c648:	f806 5b01 	strb.w	r5, [r6], #1
 800c64c:	4602      	mov	r2, r0
 800c64e:	460b      	mov	r3, r1
 800c650:	42a6      	cmp	r6, r4
 800c652:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c656:	f04f 0200 	mov.w	r2, #0
 800c65a:	d124      	bne.n	800c6a6 <_dtoa_r+0x626>
 800c65c:	4baf      	ldr	r3, [pc, #700]	@ (800c91c <_dtoa_r+0x89c>)
 800c65e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c662:	f7f3 fe3b 	bl	80002dc <__adddf3>
 800c666:	4602      	mov	r2, r0
 800c668:	460b      	mov	r3, r1
 800c66a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c66e:	f7f4 fa7b 	bl	8000b68 <__aeabi_dcmpgt>
 800c672:	2800      	cmp	r0, #0
 800c674:	d163      	bne.n	800c73e <_dtoa_r+0x6be>
 800c676:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c67a:	49a8      	ldr	r1, [pc, #672]	@ (800c91c <_dtoa_r+0x89c>)
 800c67c:	2000      	movs	r0, #0
 800c67e:	f7f3 fe2b 	bl	80002d8 <__aeabi_dsub>
 800c682:	4602      	mov	r2, r0
 800c684:	460b      	mov	r3, r1
 800c686:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c68a:	f7f4 fa4f 	bl	8000b2c <__aeabi_dcmplt>
 800c68e:	2800      	cmp	r0, #0
 800c690:	f43f af14 	beq.w	800c4bc <_dtoa_r+0x43c>
 800c694:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c696:	1e73      	subs	r3, r6, #1
 800c698:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c69a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c69e:	2b30      	cmp	r3, #48	@ 0x30
 800c6a0:	d0f8      	beq.n	800c694 <_dtoa_r+0x614>
 800c6a2:	4647      	mov	r7, r8
 800c6a4:	e03b      	b.n	800c71e <_dtoa_r+0x69e>
 800c6a6:	4b9e      	ldr	r3, [pc, #632]	@ (800c920 <_dtoa_r+0x8a0>)
 800c6a8:	f7f3 ffce 	bl	8000648 <__aeabi_dmul>
 800c6ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c6b0:	e7bc      	b.n	800c62c <_dtoa_r+0x5ac>
 800c6b2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c6b6:	4656      	mov	r6, sl
 800c6b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c6bc:	4620      	mov	r0, r4
 800c6be:	4629      	mov	r1, r5
 800c6c0:	f7f4 f8ec 	bl	800089c <__aeabi_ddiv>
 800c6c4:	f7f4 fa70 	bl	8000ba8 <__aeabi_d2iz>
 800c6c8:	4680      	mov	r8, r0
 800c6ca:	f7f3 ff53 	bl	8000574 <__aeabi_i2d>
 800c6ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c6d2:	f7f3 ffb9 	bl	8000648 <__aeabi_dmul>
 800c6d6:	4602      	mov	r2, r0
 800c6d8:	460b      	mov	r3, r1
 800c6da:	4620      	mov	r0, r4
 800c6dc:	4629      	mov	r1, r5
 800c6de:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c6e2:	f7f3 fdf9 	bl	80002d8 <__aeabi_dsub>
 800c6e6:	f806 4b01 	strb.w	r4, [r6], #1
 800c6ea:	9d03      	ldr	r5, [sp, #12]
 800c6ec:	eba6 040a 	sub.w	r4, r6, sl
 800c6f0:	42a5      	cmp	r5, r4
 800c6f2:	4602      	mov	r2, r0
 800c6f4:	460b      	mov	r3, r1
 800c6f6:	d133      	bne.n	800c760 <_dtoa_r+0x6e0>
 800c6f8:	f7f3 fdf0 	bl	80002dc <__adddf3>
 800c6fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c700:	4604      	mov	r4, r0
 800c702:	460d      	mov	r5, r1
 800c704:	f7f4 fa30 	bl	8000b68 <__aeabi_dcmpgt>
 800c708:	b9c0      	cbnz	r0, 800c73c <_dtoa_r+0x6bc>
 800c70a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c70e:	4620      	mov	r0, r4
 800c710:	4629      	mov	r1, r5
 800c712:	f7f4 fa01 	bl	8000b18 <__aeabi_dcmpeq>
 800c716:	b110      	cbz	r0, 800c71e <_dtoa_r+0x69e>
 800c718:	f018 0f01 	tst.w	r8, #1
 800c71c:	d10e      	bne.n	800c73c <_dtoa_r+0x6bc>
 800c71e:	9902      	ldr	r1, [sp, #8]
 800c720:	4648      	mov	r0, r9
 800c722:	f000 fb07 	bl	800cd34 <_Bfree>
 800c726:	2300      	movs	r3, #0
 800c728:	7033      	strb	r3, [r6, #0]
 800c72a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c72c:	3701      	adds	r7, #1
 800c72e:	601f      	str	r7, [r3, #0]
 800c730:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c732:	2b00      	cmp	r3, #0
 800c734:	f000 824b 	beq.w	800cbce <_dtoa_r+0xb4e>
 800c738:	601e      	str	r6, [r3, #0]
 800c73a:	e248      	b.n	800cbce <_dtoa_r+0xb4e>
 800c73c:	46b8      	mov	r8, r7
 800c73e:	4633      	mov	r3, r6
 800c740:	461e      	mov	r6, r3
 800c742:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c746:	2a39      	cmp	r2, #57	@ 0x39
 800c748:	d106      	bne.n	800c758 <_dtoa_r+0x6d8>
 800c74a:	459a      	cmp	sl, r3
 800c74c:	d1f8      	bne.n	800c740 <_dtoa_r+0x6c0>
 800c74e:	2230      	movs	r2, #48	@ 0x30
 800c750:	f108 0801 	add.w	r8, r8, #1
 800c754:	f88a 2000 	strb.w	r2, [sl]
 800c758:	781a      	ldrb	r2, [r3, #0]
 800c75a:	3201      	adds	r2, #1
 800c75c:	701a      	strb	r2, [r3, #0]
 800c75e:	e7a0      	b.n	800c6a2 <_dtoa_r+0x622>
 800c760:	4b6f      	ldr	r3, [pc, #444]	@ (800c920 <_dtoa_r+0x8a0>)
 800c762:	2200      	movs	r2, #0
 800c764:	f7f3 ff70 	bl	8000648 <__aeabi_dmul>
 800c768:	2200      	movs	r2, #0
 800c76a:	2300      	movs	r3, #0
 800c76c:	4604      	mov	r4, r0
 800c76e:	460d      	mov	r5, r1
 800c770:	f7f4 f9d2 	bl	8000b18 <__aeabi_dcmpeq>
 800c774:	2800      	cmp	r0, #0
 800c776:	d09f      	beq.n	800c6b8 <_dtoa_r+0x638>
 800c778:	e7d1      	b.n	800c71e <_dtoa_r+0x69e>
 800c77a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c77c:	2a00      	cmp	r2, #0
 800c77e:	f000 80ea 	beq.w	800c956 <_dtoa_r+0x8d6>
 800c782:	9a07      	ldr	r2, [sp, #28]
 800c784:	2a01      	cmp	r2, #1
 800c786:	f300 80cd 	bgt.w	800c924 <_dtoa_r+0x8a4>
 800c78a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c78c:	2a00      	cmp	r2, #0
 800c78e:	f000 80c1 	beq.w	800c914 <_dtoa_r+0x894>
 800c792:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c796:	9c08      	ldr	r4, [sp, #32]
 800c798:	9e00      	ldr	r6, [sp, #0]
 800c79a:	9a00      	ldr	r2, [sp, #0]
 800c79c:	441a      	add	r2, r3
 800c79e:	9200      	str	r2, [sp, #0]
 800c7a0:	9a06      	ldr	r2, [sp, #24]
 800c7a2:	2101      	movs	r1, #1
 800c7a4:	441a      	add	r2, r3
 800c7a6:	4648      	mov	r0, r9
 800c7a8:	9206      	str	r2, [sp, #24]
 800c7aa:	f000 fb77 	bl	800ce9c <__i2b>
 800c7ae:	4605      	mov	r5, r0
 800c7b0:	b166      	cbz	r6, 800c7cc <_dtoa_r+0x74c>
 800c7b2:	9b06      	ldr	r3, [sp, #24]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	dd09      	ble.n	800c7cc <_dtoa_r+0x74c>
 800c7b8:	42b3      	cmp	r3, r6
 800c7ba:	9a00      	ldr	r2, [sp, #0]
 800c7bc:	bfa8      	it	ge
 800c7be:	4633      	movge	r3, r6
 800c7c0:	1ad2      	subs	r2, r2, r3
 800c7c2:	9200      	str	r2, [sp, #0]
 800c7c4:	9a06      	ldr	r2, [sp, #24]
 800c7c6:	1af6      	subs	r6, r6, r3
 800c7c8:	1ad3      	subs	r3, r2, r3
 800c7ca:	9306      	str	r3, [sp, #24]
 800c7cc:	9b08      	ldr	r3, [sp, #32]
 800c7ce:	b30b      	cbz	r3, 800c814 <_dtoa_r+0x794>
 800c7d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	f000 80c6 	beq.w	800c964 <_dtoa_r+0x8e4>
 800c7d8:	2c00      	cmp	r4, #0
 800c7da:	f000 80c0 	beq.w	800c95e <_dtoa_r+0x8de>
 800c7de:	4629      	mov	r1, r5
 800c7e0:	4622      	mov	r2, r4
 800c7e2:	4648      	mov	r0, r9
 800c7e4:	f000 fc12 	bl	800d00c <__pow5mult>
 800c7e8:	9a02      	ldr	r2, [sp, #8]
 800c7ea:	4601      	mov	r1, r0
 800c7ec:	4605      	mov	r5, r0
 800c7ee:	4648      	mov	r0, r9
 800c7f0:	f000 fb6a 	bl	800cec8 <__multiply>
 800c7f4:	9902      	ldr	r1, [sp, #8]
 800c7f6:	4680      	mov	r8, r0
 800c7f8:	4648      	mov	r0, r9
 800c7fa:	f000 fa9b 	bl	800cd34 <_Bfree>
 800c7fe:	9b08      	ldr	r3, [sp, #32]
 800c800:	1b1b      	subs	r3, r3, r4
 800c802:	9308      	str	r3, [sp, #32]
 800c804:	f000 80b1 	beq.w	800c96a <_dtoa_r+0x8ea>
 800c808:	9a08      	ldr	r2, [sp, #32]
 800c80a:	4641      	mov	r1, r8
 800c80c:	4648      	mov	r0, r9
 800c80e:	f000 fbfd 	bl	800d00c <__pow5mult>
 800c812:	9002      	str	r0, [sp, #8]
 800c814:	2101      	movs	r1, #1
 800c816:	4648      	mov	r0, r9
 800c818:	f000 fb40 	bl	800ce9c <__i2b>
 800c81c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c81e:	4604      	mov	r4, r0
 800c820:	2b00      	cmp	r3, #0
 800c822:	f000 81d8 	beq.w	800cbd6 <_dtoa_r+0xb56>
 800c826:	461a      	mov	r2, r3
 800c828:	4601      	mov	r1, r0
 800c82a:	4648      	mov	r0, r9
 800c82c:	f000 fbee 	bl	800d00c <__pow5mult>
 800c830:	9b07      	ldr	r3, [sp, #28]
 800c832:	2b01      	cmp	r3, #1
 800c834:	4604      	mov	r4, r0
 800c836:	f300 809f 	bgt.w	800c978 <_dtoa_r+0x8f8>
 800c83a:	9b04      	ldr	r3, [sp, #16]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	f040 8097 	bne.w	800c970 <_dtoa_r+0x8f0>
 800c842:	9b05      	ldr	r3, [sp, #20]
 800c844:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c848:	2b00      	cmp	r3, #0
 800c84a:	f040 8093 	bne.w	800c974 <_dtoa_r+0x8f4>
 800c84e:	9b05      	ldr	r3, [sp, #20]
 800c850:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c854:	0d1b      	lsrs	r3, r3, #20
 800c856:	051b      	lsls	r3, r3, #20
 800c858:	b133      	cbz	r3, 800c868 <_dtoa_r+0x7e8>
 800c85a:	9b00      	ldr	r3, [sp, #0]
 800c85c:	3301      	adds	r3, #1
 800c85e:	9300      	str	r3, [sp, #0]
 800c860:	9b06      	ldr	r3, [sp, #24]
 800c862:	3301      	adds	r3, #1
 800c864:	9306      	str	r3, [sp, #24]
 800c866:	2301      	movs	r3, #1
 800c868:	9308      	str	r3, [sp, #32]
 800c86a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	f000 81b8 	beq.w	800cbe2 <_dtoa_r+0xb62>
 800c872:	6923      	ldr	r3, [r4, #16]
 800c874:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c878:	6918      	ldr	r0, [r3, #16]
 800c87a:	f000 fac3 	bl	800ce04 <__hi0bits>
 800c87e:	f1c0 0020 	rsb	r0, r0, #32
 800c882:	9b06      	ldr	r3, [sp, #24]
 800c884:	4418      	add	r0, r3
 800c886:	f010 001f 	ands.w	r0, r0, #31
 800c88a:	f000 8082 	beq.w	800c992 <_dtoa_r+0x912>
 800c88e:	f1c0 0320 	rsb	r3, r0, #32
 800c892:	2b04      	cmp	r3, #4
 800c894:	dd73      	ble.n	800c97e <_dtoa_r+0x8fe>
 800c896:	9b00      	ldr	r3, [sp, #0]
 800c898:	f1c0 001c 	rsb	r0, r0, #28
 800c89c:	4403      	add	r3, r0
 800c89e:	9300      	str	r3, [sp, #0]
 800c8a0:	9b06      	ldr	r3, [sp, #24]
 800c8a2:	4403      	add	r3, r0
 800c8a4:	4406      	add	r6, r0
 800c8a6:	9306      	str	r3, [sp, #24]
 800c8a8:	9b00      	ldr	r3, [sp, #0]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	dd05      	ble.n	800c8ba <_dtoa_r+0x83a>
 800c8ae:	9902      	ldr	r1, [sp, #8]
 800c8b0:	461a      	mov	r2, r3
 800c8b2:	4648      	mov	r0, r9
 800c8b4:	f000 fc04 	bl	800d0c0 <__lshift>
 800c8b8:	9002      	str	r0, [sp, #8]
 800c8ba:	9b06      	ldr	r3, [sp, #24]
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	dd05      	ble.n	800c8cc <_dtoa_r+0x84c>
 800c8c0:	4621      	mov	r1, r4
 800c8c2:	461a      	mov	r2, r3
 800c8c4:	4648      	mov	r0, r9
 800c8c6:	f000 fbfb 	bl	800d0c0 <__lshift>
 800c8ca:	4604      	mov	r4, r0
 800c8cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d061      	beq.n	800c996 <_dtoa_r+0x916>
 800c8d2:	9802      	ldr	r0, [sp, #8]
 800c8d4:	4621      	mov	r1, r4
 800c8d6:	f000 fc5f 	bl	800d198 <__mcmp>
 800c8da:	2800      	cmp	r0, #0
 800c8dc:	da5b      	bge.n	800c996 <_dtoa_r+0x916>
 800c8de:	2300      	movs	r3, #0
 800c8e0:	9902      	ldr	r1, [sp, #8]
 800c8e2:	220a      	movs	r2, #10
 800c8e4:	4648      	mov	r0, r9
 800c8e6:	f000 fa47 	bl	800cd78 <__multadd>
 800c8ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8ec:	9002      	str	r0, [sp, #8]
 800c8ee:	f107 38ff 	add.w	r8, r7, #4294967295
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	f000 8177 	beq.w	800cbe6 <_dtoa_r+0xb66>
 800c8f8:	4629      	mov	r1, r5
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	220a      	movs	r2, #10
 800c8fe:	4648      	mov	r0, r9
 800c900:	f000 fa3a 	bl	800cd78 <__multadd>
 800c904:	f1bb 0f00 	cmp.w	fp, #0
 800c908:	4605      	mov	r5, r0
 800c90a:	dc6f      	bgt.n	800c9ec <_dtoa_r+0x96c>
 800c90c:	9b07      	ldr	r3, [sp, #28]
 800c90e:	2b02      	cmp	r3, #2
 800c910:	dc49      	bgt.n	800c9a6 <_dtoa_r+0x926>
 800c912:	e06b      	b.n	800c9ec <_dtoa_r+0x96c>
 800c914:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c916:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c91a:	e73c      	b.n	800c796 <_dtoa_r+0x716>
 800c91c:	3fe00000 	.word	0x3fe00000
 800c920:	40240000 	.word	0x40240000
 800c924:	9b03      	ldr	r3, [sp, #12]
 800c926:	1e5c      	subs	r4, r3, #1
 800c928:	9b08      	ldr	r3, [sp, #32]
 800c92a:	42a3      	cmp	r3, r4
 800c92c:	db09      	blt.n	800c942 <_dtoa_r+0x8c2>
 800c92e:	1b1c      	subs	r4, r3, r4
 800c930:	9b03      	ldr	r3, [sp, #12]
 800c932:	2b00      	cmp	r3, #0
 800c934:	f6bf af30 	bge.w	800c798 <_dtoa_r+0x718>
 800c938:	9b00      	ldr	r3, [sp, #0]
 800c93a:	9a03      	ldr	r2, [sp, #12]
 800c93c:	1a9e      	subs	r6, r3, r2
 800c93e:	2300      	movs	r3, #0
 800c940:	e72b      	b.n	800c79a <_dtoa_r+0x71a>
 800c942:	9b08      	ldr	r3, [sp, #32]
 800c944:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c946:	9408      	str	r4, [sp, #32]
 800c948:	1ae3      	subs	r3, r4, r3
 800c94a:	441a      	add	r2, r3
 800c94c:	9e00      	ldr	r6, [sp, #0]
 800c94e:	9b03      	ldr	r3, [sp, #12]
 800c950:	920d      	str	r2, [sp, #52]	@ 0x34
 800c952:	2400      	movs	r4, #0
 800c954:	e721      	b.n	800c79a <_dtoa_r+0x71a>
 800c956:	9c08      	ldr	r4, [sp, #32]
 800c958:	9e00      	ldr	r6, [sp, #0]
 800c95a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c95c:	e728      	b.n	800c7b0 <_dtoa_r+0x730>
 800c95e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c962:	e751      	b.n	800c808 <_dtoa_r+0x788>
 800c964:	9a08      	ldr	r2, [sp, #32]
 800c966:	9902      	ldr	r1, [sp, #8]
 800c968:	e750      	b.n	800c80c <_dtoa_r+0x78c>
 800c96a:	f8cd 8008 	str.w	r8, [sp, #8]
 800c96e:	e751      	b.n	800c814 <_dtoa_r+0x794>
 800c970:	2300      	movs	r3, #0
 800c972:	e779      	b.n	800c868 <_dtoa_r+0x7e8>
 800c974:	9b04      	ldr	r3, [sp, #16]
 800c976:	e777      	b.n	800c868 <_dtoa_r+0x7e8>
 800c978:	2300      	movs	r3, #0
 800c97a:	9308      	str	r3, [sp, #32]
 800c97c:	e779      	b.n	800c872 <_dtoa_r+0x7f2>
 800c97e:	d093      	beq.n	800c8a8 <_dtoa_r+0x828>
 800c980:	9a00      	ldr	r2, [sp, #0]
 800c982:	331c      	adds	r3, #28
 800c984:	441a      	add	r2, r3
 800c986:	9200      	str	r2, [sp, #0]
 800c988:	9a06      	ldr	r2, [sp, #24]
 800c98a:	441a      	add	r2, r3
 800c98c:	441e      	add	r6, r3
 800c98e:	9206      	str	r2, [sp, #24]
 800c990:	e78a      	b.n	800c8a8 <_dtoa_r+0x828>
 800c992:	4603      	mov	r3, r0
 800c994:	e7f4      	b.n	800c980 <_dtoa_r+0x900>
 800c996:	9b03      	ldr	r3, [sp, #12]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	46b8      	mov	r8, r7
 800c99c:	dc20      	bgt.n	800c9e0 <_dtoa_r+0x960>
 800c99e:	469b      	mov	fp, r3
 800c9a0:	9b07      	ldr	r3, [sp, #28]
 800c9a2:	2b02      	cmp	r3, #2
 800c9a4:	dd1e      	ble.n	800c9e4 <_dtoa_r+0x964>
 800c9a6:	f1bb 0f00 	cmp.w	fp, #0
 800c9aa:	f47f adb1 	bne.w	800c510 <_dtoa_r+0x490>
 800c9ae:	4621      	mov	r1, r4
 800c9b0:	465b      	mov	r3, fp
 800c9b2:	2205      	movs	r2, #5
 800c9b4:	4648      	mov	r0, r9
 800c9b6:	f000 f9df 	bl	800cd78 <__multadd>
 800c9ba:	4601      	mov	r1, r0
 800c9bc:	4604      	mov	r4, r0
 800c9be:	9802      	ldr	r0, [sp, #8]
 800c9c0:	f000 fbea 	bl	800d198 <__mcmp>
 800c9c4:	2800      	cmp	r0, #0
 800c9c6:	f77f ada3 	ble.w	800c510 <_dtoa_r+0x490>
 800c9ca:	4656      	mov	r6, sl
 800c9cc:	2331      	movs	r3, #49	@ 0x31
 800c9ce:	f806 3b01 	strb.w	r3, [r6], #1
 800c9d2:	f108 0801 	add.w	r8, r8, #1
 800c9d6:	e59f      	b.n	800c518 <_dtoa_r+0x498>
 800c9d8:	9c03      	ldr	r4, [sp, #12]
 800c9da:	46b8      	mov	r8, r7
 800c9dc:	4625      	mov	r5, r4
 800c9de:	e7f4      	b.n	800c9ca <_dtoa_r+0x94a>
 800c9e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c9e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	f000 8101 	beq.w	800cbee <_dtoa_r+0xb6e>
 800c9ec:	2e00      	cmp	r6, #0
 800c9ee:	dd05      	ble.n	800c9fc <_dtoa_r+0x97c>
 800c9f0:	4629      	mov	r1, r5
 800c9f2:	4632      	mov	r2, r6
 800c9f4:	4648      	mov	r0, r9
 800c9f6:	f000 fb63 	bl	800d0c0 <__lshift>
 800c9fa:	4605      	mov	r5, r0
 800c9fc:	9b08      	ldr	r3, [sp, #32]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d05c      	beq.n	800cabc <_dtoa_r+0xa3c>
 800ca02:	6869      	ldr	r1, [r5, #4]
 800ca04:	4648      	mov	r0, r9
 800ca06:	f000 f955 	bl	800ccb4 <_Balloc>
 800ca0a:	4606      	mov	r6, r0
 800ca0c:	b928      	cbnz	r0, 800ca1a <_dtoa_r+0x99a>
 800ca0e:	4b82      	ldr	r3, [pc, #520]	@ (800cc18 <_dtoa_r+0xb98>)
 800ca10:	4602      	mov	r2, r0
 800ca12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ca16:	f7ff bb4a 	b.w	800c0ae <_dtoa_r+0x2e>
 800ca1a:	692a      	ldr	r2, [r5, #16]
 800ca1c:	3202      	adds	r2, #2
 800ca1e:	0092      	lsls	r2, r2, #2
 800ca20:	f105 010c 	add.w	r1, r5, #12
 800ca24:	300c      	adds	r0, #12
 800ca26:	f000 ff75 	bl	800d914 <memcpy>
 800ca2a:	2201      	movs	r2, #1
 800ca2c:	4631      	mov	r1, r6
 800ca2e:	4648      	mov	r0, r9
 800ca30:	f000 fb46 	bl	800d0c0 <__lshift>
 800ca34:	f10a 0301 	add.w	r3, sl, #1
 800ca38:	9300      	str	r3, [sp, #0]
 800ca3a:	eb0a 030b 	add.w	r3, sl, fp
 800ca3e:	9308      	str	r3, [sp, #32]
 800ca40:	9b04      	ldr	r3, [sp, #16]
 800ca42:	f003 0301 	and.w	r3, r3, #1
 800ca46:	462f      	mov	r7, r5
 800ca48:	9306      	str	r3, [sp, #24]
 800ca4a:	4605      	mov	r5, r0
 800ca4c:	9b00      	ldr	r3, [sp, #0]
 800ca4e:	9802      	ldr	r0, [sp, #8]
 800ca50:	4621      	mov	r1, r4
 800ca52:	f103 3bff 	add.w	fp, r3, #4294967295
 800ca56:	f7ff fa8b 	bl	800bf70 <quorem>
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	3330      	adds	r3, #48	@ 0x30
 800ca5e:	9003      	str	r0, [sp, #12]
 800ca60:	4639      	mov	r1, r7
 800ca62:	9802      	ldr	r0, [sp, #8]
 800ca64:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca66:	f000 fb97 	bl	800d198 <__mcmp>
 800ca6a:	462a      	mov	r2, r5
 800ca6c:	9004      	str	r0, [sp, #16]
 800ca6e:	4621      	mov	r1, r4
 800ca70:	4648      	mov	r0, r9
 800ca72:	f000 fbad 	bl	800d1d0 <__mdiff>
 800ca76:	68c2      	ldr	r2, [r0, #12]
 800ca78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca7a:	4606      	mov	r6, r0
 800ca7c:	bb02      	cbnz	r2, 800cac0 <_dtoa_r+0xa40>
 800ca7e:	4601      	mov	r1, r0
 800ca80:	9802      	ldr	r0, [sp, #8]
 800ca82:	f000 fb89 	bl	800d198 <__mcmp>
 800ca86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca88:	4602      	mov	r2, r0
 800ca8a:	4631      	mov	r1, r6
 800ca8c:	4648      	mov	r0, r9
 800ca8e:	920c      	str	r2, [sp, #48]	@ 0x30
 800ca90:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca92:	f000 f94f 	bl	800cd34 <_Bfree>
 800ca96:	9b07      	ldr	r3, [sp, #28]
 800ca98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ca9a:	9e00      	ldr	r6, [sp, #0]
 800ca9c:	ea42 0103 	orr.w	r1, r2, r3
 800caa0:	9b06      	ldr	r3, [sp, #24]
 800caa2:	4319      	orrs	r1, r3
 800caa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caa6:	d10d      	bne.n	800cac4 <_dtoa_r+0xa44>
 800caa8:	2b39      	cmp	r3, #57	@ 0x39
 800caaa:	d027      	beq.n	800cafc <_dtoa_r+0xa7c>
 800caac:	9a04      	ldr	r2, [sp, #16]
 800caae:	2a00      	cmp	r2, #0
 800cab0:	dd01      	ble.n	800cab6 <_dtoa_r+0xa36>
 800cab2:	9b03      	ldr	r3, [sp, #12]
 800cab4:	3331      	adds	r3, #49	@ 0x31
 800cab6:	f88b 3000 	strb.w	r3, [fp]
 800caba:	e52e      	b.n	800c51a <_dtoa_r+0x49a>
 800cabc:	4628      	mov	r0, r5
 800cabe:	e7b9      	b.n	800ca34 <_dtoa_r+0x9b4>
 800cac0:	2201      	movs	r2, #1
 800cac2:	e7e2      	b.n	800ca8a <_dtoa_r+0xa0a>
 800cac4:	9904      	ldr	r1, [sp, #16]
 800cac6:	2900      	cmp	r1, #0
 800cac8:	db04      	blt.n	800cad4 <_dtoa_r+0xa54>
 800caca:	9807      	ldr	r0, [sp, #28]
 800cacc:	4301      	orrs	r1, r0
 800cace:	9806      	ldr	r0, [sp, #24]
 800cad0:	4301      	orrs	r1, r0
 800cad2:	d120      	bne.n	800cb16 <_dtoa_r+0xa96>
 800cad4:	2a00      	cmp	r2, #0
 800cad6:	ddee      	ble.n	800cab6 <_dtoa_r+0xa36>
 800cad8:	9902      	ldr	r1, [sp, #8]
 800cada:	9300      	str	r3, [sp, #0]
 800cadc:	2201      	movs	r2, #1
 800cade:	4648      	mov	r0, r9
 800cae0:	f000 faee 	bl	800d0c0 <__lshift>
 800cae4:	4621      	mov	r1, r4
 800cae6:	9002      	str	r0, [sp, #8]
 800cae8:	f000 fb56 	bl	800d198 <__mcmp>
 800caec:	2800      	cmp	r0, #0
 800caee:	9b00      	ldr	r3, [sp, #0]
 800caf0:	dc02      	bgt.n	800caf8 <_dtoa_r+0xa78>
 800caf2:	d1e0      	bne.n	800cab6 <_dtoa_r+0xa36>
 800caf4:	07da      	lsls	r2, r3, #31
 800caf6:	d5de      	bpl.n	800cab6 <_dtoa_r+0xa36>
 800caf8:	2b39      	cmp	r3, #57	@ 0x39
 800cafa:	d1da      	bne.n	800cab2 <_dtoa_r+0xa32>
 800cafc:	2339      	movs	r3, #57	@ 0x39
 800cafe:	f88b 3000 	strb.w	r3, [fp]
 800cb02:	4633      	mov	r3, r6
 800cb04:	461e      	mov	r6, r3
 800cb06:	3b01      	subs	r3, #1
 800cb08:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cb0c:	2a39      	cmp	r2, #57	@ 0x39
 800cb0e:	d04e      	beq.n	800cbae <_dtoa_r+0xb2e>
 800cb10:	3201      	adds	r2, #1
 800cb12:	701a      	strb	r2, [r3, #0]
 800cb14:	e501      	b.n	800c51a <_dtoa_r+0x49a>
 800cb16:	2a00      	cmp	r2, #0
 800cb18:	dd03      	ble.n	800cb22 <_dtoa_r+0xaa2>
 800cb1a:	2b39      	cmp	r3, #57	@ 0x39
 800cb1c:	d0ee      	beq.n	800cafc <_dtoa_r+0xa7c>
 800cb1e:	3301      	adds	r3, #1
 800cb20:	e7c9      	b.n	800cab6 <_dtoa_r+0xa36>
 800cb22:	9a00      	ldr	r2, [sp, #0]
 800cb24:	9908      	ldr	r1, [sp, #32]
 800cb26:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cb2a:	428a      	cmp	r2, r1
 800cb2c:	d028      	beq.n	800cb80 <_dtoa_r+0xb00>
 800cb2e:	9902      	ldr	r1, [sp, #8]
 800cb30:	2300      	movs	r3, #0
 800cb32:	220a      	movs	r2, #10
 800cb34:	4648      	mov	r0, r9
 800cb36:	f000 f91f 	bl	800cd78 <__multadd>
 800cb3a:	42af      	cmp	r7, r5
 800cb3c:	9002      	str	r0, [sp, #8]
 800cb3e:	f04f 0300 	mov.w	r3, #0
 800cb42:	f04f 020a 	mov.w	r2, #10
 800cb46:	4639      	mov	r1, r7
 800cb48:	4648      	mov	r0, r9
 800cb4a:	d107      	bne.n	800cb5c <_dtoa_r+0xadc>
 800cb4c:	f000 f914 	bl	800cd78 <__multadd>
 800cb50:	4607      	mov	r7, r0
 800cb52:	4605      	mov	r5, r0
 800cb54:	9b00      	ldr	r3, [sp, #0]
 800cb56:	3301      	adds	r3, #1
 800cb58:	9300      	str	r3, [sp, #0]
 800cb5a:	e777      	b.n	800ca4c <_dtoa_r+0x9cc>
 800cb5c:	f000 f90c 	bl	800cd78 <__multadd>
 800cb60:	4629      	mov	r1, r5
 800cb62:	4607      	mov	r7, r0
 800cb64:	2300      	movs	r3, #0
 800cb66:	220a      	movs	r2, #10
 800cb68:	4648      	mov	r0, r9
 800cb6a:	f000 f905 	bl	800cd78 <__multadd>
 800cb6e:	4605      	mov	r5, r0
 800cb70:	e7f0      	b.n	800cb54 <_dtoa_r+0xad4>
 800cb72:	f1bb 0f00 	cmp.w	fp, #0
 800cb76:	bfcc      	ite	gt
 800cb78:	465e      	movgt	r6, fp
 800cb7a:	2601      	movle	r6, #1
 800cb7c:	4456      	add	r6, sl
 800cb7e:	2700      	movs	r7, #0
 800cb80:	9902      	ldr	r1, [sp, #8]
 800cb82:	9300      	str	r3, [sp, #0]
 800cb84:	2201      	movs	r2, #1
 800cb86:	4648      	mov	r0, r9
 800cb88:	f000 fa9a 	bl	800d0c0 <__lshift>
 800cb8c:	4621      	mov	r1, r4
 800cb8e:	9002      	str	r0, [sp, #8]
 800cb90:	f000 fb02 	bl	800d198 <__mcmp>
 800cb94:	2800      	cmp	r0, #0
 800cb96:	dcb4      	bgt.n	800cb02 <_dtoa_r+0xa82>
 800cb98:	d102      	bne.n	800cba0 <_dtoa_r+0xb20>
 800cb9a:	9b00      	ldr	r3, [sp, #0]
 800cb9c:	07db      	lsls	r3, r3, #31
 800cb9e:	d4b0      	bmi.n	800cb02 <_dtoa_r+0xa82>
 800cba0:	4633      	mov	r3, r6
 800cba2:	461e      	mov	r6, r3
 800cba4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cba8:	2a30      	cmp	r2, #48	@ 0x30
 800cbaa:	d0fa      	beq.n	800cba2 <_dtoa_r+0xb22>
 800cbac:	e4b5      	b.n	800c51a <_dtoa_r+0x49a>
 800cbae:	459a      	cmp	sl, r3
 800cbb0:	d1a8      	bne.n	800cb04 <_dtoa_r+0xa84>
 800cbb2:	2331      	movs	r3, #49	@ 0x31
 800cbb4:	f108 0801 	add.w	r8, r8, #1
 800cbb8:	f88a 3000 	strb.w	r3, [sl]
 800cbbc:	e4ad      	b.n	800c51a <_dtoa_r+0x49a>
 800cbbe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cbc0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cc1c <_dtoa_r+0xb9c>
 800cbc4:	b11b      	cbz	r3, 800cbce <_dtoa_r+0xb4e>
 800cbc6:	f10a 0308 	add.w	r3, sl, #8
 800cbca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cbcc:	6013      	str	r3, [r2, #0]
 800cbce:	4650      	mov	r0, sl
 800cbd0:	b017      	add	sp, #92	@ 0x5c
 800cbd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbd6:	9b07      	ldr	r3, [sp, #28]
 800cbd8:	2b01      	cmp	r3, #1
 800cbda:	f77f ae2e 	ble.w	800c83a <_dtoa_r+0x7ba>
 800cbde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cbe0:	9308      	str	r3, [sp, #32]
 800cbe2:	2001      	movs	r0, #1
 800cbe4:	e64d      	b.n	800c882 <_dtoa_r+0x802>
 800cbe6:	f1bb 0f00 	cmp.w	fp, #0
 800cbea:	f77f aed9 	ble.w	800c9a0 <_dtoa_r+0x920>
 800cbee:	4656      	mov	r6, sl
 800cbf0:	9802      	ldr	r0, [sp, #8]
 800cbf2:	4621      	mov	r1, r4
 800cbf4:	f7ff f9bc 	bl	800bf70 <quorem>
 800cbf8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cbfc:	f806 3b01 	strb.w	r3, [r6], #1
 800cc00:	eba6 020a 	sub.w	r2, r6, sl
 800cc04:	4593      	cmp	fp, r2
 800cc06:	ddb4      	ble.n	800cb72 <_dtoa_r+0xaf2>
 800cc08:	9902      	ldr	r1, [sp, #8]
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	220a      	movs	r2, #10
 800cc0e:	4648      	mov	r0, r9
 800cc10:	f000 f8b2 	bl	800cd78 <__multadd>
 800cc14:	9002      	str	r0, [sp, #8]
 800cc16:	e7eb      	b.n	800cbf0 <_dtoa_r+0xb70>
 800cc18:	0800dd30 	.word	0x0800dd30
 800cc1c:	0800dcb4 	.word	0x0800dcb4

0800cc20 <_free_r>:
 800cc20:	b538      	push	{r3, r4, r5, lr}
 800cc22:	4605      	mov	r5, r0
 800cc24:	2900      	cmp	r1, #0
 800cc26:	d041      	beq.n	800ccac <_free_r+0x8c>
 800cc28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc2c:	1f0c      	subs	r4, r1, #4
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	bfb8      	it	lt
 800cc32:	18e4      	addlt	r4, r4, r3
 800cc34:	f7fe fa88 	bl	800b148 <__malloc_lock>
 800cc38:	4a1d      	ldr	r2, [pc, #116]	@ (800ccb0 <_free_r+0x90>)
 800cc3a:	6813      	ldr	r3, [r2, #0]
 800cc3c:	b933      	cbnz	r3, 800cc4c <_free_r+0x2c>
 800cc3e:	6063      	str	r3, [r4, #4]
 800cc40:	6014      	str	r4, [r2, #0]
 800cc42:	4628      	mov	r0, r5
 800cc44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc48:	f7fe ba84 	b.w	800b154 <__malloc_unlock>
 800cc4c:	42a3      	cmp	r3, r4
 800cc4e:	d908      	bls.n	800cc62 <_free_r+0x42>
 800cc50:	6820      	ldr	r0, [r4, #0]
 800cc52:	1821      	adds	r1, r4, r0
 800cc54:	428b      	cmp	r3, r1
 800cc56:	bf01      	itttt	eq
 800cc58:	6819      	ldreq	r1, [r3, #0]
 800cc5a:	685b      	ldreq	r3, [r3, #4]
 800cc5c:	1809      	addeq	r1, r1, r0
 800cc5e:	6021      	streq	r1, [r4, #0]
 800cc60:	e7ed      	b.n	800cc3e <_free_r+0x1e>
 800cc62:	461a      	mov	r2, r3
 800cc64:	685b      	ldr	r3, [r3, #4]
 800cc66:	b10b      	cbz	r3, 800cc6c <_free_r+0x4c>
 800cc68:	42a3      	cmp	r3, r4
 800cc6a:	d9fa      	bls.n	800cc62 <_free_r+0x42>
 800cc6c:	6811      	ldr	r1, [r2, #0]
 800cc6e:	1850      	adds	r0, r2, r1
 800cc70:	42a0      	cmp	r0, r4
 800cc72:	d10b      	bne.n	800cc8c <_free_r+0x6c>
 800cc74:	6820      	ldr	r0, [r4, #0]
 800cc76:	4401      	add	r1, r0
 800cc78:	1850      	adds	r0, r2, r1
 800cc7a:	4283      	cmp	r3, r0
 800cc7c:	6011      	str	r1, [r2, #0]
 800cc7e:	d1e0      	bne.n	800cc42 <_free_r+0x22>
 800cc80:	6818      	ldr	r0, [r3, #0]
 800cc82:	685b      	ldr	r3, [r3, #4]
 800cc84:	6053      	str	r3, [r2, #4]
 800cc86:	4408      	add	r0, r1
 800cc88:	6010      	str	r0, [r2, #0]
 800cc8a:	e7da      	b.n	800cc42 <_free_r+0x22>
 800cc8c:	d902      	bls.n	800cc94 <_free_r+0x74>
 800cc8e:	230c      	movs	r3, #12
 800cc90:	602b      	str	r3, [r5, #0]
 800cc92:	e7d6      	b.n	800cc42 <_free_r+0x22>
 800cc94:	6820      	ldr	r0, [r4, #0]
 800cc96:	1821      	adds	r1, r4, r0
 800cc98:	428b      	cmp	r3, r1
 800cc9a:	bf04      	itt	eq
 800cc9c:	6819      	ldreq	r1, [r3, #0]
 800cc9e:	685b      	ldreq	r3, [r3, #4]
 800cca0:	6063      	str	r3, [r4, #4]
 800cca2:	bf04      	itt	eq
 800cca4:	1809      	addeq	r1, r1, r0
 800cca6:	6021      	streq	r1, [r4, #0]
 800cca8:	6054      	str	r4, [r2, #4]
 800ccaa:	e7ca      	b.n	800cc42 <_free_r+0x22>
 800ccac:	bd38      	pop	{r3, r4, r5, pc}
 800ccae:	bf00      	nop
 800ccb0:	20001de4 	.word	0x20001de4

0800ccb4 <_Balloc>:
 800ccb4:	b570      	push	{r4, r5, r6, lr}
 800ccb6:	69c6      	ldr	r6, [r0, #28]
 800ccb8:	4604      	mov	r4, r0
 800ccba:	460d      	mov	r5, r1
 800ccbc:	b976      	cbnz	r6, 800ccdc <_Balloc+0x28>
 800ccbe:	2010      	movs	r0, #16
 800ccc0:	f7fe f990 	bl	800afe4 <malloc>
 800ccc4:	4602      	mov	r2, r0
 800ccc6:	61e0      	str	r0, [r4, #28]
 800ccc8:	b920      	cbnz	r0, 800ccd4 <_Balloc+0x20>
 800ccca:	4b18      	ldr	r3, [pc, #96]	@ (800cd2c <_Balloc+0x78>)
 800cccc:	4818      	ldr	r0, [pc, #96]	@ (800cd30 <_Balloc+0x7c>)
 800ccce:	216b      	movs	r1, #107	@ 0x6b
 800ccd0:	f7fe f96a 	bl	800afa8 <__assert_func>
 800ccd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ccd8:	6006      	str	r6, [r0, #0]
 800ccda:	60c6      	str	r6, [r0, #12]
 800ccdc:	69e6      	ldr	r6, [r4, #28]
 800ccde:	68f3      	ldr	r3, [r6, #12]
 800cce0:	b183      	cbz	r3, 800cd04 <_Balloc+0x50>
 800cce2:	69e3      	ldr	r3, [r4, #28]
 800cce4:	68db      	ldr	r3, [r3, #12]
 800cce6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ccea:	b9b8      	cbnz	r0, 800cd1c <_Balloc+0x68>
 800ccec:	2101      	movs	r1, #1
 800ccee:	fa01 f605 	lsl.w	r6, r1, r5
 800ccf2:	1d72      	adds	r2, r6, #5
 800ccf4:	0092      	lsls	r2, r2, #2
 800ccf6:	4620      	mov	r0, r4
 800ccf8:	f000 fe1a 	bl	800d930 <_calloc_r>
 800ccfc:	b160      	cbz	r0, 800cd18 <_Balloc+0x64>
 800ccfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cd02:	e00e      	b.n	800cd22 <_Balloc+0x6e>
 800cd04:	2221      	movs	r2, #33	@ 0x21
 800cd06:	2104      	movs	r1, #4
 800cd08:	4620      	mov	r0, r4
 800cd0a:	f000 fe11 	bl	800d930 <_calloc_r>
 800cd0e:	69e3      	ldr	r3, [r4, #28]
 800cd10:	60f0      	str	r0, [r6, #12]
 800cd12:	68db      	ldr	r3, [r3, #12]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d1e4      	bne.n	800cce2 <_Balloc+0x2e>
 800cd18:	2000      	movs	r0, #0
 800cd1a:	bd70      	pop	{r4, r5, r6, pc}
 800cd1c:	6802      	ldr	r2, [r0, #0]
 800cd1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cd22:	2300      	movs	r3, #0
 800cd24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cd28:	e7f7      	b.n	800cd1a <_Balloc+0x66>
 800cd2a:	bf00      	nop
 800cd2c:	0800dcc1 	.word	0x0800dcc1
 800cd30:	0800dd41 	.word	0x0800dd41

0800cd34 <_Bfree>:
 800cd34:	b570      	push	{r4, r5, r6, lr}
 800cd36:	69c6      	ldr	r6, [r0, #28]
 800cd38:	4605      	mov	r5, r0
 800cd3a:	460c      	mov	r4, r1
 800cd3c:	b976      	cbnz	r6, 800cd5c <_Bfree+0x28>
 800cd3e:	2010      	movs	r0, #16
 800cd40:	f7fe f950 	bl	800afe4 <malloc>
 800cd44:	4602      	mov	r2, r0
 800cd46:	61e8      	str	r0, [r5, #28]
 800cd48:	b920      	cbnz	r0, 800cd54 <_Bfree+0x20>
 800cd4a:	4b09      	ldr	r3, [pc, #36]	@ (800cd70 <_Bfree+0x3c>)
 800cd4c:	4809      	ldr	r0, [pc, #36]	@ (800cd74 <_Bfree+0x40>)
 800cd4e:	218f      	movs	r1, #143	@ 0x8f
 800cd50:	f7fe f92a 	bl	800afa8 <__assert_func>
 800cd54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd58:	6006      	str	r6, [r0, #0]
 800cd5a:	60c6      	str	r6, [r0, #12]
 800cd5c:	b13c      	cbz	r4, 800cd6e <_Bfree+0x3a>
 800cd5e:	69eb      	ldr	r3, [r5, #28]
 800cd60:	6862      	ldr	r2, [r4, #4]
 800cd62:	68db      	ldr	r3, [r3, #12]
 800cd64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cd68:	6021      	str	r1, [r4, #0]
 800cd6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cd6e:	bd70      	pop	{r4, r5, r6, pc}
 800cd70:	0800dcc1 	.word	0x0800dcc1
 800cd74:	0800dd41 	.word	0x0800dd41

0800cd78 <__multadd>:
 800cd78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd7c:	690d      	ldr	r5, [r1, #16]
 800cd7e:	4607      	mov	r7, r0
 800cd80:	460c      	mov	r4, r1
 800cd82:	461e      	mov	r6, r3
 800cd84:	f101 0c14 	add.w	ip, r1, #20
 800cd88:	2000      	movs	r0, #0
 800cd8a:	f8dc 3000 	ldr.w	r3, [ip]
 800cd8e:	b299      	uxth	r1, r3
 800cd90:	fb02 6101 	mla	r1, r2, r1, r6
 800cd94:	0c1e      	lsrs	r6, r3, #16
 800cd96:	0c0b      	lsrs	r3, r1, #16
 800cd98:	fb02 3306 	mla	r3, r2, r6, r3
 800cd9c:	b289      	uxth	r1, r1
 800cd9e:	3001      	adds	r0, #1
 800cda0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cda4:	4285      	cmp	r5, r0
 800cda6:	f84c 1b04 	str.w	r1, [ip], #4
 800cdaa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cdae:	dcec      	bgt.n	800cd8a <__multadd+0x12>
 800cdb0:	b30e      	cbz	r6, 800cdf6 <__multadd+0x7e>
 800cdb2:	68a3      	ldr	r3, [r4, #8]
 800cdb4:	42ab      	cmp	r3, r5
 800cdb6:	dc19      	bgt.n	800cdec <__multadd+0x74>
 800cdb8:	6861      	ldr	r1, [r4, #4]
 800cdba:	4638      	mov	r0, r7
 800cdbc:	3101      	adds	r1, #1
 800cdbe:	f7ff ff79 	bl	800ccb4 <_Balloc>
 800cdc2:	4680      	mov	r8, r0
 800cdc4:	b928      	cbnz	r0, 800cdd2 <__multadd+0x5a>
 800cdc6:	4602      	mov	r2, r0
 800cdc8:	4b0c      	ldr	r3, [pc, #48]	@ (800cdfc <__multadd+0x84>)
 800cdca:	480d      	ldr	r0, [pc, #52]	@ (800ce00 <__multadd+0x88>)
 800cdcc:	21ba      	movs	r1, #186	@ 0xba
 800cdce:	f7fe f8eb 	bl	800afa8 <__assert_func>
 800cdd2:	6922      	ldr	r2, [r4, #16]
 800cdd4:	3202      	adds	r2, #2
 800cdd6:	f104 010c 	add.w	r1, r4, #12
 800cdda:	0092      	lsls	r2, r2, #2
 800cddc:	300c      	adds	r0, #12
 800cdde:	f000 fd99 	bl	800d914 <memcpy>
 800cde2:	4621      	mov	r1, r4
 800cde4:	4638      	mov	r0, r7
 800cde6:	f7ff ffa5 	bl	800cd34 <_Bfree>
 800cdea:	4644      	mov	r4, r8
 800cdec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cdf0:	3501      	adds	r5, #1
 800cdf2:	615e      	str	r6, [r3, #20]
 800cdf4:	6125      	str	r5, [r4, #16]
 800cdf6:	4620      	mov	r0, r4
 800cdf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdfc:	0800dd30 	.word	0x0800dd30
 800ce00:	0800dd41 	.word	0x0800dd41

0800ce04 <__hi0bits>:
 800ce04:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ce08:	4603      	mov	r3, r0
 800ce0a:	bf36      	itet	cc
 800ce0c:	0403      	lslcc	r3, r0, #16
 800ce0e:	2000      	movcs	r0, #0
 800ce10:	2010      	movcc	r0, #16
 800ce12:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ce16:	bf3c      	itt	cc
 800ce18:	021b      	lslcc	r3, r3, #8
 800ce1a:	3008      	addcc	r0, #8
 800ce1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ce20:	bf3c      	itt	cc
 800ce22:	011b      	lslcc	r3, r3, #4
 800ce24:	3004      	addcc	r0, #4
 800ce26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce2a:	bf3c      	itt	cc
 800ce2c:	009b      	lslcc	r3, r3, #2
 800ce2e:	3002      	addcc	r0, #2
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	db05      	blt.n	800ce40 <__hi0bits+0x3c>
 800ce34:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ce38:	f100 0001 	add.w	r0, r0, #1
 800ce3c:	bf08      	it	eq
 800ce3e:	2020      	moveq	r0, #32
 800ce40:	4770      	bx	lr

0800ce42 <__lo0bits>:
 800ce42:	6803      	ldr	r3, [r0, #0]
 800ce44:	4602      	mov	r2, r0
 800ce46:	f013 0007 	ands.w	r0, r3, #7
 800ce4a:	d00b      	beq.n	800ce64 <__lo0bits+0x22>
 800ce4c:	07d9      	lsls	r1, r3, #31
 800ce4e:	d421      	bmi.n	800ce94 <__lo0bits+0x52>
 800ce50:	0798      	lsls	r0, r3, #30
 800ce52:	bf49      	itett	mi
 800ce54:	085b      	lsrmi	r3, r3, #1
 800ce56:	089b      	lsrpl	r3, r3, #2
 800ce58:	2001      	movmi	r0, #1
 800ce5a:	6013      	strmi	r3, [r2, #0]
 800ce5c:	bf5c      	itt	pl
 800ce5e:	6013      	strpl	r3, [r2, #0]
 800ce60:	2002      	movpl	r0, #2
 800ce62:	4770      	bx	lr
 800ce64:	b299      	uxth	r1, r3
 800ce66:	b909      	cbnz	r1, 800ce6c <__lo0bits+0x2a>
 800ce68:	0c1b      	lsrs	r3, r3, #16
 800ce6a:	2010      	movs	r0, #16
 800ce6c:	b2d9      	uxtb	r1, r3
 800ce6e:	b909      	cbnz	r1, 800ce74 <__lo0bits+0x32>
 800ce70:	3008      	adds	r0, #8
 800ce72:	0a1b      	lsrs	r3, r3, #8
 800ce74:	0719      	lsls	r1, r3, #28
 800ce76:	bf04      	itt	eq
 800ce78:	091b      	lsreq	r3, r3, #4
 800ce7a:	3004      	addeq	r0, #4
 800ce7c:	0799      	lsls	r1, r3, #30
 800ce7e:	bf04      	itt	eq
 800ce80:	089b      	lsreq	r3, r3, #2
 800ce82:	3002      	addeq	r0, #2
 800ce84:	07d9      	lsls	r1, r3, #31
 800ce86:	d403      	bmi.n	800ce90 <__lo0bits+0x4e>
 800ce88:	085b      	lsrs	r3, r3, #1
 800ce8a:	f100 0001 	add.w	r0, r0, #1
 800ce8e:	d003      	beq.n	800ce98 <__lo0bits+0x56>
 800ce90:	6013      	str	r3, [r2, #0]
 800ce92:	4770      	bx	lr
 800ce94:	2000      	movs	r0, #0
 800ce96:	4770      	bx	lr
 800ce98:	2020      	movs	r0, #32
 800ce9a:	4770      	bx	lr

0800ce9c <__i2b>:
 800ce9c:	b510      	push	{r4, lr}
 800ce9e:	460c      	mov	r4, r1
 800cea0:	2101      	movs	r1, #1
 800cea2:	f7ff ff07 	bl	800ccb4 <_Balloc>
 800cea6:	4602      	mov	r2, r0
 800cea8:	b928      	cbnz	r0, 800ceb6 <__i2b+0x1a>
 800ceaa:	4b05      	ldr	r3, [pc, #20]	@ (800cec0 <__i2b+0x24>)
 800ceac:	4805      	ldr	r0, [pc, #20]	@ (800cec4 <__i2b+0x28>)
 800ceae:	f240 1145 	movw	r1, #325	@ 0x145
 800ceb2:	f7fe f879 	bl	800afa8 <__assert_func>
 800ceb6:	2301      	movs	r3, #1
 800ceb8:	6144      	str	r4, [r0, #20]
 800ceba:	6103      	str	r3, [r0, #16]
 800cebc:	bd10      	pop	{r4, pc}
 800cebe:	bf00      	nop
 800cec0:	0800dd30 	.word	0x0800dd30
 800cec4:	0800dd41 	.word	0x0800dd41

0800cec8 <__multiply>:
 800cec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cecc:	4617      	mov	r7, r2
 800cece:	690a      	ldr	r2, [r1, #16]
 800ced0:	693b      	ldr	r3, [r7, #16]
 800ced2:	429a      	cmp	r2, r3
 800ced4:	bfa8      	it	ge
 800ced6:	463b      	movge	r3, r7
 800ced8:	4689      	mov	r9, r1
 800ceda:	bfa4      	itt	ge
 800cedc:	460f      	movge	r7, r1
 800cede:	4699      	movge	r9, r3
 800cee0:	693d      	ldr	r5, [r7, #16]
 800cee2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cee6:	68bb      	ldr	r3, [r7, #8]
 800cee8:	6879      	ldr	r1, [r7, #4]
 800ceea:	eb05 060a 	add.w	r6, r5, sl
 800ceee:	42b3      	cmp	r3, r6
 800cef0:	b085      	sub	sp, #20
 800cef2:	bfb8      	it	lt
 800cef4:	3101      	addlt	r1, #1
 800cef6:	f7ff fedd 	bl	800ccb4 <_Balloc>
 800cefa:	b930      	cbnz	r0, 800cf0a <__multiply+0x42>
 800cefc:	4602      	mov	r2, r0
 800cefe:	4b41      	ldr	r3, [pc, #260]	@ (800d004 <__multiply+0x13c>)
 800cf00:	4841      	ldr	r0, [pc, #260]	@ (800d008 <__multiply+0x140>)
 800cf02:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cf06:	f7fe f84f 	bl	800afa8 <__assert_func>
 800cf0a:	f100 0414 	add.w	r4, r0, #20
 800cf0e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800cf12:	4623      	mov	r3, r4
 800cf14:	2200      	movs	r2, #0
 800cf16:	4573      	cmp	r3, lr
 800cf18:	d320      	bcc.n	800cf5c <__multiply+0x94>
 800cf1a:	f107 0814 	add.w	r8, r7, #20
 800cf1e:	f109 0114 	add.w	r1, r9, #20
 800cf22:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800cf26:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cf2a:	9302      	str	r3, [sp, #8]
 800cf2c:	1beb      	subs	r3, r5, r7
 800cf2e:	3b15      	subs	r3, #21
 800cf30:	f023 0303 	bic.w	r3, r3, #3
 800cf34:	3304      	adds	r3, #4
 800cf36:	3715      	adds	r7, #21
 800cf38:	42bd      	cmp	r5, r7
 800cf3a:	bf38      	it	cc
 800cf3c:	2304      	movcc	r3, #4
 800cf3e:	9301      	str	r3, [sp, #4]
 800cf40:	9b02      	ldr	r3, [sp, #8]
 800cf42:	9103      	str	r1, [sp, #12]
 800cf44:	428b      	cmp	r3, r1
 800cf46:	d80c      	bhi.n	800cf62 <__multiply+0x9a>
 800cf48:	2e00      	cmp	r6, #0
 800cf4a:	dd03      	ble.n	800cf54 <__multiply+0x8c>
 800cf4c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d055      	beq.n	800d000 <__multiply+0x138>
 800cf54:	6106      	str	r6, [r0, #16]
 800cf56:	b005      	add	sp, #20
 800cf58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf5c:	f843 2b04 	str.w	r2, [r3], #4
 800cf60:	e7d9      	b.n	800cf16 <__multiply+0x4e>
 800cf62:	f8b1 a000 	ldrh.w	sl, [r1]
 800cf66:	f1ba 0f00 	cmp.w	sl, #0
 800cf6a:	d01f      	beq.n	800cfac <__multiply+0xe4>
 800cf6c:	46c4      	mov	ip, r8
 800cf6e:	46a1      	mov	r9, r4
 800cf70:	2700      	movs	r7, #0
 800cf72:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cf76:	f8d9 3000 	ldr.w	r3, [r9]
 800cf7a:	fa1f fb82 	uxth.w	fp, r2
 800cf7e:	b29b      	uxth	r3, r3
 800cf80:	fb0a 330b 	mla	r3, sl, fp, r3
 800cf84:	443b      	add	r3, r7
 800cf86:	f8d9 7000 	ldr.w	r7, [r9]
 800cf8a:	0c12      	lsrs	r2, r2, #16
 800cf8c:	0c3f      	lsrs	r7, r7, #16
 800cf8e:	fb0a 7202 	mla	r2, sl, r2, r7
 800cf92:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cf96:	b29b      	uxth	r3, r3
 800cf98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cf9c:	4565      	cmp	r5, ip
 800cf9e:	f849 3b04 	str.w	r3, [r9], #4
 800cfa2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cfa6:	d8e4      	bhi.n	800cf72 <__multiply+0xaa>
 800cfa8:	9b01      	ldr	r3, [sp, #4]
 800cfaa:	50e7      	str	r7, [r4, r3]
 800cfac:	9b03      	ldr	r3, [sp, #12]
 800cfae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cfb2:	3104      	adds	r1, #4
 800cfb4:	f1b9 0f00 	cmp.w	r9, #0
 800cfb8:	d020      	beq.n	800cffc <__multiply+0x134>
 800cfba:	6823      	ldr	r3, [r4, #0]
 800cfbc:	4647      	mov	r7, r8
 800cfbe:	46a4      	mov	ip, r4
 800cfc0:	f04f 0a00 	mov.w	sl, #0
 800cfc4:	f8b7 b000 	ldrh.w	fp, [r7]
 800cfc8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cfcc:	fb09 220b 	mla	r2, r9, fp, r2
 800cfd0:	4452      	add	r2, sl
 800cfd2:	b29b      	uxth	r3, r3
 800cfd4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cfd8:	f84c 3b04 	str.w	r3, [ip], #4
 800cfdc:	f857 3b04 	ldr.w	r3, [r7], #4
 800cfe0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cfe4:	f8bc 3000 	ldrh.w	r3, [ip]
 800cfe8:	fb09 330a 	mla	r3, r9, sl, r3
 800cfec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cff0:	42bd      	cmp	r5, r7
 800cff2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cff6:	d8e5      	bhi.n	800cfc4 <__multiply+0xfc>
 800cff8:	9a01      	ldr	r2, [sp, #4]
 800cffa:	50a3      	str	r3, [r4, r2]
 800cffc:	3404      	adds	r4, #4
 800cffe:	e79f      	b.n	800cf40 <__multiply+0x78>
 800d000:	3e01      	subs	r6, #1
 800d002:	e7a1      	b.n	800cf48 <__multiply+0x80>
 800d004:	0800dd30 	.word	0x0800dd30
 800d008:	0800dd41 	.word	0x0800dd41

0800d00c <__pow5mult>:
 800d00c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d010:	4615      	mov	r5, r2
 800d012:	f012 0203 	ands.w	r2, r2, #3
 800d016:	4607      	mov	r7, r0
 800d018:	460e      	mov	r6, r1
 800d01a:	d007      	beq.n	800d02c <__pow5mult+0x20>
 800d01c:	4c25      	ldr	r4, [pc, #148]	@ (800d0b4 <__pow5mult+0xa8>)
 800d01e:	3a01      	subs	r2, #1
 800d020:	2300      	movs	r3, #0
 800d022:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d026:	f7ff fea7 	bl	800cd78 <__multadd>
 800d02a:	4606      	mov	r6, r0
 800d02c:	10ad      	asrs	r5, r5, #2
 800d02e:	d03d      	beq.n	800d0ac <__pow5mult+0xa0>
 800d030:	69fc      	ldr	r4, [r7, #28]
 800d032:	b97c      	cbnz	r4, 800d054 <__pow5mult+0x48>
 800d034:	2010      	movs	r0, #16
 800d036:	f7fd ffd5 	bl	800afe4 <malloc>
 800d03a:	4602      	mov	r2, r0
 800d03c:	61f8      	str	r0, [r7, #28]
 800d03e:	b928      	cbnz	r0, 800d04c <__pow5mult+0x40>
 800d040:	4b1d      	ldr	r3, [pc, #116]	@ (800d0b8 <__pow5mult+0xac>)
 800d042:	481e      	ldr	r0, [pc, #120]	@ (800d0bc <__pow5mult+0xb0>)
 800d044:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d048:	f7fd ffae 	bl	800afa8 <__assert_func>
 800d04c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d050:	6004      	str	r4, [r0, #0]
 800d052:	60c4      	str	r4, [r0, #12]
 800d054:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d058:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d05c:	b94c      	cbnz	r4, 800d072 <__pow5mult+0x66>
 800d05e:	f240 2171 	movw	r1, #625	@ 0x271
 800d062:	4638      	mov	r0, r7
 800d064:	f7ff ff1a 	bl	800ce9c <__i2b>
 800d068:	2300      	movs	r3, #0
 800d06a:	f8c8 0008 	str.w	r0, [r8, #8]
 800d06e:	4604      	mov	r4, r0
 800d070:	6003      	str	r3, [r0, #0]
 800d072:	f04f 0900 	mov.w	r9, #0
 800d076:	07eb      	lsls	r3, r5, #31
 800d078:	d50a      	bpl.n	800d090 <__pow5mult+0x84>
 800d07a:	4631      	mov	r1, r6
 800d07c:	4622      	mov	r2, r4
 800d07e:	4638      	mov	r0, r7
 800d080:	f7ff ff22 	bl	800cec8 <__multiply>
 800d084:	4631      	mov	r1, r6
 800d086:	4680      	mov	r8, r0
 800d088:	4638      	mov	r0, r7
 800d08a:	f7ff fe53 	bl	800cd34 <_Bfree>
 800d08e:	4646      	mov	r6, r8
 800d090:	106d      	asrs	r5, r5, #1
 800d092:	d00b      	beq.n	800d0ac <__pow5mult+0xa0>
 800d094:	6820      	ldr	r0, [r4, #0]
 800d096:	b938      	cbnz	r0, 800d0a8 <__pow5mult+0x9c>
 800d098:	4622      	mov	r2, r4
 800d09a:	4621      	mov	r1, r4
 800d09c:	4638      	mov	r0, r7
 800d09e:	f7ff ff13 	bl	800cec8 <__multiply>
 800d0a2:	6020      	str	r0, [r4, #0]
 800d0a4:	f8c0 9000 	str.w	r9, [r0]
 800d0a8:	4604      	mov	r4, r0
 800d0aa:	e7e4      	b.n	800d076 <__pow5mult+0x6a>
 800d0ac:	4630      	mov	r0, r6
 800d0ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0b2:	bf00      	nop
 800d0b4:	0800ddb8 	.word	0x0800ddb8
 800d0b8:	0800dcc1 	.word	0x0800dcc1
 800d0bc:	0800dd41 	.word	0x0800dd41

0800d0c0 <__lshift>:
 800d0c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0c4:	460c      	mov	r4, r1
 800d0c6:	6849      	ldr	r1, [r1, #4]
 800d0c8:	6923      	ldr	r3, [r4, #16]
 800d0ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d0ce:	68a3      	ldr	r3, [r4, #8]
 800d0d0:	4607      	mov	r7, r0
 800d0d2:	4691      	mov	r9, r2
 800d0d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d0d8:	f108 0601 	add.w	r6, r8, #1
 800d0dc:	42b3      	cmp	r3, r6
 800d0de:	db0b      	blt.n	800d0f8 <__lshift+0x38>
 800d0e0:	4638      	mov	r0, r7
 800d0e2:	f7ff fde7 	bl	800ccb4 <_Balloc>
 800d0e6:	4605      	mov	r5, r0
 800d0e8:	b948      	cbnz	r0, 800d0fe <__lshift+0x3e>
 800d0ea:	4602      	mov	r2, r0
 800d0ec:	4b28      	ldr	r3, [pc, #160]	@ (800d190 <__lshift+0xd0>)
 800d0ee:	4829      	ldr	r0, [pc, #164]	@ (800d194 <__lshift+0xd4>)
 800d0f0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d0f4:	f7fd ff58 	bl	800afa8 <__assert_func>
 800d0f8:	3101      	adds	r1, #1
 800d0fa:	005b      	lsls	r3, r3, #1
 800d0fc:	e7ee      	b.n	800d0dc <__lshift+0x1c>
 800d0fe:	2300      	movs	r3, #0
 800d100:	f100 0114 	add.w	r1, r0, #20
 800d104:	f100 0210 	add.w	r2, r0, #16
 800d108:	4618      	mov	r0, r3
 800d10a:	4553      	cmp	r3, sl
 800d10c:	db33      	blt.n	800d176 <__lshift+0xb6>
 800d10e:	6920      	ldr	r0, [r4, #16]
 800d110:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d114:	f104 0314 	add.w	r3, r4, #20
 800d118:	f019 091f 	ands.w	r9, r9, #31
 800d11c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d120:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d124:	d02b      	beq.n	800d17e <__lshift+0xbe>
 800d126:	f1c9 0e20 	rsb	lr, r9, #32
 800d12a:	468a      	mov	sl, r1
 800d12c:	2200      	movs	r2, #0
 800d12e:	6818      	ldr	r0, [r3, #0]
 800d130:	fa00 f009 	lsl.w	r0, r0, r9
 800d134:	4310      	orrs	r0, r2
 800d136:	f84a 0b04 	str.w	r0, [sl], #4
 800d13a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d13e:	459c      	cmp	ip, r3
 800d140:	fa22 f20e 	lsr.w	r2, r2, lr
 800d144:	d8f3      	bhi.n	800d12e <__lshift+0x6e>
 800d146:	ebac 0304 	sub.w	r3, ip, r4
 800d14a:	3b15      	subs	r3, #21
 800d14c:	f023 0303 	bic.w	r3, r3, #3
 800d150:	3304      	adds	r3, #4
 800d152:	f104 0015 	add.w	r0, r4, #21
 800d156:	4560      	cmp	r0, ip
 800d158:	bf88      	it	hi
 800d15a:	2304      	movhi	r3, #4
 800d15c:	50ca      	str	r2, [r1, r3]
 800d15e:	b10a      	cbz	r2, 800d164 <__lshift+0xa4>
 800d160:	f108 0602 	add.w	r6, r8, #2
 800d164:	3e01      	subs	r6, #1
 800d166:	4638      	mov	r0, r7
 800d168:	612e      	str	r6, [r5, #16]
 800d16a:	4621      	mov	r1, r4
 800d16c:	f7ff fde2 	bl	800cd34 <_Bfree>
 800d170:	4628      	mov	r0, r5
 800d172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d176:	f842 0f04 	str.w	r0, [r2, #4]!
 800d17a:	3301      	adds	r3, #1
 800d17c:	e7c5      	b.n	800d10a <__lshift+0x4a>
 800d17e:	3904      	subs	r1, #4
 800d180:	f853 2b04 	ldr.w	r2, [r3], #4
 800d184:	f841 2f04 	str.w	r2, [r1, #4]!
 800d188:	459c      	cmp	ip, r3
 800d18a:	d8f9      	bhi.n	800d180 <__lshift+0xc0>
 800d18c:	e7ea      	b.n	800d164 <__lshift+0xa4>
 800d18e:	bf00      	nop
 800d190:	0800dd30 	.word	0x0800dd30
 800d194:	0800dd41 	.word	0x0800dd41

0800d198 <__mcmp>:
 800d198:	690a      	ldr	r2, [r1, #16]
 800d19a:	4603      	mov	r3, r0
 800d19c:	6900      	ldr	r0, [r0, #16]
 800d19e:	1a80      	subs	r0, r0, r2
 800d1a0:	b530      	push	{r4, r5, lr}
 800d1a2:	d10e      	bne.n	800d1c2 <__mcmp+0x2a>
 800d1a4:	3314      	adds	r3, #20
 800d1a6:	3114      	adds	r1, #20
 800d1a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d1ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d1b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d1b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d1b8:	4295      	cmp	r5, r2
 800d1ba:	d003      	beq.n	800d1c4 <__mcmp+0x2c>
 800d1bc:	d205      	bcs.n	800d1ca <__mcmp+0x32>
 800d1be:	f04f 30ff 	mov.w	r0, #4294967295
 800d1c2:	bd30      	pop	{r4, r5, pc}
 800d1c4:	42a3      	cmp	r3, r4
 800d1c6:	d3f3      	bcc.n	800d1b0 <__mcmp+0x18>
 800d1c8:	e7fb      	b.n	800d1c2 <__mcmp+0x2a>
 800d1ca:	2001      	movs	r0, #1
 800d1cc:	e7f9      	b.n	800d1c2 <__mcmp+0x2a>
	...

0800d1d0 <__mdiff>:
 800d1d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1d4:	4689      	mov	r9, r1
 800d1d6:	4606      	mov	r6, r0
 800d1d8:	4611      	mov	r1, r2
 800d1da:	4648      	mov	r0, r9
 800d1dc:	4614      	mov	r4, r2
 800d1de:	f7ff ffdb 	bl	800d198 <__mcmp>
 800d1e2:	1e05      	subs	r5, r0, #0
 800d1e4:	d112      	bne.n	800d20c <__mdiff+0x3c>
 800d1e6:	4629      	mov	r1, r5
 800d1e8:	4630      	mov	r0, r6
 800d1ea:	f7ff fd63 	bl	800ccb4 <_Balloc>
 800d1ee:	4602      	mov	r2, r0
 800d1f0:	b928      	cbnz	r0, 800d1fe <__mdiff+0x2e>
 800d1f2:	4b3f      	ldr	r3, [pc, #252]	@ (800d2f0 <__mdiff+0x120>)
 800d1f4:	f240 2137 	movw	r1, #567	@ 0x237
 800d1f8:	483e      	ldr	r0, [pc, #248]	@ (800d2f4 <__mdiff+0x124>)
 800d1fa:	f7fd fed5 	bl	800afa8 <__assert_func>
 800d1fe:	2301      	movs	r3, #1
 800d200:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d204:	4610      	mov	r0, r2
 800d206:	b003      	add	sp, #12
 800d208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d20c:	bfbc      	itt	lt
 800d20e:	464b      	movlt	r3, r9
 800d210:	46a1      	movlt	r9, r4
 800d212:	4630      	mov	r0, r6
 800d214:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d218:	bfba      	itte	lt
 800d21a:	461c      	movlt	r4, r3
 800d21c:	2501      	movlt	r5, #1
 800d21e:	2500      	movge	r5, #0
 800d220:	f7ff fd48 	bl	800ccb4 <_Balloc>
 800d224:	4602      	mov	r2, r0
 800d226:	b918      	cbnz	r0, 800d230 <__mdiff+0x60>
 800d228:	4b31      	ldr	r3, [pc, #196]	@ (800d2f0 <__mdiff+0x120>)
 800d22a:	f240 2145 	movw	r1, #581	@ 0x245
 800d22e:	e7e3      	b.n	800d1f8 <__mdiff+0x28>
 800d230:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d234:	6926      	ldr	r6, [r4, #16]
 800d236:	60c5      	str	r5, [r0, #12]
 800d238:	f109 0310 	add.w	r3, r9, #16
 800d23c:	f109 0514 	add.w	r5, r9, #20
 800d240:	f104 0e14 	add.w	lr, r4, #20
 800d244:	f100 0b14 	add.w	fp, r0, #20
 800d248:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d24c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d250:	9301      	str	r3, [sp, #4]
 800d252:	46d9      	mov	r9, fp
 800d254:	f04f 0c00 	mov.w	ip, #0
 800d258:	9b01      	ldr	r3, [sp, #4]
 800d25a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d25e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d262:	9301      	str	r3, [sp, #4]
 800d264:	fa1f f38a 	uxth.w	r3, sl
 800d268:	4619      	mov	r1, r3
 800d26a:	b283      	uxth	r3, r0
 800d26c:	1acb      	subs	r3, r1, r3
 800d26e:	0c00      	lsrs	r0, r0, #16
 800d270:	4463      	add	r3, ip
 800d272:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d276:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d27a:	b29b      	uxth	r3, r3
 800d27c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d280:	4576      	cmp	r6, lr
 800d282:	f849 3b04 	str.w	r3, [r9], #4
 800d286:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d28a:	d8e5      	bhi.n	800d258 <__mdiff+0x88>
 800d28c:	1b33      	subs	r3, r6, r4
 800d28e:	3b15      	subs	r3, #21
 800d290:	f023 0303 	bic.w	r3, r3, #3
 800d294:	3415      	adds	r4, #21
 800d296:	3304      	adds	r3, #4
 800d298:	42a6      	cmp	r6, r4
 800d29a:	bf38      	it	cc
 800d29c:	2304      	movcc	r3, #4
 800d29e:	441d      	add	r5, r3
 800d2a0:	445b      	add	r3, fp
 800d2a2:	461e      	mov	r6, r3
 800d2a4:	462c      	mov	r4, r5
 800d2a6:	4544      	cmp	r4, r8
 800d2a8:	d30e      	bcc.n	800d2c8 <__mdiff+0xf8>
 800d2aa:	f108 0103 	add.w	r1, r8, #3
 800d2ae:	1b49      	subs	r1, r1, r5
 800d2b0:	f021 0103 	bic.w	r1, r1, #3
 800d2b4:	3d03      	subs	r5, #3
 800d2b6:	45a8      	cmp	r8, r5
 800d2b8:	bf38      	it	cc
 800d2ba:	2100      	movcc	r1, #0
 800d2bc:	440b      	add	r3, r1
 800d2be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d2c2:	b191      	cbz	r1, 800d2ea <__mdiff+0x11a>
 800d2c4:	6117      	str	r7, [r2, #16]
 800d2c6:	e79d      	b.n	800d204 <__mdiff+0x34>
 800d2c8:	f854 1b04 	ldr.w	r1, [r4], #4
 800d2cc:	46e6      	mov	lr, ip
 800d2ce:	0c08      	lsrs	r0, r1, #16
 800d2d0:	fa1c fc81 	uxtah	ip, ip, r1
 800d2d4:	4471      	add	r1, lr
 800d2d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d2da:	b289      	uxth	r1, r1
 800d2dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d2e0:	f846 1b04 	str.w	r1, [r6], #4
 800d2e4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d2e8:	e7dd      	b.n	800d2a6 <__mdiff+0xd6>
 800d2ea:	3f01      	subs	r7, #1
 800d2ec:	e7e7      	b.n	800d2be <__mdiff+0xee>
 800d2ee:	bf00      	nop
 800d2f0:	0800dd30 	.word	0x0800dd30
 800d2f4:	0800dd41 	.word	0x0800dd41

0800d2f8 <__d2b>:
 800d2f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d2fc:	460f      	mov	r7, r1
 800d2fe:	2101      	movs	r1, #1
 800d300:	ec59 8b10 	vmov	r8, r9, d0
 800d304:	4616      	mov	r6, r2
 800d306:	f7ff fcd5 	bl	800ccb4 <_Balloc>
 800d30a:	4604      	mov	r4, r0
 800d30c:	b930      	cbnz	r0, 800d31c <__d2b+0x24>
 800d30e:	4602      	mov	r2, r0
 800d310:	4b23      	ldr	r3, [pc, #140]	@ (800d3a0 <__d2b+0xa8>)
 800d312:	4824      	ldr	r0, [pc, #144]	@ (800d3a4 <__d2b+0xac>)
 800d314:	f240 310f 	movw	r1, #783	@ 0x30f
 800d318:	f7fd fe46 	bl	800afa8 <__assert_func>
 800d31c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d320:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d324:	b10d      	cbz	r5, 800d32a <__d2b+0x32>
 800d326:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d32a:	9301      	str	r3, [sp, #4]
 800d32c:	f1b8 0300 	subs.w	r3, r8, #0
 800d330:	d023      	beq.n	800d37a <__d2b+0x82>
 800d332:	4668      	mov	r0, sp
 800d334:	9300      	str	r3, [sp, #0]
 800d336:	f7ff fd84 	bl	800ce42 <__lo0bits>
 800d33a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d33e:	b1d0      	cbz	r0, 800d376 <__d2b+0x7e>
 800d340:	f1c0 0320 	rsb	r3, r0, #32
 800d344:	fa02 f303 	lsl.w	r3, r2, r3
 800d348:	430b      	orrs	r3, r1
 800d34a:	40c2      	lsrs	r2, r0
 800d34c:	6163      	str	r3, [r4, #20]
 800d34e:	9201      	str	r2, [sp, #4]
 800d350:	9b01      	ldr	r3, [sp, #4]
 800d352:	61a3      	str	r3, [r4, #24]
 800d354:	2b00      	cmp	r3, #0
 800d356:	bf0c      	ite	eq
 800d358:	2201      	moveq	r2, #1
 800d35a:	2202      	movne	r2, #2
 800d35c:	6122      	str	r2, [r4, #16]
 800d35e:	b1a5      	cbz	r5, 800d38a <__d2b+0x92>
 800d360:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d364:	4405      	add	r5, r0
 800d366:	603d      	str	r5, [r7, #0]
 800d368:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d36c:	6030      	str	r0, [r6, #0]
 800d36e:	4620      	mov	r0, r4
 800d370:	b003      	add	sp, #12
 800d372:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d376:	6161      	str	r1, [r4, #20]
 800d378:	e7ea      	b.n	800d350 <__d2b+0x58>
 800d37a:	a801      	add	r0, sp, #4
 800d37c:	f7ff fd61 	bl	800ce42 <__lo0bits>
 800d380:	9b01      	ldr	r3, [sp, #4]
 800d382:	6163      	str	r3, [r4, #20]
 800d384:	3020      	adds	r0, #32
 800d386:	2201      	movs	r2, #1
 800d388:	e7e8      	b.n	800d35c <__d2b+0x64>
 800d38a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d38e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d392:	6038      	str	r0, [r7, #0]
 800d394:	6918      	ldr	r0, [r3, #16]
 800d396:	f7ff fd35 	bl	800ce04 <__hi0bits>
 800d39a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d39e:	e7e5      	b.n	800d36c <__d2b+0x74>
 800d3a0:	0800dd30 	.word	0x0800dd30
 800d3a4:	0800dd41 	.word	0x0800dd41

0800d3a8 <__sfputc_r>:
 800d3a8:	6893      	ldr	r3, [r2, #8]
 800d3aa:	3b01      	subs	r3, #1
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	b410      	push	{r4}
 800d3b0:	6093      	str	r3, [r2, #8]
 800d3b2:	da08      	bge.n	800d3c6 <__sfputc_r+0x1e>
 800d3b4:	6994      	ldr	r4, [r2, #24]
 800d3b6:	42a3      	cmp	r3, r4
 800d3b8:	db01      	blt.n	800d3be <__sfputc_r+0x16>
 800d3ba:	290a      	cmp	r1, #10
 800d3bc:	d103      	bne.n	800d3c6 <__sfputc_r+0x1e>
 800d3be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d3c2:	f7fe bcaa 	b.w	800bd1a <__swbuf_r>
 800d3c6:	6813      	ldr	r3, [r2, #0]
 800d3c8:	1c58      	adds	r0, r3, #1
 800d3ca:	6010      	str	r0, [r2, #0]
 800d3cc:	7019      	strb	r1, [r3, #0]
 800d3ce:	4608      	mov	r0, r1
 800d3d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d3d4:	4770      	bx	lr

0800d3d6 <__sfputs_r>:
 800d3d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3d8:	4606      	mov	r6, r0
 800d3da:	460f      	mov	r7, r1
 800d3dc:	4614      	mov	r4, r2
 800d3de:	18d5      	adds	r5, r2, r3
 800d3e0:	42ac      	cmp	r4, r5
 800d3e2:	d101      	bne.n	800d3e8 <__sfputs_r+0x12>
 800d3e4:	2000      	movs	r0, #0
 800d3e6:	e007      	b.n	800d3f8 <__sfputs_r+0x22>
 800d3e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3ec:	463a      	mov	r2, r7
 800d3ee:	4630      	mov	r0, r6
 800d3f0:	f7ff ffda 	bl	800d3a8 <__sfputc_r>
 800d3f4:	1c43      	adds	r3, r0, #1
 800d3f6:	d1f3      	bne.n	800d3e0 <__sfputs_r+0xa>
 800d3f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d3fc <_vfiprintf_r>:
 800d3fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d400:	460d      	mov	r5, r1
 800d402:	b09d      	sub	sp, #116	@ 0x74
 800d404:	4614      	mov	r4, r2
 800d406:	4698      	mov	r8, r3
 800d408:	4606      	mov	r6, r0
 800d40a:	b118      	cbz	r0, 800d414 <_vfiprintf_r+0x18>
 800d40c:	6a03      	ldr	r3, [r0, #32]
 800d40e:	b90b      	cbnz	r3, 800d414 <_vfiprintf_r+0x18>
 800d410:	f7fe fb88 	bl	800bb24 <__sinit>
 800d414:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d416:	07d9      	lsls	r1, r3, #31
 800d418:	d405      	bmi.n	800d426 <_vfiprintf_r+0x2a>
 800d41a:	89ab      	ldrh	r3, [r5, #12]
 800d41c:	059a      	lsls	r2, r3, #22
 800d41e:	d402      	bmi.n	800d426 <_vfiprintf_r+0x2a>
 800d420:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d422:	f7fe fd9c 	bl	800bf5e <__retarget_lock_acquire_recursive>
 800d426:	89ab      	ldrh	r3, [r5, #12]
 800d428:	071b      	lsls	r3, r3, #28
 800d42a:	d501      	bpl.n	800d430 <_vfiprintf_r+0x34>
 800d42c:	692b      	ldr	r3, [r5, #16]
 800d42e:	b99b      	cbnz	r3, 800d458 <_vfiprintf_r+0x5c>
 800d430:	4629      	mov	r1, r5
 800d432:	4630      	mov	r0, r6
 800d434:	f7fe fcb0 	bl	800bd98 <__swsetup_r>
 800d438:	b170      	cbz	r0, 800d458 <_vfiprintf_r+0x5c>
 800d43a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d43c:	07dc      	lsls	r4, r3, #31
 800d43e:	d504      	bpl.n	800d44a <_vfiprintf_r+0x4e>
 800d440:	f04f 30ff 	mov.w	r0, #4294967295
 800d444:	b01d      	add	sp, #116	@ 0x74
 800d446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d44a:	89ab      	ldrh	r3, [r5, #12]
 800d44c:	0598      	lsls	r0, r3, #22
 800d44e:	d4f7      	bmi.n	800d440 <_vfiprintf_r+0x44>
 800d450:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d452:	f7fe fd85 	bl	800bf60 <__retarget_lock_release_recursive>
 800d456:	e7f3      	b.n	800d440 <_vfiprintf_r+0x44>
 800d458:	2300      	movs	r3, #0
 800d45a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d45c:	2320      	movs	r3, #32
 800d45e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d462:	f8cd 800c 	str.w	r8, [sp, #12]
 800d466:	2330      	movs	r3, #48	@ 0x30
 800d468:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d618 <_vfiprintf_r+0x21c>
 800d46c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d470:	f04f 0901 	mov.w	r9, #1
 800d474:	4623      	mov	r3, r4
 800d476:	469a      	mov	sl, r3
 800d478:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d47c:	b10a      	cbz	r2, 800d482 <_vfiprintf_r+0x86>
 800d47e:	2a25      	cmp	r2, #37	@ 0x25
 800d480:	d1f9      	bne.n	800d476 <_vfiprintf_r+0x7a>
 800d482:	ebba 0b04 	subs.w	fp, sl, r4
 800d486:	d00b      	beq.n	800d4a0 <_vfiprintf_r+0xa4>
 800d488:	465b      	mov	r3, fp
 800d48a:	4622      	mov	r2, r4
 800d48c:	4629      	mov	r1, r5
 800d48e:	4630      	mov	r0, r6
 800d490:	f7ff ffa1 	bl	800d3d6 <__sfputs_r>
 800d494:	3001      	adds	r0, #1
 800d496:	f000 80a7 	beq.w	800d5e8 <_vfiprintf_r+0x1ec>
 800d49a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d49c:	445a      	add	r2, fp
 800d49e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d4a0:	f89a 3000 	ldrb.w	r3, [sl]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	f000 809f 	beq.w	800d5e8 <_vfiprintf_r+0x1ec>
 800d4aa:	2300      	movs	r3, #0
 800d4ac:	f04f 32ff 	mov.w	r2, #4294967295
 800d4b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d4b4:	f10a 0a01 	add.w	sl, sl, #1
 800d4b8:	9304      	str	r3, [sp, #16]
 800d4ba:	9307      	str	r3, [sp, #28]
 800d4bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d4c0:	931a      	str	r3, [sp, #104]	@ 0x68
 800d4c2:	4654      	mov	r4, sl
 800d4c4:	2205      	movs	r2, #5
 800d4c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4ca:	4853      	ldr	r0, [pc, #332]	@ (800d618 <_vfiprintf_r+0x21c>)
 800d4cc:	f7f2 fea8 	bl	8000220 <memchr>
 800d4d0:	9a04      	ldr	r2, [sp, #16]
 800d4d2:	b9d8      	cbnz	r0, 800d50c <_vfiprintf_r+0x110>
 800d4d4:	06d1      	lsls	r1, r2, #27
 800d4d6:	bf44      	itt	mi
 800d4d8:	2320      	movmi	r3, #32
 800d4da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d4de:	0713      	lsls	r3, r2, #28
 800d4e0:	bf44      	itt	mi
 800d4e2:	232b      	movmi	r3, #43	@ 0x2b
 800d4e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d4e8:	f89a 3000 	ldrb.w	r3, [sl]
 800d4ec:	2b2a      	cmp	r3, #42	@ 0x2a
 800d4ee:	d015      	beq.n	800d51c <_vfiprintf_r+0x120>
 800d4f0:	9a07      	ldr	r2, [sp, #28]
 800d4f2:	4654      	mov	r4, sl
 800d4f4:	2000      	movs	r0, #0
 800d4f6:	f04f 0c0a 	mov.w	ip, #10
 800d4fa:	4621      	mov	r1, r4
 800d4fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d500:	3b30      	subs	r3, #48	@ 0x30
 800d502:	2b09      	cmp	r3, #9
 800d504:	d94b      	bls.n	800d59e <_vfiprintf_r+0x1a2>
 800d506:	b1b0      	cbz	r0, 800d536 <_vfiprintf_r+0x13a>
 800d508:	9207      	str	r2, [sp, #28]
 800d50a:	e014      	b.n	800d536 <_vfiprintf_r+0x13a>
 800d50c:	eba0 0308 	sub.w	r3, r0, r8
 800d510:	fa09 f303 	lsl.w	r3, r9, r3
 800d514:	4313      	orrs	r3, r2
 800d516:	9304      	str	r3, [sp, #16]
 800d518:	46a2      	mov	sl, r4
 800d51a:	e7d2      	b.n	800d4c2 <_vfiprintf_r+0xc6>
 800d51c:	9b03      	ldr	r3, [sp, #12]
 800d51e:	1d19      	adds	r1, r3, #4
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	9103      	str	r1, [sp, #12]
 800d524:	2b00      	cmp	r3, #0
 800d526:	bfbb      	ittet	lt
 800d528:	425b      	neglt	r3, r3
 800d52a:	f042 0202 	orrlt.w	r2, r2, #2
 800d52e:	9307      	strge	r3, [sp, #28]
 800d530:	9307      	strlt	r3, [sp, #28]
 800d532:	bfb8      	it	lt
 800d534:	9204      	strlt	r2, [sp, #16]
 800d536:	7823      	ldrb	r3, [r4, #0]
 800d538:	2b2e      	cmp	r3, #46	@ 0x2e
 800d53a:	d10a      	bne.n	800d552 <_vfiprintf_r+0x156>
 800d53c:	7863      	ldrb	r3, [r4, #1]
 800d53e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d540:	d132      	bne.n	800d5a8 <_vfiprintf_r+0x1ac>
 800d542:	9b03      	ldr	r3, [sp, #12]
 800d544:	1d1a      	adds	r2, r3, #4
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	9203      	str	r2, [sp, #12]
 800d54a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d54e:	3402      	adds	r4, #2
 800d550:	9305      	str	r3, [sp, #20]
 800d552:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d628 <_vfiprintf_r+0x22c>
 800d556:	7821      	ldrb	r1, [r4, #0]
 800d558:	2203      	movs	r2, #3
 800d55a:	4650      	mov	r0, sl
 800d55c:	f7f2 fe60 	bl	8000220 <memchr>
 800d560:	b138      	cbz	r0, 800d572 <_vfiprintf_r+0x176>
 800d562:	9b04      	ldr	r3, [sp, #16]
 800d564:	eba0 000a 	sub.w	r0, r0, sl
 800d568:	2240      	movs	r2, #64	@ 0x40
 800d56a:	4082      	lsls	r2, r0
 800d56c:	4313      	orrs	r3, r2
 800d56e:	3401      	adds	r4, #1
 800d570:	9304      	str	r3, [sp, #16]
 800d572:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d576:	4829      	ldr	r0, [pc, #164]	@ (800d61c <_vfiprintf_r+0x220>)
 800d578:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d57c:	2206      	movs	r2, #6
 800d57e:	f7f2 fe4f 	bl	8000220 <memchr>
 800d582:	2800      	cmp	r0, #0
 800d584:	d03f      	beq.n	800d606 <_vfiprintf_r+0x20a>
 800d586:	4b26      	ldr	r3, [pc, #152]	@ (800d620 <_vfiprintf_r+0x224>)
 800d588:	bb1b      	cbnz	r3, 800d5d2 <_vfiprintf_r+0x1d6>
 800d58a:	9b03      	ldr	r3, [sp, #12]
 800d58c:	3307      	adds	r3, #7
 800d58e:	f023 0307 	bic.w	r3, r3, #7
 800d592:	3308      	adds	r3, #8
 800d594:	9303      	str	r3, [sp, #12]
 800d596:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d598:	443b      	add	r3, r7
 800d59a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d59c:	e76a      	b.n	800d474 <_vfiprintf_r+0x78>
 800d59e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d5a2:	460c      	mov	r4, r1
 800d5a4:	2001      	movs	r0, #1
 800d5a6:	e7a8      	b.n	800d4fa <_vfiprintf_r+0xfe>
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	3401      	adds	r4, #1
 800d5ac:	9305      	str	r3, [sp, #20]
 800d5ae:	4619      	mov	r1, r3
 800d5b0:	f04f 0c0a 	mov.w	ip, #10
 800d5b4:	4620      	mov	r0, r4
 800d5b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d5ba:	3a30      	subs	r2, #48	@ 0x30
 800d5bc:	2a09      	cmp	r2, #9
 800d5be:	d903      	bls.n	800d5c8 <_vfiprintf_r+0x1cc>
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d0c6      	beq.n	800d552 <_vfiprintf_r+0x156>
 800d5c4:	9105      	str	r1, [sp, #20]
 800d5c6:	e7c4      	b.n	800d552 <_vfiprintf_r+0x156>
 800d5c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800d5cc:	4604      	mov	r4, r0
 800d5ce:	2301      	movs	r3, #1
 800d5d0:	e7f0      	b.n	800d5b4 <_vfiprintf_r+0x1b8>
 800d5d2:	ab03      	add	r3, sp, #12
 800d5d4:	9300      	str	r3, [sp, #0]
 800d5d6:	462a      	mov	r2, r5
 800d5d8:	4b12      	ldr	r3, [pc, #72]	@ (800d624 <_vfiprintf_r+0x228>)
 800d5da:	a904      	add	r1, sp, #16
 800d5dc:	4630      	mov	r0, r6
 800d5de:	f7fd fe5f 	bl	800b2a0 <_printf_float>
 800d5e2:	4607      	mov	r7, r0
 800d5e4:	1c78      	adds	r0, r7, #1
 800d5e6:	d1d6      	bne.n	800d596 <_vfiprintf_r+0x19a>
 800d5e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d5ea:	07d9      	lsls	r1, r3, #31
 800d5ec:	d405      	bmi.n	800d5fa <_vfiprintf_r+0x1fe>
 800d5ee:	89ab      	ldrh	r3, [r5, #12]
 800d5f0:	059a      	lsls	r2, r3, #22
 800d5f2:	d402      	bmi.n	800d5fa <_vfiprintf_r+0x1fe>
 800d5f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d5f6:	f7fe fcb3 	bl	800bf60 <__retarget_lock_release_recursive>
 800d5fa:	89ab      	ldrh	r3, [r5, #12]
 800d5fc:	065b      	lsls	r3, r3, #25
 800d5fe:	f53f af1f 	bmi.w	800d440 <_vfiprintf_r+0x44>
 800d602:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d604:	e71e      	b.n	800d444 <_vfiprintf_r+0x48>
 800d606:	ab03      	add	r3, sp, #12
 800d608:	9300      	str	r3, [sp, #0]
 800d60a:	462a      	mov	r2, r5
 800d60c:	4b05      	ldr	r3, [pc, #20]	@ (800d624 <_vfiprintf_r+0x228>)
 800d60e:	a904      	add	r1, sp, #16
 800d610:	4630      	mov	r0, r6
 800d612:	f7fe f8dd 	bl	800b7d0 <_printf_i>
 800d616:	e7e4      	b.n	800d5e2 <_vfiprintf_r+0x1e6>
 800d618:	0800dd9a 	.word	0x0800dd9a
 800d61c:	0800dda4 	.word	0x0800dda4
 800d620:	0800b2a1 	.word	0x0800b2a1
 800d624:	0800d3d7 	.word	0x0800d3d7
 800d628:	0800dda0 	.word	0x0800dda0

0800d62c <__sflush_r>:
 800d62c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d634:	0716      	lsls	r6, r2, #28
 800d636:	4605      	mov	r5, r0
 800d638:	460c      	mov	r4, r1
 800d63a:	d454      	bmi.n	800d6e6 <__sflush_r+0xba>
 800d63c:	684b      	ldr	r3, [r1, #4]
 800d63e:	2b00      	cmp	r3, #0
 800d640:	dc02      	bgt.n	800d648 <__sflush_r+0x1c>
 800d642:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d644:	2b00      	cmp	r3, #0
 800d646:	dd48      	ble.n	800d6da <__sflush_r+0xae>
 800d648:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d64a:	2e00      	cmp	r6, #0
 800d64c:	d045      	beq.n	800d6da <__sflush_r+0xae>
 800d64e:	2300      	movs	r3, #0
 800d650:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d654:	682f      	ldr	r7, [r5, #0]
 800d656:	6a21      	ldr	r1, [r4, #32]
 800d658:	602b      	str	r3, [r5, #0]
 800d65a:	d030      	beq.n	800d6be <__sflush_r+0x92>
 800d65c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d65e:	89a3      	ldrh	r3, [r4, #12]
 800d660:	0759      	lsls	r1, r3, #29
 800d662:	d505      	bpl.n	800d670 <__sflush_r+0x44>
 800d664:	6863      	ldr	r3, [r4, #4]
 800d666:	1ad2      	subs	r2, r2, r3
 800d668:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d66a:	b10b      	cbz	r3, 800d670 <__sflush_r+0x44>
 800d66c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d66e:	1ad2      	subs	r2, r2, r3
 800d670:	2300      	movs	r3, #0
 800d672:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d674:	6a21      	ldr	r1, [r4, #32]
 800d676:	4628      	mov	r0, r5
 800d678:	47b0      	blx	r6
 800d67a:	1c43      	adds	r3, r0, #1
 800d67c:	89a3      	ldrh	r3, [r4, #12]
 800d67e:	d106      	bne.n	800d68e <__sflush_r+0x62>
 800d680:	6829      	ldr	r1, [r5, #0]
 800d682:	291d      	cmp	r1, #29
 800d684:	d82b      	bhi.n	800d6de <__sflush_r+0xb2>
 800d686:	4a2a      	ldr	r2, [pc, #168]	@ (800d730 <__sflush_r+0x104>)
 800d688:	40ca      	lsrs	r2, r1
 800d68a:	07d6      	lsls	r6, r2, #31
 800d68c:	d527      	bpl.n	800d6de <__sflush_r+0xb2>
 800d68e:	2200      	movs	r2, #0
 800d690:	6062      	str	r2, [r4, #4]
 800d692:	04d9      	lsls	r1, r3, #19
 800d694:	6922      	ldr	r2, [r4, #16]
 800d696:	6022      	str	r2, [r4, #0]
 800d698:	d504      	bpl.n	800d6a4 <__sflush_r+0x78>
 800d69a:	1c42      	adds	r2, r0, #1
 800d69c:	d101      	bne.n	800d6a2 <__sflush_r+0x76>
 800d69e:	682b      	ldr	r3, [r5, #0]
 800d6a0:	b903      	cbnz	r3, 800d6a4 <__sflush_r+0x78>
 800d6a2:	6560      	str	r0, [r4, #84]	@ 0x54
 800d6a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d6a6:	602f      	str	r7, [r5, #0]
 800d6a8:	b1b9      	cbz	r1, 800d6da <__sflush_r+0xae>
 800d6aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d6ae:	4299      	cmp	r1, r3
 800d6b0:	d002      	beq.n	800d6b8 <__sflush_r+0x8c>
 800d6b2:	4628      	mov	r0, r5
 800d6b4:	f7ff fab4 	bl	800cc20 <_free_r>
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	6363      	str	r3, [r4, #52]	@ 0x34
 800d6bc:	e00d      	b.n	800d6da <__sflush_r+0xae>
 800d6be:	2301      	movs	r3, #1
 800d6c0:	4628      	mov	r0, r5
 800d6c2:	47b0      	blx	r6
 800d6c4:	4602      	mov	r2, r0
 800d6c6:	1c50      	adds	r0, r2, #1
 800d6c8:	d1c9      	bne.n	800d65e <__sflush_r+0x32>
 800d6ca:	682b      	ldr	r3, [r5, #0]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d0c6      	beq.n	800d65e <__sflush_r+0x32>
 800d6d0:	2b1d      	cmp	r3, #29
 800d6d2:	d001      	beq.n	800d6d8 <__sflush_r+0xac>
 800d6d4:	2b16      	cmp	r3, #22
 800d6d6:	d11e      	bne.n	800d716 <__sflush_r+0xea>
 800d6d8:	602f      	str	r7, [r5, #0]
 800d6da:	2000      	movs	r0, #0
 800d6dc:	e022      	b.n	800d724 <__sflush_r+0xf8>
 800d6de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6e2:	b21b      	sxth	r3, r3
 800d6e4:	e01b      	b.n	800d71e <__sflush_r+0xf2>
 800d6e6:	690f      	ldr	r7, [r1, #16]
 800d6e8:	2f00      	cmp	r7, #0
 800d6ea:	d0f6      	beq.n	800d6da <__sflush_r+0xae>
 800d6ec:	0793      	lsls	r3, r2, #30
 800d6ee:	680e      	ldr	r6, [r1, #0]
 800d6f0:	bf08      	it	eq
 800d6f2:	694b      	ldreq	r3, [r1, #20]
 800d6f4:	600f      	str	r7, [r1, #0]
 800d6f6:	bf18      	it	ne
 800d6f8:	2300      	movne	r3, #0
 800d6fa:	eba6 0807 	sub.w	r8, r6, r7
 800d6fe:	608b      	str	r3, [r1, #8]
 800d700:	f1b8 0f00 	cmp.w	r8, #0
 800d704:	dde9      	ble.n	800d6da <__sflush_r+0xae>
 800d706:	6a21      	ldr	r1, [r4, #32]
 800d708:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d70a:	4643      	mov	r3, r8
 800d70c:	463a      	mov	r2, r7
 800d70e:	4628      	mov	r0, r5
 800d710:	47b0      	blx	r6
 800d712:	2800      	cmp	r0, #0
 800d714:	dc08      	bgt.n	800d728 <__sflush_r+0xfc>
 800d716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d71a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d71e:	81a3      	strh	r3, [r4, #12]
 800d720:	f04f 30ff 	mov.w	r0, #4294967295
 800d724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d728:	4407      	add	r7, r0
 800d72a:	eba8 0800 	sub.w	r8, r8, r0
 800d72e:	e7e7      	b.n	800d700 <__sflush_r+0xd4>
 800d730:	20400001 	.word	0x20400001

0800d734 <_fflush_r>:
 800d734:	b538      	push	{r3, r4, r5, lr}
 800d736:	690b      	ldr	r3, [r1, #16]
 800d738:	4605      	mov	r5, r0
 800d73a:	460c      	mov	r4, r1
 800d73c:	b913      	cbnz	r3, 800d744 <_fflush_r+0x10>
 800d73e:	2500      	movs	r5, #0
 800d740:	4628      	mov	r0, r5
 800d742:	bd38      	pop	{r3, r4, r5, pc}
 800d744:	b118      	cbz	r0, 800d74e <_fflush_r+0x1a>
 800d746:	6a03      	ldr	r3, [r0, #32]
 800d748:	b90b      	cbnz	r3, 800d74e <_fflush_r+0x1a>
 800d74a:	f7fe f9eb 	bl	800bb24 <__sinit>
 800d74e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d752:	2b00      	cmp	r3, #0
 800d754:	d0f3      	beq.n	800d73e <_fflush_r+0xa>
 800d756:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d758:	07d0      	lsls	r0, r2, #31
 800d75a:	d404      	bmi.n	800d766 <_fflush_r+0x32>
 800d75c:	0599      	lsls	r1, r3, #22
 800d75e:	d402      	bmi.n	800d766 <_fflush_r+0x32>
 800d760:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d762:	f7fe fbfc 	bl	800bf5e <__retarget_lock_acquire_recursive>
 800d766:	4628      	mov	r0, r5
 800d768:	4621      	mov	r1, r4
 800d76a:	f7ff ff5f 	bl	800d62c <__sflush_r>
 800d76e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d770:	07da      	lsls	r2, r3, #31
 800d772:	4605      	mov	r5, r0
 800d774:	d4e4      	bmi.n	800d740 <_fflush_r+0xc>
 800d776:	89a3      	ldrh	r3, [r4, #12]
 800d778:	059b      	lsls	r3, r3, #22
 800d77a:	d4e1      	bmi.n	800d740 <_fflush_r+0xc>
 800d77c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d77e:	f7fe fbef 	bl	800bf60 <__retarget_lock_release_recursive>
 800d782:	e7dd      	b.n	800d740 <_fflush_r+0xc>

0800d784 <__swhatbuf_r>:
 800d784:	b570      	push	{r4, r5, r6, lr}
 800d786:	460c      	mov	r4, r1
 800d788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d78c:	2900      	cmp	r1, #0
 800d78e:	b096      	sub	sp, #88	@ 0x58
 800d790:	4615      	mov	r5, r2
 800d792:	461e      	mov	r6, r3
 800d794:	da0d      	bge.n	800d7b2 <__swhatbuf_r+0x2e>
 800d796:	89a3      	ldrh	r3, [r4, #12]
 800d798:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d79c:	f04f 0100 	mov.w	r1, #0
 800d7a0:	bf14      	ite	ne
 800d7a2:	2340      	movne	r3, #64	@ 0x40
 800d7a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d7a8:	2000      	movs	r0, #0
 800d7aa:	6031      	str	r1, [r6, #0]
 800d7ac:	602b      	str	r3, [r5, #0]
 800d7ae:	b016      	add	sp, #88	@ 0x58
 800d7b0:	bd70      	pop	{r4, r5, r6, pc}
 800d7b2:	466a      	mov	r2, sp
 800d7b4:	f000 f878 	bl	800d8a8 <_fstat_r>
 800d7b8:	2800      	cmp	r0, #0
 800d7ba:	dbec      	blt.n	800d796 <__swhatbuf_r+0x12>
 800d7bc:	9901      	ldr	r1, [sp, #4]
 800d7be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d7c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d7c6:	4259      	negs	r1, r3
 800d7c8:	4159      	adcs	r1, r3
 800d7ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d7ce:	e7eb      	b.n	800d7a8 <__swhatbuf_r+0x24>

0800d7d0 <__smakebuf_r>:
 800d7d0:	898b      	ldrh	r3, [r1, #12]
 800d7d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d7d4:	079d      	lsls	r5, r3, #30
 800d7d6:	4606      	mov	r6, r0
 800d7d8:	460c      	mov	r4, r1
 800d7da:	d507      	bpl.n	800d7ec <__smakebuf_r+0x1c>
 800d7dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d7e0:	6023      	str	r3, [r4, #0]
 800d7e2:	6123      	str	r3, [r4, #16]
 800d7e4:	2301      	movs	r3, #1
 800d7e6:	6163      	str	r3, [r4, #20]
 800d7e8:	b003      	add	sp, #12
 800d7ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7ec:	ab01      	add	r3, sp, #4
 800d7ee:	466a      	mov	r2, sp
 800d7f0:	f7ff ffc8 	bl	800d784 <__swhatbuf_r>
 800d7f4:	9f00      	ldr	r7, [sp, #0]
 800d7f6:	4605      	mov	r5, r0
 800d7f8:	4639      	mov	r1, r7
 800d7fa:	4630      	mov	r0, r6
 800d7fc:	f7fd fc24 	bl	800b048 <_malloc_r>
 800d800:	b948      	cbnz	r0, 800d816 <__smakebuf_r+0x46>
 800d802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d806:	059a      	lsls	r2, r3, #22
 800d808:	d4ee      	bmi.n	800d7e8 <__smakebuf_r+0x18>
 800d80a:	f023 0303 	bic.w	r3, r3, #3
 800d80e:	f043 0302 	orr.w	r3, r3, #2
 800d812:	81a3      	strh	r3, [r4, #12]
 800d814:	e7e2      	b.n	800d7dc <__smakebuf_r+0xc>
 800d816:	89a3      	ldrh	r3, [r4, #12]
 800d818:	6020      	str	r0, [r4, #0]
 800d81a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d81e:	81a3      	strh	r3, [r4, #12]
 800d820:	9b01      	ldr	r3, [sp, #4]
 800d822:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d826:	b15b      	cbz	r3, 800d840 <__smakebuf_r+0x70>
 800d828:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d82c:	4630      	mov	r0, r6
 800d82e:	f000 f84d 	bl	800d8cc <_isatty_r>
 800d832:	b128      	cbz	r0, 800d840 <__smakebuf_r+0x70>
 800d834:	89a3      	ldrh	r3, [r4, #12]
 800d836:	f023 0303 	bic.w	r3, r3, #3
 800d83a:	f043 0301 	orr.w	r3, r3, #1
 800d83e:	81a3      	strh	r3, [r4, #12]
 800d840:	89a3      	ldrh	r3, [r4, #12]
 800d842:	431d      	orrs	r5, r3
 800d844:	81a5      	strh	r5, [r4, #12]
 800d846:	e7cf      	b.n	800d7e8 <__smakebuf_r+0x18>

0800d848 <_raise_r>:
 800d848:	291f      	cmp	r1, #31
 800d84a:	b538      	push	{r3, r4, r5, lr}
 800d84c:	4605      	mov	r5, r0
 800d84e:	460c      	mov	r4, r1
 800d850:	d904      	bls.n	800d85c <_raise_r+0x14>
 800d852:	2316      	movs	r3, #22
 800d854:	6003      	str	r3, [r0, #0]
 800d856:	f04f 30ff 	mov.w	r0, #4294967295
 800d85a:	bd38      	pop	{r3, r4, r5, pc}
 800d85c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d85e:	b112      	cbz	r2, 800d866 <_raise_r+0x1e>
 800d860:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d864:	b94b      	cbnz	r3, 800d87a <_raise_r+0x32>
 800d866:	4628      	mov	r0, r5
 800d868:	f000 f852 	bl	800d910 <_getpid_r>
 800d86c:	4622      	mov	r2, r4
 800d86e:	4601      	mov	r1, r0
 800d870:	4628      	mov	r0, r5
 800d872:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d876:	f000 b839 	b.w	800d8ec <_kill_r>
 800d87a:	2b01      	cmp	r3, #1
 800d87c:	d00a      	beq.n	800d894 <_raise_r+0x4c>
 800d87e:	1c59      	adds	r1, r3, #1
 800d880:	d103      	bne.n	800d88a <_raise_r+0x42>
 800d882:	2316      	movs	r3, #22
 800d884:	6003      	str	r3, [r0, #0]
 800d886:	2001      	movs	r0, #1
 800d888:	e7e7      	b.n	800d85a <_raise_r+0x12>
 800d88a:	2100      	movs	r1, #0
 800d88c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d890:	4620      	mov	r0, r4
 800d892:	4798      	blx	r3
 800d894:	2000      	movs	r0, #0
 800d896:	e7e0      	b.n	800d85a <_raise_r+0x12>

0800d898 <raise>:
 800d898:	4b02      	ldr	r3, [pc, #8]	@ (800d8a4 <raise+0xc>)
 800d89a:	4601      	mov	r1, r0
 800d89c:	6818      	ldr	r0, [r3, #0]
 800d89e:	f7ff bfd3 	b.w	800d848 <_raise_r>
 800d8a2:	bf00      	nop
 800d8a4:	20000130 	.word	0x20000130

0800d8a8 <_fstat_r>:
 800d8a8:	b538      	push	{r3, r4, r5, lr}
 800d8aa:	4d07      	ldr	r5, [pc, #28]	@ (800d8c8 <_fstat_r+0x20>)
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	4604      	mov	r4, r0
 800d8b0:	4608      	mov	r0, r1
 800d8b2:	4611      	mov	r1, r2
 800d8b4:	602b      	str	r3, [r5, #0]
 800d8b6:	f7f5 fbe5 	bl	8003084 <_fstat>
 800d8ba:	1c43      	adds	r3, r0, #1
 800d8bc:	d102      	bne.n	800d8c4 <_fstat_r+0x1c>
 800d8be:	682b      	ldr	r3, [r5, #0]
 800d8c0:	b103      	cbz	r3, 800d8c4 <_fstat_r+0x1c>
 800d8c2:	6023      	str	r3, [r4, #0]
 800d8c4:	bd38      	pop	{r3, r4, r5, pc}
 800d8c6:	bf00      	nop
 800d8c8:	20001f24 	.word	0x20001f24

0800d8cc <_isatty_r>:
 800d8cc:	b538      	push	{r3, r4, r5, lr}
 800d8ce:	4d06      	ldr	r5, [pc, #24]	@ (800d8e8 <_isatty_r+0x1c>)
 800d8d0:	2300      	movs	r3, #0
 800d8d2:	4604      	mov	r4, r0
 800d8d4:	4608      	mov	r0, r1
 800d8d6:	602b      	str	r3, [r5, #0]
 800d8d8:	f7f5 fbe4 	bl	80030a4 <_isatty>
 800d8dc:	1c43      	adds	r3, r0, #1
 800d8de:	d102      	bne.n	800d8e6 <_isatty_r+0x1a>
 800d8e0:	682b      	ldr	r3, [r5, #0]
 800d8e2:	b103      	cbz	r3, 800d8e6 <_isatty_r+0x1a>
 800d8e4:	6023      	str	r3, [r4, #0]
 800d8e6:	bd38      	pop	{r3, r4, r5, pc}
 800d8e8:	20001f24 	.word	0x20001f24

0800d8ec <_kill_r>:
 800d8ec:	b538      	push	{r3, r4, r5, lr}
 800d8ee:	4d07      	ldr	r5, [pc, #28]	@ (800d90c <_kill_r+0x20>)
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	4604      	mov	r4, r0
 800d8f4:	4608      	mov	r0, r1
 800d8f6:	4611      	mov	r1, r2
 800d8f8:	602b      	str	r3, [r5, #0]
 800d8fa:	f7f5 fb63 	bl	8002fc4 <_kill>
 800d8fe:	1c43      	adds	r3, r0, #1
 800d900:	d102      	bne.n	800d908 <_kill_r+0x1c>
 800d902:	682b      	ldr	r3, [r5, #0]
 800d904:	b103      	cbz	r3, 800d908 <_kill_r+0x1c>
 800d906:	6023      	str	r3, [r4, #0]
 800d908:	bd38      	pop	{r3, r4, r5, pc}
 800d90a:	bf00      	nop
 800d90c:	20001f24 	.word	0x20001f24

0800d910 <_getpid_r>:
 800d910:	f7f5 bb50 	b.w	8002fb4 <_getpid>

0800d914 <memcpy>:
 800d914:	440a      	add	r2, r1
 800d916:	4291      	cmp	r1, r2
 800d918:	f100 33ff 	add.w	r3, r0, #4294967295
 800d91c:	d100      	bne.n	800d920 <memcpy+0xc>
 800d91e:	4770      	bx	lr
 800d920:	b510      	push	{r4, lr}
 800d922:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d926:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d92a:	4291      	cmp	r1, r2
 800d92c:	d1f9      	bne.n	800d922 <memcpy+0xe>
 800d92e:	bd10      	pop	{r4, pc}

0800d930 <_calloc_r>:
 800d930:	b570      	push	{r4, r5, r6, lr}
 800d932:	fba1 5402 	umull	r5, r4, r1, r2
 800d936:	b934      	cbnz	r4, 800d946 <_calloc_r+0x16>
 800d938:	4629      	mov	r1, r5
 800d93a:	f7fd fb85 	bl	800b048 <_malloc_r>
 800d93e:	4606      	mov	r6, r0
 800d940:	b928      	cbnz	r0, 800d94e <_calloc_r+0x1e>
 800d942:	4630      	mov	r0, r6
 800d944:	bd70      	pop	{r4, r5, r6, pc}
 800d946:	220c      	movs	r2, #12
 800d948:	6002      	str	r2, [r0, #0]
 800d94a:	2600      	movs	r6, #0
 800d94c:	e7f9      	b.n	800d942 <_calloc_r+0x12>
 800d94e:	462a      	mov	r2, r5
 800d950:	4621      	mov	r1, r4
 800d952:	f7fe fa77 	bl	800be44 <memset>
 800d956:	e7f4      	b.n	800d942 <_calloc_r+0x12>

0800d958 <__ascii_mbtowc>:
 800d958:	b082      	sub	sp, #8
 800d95a:	b901      	cbnz	r1, 800d95e <__ascii_mbtowc+0x6>
 800d95c:	a901      	add	r1, sp, #4
 800d95e:	b142      	cbz	r2, 800d972 <__ascii_mbtowc+0x1a>
 800d960:	b14b      	cbz	r3, 800d976 <__ascii_mbtowc+0x1e>
 800d962:	7813      	ldrb	r3, [r2, #0]
 800d964:	600b      	str	r3, [r1, #0]
 800d966:	7812      	ldrb	r2, [r2, #0]
 800d968:	1e10      	subs	r0, r2, #0
 800d96a:	bf18      	it	ne
 800d96c:	2001      	movne	r0, #1
 800d96e:	b002      	add	sp, #8
 800d970:	4770      	bx	lr
 800d972:	4610      	mov	r0, r2
 800d974:	e7fb      	b.n	800d96e <__ascii_mbtowc+0x16>
 800d976:	f06f 0001 	mvn.w	r0, #1
 800d97a:	e7f8      	b.n	800d96e <__ascii_mbtowc+0x16>

0800d97c <__ascii_wctomb>:
 800d97c:	4603      	mov	r3, r0
 800d97e:	4608      	mov	r0, r1
 800d980:	b141      	cbz	r1, 800d994 <__ascii_wctomb+0x18>
 800d982:	2aff      	cmp	r2, #255	@ 0xff
 800d984:	d904      	bls.n	800d990 <__ascii_wctomb+0x14>
 800d986:	228a      	movs	r2, #138	@ 0x8a
 800d988:	601a      	str	r2, [r3, #0]
 800d98a:	f04f 30ff 	mov.w	r0, #4294967295
 800d98e:	4770      	bx	lr
 800d990:	700a      	strb	r2, [r1, #0]
 800d992:	2001      	movs	r0, #1
 800d994:	4770      	bx	lr
	...

0800d998 <_init>:
 800d998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d99a:	bf00      	nop
 800d99c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d99e:	bc08      	pop	{r3}
 800d9a0:	469e      	mov	lr, r3
 800d9a2:	4770      	bx	lr

0800d9a4 <_fini>:
 800d9a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9a6:	bf00      	nop
 800d9a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d9aa:	bc08      	pop	{r3}
 800d9ac:	469e      	mov	lr, r3
 800d9ae:	4770      	bx	lr
