// Seed: 1477610520
module module_0 (
    input wand id_0,
    input wand id_1,
    output tri id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output tri id_10,
    output wor id_11,
    output wor id_12,
    input supply0 id_13,
    input tri1 id_14,
    output supply1 id_15,
    output tri1 id_16,
    output wire id_17,
    input uwire id_18,
    input wand id_19,
    input wand id_20,
    output uwire id_21,
    input wand id_22,
    output supply1 id_23,
    output uwire id_24,
    output uwire id_25
);
  assign {1, id_22} = 1'b0;
  tri0 id_27 = 1;
  integer id_28;
  assign id_16 = id_9;
  initial begin : LABEL_0
    wait ({id_27, 1 - 1, id_8, id_4});
  end
endmodule
module module_0 (
    output wand id_0,
    output uwire module_1,
    input supply1 id_2,
    input supply1 id_3,
    output uwire id_4,
    output tri id_5,
    output wor id_6,
    output tri id_7,
    output tri0 id_8,
    input wire id_9,
    input tri0 id_10,
    output tri1 id_11,
    input wire id_12,
    input supply0 id_13
    , id_15
);
  wire id_16;
  module_0 modCall_1 (
      id_3,
      id_12,
      id_4,
      id_4,
      id_9,
      id_2,
      id_7,
      id_12,
      id_10,
      id_13,
      id_4,
      id_7,
      id_7,
      id_13,
      id_2,
      id_7,
      id_4,
      id_0,
      id_9,
      id_12,
      id_9,
      id_8,
      id_9,
      id_11,
      id_8,
      id_0
  );
endmodule
