#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fbee44047e0 .scope module, "tb" "tb" 2 11;
 .timescale -9 -9;
v0x7fbee44209e0_0 .var "inA", 0 0;
v0x7fbee4420a80_0 .var "inB", 0 0;
v0x7fbee4420b30_0 .net "outY", 0 0, L_0x7fbee4420c90;  1 drivers
v0x7fbee4420c00_0 .var/i "remainder", 31 0;
S_0x7fbee4409e90 .scope module, "DUT" "my_OR" 2 17, 2 84 0, S_0x7fbee44047e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out_y";
L_0x7fbee4420c90/d .functor OR 1, v0x7fbee44209e0_0, v0x7fbee4420a80_0, C4<0>, C4<0>;
L_0x7fbee4420c90 .delay 1 (5,5,5) L_0x7fbee4420c90/d;
v0x7fbee4404950_0 .net "in_a", 0 0, v0x7fbee44209e0_0;  1 drivers
v0x7fbee4420840_0 .net "in_b", 0 0, v0x7fbee4420a80_0;  1 drivers
v0x7fbee44208e0_0 .net "out_y", 0 0, L_0x7fbee4420c90;  alias, 1 drivers
    .scope S_0x7fbee44047e0;
T_0 ;
    %vpi_call 2 24 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbee44047e0 {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fbee4420c00_0, 0, 32;
    %vpi_call 2 27 "$write", "\012 TIME(ns)  a  b  |  Y\012" {0 0 0};
    %vpi_call 2 28 "$write", " ----------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbee44209e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbee4420a80_0, 0, 1;
    %vpi_call 2 31 "$write", " %2t        %b  %b  |  %b    inputs changed\012", $time, v0x7fbee44209e0_0, v0x7fbee4420a80_0, v0x7fbee4420b30_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 34 "$write", " %2t        %b  %b  |  %b    gate delay complete\012", $time, v0x7fbee44209e0_0, v0x7fbee4420a80_0, v0x7fbee4420b30_0 {0 0 0};
    %load/vec4 v0x7fbee4420c00_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 37 "$write", " %2t        %b  %b  |  %b    full cycle, inputs chaning...\012", $time, v0x7fbee44209e0_0, v0x7fbee4420a80_0, v0x7fbee4420b30_0 {0 0 0};
    %vpi_call 2 39 "$write", " ----------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbee44209e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbee4420a80_0, 0, 1;
    %vpi_call 2 42 "$write", " %2t        %b  %b  |  %b    inputs changed\012", $time, v0x7fbee44209e0_0, v0x7fbee4420a80_0, v0x7fbee4420b30_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 45 "$write", " %2t        %b  %b  |  %b    gate delay complete\012", $time, v0x7fbee44209e0_0, v0x7fbee4420a80_0, v0x7fbee4420b30_0 {0 0 0};
    %load/vec4 v0x7fbee4420c00_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 48 "$write", " %2t        %b  %b  |  %b    full cycle, inputs chaning...\012", $time, v0x7fbee44209e0_0, v0x7fbee4420a80_0, v0x7fbee4420b30_0 {0 0 0};
    %vpi_call 2 50 "$write", " ----------------------\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbee44209e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbee4420a80_0, 0, 1;
    %vpi_call 2 53 "$write", " %2t        %b  %b  |  %b    inputs changed\012", $time, v0x7fbee44209e0_0, v0x7fbee4420a80_0, v0x7fbee4420b30_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 56 "$write", " %2t        %b  %b  |  %b    gate delay complete\012", $time, v0x7fbee44209e0_0, v0x7fbee4420a80_0, v0x7fbee4420b30_0 {0 0 0};
    %load/vec4 v0x7fbee4420c00_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 59 "$write", " %2t        %b  %b  |  %b    full cycle, inputs chaning...\012", $time, v0x7fbee44209e0_0, v0x7fbee4420a80_0, v0x7fbee4420b30_0 {0 0 0};
    %vpi_call 2 61 "$write", " ----------------------\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbee44209e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbee4420a80_0, 0, 1;
    %vpi_call 2 64 "$write", " %2t        %b  %b  |  %b    inputs changed\012", $time, v0x7fbee44209e0_0, v0x7fbee4420a80_0, v0x7fbee4420b30_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 67 "$write", " %2t        %b  %b  |  %b    gate delay complete\012", $time, v0x7fbee44209e0_0, v0x7fbee4420a80_0, v0x7fbee4420b30_0 {0 0 0};
    %load/vec4 v0x7fbee4420c00_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 70 "$write", " %2t        %b  %b  |  %b    full cycle, inputs chaning...\012", $time, v0x7fbee44209e0_0, v0x7fbee4420a80_0, v0x7fbee4420b30_0 {0 0 0};
    %vpi_call 2 72 "$write", " ----------------------\012" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 75 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~ \012\012" {0 0 0};
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "exp4a.v";
