PROJECT		:= firn_top

SOURCE 		:= $(PROJECT).v
SOURCE 		+= ../../utilities/testAnythingProtocol.v


SIMULATION_STEPS := 100
include ../makeVerilog.mk