# //  ModelSim SE-64 10.5b May 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:57:30 on Aug 30,2016
# vcom -reportprogress 300 -93 -work work ../../src/full_adder_single_bit_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_single_bit_beh
# ** Error: ../../src/full_adder_single_bit_beh.vhd(16): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 11:57:30 on Aug 30,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/full_adder_single_bit_beh.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:58:15 on Aug 30,2016
# vcom -reportprogress 300 -93 -work work ../../src/full_adder_single_bit_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_single_bit_beh
# -- Compiling architecture arch of full_adder_single_bit_beh
# End time: 11:58:15 on Aug 30,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:58:15 on Aug 30,2016
# vcom -reportprogress 300 -93 -work work ../src/full_adder_single_bit_beh_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_single_bit_beh_tb
# -- Compiling architecture arch of full_adder_single_bit_beh_tb
# End time: 11:58:16 on Aug 30,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt full_adder_single_bit_beh_tb 
# Start time: 11:58:16 on Aug 30,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing E:/College/four 1/hdl/labs/lab1/full_adder_single_bit_beh/sim/script/work.full_adder_single_bit_beh_tb(arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.full_adder_single_bit_beh_tb(arch)
# Refreshing E:/College/four 1/hdl/labs/lab1/full_adder_single_bit_beh/sim/script/work.full_adder_single_bit_beh(arch)
# Loading work.full_adder_single_bit_beh(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-05  ProcessID: 32464
#           Attempting to use alternate WLF file "./wlftix13cw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftix13cw
# End time: 12:01:15 on Aug 30,2016, Elapsed time: 0:02:59
# Errors: 0, Warnings: 3
