
---------- Begin Simulation Statistics ----------
final_tick                               13973759565687                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61336                       # Simulator instruction rate (inst/s)
host_mem_usage                               17318604                       # Number of bytes of host memory used
host_op_rate                                    86412                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8365.03                       # Real time elapsed on the host
host_tick_rate                                3419124                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   513075714                       # Number of instructions simulated
sim_ops                                     722842497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028601                       # Number of seconds simulated
sim_ticks                                 28601080956                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1274917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2543682                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          385                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu0.num_fp_insts                           10                       # number of float instructions
system.cpu0.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         4                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         21                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          537                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       283627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         1427                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       567819                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         1428                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   4                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu1.num_int_insts                          24                       # number of integer instructions
system.cpu1.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            9                       # number of memory refs
system.cpu1.num_store_insts                         6                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       15     62.50%     62.50% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     12.50%     75.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      6     25.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           19                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      7924241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        15192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     15849474                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        15192                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu2.num_int_insts                          18                       # number of integer instructions
system.cpu2.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                           14                       # number of memory refs
system.cpu2.num_store_insts                        12                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        4     21.05%     21.05% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      5.26%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::MemWrite                      5     26.32%     52.63% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2     10.53%     63.16% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 7     36.84%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        19                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         17                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       260204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          333                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       521337                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          333                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   1                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu3.num_int_insts                          22                       # number of integer instructions
system.cpu3.num_int_register_reads                 62                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                13                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         8                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       12     54.55%     54.55% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.09%     63.64% # Class of executed instruction
system.cpu3.op_class::MemWrite                      8     36.36%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       403035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         822912                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       189617                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        460457                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         45137588                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        54345736                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.343556                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.343556                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        404200380                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       198343209                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  19571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       153366                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         2765446                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            3.493501                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            98352741                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          23618033                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       12171449                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     75347247                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        65665                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     23699249                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    303150806                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     74734708                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       245606                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    300053636                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        203619                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       364698                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        153426                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       630885                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         4116                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        34495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       118871                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        455459637                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            299933402                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.525703                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        239436497                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              3.492101                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             300004840                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       312022475                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       73201770                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.910730                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.910730                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass        53238      0.02%      0.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     86556474     28.82%     28.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       187384      0.06%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     55718394     18.55%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      3366040      1.12%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     55938986     18.63%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     10869561      3.62%     70.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4012320      1.34%     72.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     63950891     21.30%     93.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     19615076      6.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     300299243                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      233484301                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    453635235                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    219944099                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    224542816                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13911180                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.046324                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          77580      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           616      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      2967925     21.33%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt           43      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      6650482     47.81%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        285723      2.05%     71.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168409      1.21%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3705102     26.63%     99.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        55300      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      80672884                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    246881047                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     79989303                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     84611768                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         303150806                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        300299243                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5999730                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       137087                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined      9333842                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     85869530                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.497157                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.823834                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     22116714     25.76%     25.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5817865      6.78%     32.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      7738392      9.01%     41.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6913115      8.05%     49.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9662235     11.25%     60.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8695519     10.13%     70.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      8852551     10.31%     81.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5561704      6.48%     87.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     10511435     12.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85869530                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  3.496360                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5169717                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1869552                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     75347247                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     23699249                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      104157105                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                85889101                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        107242275                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        94720328                       # number of cc regfile writes
system.switch_cpus1.committedInsts          118242312                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            191470269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.726382                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.726382                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads           118727                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          118834                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 119001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1575377                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        21101707                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.802154                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            54740369                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          16852946                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       11973201                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     43776266                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        45928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     20294701                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    283267085                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     37887423                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3185613                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    240674457                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         24952                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents        30653                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1426719                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles        63587                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        52461                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       776502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       798875                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        311757286                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            239609393                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.584165                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        182117705                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.789753                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             240363530                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       371185209                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203967455                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.376686                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.376686                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       588110      0.24%      0.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    185295997     75.98%     76.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1623329      0.67%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       407433      0.17%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     38571403     15.82%     92.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     17136231      7.03%     99.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead       118830      0.05%     99.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite       118743      0.05%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     243860076                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses         237574                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads       475147                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       237470                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes       392188                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            5232482                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.021457                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3744957     71.57%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1079830     20.64%     92.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       407694      7.79%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            1      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     248266874                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    578915568                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    239371923                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    374722251                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         283267085                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        243860076                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     91796696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       667987                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    142124858                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85770100                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.843183                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.556951                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     25636195     29.89%     29.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      7588847      8.85%     38.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9445314     11.01%     49.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9573496     11.16%     60.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9093045     10.60%     71.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7648067      8.92%     80.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7567624      8.82%     89.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5098242      5.94%     95.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4119270      4.80%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85770100                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.839244                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      7337515                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3328165                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     43776266                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     20294701                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      104304404                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                85889101                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          1955460                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         1852332                       # number of cc regfile writes
system.switch_cpus2.committedInsts           51133770                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             63776548                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.679694                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.679694                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         85558754                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        48206083                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 311555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts          156                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches          548939                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.743000                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            28524817                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           3900409                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles           3545                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     24594107                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          110                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      3900801                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     63787712                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     24624408                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          370                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     63815598                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents           991                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     10836092                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles           671                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     10852332                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          528                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect          152                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         70596241                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             63784636                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655771                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         46294977                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.742639                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              63784718                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        62017203                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       11035072                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.595346                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.595346                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass           33      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10759685     16.86%     16.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       231421      0.36%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       171422      0.27%     17.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       102852      0.16%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     13422748     21.03%     38.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp        17142      0.03%     38.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt        94396      0.15%     38.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv        25713      0.04%     38.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     10465612     16.40%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      5682517      8.90%     64.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       677494      1.06%     65.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     18941991     29.68%     94.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      3222942      5.05%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      63815968                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       52298462                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    103948767                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     51626038                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     51636251                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt             948256                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.014859                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           6864      0.72%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd           18      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        55867      5.89%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        285665     30.13%     36.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         8777      0.93%     37.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       548414     57.83%     95.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        42651      4.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      12465729                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    110208993                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12158598                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     12163098                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          63787712                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         63815968                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined        11109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued           22                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined         8665                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85577546                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.745709                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.382830                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     57843441     67.59%     67.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     11800814     13.79%     81.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6298640      7.36%     88.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      3641480      4.26%     93.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3187904      3.73%     96.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1669885      1.95%     98.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       702184      0.82%     99.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       286295      0.33%     99.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       146903      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85577546                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.743004                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        48634                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         9003                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     24594107                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3900801                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       32031210                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                85889101                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                  46668                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        116097943                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        83812273                       # number of cc regfile writes
system.switch_cpus3.committedInsts           93699557                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            170444579                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.916644                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.916644                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads           630749                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          482376                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  80173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2203087                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        22410423                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.812980                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            49797324                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          12239976                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       15176931                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     46563281                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        58722                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     15091598                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    295147877                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     37557348                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      4167738                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    241604364                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents          4350                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        12678                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1947588                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles        17792                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        14315                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1206896                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       996191                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        322751893                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            239814673                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.578154                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        186600295                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.792143                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             241147496                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       368152613                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      211005936                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.090937                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.090937                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1087208      0.44%      0.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    189846228     77.24%     77.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       939737      0.38%     78.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv      2173716      0.88%     78.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd        16231      0.01%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        13520      0.01%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc        44475      0.02%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd        43199      0.02%     79.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt        93014      0.04%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv         1065      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     38562678     15.69%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     12388063      5.04%     99.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead       331463      0.13%     99.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       231508      0.09%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     245772105                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         792172                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads      1574126                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       755903                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       914793                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4327232                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.017607                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3639612     84.11%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        538348     12.44%     96.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       137196      3.17%     99.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead         4592      0.11%     99.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         7484      0.17%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     248219957                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    581347952                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    239058770                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    418950031                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         295147625                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        245772105                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded          252                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    124703235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1241711                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          235                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    180810888                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     85808928                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.864179                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.625452                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     26910299     31.36%     31.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      7999766      9.32%     40.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8077931      9.41%     50.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8023087      9.35%     59.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8579290     10.00%     69.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      8274375      9.64%     79.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7885006      9.19%     88.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5925247      6.91%     95.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      4133927      4.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85808928                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.861505                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      2579781                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1461715                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     46563281                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     15091598                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       96747208                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                85889101                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     89550997                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89551001                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     89550997                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89551001                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      5021890                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5021896                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      5021891                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5021897                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  38015217062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  38015217062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  38015217062                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  38015217062                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     94572887                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     94572897                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     94572888                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     94572898                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.600000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.053101                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.053101                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.600000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.053101                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.053101                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  7569.902380                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7569.893336                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  7569.900872                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7569.891828                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          469                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   234.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1268115                       # number of writebacks
system.cpu0.dcache.writebacks::total          1268115                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      3746465                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3746465                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      3746465                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3746465                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1275425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1275425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1275426                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1275426                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  13914596141                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13914596141                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  13914696041                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13914696041                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.013486                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013486                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.013486                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013486                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10909.772147                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10909.772147                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10909.841920                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10909.841920                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1268115                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     66039863                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       66039864                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      4985292                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4985297                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  37830772359                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37830772359                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     71025155                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     71025161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.070191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.070191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  7588.476735                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7588.469124                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      3746455                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3746455                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1238837                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1238837                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  13742351892                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13742351892                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11092.945958                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11092.945958                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            3                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     23511134                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23511137                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        36598                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        36599                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    184444703                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    184444703                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.001554                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001554                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  5039.748156                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  5039.610454                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        36588                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        36588                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    172244249                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    172244249                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.001554                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001554                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4707.670520                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4707.670520                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data        99900                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.767830                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90827762                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1268627                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            71.595325                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158485397                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.006711                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   509.761120                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.003919                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.995627                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999547                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        757851811                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       757851811                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           23                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     20651736                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20651759                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           23                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     20651736                       # number of overall hits
system.cpu0.icache.overall_hits::total       20651759                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          150                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          150                       # number of overall misses
system.cpu0.icache.overall_misses::total          152                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     12488166                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     12488166                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     12488166                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     12488166                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           25                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     20651886                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20651911                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           25                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     20651886                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20651911                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.080000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.080000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 83254.440000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 82158.986842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 83254.440000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 82158.986842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          134                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     11506482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     11506482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     11506482                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     11506482                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85869.268657                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 85869.268657                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85869.268657                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 85869.268657                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           23                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     20651736                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20651759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          150                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     12488166                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     12488166                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     20651886                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20651911                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 83254.440000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 82158.986842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     11506482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     11506482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 85869.268657                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 85869.268657                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          132.589678                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           20651895                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         151852.169118                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   130.589678                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.255058                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.258964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        165215424                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       165215424                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1238976                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       304801                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1078501                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         6802                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         6802                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         29787                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        29787                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1238978                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3818975                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3819247                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    162351488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           162360192                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       115187                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                7371968                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1390754                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000360                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.018976                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1390253     99.96%     99.96% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 501      0.04%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1390754                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1691608032                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1269617445                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1149709                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1149710                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1149709                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1149710                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          133                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       118914                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       119055                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          133                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       118914                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       119055                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     11410578                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   8710623324                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   8722033902                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     11410578                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   8710623324                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   8722033902                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          134                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1268623                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1268765                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          134                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1268623                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1268765                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.093735                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.093835                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.093735                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.093835                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 85793.819549                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 73251.453353                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 73260.542623                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 85793.819549                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 73251.453353                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 73260.542623                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       115187                       # number of writebacks
system.cpu0.l2cache.writebacks::total          115187                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       118914                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       119047                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       118914                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       119047                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     11366289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   8671024962                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   8682391251                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     11366289                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   8671024962                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   8682391251                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.093735                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.093829                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.093735                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.093829                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85460.819549                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 72918.453353                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 72932.465757                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85460.819549                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 72918.453353                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 72932.465757                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               115187                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       289084                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       289084                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       289084                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       289084                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       978915                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       978915                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       978915                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       978915                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         6802                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         6802                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         6802                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         6802                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        29380                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        29380                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          406                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          407                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     10863459                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     10863459                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        29786                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        29787                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.013631                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.013664                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 26757.288177                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 26691.545455                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          406                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          406                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     10728261                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     10728261                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.013631                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.013630                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 26424.288177                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 26424.288177                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1120329                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1120330                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       118508                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       118648                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     11410578                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   8699759865                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   8711170443                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1238837                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1238978                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.095661                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.095763                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 85793.819549                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 73410.739064                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 73420.288947                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       118508                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       118641                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     11366289                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   8660296701                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   8671662990                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.095661                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.095757                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 85460.819549                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 73077.739064                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73091.620856                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4053.033917                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2543566                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          119283                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           21.323793                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    45.339937                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.047333                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.754210                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     3.152440                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4003.739997                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.011069                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000012                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000184                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000770                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.977476                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.989510                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2912                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          475                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        40816339                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       40816339                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28601070956                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30510.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30510.numOps                      0                       # Number of Ops committed
system.cpu0.thread30510.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            4                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     45452823                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        45452827                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            4                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     45453479                       # number of overall hits
system.cpu1.dcache.overall_hits::total       45453483                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       257093                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        257098                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       257192                       # number of overall misses
system.cpu1.dcache.overall_misses::total       257197                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  10041803478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10041803478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  10041803478                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10041803478                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            9                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     45709916                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     45709925                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            9                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     45710671                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     45710680                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.555556                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005624                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005625                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.555556                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.005627                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005627                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 39059.031082                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39058.271468                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 39043.996228                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39043.237200                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       176238                       # number of writebacks
system.cpu1.dcache.writebacks::total           176238                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data        79958                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79958                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data        79958                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79958                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       177135                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       177135                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       177230                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       177230                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   4264371027                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4264371027                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   4264890174                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4264890174                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003875                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003875                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003877                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003877                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 24074.130053                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24074.130053                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 24064.154906                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24064.154906                       # average overall mshr miss latency
system.cpu1.dcache.replacements                176238                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     31538956                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31538956                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       197543                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       197546                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   9675691290                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9675691290                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     31736499                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31736502                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.006224                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006225                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 48980.177936                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48979.434106                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data        79753                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79753                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       117790                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       117790                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   3919389354                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3919389354                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003711                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003711                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 33274.381136                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33274.381136                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            4                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     13913867                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13913871                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            2                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        59550                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        59552                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    366112188                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    366112188                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     13973417                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13973423                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.004262                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004262                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  6147.979647                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  6147.773173                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          205                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          205                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        59345                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        59345                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    344981673                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    344981673                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.004247                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.004247                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  5813.154823                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  5813.154823                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data          656                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          656                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data           99                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           99                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data          755                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          755                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.131126                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.131126                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data           95                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           95                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       519147                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       519147                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.125828                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.125828                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  5464.705263                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  5464.705263                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.153496                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           45630747                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           176750                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           258.165471                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     3.062100                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   508.091395                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.005981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.992366                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998347                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        365862190                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       365862190                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           25                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     31022807                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        31022832                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           25                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     31022807                       # number of overall hits
system.cpu1.icache.overall_hits::total       31022832                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       110939                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        110941                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       110939                       # number of overall misses
system.cpu1.icache.overall_misses::total       110941                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    601462935                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    601462935                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    601462935                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    601462935                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           27                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     31133746                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     31133773                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           27                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     31133746                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     31133773                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.074074                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.003563                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003563                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.074074                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.003563                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003563                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst  5421.564418                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5421.466680                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst  5421.564418                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5421.466680                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       106910                       # number of writebacks
system.cpu1.icache.writebacks::total           106910                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         3507                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3507                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         3507                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3507                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       107432                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       107432                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       107432                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       107432                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    537777351                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    537777351                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    537777351                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    537777351                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.003451                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003451                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.003451                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003451                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst  5005.746435                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  5005.746435                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst  5005.746435                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  5005.746435                       # average overall mshr miss latency
system.cpu1.icache.replacements                106910                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           25                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     31022807                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       31022832                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       110939                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       110941                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    601462935                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    601462935                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     31133746                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     31133773                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.074074                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.003563                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003563                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst  5421.564418                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5421.466680                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         3507                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3507                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       107432                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       107432                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    537777351                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    537777351                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.003451                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003451                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst  5005.746435                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  5005.746435                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.382360                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31130266                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           107434                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           289.761770                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     1.069990                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   510.312370                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.002090                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.996704                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998794                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        249177618                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       249177618                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         225313                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       124432                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       193489                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          487                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          487                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         58871                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        58871                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       225313                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       321761                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       530712                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             852473                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port     13716928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     22591232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            36308160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        34790                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                2226560                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        319444                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.006167                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.078328                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              317475     99.38%     99.38% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                1968      0.62%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          319444                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       377657964                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           1.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy      107334528                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      176732418                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst       106342                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       140117                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         246459                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst       106342                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       140117                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        246459                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1073                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        36628                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        37708                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1073                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        36628                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        37708                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     70935993                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   3615696684                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   3686632677                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     70935993                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   3615696684                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   3686632677                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst       107415                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       176745                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       284167                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst       107415                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       176745                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       284167                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.009989                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.207236                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.132697                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.009989                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.207236                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.132697                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 66109.965517                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 98714.007972                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 97767.918664                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 66109.965517                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 98714.007972                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 97767.918664                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        34773                       # number of writebacks
system.cpu1.l2cache.writebacks::total           34773                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1073                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        36628                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        37701                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1073                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        36628                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        37701                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     70578684                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   3603499560                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   3674078244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     70578684                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   3603499560                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   3674078244                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.009989                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.207236                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.132672                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.009989                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.207236                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.132672                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 65776.965517                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 98381.007972                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 97453.071377                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 65776.965517                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 98381.007972                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 97453.071377                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                34773                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       102122                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       102122                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       102122                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       102122                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       180905                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       180905                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       180905                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       180905                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          487                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          487                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          487                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          487                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        57062                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        57062                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         1807                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         1809                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     90999243                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     90999243                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        58869                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        58871                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.030695                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.030728                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 50359.293304                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 50303.616915                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         1807                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         1807                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     90397512                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     90397512                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.030695                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.030694                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 50026.293304                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 50026.293304                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst       106342                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        83055                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       189397                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1073                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        34821                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        35899                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     70935993                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3524697441                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   3595633434                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst       107415                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       117876                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       225296                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.009989                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.295404                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.159341                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 66109.965517                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 101223.326182                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 100159.710131                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1073                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        34821                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        35894                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     70578684                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3513102048                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   3583680732                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.009989                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.295404                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.159319                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 65776.965517                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 100890.326182                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 99840.662283                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3975.118103                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            567681                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           38869                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           14.604981                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   168.211141                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.817486                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.460208                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   347.471686                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3457.157582                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.041067                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000200                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000356                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.084832                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.844033                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.970488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1312                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1764                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         9121765                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        9121765                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28601070956                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30510.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30510.numOps                      0                       # Number of Ops committed
system.cpu1.thread30510.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            9                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     24274886                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        24274895                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            9                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     24274886                       # number of overall hits
system.cpu2.dcache.overall_hits::total       24274895                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4083104                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4083109                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      4083104                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4083109                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  39926923433                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  39926923433                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  39926923433                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  39926923433                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           14                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     28357990                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     28358004                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           14                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     28357990                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     28358004                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.357143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.143984                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.143984                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.357143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.143984                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.143984                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  9778.571262                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9778.559287                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  9778.571262                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9778.559287                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         8060                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          264                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2917                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     2.763113                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          264                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3741976                       # number of writebacks
system.cpu2.dcache.writebacks::total          3741976                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       340582                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       340582                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       340582                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       340582                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      3742522                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3742522                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      3742522                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3742522                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  36920857841                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  36920857841                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  36920857841                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  36920857841                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.131974                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.131974                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.131974                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.131974                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  9865.234684                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  9865.234684                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  9865.234684                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  9865.234684                       # average overall mshr miss latency
system.cpu2.dcache.replacements               3741976                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     20630419                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20630419                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3827636                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3827638                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  35597090943                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  35597090943                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     24458055                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     24458057                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.156498                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.156498                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  9300.019893                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9300.015034                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       340467                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       340467                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      3487169                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3487169                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  32676661296                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  32676661296                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.142578                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142578                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  9370.541346                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  9370.541346                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            9                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      3644467                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3644476                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            3                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       255468                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       255471                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   4329832490                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4329832490                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data           12                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      3899935                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3899947                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.065506                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.065506                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 16948.629535                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 16948.430507                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       255353                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       255353                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   4244196545                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4244196545                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.065476                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.065476                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 16620.899480                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 16620.899480                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.028213                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           28017410                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3742488                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.486306                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158485397                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.040915                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   510.987298                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000080                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.998022                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998102                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        230606520                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       230606520                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                         12                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      1022596                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1022619                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      1022596                       # number of overall hits
system.cpu2.icache.overall_hits::total        1022619                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      4182917                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       4182920                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      4182917                       # number of overall misses
system.cpu2.icache.overall_misses::total      4182920                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  21119652873                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  21119652873                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  21119652873                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  21119652873                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           26                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      5205513                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5205539                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           26                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      5205513                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5205539                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.115385                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.803555                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.803552                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.115385                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.803555                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.803552                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst  5049.025088                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5049.021467                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst  5049.025088                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5049.021467                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks      4182224                       # number of writebacks
system.cpu2.icache.writebacks::total          4182224                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          187                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          187                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          187                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          187                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      4182730                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      4182730                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      4182730                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      4182730                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  19725665589                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  19725665589                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  19725665589                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  19725665589                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.803519                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.803515                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.803519                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.803515                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst  4715.978700                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  4715.978700                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst  4715.978700                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  4715.978700                       # average overall mshr miss latency
system.cpu2.icache.replacements               4182224                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      1022596                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1022619                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      4182917                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      4182920                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  21119652873                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  21119652873                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      5205513                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5205539                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.115385                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.803555                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.803552                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst  5049.025088                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5049.021467                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          187                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          187                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      4182730                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      4182730                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  19725665589                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  19725665589                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.803519                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.803515                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst  4715.978700                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  4715.978700                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.591765                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5205352                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          4182733                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             1.244486                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     1.003442                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   507.588323                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001960                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.991383                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993343                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         45827045                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        45827045                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        7669893                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       347726                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7842557                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq           41                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp           41                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        255329                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       255328                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      7669904                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port     12547690                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     11227046                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           23774736                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port    535357248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    479005696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1014362944                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       266083                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               17029312                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       8191357                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001855                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.043030                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             8176162     99.81%     99.81% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               15195      0.19%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         8191357                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     10555389378                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          36.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy     4209931562                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization         14.7                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     3742543618                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization         13.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst      4181193                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      3488932                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        7670125                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst      4181193                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      3488932                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       7670125                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1537                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       253563                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       255108                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1537                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       253563                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       255108                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     70172091                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  16813315854                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  16883487945                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     70172091                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  16813315854                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  16883487945                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst      4182730                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      3742495                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      7925233                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst      4182730                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      3742495                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      7925233                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.000367                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.067752                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.032189                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.000367                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.067752                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.032189                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 45655.231620                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 66308.238402                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 66181.726739                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 45655.231620                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 66308.238402                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 66181.726739                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       266083                       # number of writebacks
system.cpu2.l2cache.writebacks::total          266083                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1537                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       253562                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       255099                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1537                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       253562                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       255099                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     69660270                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  16728819102                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  16798479372                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     69660270                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  16728819102                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  16798479372                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000367                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.067752                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.032188                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000367                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.067752                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.032188                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 45322.231620                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 65975.260891                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 65850.824080                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 45322.231620                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 65975.260891                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 65850.824080                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               266083                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       286300                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       286300                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       286300                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       286300                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      7637897                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      7637897                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      7637897                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      7637897                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data           41                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total           41                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data           41                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total           41                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       193768                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       193768                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        61558                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        61561                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   3183737076                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   3183737076                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       255326                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       255329                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.241096                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.241105                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 51719.306605                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 51716.786212                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        61558                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        61558                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3163238262                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   3163238262                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.241096                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.241093                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 51386.306605                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 51386.306605                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst      4181193                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      3295164                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      7476357                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1537                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       192005                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       193547                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     70172091                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  13629578778                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  13699750869                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst      4182730                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      3487169                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      7669904                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.000367                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.055060                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.025235                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 45655.231620                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 70985.540887                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 70782.553431                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1537                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       192004                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       193541                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     69660270                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  13565580840                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  13635241110                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.000367                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.055060                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.025234                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 45322.231620                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 70652.594946                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70451.434631                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4075.772361                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          15849459                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          270179                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           58.662809                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   372.445492                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.119821                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.199480                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   128.554872                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3573.452695                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.090929                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000029                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000293                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.031385                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.872425                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.995062                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          609                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2837                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          433                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       253861715                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      253861715                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28601070956                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30510.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30510.numOps                      0                       # Number of Ops committed
system.cpu2.thread30510.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            5                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     41461465                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        41461470                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            5                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     41462020                       # number of overall hits
system.cpu3.dcache.overall_hits::total       41462025                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       599495                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        599500                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       599548                       # number of overall misses
system.cpu3.dcache.overall_misses::total       599553                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   3343907079                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3343907079                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   3343907079                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3343907079                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     42060960                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     42060970                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     42061568                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     42061578                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.014253                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.014253                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.014254                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.014254                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  5577.873175                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  5577.826654                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  5577.380091                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  5577.333579                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       255291                       # number of writebacks
system.cpu3.dcache.writebacks::total           255291                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       343691                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       343691                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       343691                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       343691                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       255804                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       255804                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       255842                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       255842                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   1631396304                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1631396304                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   1632829869                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1632829869                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.006082                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006082                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.006083                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006083                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  6377.524605                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  6377.524605                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  6382.180678                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  6382.180678                       # average overall mshr miss latency
system.cpu3.dcache.replacements                255291                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     32096686                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       32096686                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       550911                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       550913                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   3004413579                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3004413579                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     32647597                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     32647599                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.016874                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016875                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  5453.537103                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  5453.517305                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       343634                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       343634                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       207277                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       207277                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   1308321369                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1308321369                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.006349                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006349                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  6311.946666                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6311.946666                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            5                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      9364779                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9364784                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            3                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        48584                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        48587                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    339493500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    339493500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      9413363                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      9413371                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.375000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005161                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005161                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  6987.763461                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  6987.332002                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           57                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        48527                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        48527                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    323074935                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    323074935                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005155                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005155                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  6657.632555                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  6657.632555                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data          555                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          555                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           53                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           53                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data          608                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          608                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.087171                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.087171                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           38                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           38                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data      1433565                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1433565                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.062500                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 37725.394737                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 37725.394737                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          510.642046                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           41717872                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           255803                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           163.085937                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.090194                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   508.551852                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.004082                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.993265                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.997348                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        336748427                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       336748427                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          8                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     30509133                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30509155                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     30509133                       # number of overall hits
system.cpu3.icache.overall_hits::total       30509155                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         5594                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5597                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         5594                       # number of overall misses
system.cpu3.icache.overall_misses::total         5597                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     84369546                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     84369546                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     84369546                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     84369546                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     30514727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     30514752                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     30514727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     30514752                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.120000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000183                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.120000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000183                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 15082.149803                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 15074.065750                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 15082.149803                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 15074.065750                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4869                       # number of writebacks
system.cpu3.icache.writebacks::total             4869                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          267                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          267                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          267                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          267                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         5327                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5327                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         5327                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5327                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     71156772                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     71156772                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     71156772                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     71156772                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000175                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000175                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000175                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000175                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13357.757087                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13357.757087                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13357.757087                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13357.757087                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4869                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     30509133                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30509155                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         5594                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5597                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     84369546                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     84369546                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     30514727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     30514752                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.120000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 15082.149803                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 15074.065750                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          267                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          267                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         5327                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5327                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     71156772                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     71156772                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13357.757087                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13357.757087                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          449.805804                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           30514485                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5330                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5725.044090                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   446.805804                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.872668                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.878527                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        244123346                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       244123346                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         212641                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       104762                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       159706                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           44                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           44                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         48492                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        48492                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       212641                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        15529                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       766985                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             782514                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       652736                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     32710016                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            33362752                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                         4308                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                 275712                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        265485                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001356                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036799                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              265125     99.86%     99.86% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 360      0.14%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          265485                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       346869117                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy        5323997                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      255556854                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst         4780                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       248331                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         253111                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst         4780                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       248331                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        253111                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          547                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data         7467                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         8022                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          547                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data         7467                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         8022                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     49948668                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data    528254550                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    578203218                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     49948668                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data    528254550                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    578203218                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst         5327                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       255798                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       261133                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst         5327                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       255798                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       261133                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.102684                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.029191                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.030720                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.102684                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.029191                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.030720                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 91313.835466                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 70745.218963                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 72077.189978                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 91313.835466                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 70745.218963                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 72077.189978                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks         4308                       # number of writebacks
system.cpu3.l2cache.writebacks::total            4308                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          547                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data         7467                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         8014                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          547                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data         7467                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         8014                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     49766517                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data    525768039                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    575534556                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     49766517                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data    525768039                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    575534556                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.102684                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.029191                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.030689                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.102684                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.029191                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.030689                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 90980.835466                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 70412.218963                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 71816.141253                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 90980.835466                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 70412.218963                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 71816.141253                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                 4308                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       104058                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       104058                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       104058                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       104058                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       156075                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       156075                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       156075                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       156075                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           44                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           44                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           44                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           44                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        47201                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        47201                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            3                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         1288                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         1291                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    104277618                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    104277618                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        48489                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        48492                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.026563                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.026623                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 80960.883540                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 80772.748257                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         1288                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         1288                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    103848714                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    103848714                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.026563                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.026561                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 80627.883540                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 80627.883540                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst         4780                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       201130                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       205910                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          547                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data         6179                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         6731                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     49948668                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data    423976932                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    473925600                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst         5327                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       207309                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       212641                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.102684                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.029806                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.031654                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 91313.835466                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 68615.784431                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 70409.389392                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          547                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         6179                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         6726                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     49766517                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    421919325                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    471685842                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.102684                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.029806                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.031631                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 90980.835466                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 68282.784431                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70128.730598                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3116.811098                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            521310                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            8126                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           64.153335                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    18.502934                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     1.207624                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.650102                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   343.288760                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2750.161677                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004517                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000295                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000891                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.083811                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.671426                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.760940                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         3818                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1236                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         2442                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.932129                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         8349086                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        8349086                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28601070956                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              354813                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        142730                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        302856                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            147026                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              65068                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             65068                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         354824                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       352912                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       108761                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       761094                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        20019                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1242786                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     14966848                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      4547392                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     32383168                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       767808                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 52665216                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            189599                       # Total snoops (count)
system.l3bus.snoopTraffic                     2724672                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             609494                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   609494    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               609494                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            408224362                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            79336098                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            25133434                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           169910520                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.6                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             5339316                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data        24884                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst          364                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         2497                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst          932                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       117900                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst           21                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         2435                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              149033                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data        24884                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst          364                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         2497                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst          932                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       117900                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst           21                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         2435                       # number of overall hits
system.l3cache.overall_hits::total             149033                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        94030                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          709                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        34131                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          605                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       135662                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          526                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data         5032                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            270859                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        94030                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          709                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        34131                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          605                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       135662                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          526                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data         5032                       # number of overall misses
system.l3cache.overall_misses::total           270859                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     10834488                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   7846814662                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     61196076                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   3421939635                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     50150799                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  13947718986                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     47285001                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data    461835036                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  25847774683                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     10834488                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   7846814662                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     61196076                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   3421939635                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     50150799                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  13947718986                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     47285001                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data    461835036                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  25847774683                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       118914                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1073                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        36628                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1537                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       253562                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          547                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data         7467                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          419892                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       118914                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1073                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        36628                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1537                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       253562                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          547                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data         7467                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         419892                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.790740                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.660764                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.931828                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.393624                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.535025                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.961609                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.673898                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.645068                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.790740                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.660764                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.931828                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.393624                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.535025                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.961609                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.673898                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.645068                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 81462.315789                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 83450.118707                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 86313.224260                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 100258.991386                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 82893.882645                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 102812.275995                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 89895.439163                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 91779.617647                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 95428.893568                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 81462.315789                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 83450.118707                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 86313.224260                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 100258.991386                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 82893.882645                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 102812.275995                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 89895.439163                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 91779.617647                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 95428.893568                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          42573                       # number of writebacks
system.l3cache.writebacks::total                42573                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        94030                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          709                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        34131                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          605                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       135662                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          526                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data         5032                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       270828                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        94030                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          709                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        34131                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          605                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       135662                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          526                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data         5032                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       270828                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      9948708                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   7220574862                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     56474136                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   3194627175                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     46121499                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  13044283326                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     43781841                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data    428321916                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  24044133463                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      9948708                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   7220574862                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     56474136                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   3194627175                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     46121499                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  13044283326                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     43781841                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data    428321916                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  24044133463                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.790740                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.660764                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.931828                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.393624                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.535025                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.961609                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.673898                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.644994                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.790740                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.660764                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.931828                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.393624                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.535025                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.961609                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.673898                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.644994                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 74802.315789                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 76790.118707                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 79653.224260                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 93598.991386                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 76233.882645                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 96152.816013                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 83235.439163                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 85119.617647                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 88780.087225                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 74802.315789                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 76790.118707                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 79653.224260                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 93598.991386                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 76233.882645                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 96152.816013                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 83235.439163                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 85119.617647                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 88780.087225                       # average overall mshr miss latency
system.l3cache.replacements                    189599                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       100157                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       100157                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       100157                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       100157                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       302856                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       302856                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       302856                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       302856                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          361                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          929                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data        32703                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           18                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            34011                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           45                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          878                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        28855                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data         1270                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          31057                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      4053942                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     70173756                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   2398639293                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     98446122                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2571313113                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          406                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         1807                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        61558                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         1288                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        65068                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.110837                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.485888                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.468745                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.986025                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.477301                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 90087.600000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 79924.551253                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 83127.336441                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 77516.631496                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 82793.351354                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           45                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          878                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        28855                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data         1270                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        31048                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3754242                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     64326276                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   2206464993                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     89987922                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   2364533433                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.110837                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.485888                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.468745                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.986025                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.477162                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 83427.600000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 73264.551253                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 76467.336441                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 70856.631496                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 76157.350973                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        24523                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst          364                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data         1568                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst          932                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        85197                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst           21                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         2417                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       115022                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        93985                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          709                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        33253                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          605                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       106807                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          526                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         3762                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       239802                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     10834488                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7842760720                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     61196076                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3351765879                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     50150799                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11549079693                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     47285001                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    363388914                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  23276461570                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       118508                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1073                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        34821                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1537                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       192004                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          547                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data         6179                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       354824                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.793069                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.660764                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.954970                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.393624                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.556275                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.961609                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.608836                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.675834                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 81462.315789                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 83446.940682                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 86313.224260                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 100795.894476                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 82893.882645                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 108130.363113                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 89895.439163                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 96594.607656                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 97065.335443                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        93985                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          709                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        33253                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          605                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       106807                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          526                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         3762                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       239780                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      9948708                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7216820620                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     56474136                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3130300899                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     46121499                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10837818333                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     43781841                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    338333994                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  21679600030                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.793069                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.660764                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.954970                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.393624                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.556275                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.961609                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.608836                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.675772                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 74802.315789                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 76786.940682                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 79653.224260                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 94135.894476                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 76233.882645                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 101471.049023                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 83235.439163                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 89934.607656                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 90414.546793                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            55140.242926                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 552046                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               403013                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.369797                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945200855651                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 55140.242926                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.841373                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.841373                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64381                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          823                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         8942                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        54434                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.982376                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             13569493                       # Number of tag accesses
system.l3cache.tags.data_accesses            13569493                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     42573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     94030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     34130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    135661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      5032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003514300532                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2561                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2561                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              543831                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              40320                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      270827                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      42573                       # Number of write requests accepted
system.mem_ctrls.readBursts                    270827                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    42573                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      46.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                270827                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                42573                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  144678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   26360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     105.730574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.195833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1322.866304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2560     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-67583            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2561                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.600547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.567646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.081875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1887     73.68%     73.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      1.44%     75.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              472     18.43%     93.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              122      4.76%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      1.33%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.16%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.12%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2561                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17332928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2724672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    606.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28600973064                       # Total gap between requests
system.mem_ctrls.avgGap                      91260.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6017920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        45376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2184320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        38720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      8682304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        33664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data       322048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2720896                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 297611.129212035390                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 210408830.675245761871                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1586513.463243105914                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 76371938.646667420864                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1353794.986265273765                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 303565589.473939359188                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1177018.450868651271                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 11259994.001465879381                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 95132628.175341889262                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        94030                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          709                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        34131                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          605                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       135661                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          526                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data         5032                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        42573                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      4962202                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   3696325108                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     29899960                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   1913229217                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     23449691                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   7957918859                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     24068709                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data    239543495                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1307352488872                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     37309.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     39310.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     42172.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     56055.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     38759.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     58660.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     45758.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     47604.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30708488.69                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           204100                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6528                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   2502                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           24                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            6                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            1                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6017920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        45376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2184384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        38720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      8681920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        33664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data       322048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17334528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        45376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        38720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        33664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126912                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2724672                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2724672                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        94030                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          709                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        34131                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          605                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       135655                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          526                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data         5032                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         270852                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        42573                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         42573                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        13426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         6713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        11188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         6713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        11188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       297611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    210408831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1586513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     76374176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1353795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    303552163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1177018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     11259994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        606079470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         6713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         6713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       297611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1586513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1353795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1177018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4437315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     95264651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        95264651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     95264651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        13426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         6713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        11188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         6713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        11188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       297611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    210408831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1586513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     76374176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1353795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    303552163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1177018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     11259994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       701344122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               270826                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               42514                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         7525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         8347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         8348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         8848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9425                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         7904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         8047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         8072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         8768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         7882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         7523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         7447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         7953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         8421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         8014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         7580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         8368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         8562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         8636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         8992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         8662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         8822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         8733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         8593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         9035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         8484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         8535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1295                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         1399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1225                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              9152108849                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             902392232                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        13889397241                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                33793.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51285.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              105639                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3552                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            39.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            8.35                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       204138                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    98.232215                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    80.188936                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   106.869908                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       158986     77.88%     77.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        34655     16.98%     94.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2993      1.47%     96.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2331      1.14%     97.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2227      1.09%     98.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1663      0.81%     99.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          802      0.39%     99.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          210      0.10%     99.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          271      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       204138                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17332864                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2720896                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              606.021291                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               95.132628                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               34.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    636686983.296001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    846425718.230398                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1139171541.043147                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  159788698.944000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10196379336.191549                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 23633685195.020294                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 511515439.948753                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  37123652912.673546                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1297.980764                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    576529264                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2576000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25448541692                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             239791                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42573                       # Transaction distribution
system.membus.trans_dist::CleanEvict           147026                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31057                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31057                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         239801                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       731305                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       731305                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 731305                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     20058944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     20058944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20058944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            270858                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  270858    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              270858                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           210029095                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          499629971                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        3148905                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      2927368                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       149719                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      2775676                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        2775385                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.989516                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         111778                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups          360                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits          130                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          230                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      5999887                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       149697                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     85026245                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     3.494815                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.420413                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24599489     28.93%     28.93% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15301794     18.00%     46.93% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5949303      7.00%     53.93% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5495387      6.46%     60.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1418678      1.67%     62.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1038895      1.22%     63.28% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2771211      3.26%     66.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1643903      1.93%     68.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     26807585     31.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     85026245                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus0.commit.loads             74300017                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           2648180                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     26807585                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5447088                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     41406605                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         27951661                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     10910732                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        153426                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      2690034                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     305774625                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           74734692                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           23618033                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                 4883                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       118254                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             259238789                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            3148905                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      2887293                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             85597828                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         306896                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         20651886                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     85869530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.598512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.576945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        37301210     43.44%     43.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2273827      2.65%     46.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2439074      2.84%     48.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1445411      1.68%     50.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         7055331      8.22%     58.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1065759      1.24%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3379249      3.94%     64.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3588669      4.18%     68.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        27321000     31.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     85869530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.036662                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               3.018297                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           20651886                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            3709505                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        1047210                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          174                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         4116                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        151514                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28601080956                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        153426                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10470654                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       14413214                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         33756932                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     27075286                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     304776303                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       450766                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8544434                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      15214032                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         66660                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    331547779                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          878995207                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       317203660                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        409404151                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         9390625                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         57378020                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               361369562                       # The number of ROB reads
system.switch_cpus0.rob.writes              607150964                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       31133387                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     21490827                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1505399                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     16535149                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       15996580                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    96.742884                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        3846546                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect         1147                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        12791                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        11803                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          988                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          753                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     91796984                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1381681                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     73386306                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.609074                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.836207                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     21981728     29.95%     29.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15053112     20.51%     50.47% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      8234362     11.22%     61.69% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      7601776     10.36%     72.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      4166598      5.68%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2021504      2.75%     80.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1530832      2.09%     82.56% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1186951      1.62%     84.18% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     11609443     15.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     73386306                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    118242312                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     191470269                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           43582989                       # Number of memory references committed
system.switch_cpus1.commit.loads             29609568                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17480043                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating            236736                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          190810426                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2297459                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       425818      0.22%      0.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    145493945     75.99%     76.21% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      1572109      0.82%     77.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       395408      0.21%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     29491200     15.40%     92.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     13855053      7.24%     99.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       118368      0.06%     99.94% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       118368      0.06%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    191470269                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     11609443                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8497380                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     33241186                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         32321138                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     10283666                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1426719                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     14615773                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred       127058                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     305850929                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       596431                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           37887462                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           16852946                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                25642                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                  713                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      2576135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             207765474                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           31133387                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     19854929                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             81643527                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        3100874                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.cacheLines         31133746                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes        37181                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     85770100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.913707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.351935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        27879021     32.50%     32.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4185929      4.88%     37.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4077938      4.75%     42.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         3771945      4.40%     46.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4206890      4.90%     51.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         8462098      9.87%     61.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         4644905      5.42%     66.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3317029      3.87%     70.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        25224345     29.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     85770100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362484                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.418997                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           31133747                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            6147073                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       14166671                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        21096                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        52461                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6321274                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads         2429                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28601080956                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1426719                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        12697036                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       18496121                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         38194880                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     14955333                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     297595496                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       315887                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      11881337                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        671875                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        159663                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.fullRegistersEvents           81                       # Number of times there has been no free registers
system.switch_cpus1.rename.renamedOperands    383602573                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          760058791                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       483339598                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups           159526                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    247181192                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       136421219                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         38944719                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               345044116                       # The number of ROB reads
system.switch_cpus1.rob.writes              578957618                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        118242312                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          191470269                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups         549224                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       300341                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          175                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       154555                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         154525                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.980589                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          68614                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups        68671                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits        68553                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          118                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           22                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts        11649                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts          154                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     85575702                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.745265                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.590360                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     61462285     71.82%     71.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      9427856     11.02%     82.84% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5124406      5.99%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      3709065      4.33%     93.16% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2078024      2.43%     95.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1218640      1.42%     97.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       772007      0.90%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       332005      0.39%     98.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      1451414      1.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     85575702                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     51133770                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      63776548                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           28489240                       # Number of memory references committed
system.switch_cpus2.commit.loads             24589295                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            548873                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          51620299                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           34396730                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        68568                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     10758394     16.87%     16.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd       231417      0.36%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       171420      0.27%     17.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc       102852      0.16%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     13421298     21.04%     38.71% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp        17142      0.03%     38.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt        94391      0.15%     38.88% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv        25713      0.04%     38.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     10464681     16.41%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      5674207      8.90%     64.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       677402      1.06%     65.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     18915088     29.66%     94.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      3222543      5.05%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     63776548                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      1451414                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        55351983                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     19864052                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         10074937                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles       285902                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles           671                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       154541                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      63791732                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           24593852                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            3900409                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              1265992                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               214276                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles     58919054                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              51152844                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches             549224                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       291692                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             26657800                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles           1384                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines          5205513                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          430                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     85577546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.745554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.153313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        75068771     87.72%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          378594      0.44%     88.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          627159      0.73%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1051845      1.23%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1189910      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          788885      0.92%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          528460      0.62%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          411968      0.48%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         5531954      6.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     85577546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.006395                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.595569                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            5205513                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             135783                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads           4779                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          528                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores           834                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          7893                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28601080956                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles           671                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        55559603                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       10877022                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         10140865                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles      8999357                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      63789116                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          202                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         39377                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3168315                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       5685452                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     61097423                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          181482737                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        61959624                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         85565047                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     61085601                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps           11789                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2449538                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               147912485                       # The number of ROB reads
system.switch_cpus2.rob.writes              127578293                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         51133770                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           63776548                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       36754669                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     25730642                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      2060405                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     16748535                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       16462889                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.294502                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        4868544                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect          173                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        23894                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        18313                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         5581                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          117                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    124693185                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls           17                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1935055                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     68829677                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.476324                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.771623                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     18413309     26.75%     26.75% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     20218125     29.37%     56.13% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5946636      8.64%     64.77% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7019659     10.20%     74.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3182344      4.62%     79.59% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1480771      2.15%     81.74% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1219955      1.77%     83.51% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       969780      1.41%     84.92% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     10379098     15.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     68829677                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     93699557                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     170444579                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           35489097                       # Number of memory references committed
system.switch_cpus3.commit.loads             26078249                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16600014                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            711157                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          169245941                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2522471                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       992792      0.58%      0.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    130749748     76.71%     77.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       920140      0.54%     77.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv      2108742      1.24%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd        10004      0.01%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu         9758      0.01%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc        40605      0.02%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd        39323      0.02%     79.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt        83904      0.05%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv          466      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     25777184     15.12%     94.30% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      9188052      5.39%     99.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       301065      0.18%     99.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       222796      0.13%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    170444579                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     10379098                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8254230                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     30249191                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         35707926                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      9649992                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1947588                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     14940227                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       131557                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     327923056                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       749476                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           37557871                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           12242521                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                43808                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1743                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1829134                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             200468108                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           36754669                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     21349746                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             81906843                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        4145876                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         30514727                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         2459                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     85808928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.219802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.367881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        24431715     28.47%     28.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4595860      5.36%     33.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         3587018      4.18%     38.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5590852      6.52%     44.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4137462      4.82%     49.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5995725      6.99%     56.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         4435070      5.17%     61.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3866437      4.51%     66.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        29168789     33.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     85808928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.427932                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.334034                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           30514730                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   40                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973759565687                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            4892713                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       20485025                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        23809                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        14315                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       5680745                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        15824                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28601080956                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1947588                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        12391132                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       16434256                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         40873975                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     14161976                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     316046990                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       119901                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      10847273                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        896686                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        851286                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    397399000                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          811147753                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       507137565                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups           722232                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    216290525                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       181108361                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         34600598                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               353585691                       # The number of ROB reads
system.switch_cpus3.rob.writes              607405955                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         93699557                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          170444579                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
