<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="237" Alu="27" Lut="212" Ssram="1">
    <SubModule name="clk_wiz_0"/>
    <SubModule name="bram_peek_trigger" Register="1" Lut="1"/>
    <SubModule name="xram_peek_trigger" Register="1"/>
    <SubModule name="pll0"/>
    <SubModule name="clkdiv0"/>
    <SubModule name="clkdiv1"/>
    <SubModule name="hdmi" Register="68" Alu="19" Lut="44">
        <SubModule name="true_hdmi_output.packet_picker" Register="406" Lut="297">
            <SubModule name="audio_clock_regeneration_packet" Register="42" Alu="20" Lut="8"/>
        </SubModule>
        <SubModule name="true_hdmi_output.packet_assembler" Register="45" Alu="4" Lut="330"/>
        <SubModule name="tmds_gen[0].tmds_channel" Register="14" Alu="16" Lut="104"/>
        <SubModule name="tmds_gen[1].tmds_channel" Register="14" Alu="16" Lut="88"/>
        <SubModule name="tmds_gen[2].tmds_channel" Register="14" Alu="16" Lut="87"/>
        <SubModule name="serializer" Lut="30"/>
    </SubModule>
    <SubModule name="z80_clkdiv"/>
    <SubModule name="z80_clkdiv1"/>
    <SubModule name="z80_clkdiv2"/>
    <SubModule name="NextZ80" Register="26" Lut="155">
        <SubModule name="CPU_REGS" Register="64" Lut="713">
            <SubModule name="regs_lo" Ssram="4"/>
            <SubModule name="regs_hi" Ssram="4"/>
            <SubModule name="WSelectW" Lut="44"/>
            <SubModule name="WSelectR" Lut="57"/>
        </SubModule>
        <SubModule name="CPU_ALU8" Alu="23" Lut="131"/>
        <SubModule name="CPU_ALU16" Alu="16" Lut="61"/>
    </SubModule>
    <SubModule name="z80_rom" Register="2" Lut="19" Bsram="7"/>
    <SubModule name="z80_ram" Register="2" Lut="17" Bsram="24"/>
    <SubModule name="vga" Register="82" Alu="11" Lut="128">
        <SubModule name="z80_dsp" Bsram="1"/>
        <SubModule name="le18_rd_trigger" Register="1"/>
        <SubModule name="z80_le18" Bsram="6"/>
        <SubModule name="char_rom" Bsram="1"/>
    </SubModule>
</Module>
