{
  "name": "ostd::<arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::is_present",
  "span": "ostd/src/arch/x86/iommu/dma_remapping/second_stage.rs:115:5: 115:33",
  "mir": "fn ostd::<arch::iommu::dma_remapping::second_stage::PageTableEntry as mm::page_table::PageTableEntryTrait>::is_present(_1: &arch::iommu::dma_remapping::second_stage::PageTableEntry) -> bool {\n    let mut _0: bool;\n    let mut _2: u64;\n    let mut _3: u64;\n    let mut _4: u64;\n    let mut _5: &arch::iommu::dma_remapping::second_stage::PageTableFlags;\n    let  _6: arch::iommu::dma_remapping::second_stage::PageTableFlags;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = ((*_1).0: u64);\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = <arch::iommu::dma_remapping::second_stage::PageTableFlags as core::ops::BitOr>::bitor(arch::iommu::dma_remapping::second_stage::PageTableFlags::READABLE, arch::iommu::dma_remapping::second_stage::PageTableFlags::WRITABLE) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = &_6;\n        _4 = arch::iommu::dma_remapping::second_stage::PageTableFlags::bits(move _5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        _2 = BitAnd(move _3, move _4);\n        StorageDead(_4);\n        StorageDead(_3);\n        _0 = Ne(move _2, 0_u64);\n        StorageDead(_6);\n        StorageDead(_2);\n        return;\n    }\n}\n"
}