$date
	Thu Mar 16 10:45:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! g3 $end
$var wire 1 " g2 $end
$var wire 1 # g1 $end
$var reg 1 $ clk $end
$var reg 1 % r1 $end
$var reg 1 & r2 $end
$var reg 1 ' r3 $end
$var reg 1 ( rst $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % r1 $end
$var wire 1 & r2 $end
$var wire 1 ' r3 $end
$var wire 1 ( rst $end
$var reg 1 # g1 $end
$var reg 1 " g2 $end
$var reg 1 ! g3 $end
$var reg 2 ) state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
1(
0'
0&
0%
0$
x#
x"
x!
$end
#3
b0 )
0#
0"
0!
1$
#4
1%
0(
#6
0$
#9
1#
b1 )
1$
#12
0$
#14
0%
#15
0#
b0 )
1$
#18
0$
#21
1$
#24
0$
1&
#27
1"
b10 )
1$
#30
0$
#33
1$
#34
0&
#36
0$
#39
0"
b0 )
1$
#42
0$
#44
1'
#45
1!
b11 )
1$
#48
0$
#51
1$
#54
0$
0'
#57
0!
b0 )
1$
#60
0$
#63
1$
#64
1%
1&
1'
#66
0$
#69
1#
b1 )
1$
#72
0$
#74
0%
#75
0#
1"
b10 )
1$
#78
0$
#81
1$
#84
0$
0&
#87
0"
1!
b11 )
1$
#90
0$
#93
1$
#94
1%
0'
#96
0$
#99
1#
0!
b1 )
1$
#102
0$
#104
0%
#105
0#
b0 )
1$
#108
0$
#111
1$
#114
0$
1&
#117
1"
b10 )
1$
#120
0$
#123
1$
#124
0&
#126
0$
#129
0"
b0 )
1$
#132
0$
#134
1'
#135
1!
b11 )
1$
#138
0$
#141
1$
#144
0$
0'
#147
0!
b0 )
1$
#150
0$
#153
1$
#154
1%
1&
1'
#156
0$
#159
1#
b1 )
1$
#162
0$
#164
0%
#165
0#
1"
b10 )
1$
#168
0$
#171
1$
#174
0$
0&
#177
0"
1!
b11 )
1$
#180
0$
#183
1$
#184
1%
0'
#186
0$
#189
1#
0!
b1 )
1$
#192
0$
#194
0%
#195
0#
b0 )
1$
#198
0$
#201
1$
#204
0$
1&
#207
1"
b10 )
1$
#210
0$
#213
1$
#214
0&
#216
0$
#219
0"
b0 )
1$
#222
0$
#224
1'
#225
1!
b11 )
1$
#228
0$
#231
1$
#234
0$
0'
#237
0!
b0 )
1$
#240
0$
#243
1$
#244
1%
1&
1'
#246
0$
#249
1#
b1 )
1$
#252
0$
#254
0%
#255
0#
1"
b10 )
1$
#258
0$
#261
1$
#264
0$
0&
#267
0"
1!
b11 )
1$
#270
0$
#273
1$
#276
0$
#279
1$
#282
0$
#284
