- test: fp_divsmall_hp
  description: >
    Base ISA, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=15000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_branch_jump=1
    +boot_mode=m
    +report_stats=1
    +directed_instr_0=riscv_fpu_only_halfprecision_divsmall_arithmetic_stream,60
    +illegal_instr_ratio=10
  iterations: 20
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: fp_divbig_hp
  description: >
    Base ISA, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=15000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_branch_jump=1
    +boot_mode=m
    +report_stats=1
    +directed_instr_0=riscv_fpu_only_halfprecision_divbig_arithmetic_stream,60
    +illegal_instr_ratio=10
  iterations: 20
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: fp_mulbig_hp
  description: >
    Base ISA, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=15000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_branch_jump=1
    +boot_mode=m
    +report_stats=1
    +directed_instr_0=riscv_fpu_only_halfprecision_mulbig_arithmetic_stream,60
    +illegal_instr_ratio=10
  iterations: 20
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: fp_mulsmall_hp
  description: >
    Base ISA, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=15000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_branch_jump=1
    +boot_mode=m
    +report_stats=1
    +directed_instr_0=riscv_fpu_only_halfprecision_mulsmall_arithmetic_stream,60
    +illegal_instr_ratio=10
  iterations: 20
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: fp_hpsn
  description: >
    Base ISA, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=15000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_branch_jump=1
    +boot_mode=m
    +report_stats=1
    +illegal_instr_ratio=10
    +directed_instr_0=riscv_fpu_only_halfprecision_subnormal_arithmetic_stream,60
  iterations: 20
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: fp_hp
  description: >
    Base ISA, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=15000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_branch_jump=1
    +boot_mode=m
    +report_stats=1
    +illegal_instr_ratio=10
    +directed_instr_0=riscv_fpu_only_halfprecision_arithmetic_stream,60
  iterations: 20
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: fp_on
  description: >
    Base ISA, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=15000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_branch_jump=1
    +boot_mode=m
    +report_stats=1
    +illegal_instr_ratio=10
    +directed_instr_0=riscv_fpu_only_arithmetic_stream,30
  iterations: 30
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: fp_subnorms
  description: >
    Base ISA, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=15000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_branch_jump=1
    +boot_mode=m
    +report_stats=1
    +illegal_instr_ratio=10
    +directed_instr_0=riscv_fpu_only_subnorm_arithmetic_stream,30
  iterations: 30
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: fp_divsmall
  description: >
    Base ISA, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=15000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_branch_jump=1
    +boot_mode=m
    +illegal_instr_ratio=10
    +report_stats=1
    +directed_instr_0=riscv_fpu_only_divsmall_arithmetic_stream,50
  iterations: 20
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: fp_divbig
  description: >
    Base ISA, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=15000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_branch_jump=1
    +boot_mode=m
    +illegal_instr_ratio=10
    +report_stats=1
    +directed_instr_0=riscv_fpu_only_divbig_arithmetic_stream,50
  iterations: 20
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: fp_mulbig
  description: >
    Base ISA, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=15000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_branch_jump=1
    +boot_mode=m
    +illegal_instr_ratio=10
    +report_stats=1
    +directed_instr_0=riscv_fpu_only_mulbig_arithmetic_stream,60
  iterations: 20
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: fp_mulsmall
  description: >
    Base ISA, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=15000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +no_branch_jump=1
    +boot_mode=m
    +illegal_instr_ratio=10
    +report_stats=1
    +directed_instr_0=riscv_fpu_only_mulsmall_arithmetic_stream,60
  iterations: 20
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test
