#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Sep 17 10:27:39 2020
# Process ID: 5327
# Current directory: /home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new
# Command line: vivado
# Log file: /home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/vivado.log
# Journal file: /home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/home/chutchatut/work/HW Syn Lab/lab5/lab5.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v}}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: system
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7356.320 ; gain = 151.547 ; free physical = 5221 ; free virtual = 13226
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_mapped' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
ERROR: [Synth 8-354] integer overflow when computing array size [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:36]
ERROR: [Synth 8-6156] failed synthesizing module 'memory_mapped' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'system' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7395.258 ; gain = 190.484 ; free physical = 5260 ; free virtual = 13266
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: system
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7442.117 ; gain = 14.844 ; free physical = 5203 ; free virtual = 13211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_mapped' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:23]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/data.list' is read successfully [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:45]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v:23]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:48]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:76]
INFO: [Synth 8-251] 0 - MEM[xxxx] <- x [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:76]
INFO: [Synth 8-6157] synthesizing module 'quad2SevenSegs' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex2SevenSegs' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex2SevenSegs' (2#1) [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'quad2SevenSegs' (3#1) [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory_mapped' (4#1) [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:23]
WARNING: [Synth 8-7071] port 'sw' of module 'memory_mapped' is unconnected for instance 'mm' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v:27]
WARNING: [Synth 8-7071] port 'seg' of module 'memory_mapped' is unconnected for instance 'mm' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v:27]
WARNING: [Synth 8-7071] port 'dp' of module 'memory_mapped' is unconnected for instance 'mm' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v:27]
WARNING: [Synth 8-7071] port 'an' of module 'memory_mapped' is unconnected for instance 'mm' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v:27]
WARNING: [Synth 8-7023] instance 'mm' of module 'memory_mapped' has 8 connections declared, but only 4 given [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v:27]
INFO: [Synth 8-6155] done synthesizing module 'system' (5#1) [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7442.117 ; gain = 14.844 ; free physical = 5244 ; free virtual = 13252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7446.086 ; gain = 18.812 ; free physical = 5241 ; free virtual = 13249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7446.086 ; gain = 18.812 ; free physical = 5241 ; free virtual = 13249
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7446.086 ; gain = 0.000 ; free physical = 5234 ; free virtual = 13242
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7593.863 ; gain = 0.000 ; free physical = 5138 ; free virtual = 13160
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 7656.887 ; gain = 229.613 ; free physical = 5006 ; free virtual = 13033
15 Infos, 55 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 7656.887 ; gain = 229.613 ; free physical = 5006 ; free virtual = 13033
synth_design -rtl -name rtl_2
Command: synth_design -rtl -name rtl_2
Starting synth_design
Using part: xc7a35tcpg236-1
Top: system
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7744.926 ; gain = 0.000 ; free physical = 5032 ; free virtual = 13062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_mapped' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:23]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/data.list' is read successfully [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:45]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v:23]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:48]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:76]
INFO: [Synth 8-251] 0 - MEM[xxxx] <- x [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:76]
INFO: [Synth 8-6157] synthesizing module 'quad2SevenSegs' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex2SevenSegs' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex2SevenSegs' (2#1) [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'quad2SevenSegs' (3#1) [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory_mapped' (4#1) [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (5#1) [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7748.934 ; gain = 4.008 ; free physical = 5079 ; free virtual = 13108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7760.809 ; gain = 15.883 ; free physical = 5080 ; free virtual = 13110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7760.809 ; gain = 15.883 ; free physical = 5080 ; free virtual = 13110
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7760.809 ; gain = 0.000 ; free physical = 5074 ; free virtual = 13104
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc]
Finished Parsing XDC File [/home/chutchatut/work/HW Syn Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7905.617 ; gain = 0.000 ; free physical = 5003 ; free virtual = 13032
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7929.629 ; gain = 184.703 ; free physical = 4968 ; free virtual = 12997
16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7929.629 ; gain = 184.703 ; free physical = 4968 ; free virtual = 12997
current_design rtl_1
close_design
export_ip_user_files -of_objects  [get_files {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v}}] -no_script -reset -force -quiet
remove_files  {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v}}
export_ip_user_files -of_objects  [get_files {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/singlePulser.v}}] -no_script -reset -force -quiet
remove_files  {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/singlePulser.v}}
export_ip_user_files -of_objects  [get_files {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/debouncer.v}}] -no_script -reset -force -quiet
remove_files  {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/debouncer.v}}
export_ip_user_files -of_objects  [get_files {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nano_sc_system.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nano_sc_system.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v} {/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v} {/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v} {/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v} {/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v}}
export_ip_user_files -of_objects  [get_files {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory.v}}
export_ip_user_files -of_objects  [get_files {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v}}
update_compile_order -fileset sim_1
add_files -norecurse {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v} {/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v} {/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v} {/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v} {/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v} {/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v} {/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory.v}}
WARNING: [filemgmt 56-12] File '/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
add_files -norecurse {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v} {/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nano_sc_system.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nano_sc_system.v}}] -no_script -reset -force -quiet
remove_files  {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nano_sc_system.v}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nano_sc_system.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 22
[Thu Sep 17 10:43:11 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 22
[Thu Sep 17 10:44:51 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 22
[Thu Sep 17 10:45:26 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 10:48:36 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nano_sc_system.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v:]
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to kill process with pid <8020> on the remote host No such file or directory

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 10:48:57 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 10:48:57 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:33:44
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-08:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target {localhost:3121/xilinx_tcf/Digilent/210183AA12EBA}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA12EBA
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 10:51:35 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 10:51:35 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj system_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:87]
ERROR: [VRFC 10-2865] module 'adder(WIDTH=30)' ignored due to previous errors [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v:9]
ERROR: [VRFC 10-2865] module 'mux2_1(WIDTH=30)' ignored due to previous errors [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v:9]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v} w ]
add_files -fileset sim_1 {{/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v}}
update_compile_order -fileset sim_1
set_property top testSystem [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:87]
ERROR: [VRFC 10-2865] module 'adder(WIDTH=30)' ignored due to previous errors [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v:9]
ERROR: [VRFC 10-2865] module 'mux2_1(WIDTH=30)' ignored due to previous errors [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v:9]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v:87]
ERROR: [VRFC 10-2865] module 'adder(WIDTH=30)' ignored due to previous errors [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v:9]
ERROR: [VRFC 10-2865] module 'mux2_1(WIDTH=30)' ignored due to previous errors [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v:9]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=16)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/chutchatut/work/HW -notrace
couldn't read file "/home/chutchatut/work/HW": illegal operation on a directory
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 17 10:59:19 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testSystem_behav -key {Behavioral:sim_1:Functional:testSystem} -tclbatch {testSystem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testSystem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         3 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         4 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         5 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         6 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         7 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         8 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         9 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testSystem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 9754.691 ; gain = 262.055 ; free physical = 3372 ; free virtual = 11657
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
ERROR: [VRFC 10-4982] syntax error near '=' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v:35]
ERROR: [VRFC 10-2865] module 'testSystem' ignored due to previous errors [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=16)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testSystem_behav -key {Behavioral:sim_1:Functional:testSystem} -tclbatch {testSystem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testSystem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         3 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         4 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         5 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         6 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         7 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         8 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         9 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testSystem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testSystem/SYSTEM}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testSystem/SYSTEM/CPU}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         3 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         4 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         5 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         6 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         7 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         8 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         9 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=16)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 00000004
         3 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         3 - REG[ 1] <- 00000004
         4 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         4 - REG[ 1] <- 00000004
         5 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         5 - REG[ 1] <- 00000004
         6 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         6 - REG[ 1] <- 0000fff4
         7 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  00000000

        65 - MEM[0000] <- 00000000
         8 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         9 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 11:05:22 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 11:05:22 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=16)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testSystem_behav -key {Behavioral:sim_1:Functional:testSystem} -tclbatch {testSystem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testSystem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 00000004
         3 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         3 - REG[ 1] <- 00000004
         4 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         4 - REG[ 1] <- 00000004
         5 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         5 - REG[ 1] <- 00000004
         6 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         6 - REG[ 1] <- 0000fff4
         7 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  00000000

        65 - MEM[0000] <- 00000000
         8 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         9 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testSystem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testSystem/SYSTEM/DATAMEM}} 
WARNING: [Wavedata 42-489] Can't add object "/testSystem/SYSTEM/DATAMEM/mem" to the wave window because it has 1048608 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=16)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 00000004
         3 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         3 - REG[ 1] <- 00000004
         4 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         4 - REG[ 1] <- 00000004
         5 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         5 - REG[ 1] <- 00000004
         6 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         6 - REG[ 1] <- 0000fff4
         7 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  00000000

        65 - MEM[0000] <- 00000000
         8 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         9 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testSystem/SYSTEM/DATAMEM}} 
WARNING: [Wavedata 42-489] Can't add object "/testSystem/SYSTEM/DATAMEM/mem" to the wave window because it has 1048608 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testSystem/SYSTEM/PROGMEM}} 
WARNING: [Wavedata 42-489] Can't add object "/testSystem/SYSTEM/PROGMEM/mem" to the wave window because it has 1048608 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 00000004
         3 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         3 - REG[ 1] <- 00000004
         4 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         4 - REG[ 1] <- 00000004
         5 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         5 - REG[ 1] <- 00000004
         6 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         6 - REG[ 1] <- 0000fff4
         7 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  00000000

        65 - MEM[0000] <- 00000000
         8 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         9 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testSystem/SYSTEM}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testSystem_behav -key {Behavioral:sim_1:Functional:testSystem} -tclbatch {testSystem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testSystem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 00000004
         3 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         3 - REG[ 1] <- 00000004
         4 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         4 - REG[ 1] <- 00000004
         5 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         5 - REG[ 1] <- 00000004
         6 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         6 - REG[ 1] <- 0000fff4
         7 - A(REG[ 4]) -  00000000, B(REG[ 5]) -  00000000

        65 - MEM[0000] <- 00000000
         8 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         9 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testSystem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 00000004
         3 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         3 - REG[ 1] <- 00000004
         4 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         4 - REG[ 1] <- 00000004
         5 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         5 - REG[ 1] <- 00000004
         6 - A(REG[ 2]) -  00000000, B(REG[ 2]) -  00000000

         6 - REG[ 2] <- 0000fff0
         7 - A(REG[ 1]) -  00000004, B(REG[ 2]) -  0000fff0

        65 - MEM[0001] <- 0000fff0
         8 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         9 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 00000004
         3 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         3 - REG[ 1] <- 00000004
         4 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         4 - REG[ 1] <- 00000004
         5 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         5 - REG[ 1] <- 00000004
         6 - A(REG[ 2]) -  00000000, B(REG[ 2]) -  00000000

         6 - REG[ 2] <- 0000fff0
         7 - A(REG[ 2]) -  0000fff0, B(REG[ 1]) -  00000004

        65 - MEM[3ffc] <- 00000004
         8 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         9 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 00000004
         3 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         3 - REG[ 1] <- 00000004
         4 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         4 - REG[ 1] <- 00000004
         5 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         5 - REG[ 1] <- 00000004
         6 - A(REG[ 2]) -  00000000, B(REG[ 2]) -  00000000

         6 - REG[ 2] <- 00003ffc
         7 - A(REG[ 2]) -  00003ffc, B(REG[ 1]) -  00000004

        65 - MEM[0fff] <- 00000004
         8 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         9 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=16)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 00000004
         3 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         3 - REG[ 1] <- 00000004
         4 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         4 - REG[ 1] <- 00000004
         5 - A(REG[ 1]) -  00000004, B(REG[ 1]) -  00000004

         5 - REG[ 1] <- 00000004
         6 - A(REG[ 2]) -  00000000, B(REG[ 2]) -  00000000

         6 - REG[ 2] <- 0000fff0
         7 - A(REG[ 2]) -  0000fff0, B(REG[ 1]) -  00000004

        65 - MEM[fff0] <- 00000004
         8 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         9 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 11:22:03 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 11:22:03 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 12:06:58 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 12:06:59 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=16)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 2]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 3]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 4]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 5]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000fffc
         7 - A(REG[ 6]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000fffc
         8 - A(REG[ 7]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000fffc
         9 - A(REG[ 4]) -  0000fffc, B(REG[ 8]) -  00000000

         9 - REG[ 8] <- xxxxxxxx
        10 - A(REG[ 2]) -  0000fff4, B(REG[ 8]) -  xxxxxxxx

        95 - MEM[fff4] <- xxxxxxxx
        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 12:12:38 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 12:12:38 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 12:14:26 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 12:16:00 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 12:16:00 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         3 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         3 - REG[ 1] <- 0000fff0
         4 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

         4 - REG[ 1] <- 0000fff0
         5 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

         5 - REG[ 1] <- 0000fff0
         6 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

         6 - REG[ 1] <- 0000fff0
         7 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

         7 - REG[ 1] <- 0000fff0
         8 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

         8 - REG[ 1] <- 0000fff0
         9 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

         9 - REG[ 1] <- 0000fff0
        10 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        10 - REG[ 1] <- 0000fff0
        11 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        11 - REG[ 1] <- 0000fff0
        12 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        12 - REG[ 1] <- 0000fff0
        13 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        13 - REG[ 1] <- 0000fff0
        14 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        14 - REG[ 1] <- 0000fff0
        15 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        15 - REG[ 1] <- 0000fff0
        16 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        16 - REG[ 1] <- 0000fff0
        17 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        17 - REG[ 1] <- 0000fff0
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        18 - REG[ 1] <- 0000fff0
        19 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        19 - REG[ 1] <- 0000fff0
        20 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        20 - REG[ 1] <- 0000fff0
        21 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        21 - REG[ 1] <- 0000fff0
        22 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        22 - REG[ 1] <- 0000fff0
        23 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        23 - REG[ 1] <- 0000fff0
        24 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        24 - REG[ 1] <- 0000fff0
        25 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        25 - REG[ 1] <- 0000fff0
        26 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        26 - REG[ 1] <- 0000fff0
        27 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        27 - REG[ 1] <- 0000fff0
        28 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        28 - REG[ 1] <- 0000fff0
        29 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        29 - REG[ 1] <- 0000fff0
        30 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        30 - REG[ 1] <- 0000fff0
        31 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        31 - REG[ 1] <- 0000fff0
        32 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        32 - REG[ 1] <- 0000fff0
        33 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        33 - REG[ 1] <- 0000fff0
        34 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        34 - REG[ 1] <- 0000fff0
        35 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        35 - REG[ 1] <- 0000fff0
        36 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        36 - REG[ 1] <- 0000fff0
        37 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        37 - REG[ 1] <- 0000fff0
        38 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        38 - REG[ 1] <- 0000fff0
        39 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        39 - REG[ 1] <- 0000fff0
        40 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        40 - REG[ 1] <- 0000fff0
        41 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        41 - REG[ 1] <- 0000fff0
        42 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        42 - REG[ 1] <- 0000fff0
        43 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        43 - REG[ 1] <- 0000fff0
        44 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        44 - REG[ 1] <- 0000fff0
        45 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        45 - REG[ 1] <- 0000fff0
        46 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        46 - REG[ 1] <- 0000fff0
        47 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        47 - REG[ 1] <- 0000fff0
        48 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        48 - REG[ 1] <- 0000fff0
        49 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        49 - REG[ 1] <- 0000fff0
        50 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        50 - REG[ 1] <- 0000fff0
        51 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        51 - REG[ 1] <- 0000fff0
        52 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        52 - REG[ 1] <- 0000fff0
        53 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        53 - REG[ 1] <- 0000fff0
        54 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        54 - REG[ 1] <- 0000fff0
        55 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        55 - REG[ 1] <- 0000fff0
        56 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        56 - REG[ 1] <- 0000fff0
        57 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        57 - REG[ 1] <- 0000fff0
        58 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        58 - REG[ 1] <- 0000fff0
        59 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        59 - REG[ 1] <- 0000fff0
        60 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        60 - REG[ 1] <- 0000fff0
        61 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        61 - REG[ 1] <- 0000fff0
        62 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        62 - REG[ 1] <- 0000fff0
        63 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        63 - REG[ 1] <- 0000fff0
        64 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        64 - REG[ 1] <- 0000fff0
        65 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        65 - REG[ 1] <- 0000fff0
        66 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        66 - REG[ 1] <- 0000fff0
        67 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        67 - REG[ 1] <- 0000fff0
        68 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        68 - REG[ 1] <- 0000fff0
        69 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        69 - REG[ 1] <- 0000fff0
        70 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        70 - REG[ 1] <- 0000fff0
        71 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        71 - REG[ 1] <- 0000fff0
        72 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        72 - REG[ 1] <- 0000fff0
        73 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        73 - REG[ 1] <- 0000fff0
        74 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        74 - REG[ 1] <- 0000fff0
        75 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        75 - REG[ 1] <- 0000fff0
        76 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        76 - REG[ 1] <- 0000fff0
        77 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        77 - REG[ 1] <- 0000fff0
        78 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        78 - REG[ 1] <- 0000fff0
        79 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        79 - REG[ 1] <- 0000fff0
        80 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        80 - REG[ 1] <- 0000fff0
        81 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        81 - REG[ 1] <- 0000fff0
        82 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        82 - REG[ 1] <- 0000fff0
        83 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        83 - REG[ 1] <- 0000fff0
        84 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        84 - REG[ 1] <- 0000fff0
        85 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        85 - REG[ 1] <- 0000fff0
        86 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        86 - REG[ 1] <- 0000fff0
        87 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        87 - REG[ 1] <- 0000fff0
        88 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        88 - REG[ 1] <- 0000fff0
        89 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        89 - REG[ 1] <- 0000fff0
        90 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        90 - REG[ 1] <- 0000fff0
        91 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        91 - REG[ 1] <- 0000fff0
        92 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        92 - REG[ 1] <- 0000fff0
        93 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        93 - REG[ 1] <- 0000fff0
        94 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        94 - REG[ 1] <- 0000fff0
        95 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        95 - REG[ 1] <- 0000fff0
        96 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        96 - REG[ 1] <- 0000fff0
        97 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        97 - REG[ 1] <- 0000fff0
        98 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        98 - REG[ 1] <- 0000fff0
        99 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

        99 - REG[ 1] <- 0000fff0
       100 - A(REG[ 1]) -  0000fff0, B(REG[ 1]) -  0000fff0

       100 - REG[ 1] <- 0000fff0
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 2]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 00000004
         4 - A(REG[ 2]) -  00000004, B(REG[ 1]) -  0000fff0

        35 - MEM[0004] <- 0
         5 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         6 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         7 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         8 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         9 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 10110.137 ; gain = 3.000 ; free physical = 2034 ; free virtual = 10492
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 2]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 00000004
         4 - A(REG[ 1]) -  0000fff0, B(REG[ 2]) -  00000004

        35 - MEM[fff0] <- 4
         5 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         6 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         7 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         8 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         9 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        10 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 12:26:01 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 12:26:01 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testSystem_behav -key {Behavioral:sim_1:Functional:testSystem} -tclbatch {testSystem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testSystem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 2]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 3]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 4]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 5]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000fffc
         7 - A(REG[ 6]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000fffc
         8 - A(REG[ 7]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000fffc
         9 - A(REG[ 4]) -  0000fffc, B(REG[ 8]) -  00000000

         9 - REG[ 8] <- zzzzzzzx
        10 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  zzzzzzzx

        95 - MEM[fff0] <- x
        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testSystem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 12:31:06 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 12:31:06 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 2]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 3]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 4]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 5]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000fffc
         7 - A(REG[ 6]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000fffc
         8 - A(REG[ 7]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000fffc
         9 - A(REG[ 4]) -  0000fffc, B(REG[ 8]) -  00000000

         9 - REG[ 8] <- zzzzzzzx
        10 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  zzzzzzzx

        95 - MEM[fff0] <- x
        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 10147.156 ; gain = 0.000 ; free physical = 1830 ; free virtual = 10401
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 2]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 3]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 4]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 5]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000fffc
         7 - A(REG[ 6]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000fffc
         8 - A(REG[ 7]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000fffc
         9 - A(REG[ 5]) -  0000fffc, B(REG[ 8]) -  00000000

         9 - REG[ 8] <- zzzzzzzx
        10 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  zzzzzzzx

        95 - MEM[fff0] <- x
        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 2]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 3]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 4]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 5]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 6]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 7]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

         9 - REG[ 8] <- zzzzzzz1
        10 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  zzzzzzz1

        95 - MEM[fff0] <- 1
        11 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        12 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 12:39:00 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 12:39:00 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 12:44:23 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 2]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 3]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 4]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 5]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 6]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 7]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

         9 - REG[ 8] <- zzzzzzz1
        10 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  zzzzzzz1

        95 - MEM[fff0] <- 1
        11 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        11 - REG[ 9] <- zzzzzzz1
        12 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  zzzzzzz1

       115 - MEM[fff4] <- 1
        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testSystem/SYSTEM/DATAMEM/q2ss}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 2]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 3]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 4]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 5]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 6]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 7]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

         9 - REG[ 8] <- zzzzzzz1
        10 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  zzzzzzz1

        95 - MEM[fff0] <- 1
        11 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        11 - REG[ 9] <- zzzzzzz1
        12 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  zzzzzzz1

       115 - MEM[fff4] <- 1
        13 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        14 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        15 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        16 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        17 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        18 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        19 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        20 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        21 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        22 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        23 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        24 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 12:49:37 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 12:49:37 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]'
undo
INFO: [Common 17-17] undo 'set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 13:14:18 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 13:14:18 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 1]) -  00000000, B(REG[ 0]) -  00000000

         2 - REG[ 0] <- 0000fff0
         3 - A(REG[ 2]) -  00000000, B(REG[ 0]) -  0000fff0

         3 - REG[ 0] <- 0000fff4
         4 - A(REG[ 3]) -  00000000, B(REG[ 0]) -  0000fff4

         4 - REG[ 0] <- 0000fff8
         5 - A(REG[ 4]) -  00000000, B(REG[ 0]) -  0000fff8

         5 - REG[ 0] <- 0000fffc
         6 - A(REG[ 5]) -  00000000, B(REG[ 0]) -  0000fffc

         6 - REG[ 0] <- 0000ffe0
         7 - A(REG[ 6]) -  00000000, B(REG[ 0]) -  0000ffe0

         7 - REG[ 0] <- 0000ffe4
         8 - A(REG[ 7]) -  00000000, B(REG[ 0]) -  0000ffe4

         8 - REG[ 0] <- 0000ffe8
         9 - A(REG[ 5]) -  00000000, B(REG[ 8]) -  00000000

         9 - REG[ 8] <- zzzzzzz1
        10 - A(REG[ 1]) -  00000000, B(REG[ 8]) -  zzzzzzz1

        95 - MEM[0000] <- 1
        11 - A(REG[ 6]) -  00000000, B(REG[ 9]) -  00000000

        11 - REG[ 9] <- zzzzzzz1
        12 - A(REG[ 2]) -  00000000, B(REG[ 9]) -  zzzzzzz1

       115 - MEM[0000] <- 1
        13 - A(REG[10]) -  00000000, B(REG[ 0]) -  0000ffe8

        13 - REG[ 0] <- 00000000
        14 - A(REG[11]) -  00000000, B(REG[ 0]) -  00000000

        14 - REG[ 0] <- 00000001
        15 - A(REG[12]) -  00000000, B(REG[ 0]) -  00000001

        15 - REG[ 0] <- 00000002
        16 - A(REG[13]) -  00000000, B(REG[ 0]) -  00000002

        16 - REG[ 0] <- 00000003
        17 - A(REG[14]) -  00000000, B(REG[ 0]) -  00000003

        17 - REG[ 0] <- 00000004
        18 - A(REG[15]) -  00000000, B(REG[ 0]) -  00000004

        18 - REG[ 0] <- 00000005
        19 - A(REG[16]) -  00000000, B(REG[ 0]) -  00000005

        19 - REG[ 0] <- 00000006
        20 - A(REG[17]) -  00000000, B(REG[ 0]) -  00000006

        20 - REG[ 0] <- 00000007
        21 - A(REG[ 7]) -  00000000, B(REG[18]) -  00000000

        21 - REG[18] <- zzzzzzz1
        22 - A(REG[19]) -  00000000, B(REG[ 5]) -  00000000

        22 - REG[ 5] <- 00000000
        23 - A(REG[10]) -  00000000, B(REG[18]) -  zzzzzzz1

        24 - A(REG[19]) -  00000000, B(REG[ 5]) -  00000000

        24 - REG[ 5] <- xxxxxxxx
        25 - A(REG[11]) -  00000000, B(REG[18]) -  zzzzzzz1

        26 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        26 - REG[ 5] <- xxxxxxxx
        27 - A(REG[12]) -  00000000, B(REG[18]) -  zzzzzzz1

        28 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        28 - REG[ 5] <- xxxxxxxx
        29 - A(REG[13]) -  00000000, B(REG[18]) -  zzzzzzz1

        30 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        30 - REG[ 5] <- xxxxxxxx
        31 - A(REG[14]) -  00000000, B(REG[18]) -  zzzzzzz1

        32 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        32 - REG[ 5] <- xxxxxxxx
        33 - A(REG[15]) -  00000000, B(REG[18]) -  zzzzzzz1

        34 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        34 - REG[ 5] <- xxxxxxxx
        35 - A(REG[16]) -  00000000, B(REG[18]) -  zzzzzzz1

        36 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        36 - REG[ 5] <- xxxxxxxx
        37 - A(REG[ 3]) -  00000000, B(REG[19]) -  00000000

       365 - MEM[xxxx] <- 0
        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- zzzzzzz1
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  zzzzzzz1

       175 - MEM[fff0] <- 1
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- zzzzzzz1
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  zzzzzzz1

       195 - MEM[fff4] <- 1
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- zzzzzzz1
        22 - A(REG[19]) -  00000000, B(REG[ 5]) -  0000ffe0

        22 - REG[ 5] <- 0000ffe0
        23 - A(REG[10]) -  00000000, B(REG[18]) -  zzzzzzz1

        24 - A(REG[19]) -  00000000, B(REG[ 5]) -  0000ffe0

        24 - REG[ 5] <- xxxxxxxx
        25 - A(REG[11]) -  00000001, B(REG[18]) -  zzzzzzz1

        26 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        26 - REG[ 5] <- xxxxxxxx
        27 - A(REG[12]) -  00000002, B(REG[18]) -  zzzzzzz1

        28 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        28 - REG[ 5] <- xxxxxxxx
        29 - A(REG[13]) -  00000003, B(REG[18]) -  zzzzzzz1

        30 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        30 - REG[ 5] <- xxxxxxxx
        31 - A(REG[14]) -  00000004, B(REG[18]) -  zzzzzzz1

        32 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        32 - REG[ 5] <- xxxxxxxx
        33 - A(REG[15]) -  00000005, B(REG[18]) -  zzzzzzz1

        34 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        34 - REG[ 5] <- xxxxxxxx
        35 - A(REG[16]) -  00000006, B(REG[18]) -  zzzzzzz1

        36 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        36 - REG[ 5] <- xxxxxxxx
        37 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  00000000

       365 - MEM[xxxx] <- 0
        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 13:23:34 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- zzzzzzz1
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  zzzzzzz1

       175 - MEM[fff0] <- 1
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- zzzzzzz1
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  zzzzzzz1

       195 - MEM[fff4] <- 1
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- zzzzzzz1
        22 - A(REG[19]) -  00000000, B(REG[ 5]) -  0000ffe0

        22 - REG[ 5] <- 0000ffe0
        23 - A(REG[10]) -  00000000, B(REG[18]) -  zzzzzzz1

        24 - A(REG[19]) -  00000000, B(REG[ 5]) -  0000ffe0

        24 - REG[ 5] <- xxxxxxxx
        25 - A(REG[11]) -  00000001, B(REG[18]) -  zzzzzzz1

        26 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        26 - REG[ 5] <- xxxxxxxx
        27 - A(REG[12]) -  00000002, B(REG[18]) -  zzzzzzz1

        28 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        28 - REG[ 5] <- xxxxxxxx
        29 - A(REG[13]) -  00000003, B(REG[18]) -  zzzzzzz1

        30 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        30 - REG[ 5] <- xxxxxxxx
        31 - A(REG[14]) -  00000004, B(REG[18]) -  zzzzzzz1

        32 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        32 - REG[ 5] <- xxxxxxxx
        33 - A(REG[15]) -  00000005, B(REG[18]) -  zzzzzzz1

        34 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        34 - REG[ 5] <- xxxxxxxx
        35 - A(REG[16]) -  00000006, B(REG[18]) -  zzzzzzz1

        36 - A(REG[19]) -  00000000, B(REG[ 5]) -  xxxxxxxx

        36 - REG[ 5] <- xxxxxxxx
        37 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  00000000

       365 - MEM[xxxx] <- 0
        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- zzzzzzz1
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  zzzzzzz1

       175 - MEM[fff0] <- 1
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- zzzzzzz1
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  zzzzzzz1

       195 - MEM[fff4] <- 1
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- zzzzzzz1
        22 - A(REG[19]) -  00000000, B(REG[ 8]) -  zzzzzzz1

        22 - REG[ 9] <- xxxxxxxx
        23 - A(REG[10]) -  00000000, B(REG[18]) -  zzzzzzz1

        24 - A(REG[19]) -  00000000, B(REG[ 8]) -  zzzzzzz1

        24 - REG[ 9] <- xxxxxxxx
        25 - A(REG[11]) -  00000001, B(REG[18]) -  zzzzzzz1

        26 - A(REG[19]) -  00000000, B(REG[ 8]) -  zzzzzzz1

        26 - REG[ 9] <- xxxxxxxx
        27 - A(REG[12]) -  00000002, B(REG[18]) -  zzzzzzz1

        28 - A(REG[19]) -  00000000, B(REG[ 8]) -  zzzzzzz1

        28 - REG[ 9] <- xxxxxxxx
        29 - A(REG[13]) -  00000003, B(REG[18]) -  zzzzzzz1

        30 - A(REG[19]) -  00000000, B(REG[ 8]) -  zzzzzzz1

        30 - REG[ 9] <- xxxxxxxx
        31 - A(REG[14]) -  00000004, B(REG[18]) -  zzzzzzz1

        32 - A(REG[19]) -  00000000, B(REG[ 8]) -  zzzzzzz1

        32 - REG[ 9] <- xxxxxxxx
        33 - A(REG[15]) -  00000005, B(REG[18]) -  zzzzzzz1

        34 - A(REG[19]) -  00000000, B(REG[ 8]) -  zzzzzzz1

        34 - REG[ 9] <- xxxxxxxx
        35 - A(REG[16]) -  00000006, B(REG[18]) -  zzzzzzz1

        36 - A(REG[19]) -  00000000, B(REG[ 8]) -  zzzzzzz1

        36 - REG[ 9] <- xxxxxxxx
        37 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  00000000

       365 - MEM[xxxx] <- 0
        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 10211.188 ; gain = 0.000 ; free physical = 1829 ; free virtual = 9860
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- zzzzzzz1
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  zzzzzzz1

       175 - MEM[fff0] <- 1
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- zzzzzzz1
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  zzzzzzz1

       195 - MEM[fff4] <- 1
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- zzzzzzz1
        22 - A(REG[ 8]) -  zzzzzzz1, B(REG[ 9]) -  zzzzzzz1

        22 - REG[19] <- xxxxxxxx
        23 - A(REG[10]) -  00000000, B(REG[18]) -  zzzzzzz1

        24 - A(REG[ 8]) -  zzzzzzz1, B(REG[ 9]) -  zzzzzzz1

        24 - REG[19] <- xxxxxxxx
        25 - A(REG[11]) -  00000001, B(REG[18]) -  zzzzzzz1

        26 - A(REG[ 8]) -  zzzzzzz1, B(REG[ 9]) -  zzzzzzz1

        26 - REG[19] <- xxxxxxxx
        27 - A(REG[12]) -  00000002, B(REG[18]) -  zzzzzzz1

        28 - A(REG[ 8]) -  zzzzzzz1, B(REG[ 9]) -  zzzzzzz1

        28 - REG[19] <- xxxxxxxx
        29 - A(REG[13]) -  00000003, B(REG[18]) -  zzzzzzz1

        30 - A(REG[ 8]) -  zzzzzzz1, B(REG[ 9]) -  zzzzzzz1

        30 - REG[19] <- xxxxxxxx
        31 - A(REG[14]) -  00000004, B(REG[18]) -  zzzzzzz1

        32 - A(REG[ 8]) -  zzzzzzz1, B(REG[ 9]) -  zzzzzzz1

        32 - REG[19] <- xxxxxxxx
        33 - A(REG[15]) -  00000005, B(REG[18]) -  zzzzzzz1

        34 - A(REG[ 8]) -  zzzzzzz1, B(REG[ 9]) -  zzzzzzz1

        34 - REG[19] <- xxxxxxxx
        35 - A(REG[16]) -  00000006, B(REG[18]) -  zzzzzzz1

        36 - A(REG[ 8]) -  zzzzzzz1, B(REG[ 9]) -  zzzzzzz1

        36 - REG[19] <- xxxxxxxx
        37 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  xxxxxxxx

       365 - MEM[xxxx] <- x
        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 00000001
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  00000001

       175 - MEM[fff0] <- 1
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 00000001
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  00000001

       195 - MEM[fff4] <- 1
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000001
        22 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        22 - REG[19] <- 00000002
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000001

        24 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        24 - REG[19] <- 00000002
        25 - A(REG[11]) -  00000001, B(REG[18]) -  00000001

        26 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        26 - REG[19] <- 00000002
        27 - A(REG[12]) -  00000002, B(REG[18]) -  00000001

        28 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        28 - REG[19] <- 00000002
        29 - A(REG[13]) -  00000003, B(REG[18]) -  00000001

        30 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        30 - REG[19] <- 00000002
        31 - A(REG[14]) -  00000004, B(REG[18]) -  00000001

        32 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        32 - REG[19] <- 00000002
        33 - A(REG[15]) -  00000005, B(REG[18]) -  00000001

        34 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        34 - REG[19] <- 00000002
        35 - A(REG[16]) -  00000006, B(REG[18]) -  00000001

        36 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        36 - REG[19] <- 00000002
        37 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  00000002

       365 - MEM[fff8] <- 2
        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 00000001
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  00000001

       175 - MEM[fff0] <- 1
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 00000001
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  00000001

       195 - MEM[fff4] <- 1
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000001
        22 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        22 - REG[19] <- 00000002
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000001

        24 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        24 - REG[19] <- 00000000
        25 - A(REG[11]) -  00000001, B(REG[18]) -  00000001

        26 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        26 - REG[19] <- 00000001
        27 - A(REG[12]) -  00000002, B(REG[18]) -  00000001

        28 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        28 - REG[19] <- 00000001
        29 - A(REG[13]) -  00000003, B(REG[18]) -  00000001

        30 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        30 - REG[19] <- 00000000
        31 - A(REG[14]) -  00000004, B(REG[18]) -  00000001

        32 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        32 - REG[19] <- ffffffff
        33 - A(REG[15]) -  00000005, B(REG[18]) -  00000001

        34 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        34 - REG[19] <- fffffffe
        35 - A(REG[16]) -  00000006, B(REG[18]) -  00000001

        36 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        36 - REG[19] <- fffffffe
        37 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  fffffffe

       365 - MEM[fff8] <- e
        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 00000001
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  00000001

       175 - MEM[fff0] <- 1
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 00000001
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  00000001

       195 - MEM[fff4] <- 1
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000001
        22 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        22 - REG[19] <- 00000002
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000001

        24 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        24 - REG[19] <- 00000000
        25 - A(REG[11]) -  00000001, B(REG[18]) -  00000001

        26 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        26 - REG[19] <- 00000001
        27 - A(REG[12]) -  00000002, B(REG[18]) -  00000001

        28 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        28 - REG[19] <- 00000001
        29 - A(REG[13]) -  00000003, B(REG[18]) -  00000001

        30 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        30 - REG[19] <- 00000000
        31 - A(REG[14]) -  00000004, B(REG[18]) -  00000001

        32 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        32 - REG[19] <- ffffffff
        33 - A(REG[15]) -  00000005, B(REG[18]) -  00000001

        34 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        34 - REG[19] <- fffffffe
        35 - A(REG[16]) -  00000006, B(REG[18]) -  00000001

        36 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        36 - REG[19] <- fffffffe
        37 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  fffffffe

       365 - MEM[fff8] <- e
        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 13:47:19 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 13:47:19 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
reset_run impl_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 00000001
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  00000001

       175 - MEM[fff0] <- 1
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 00000001
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  00000001

       195 - MEM[fff4] <- 1
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000001
        22 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        22 - REG[19] <- 00000002
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000001

        24 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        24 - REG[19] <- 00000000
        25 - A(REG[11]) -  00000001, B(REG[18]) -  00000001

        26 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  00000000

       255 - MEM[fff8] <- 0
        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 13:49:47 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 13:49:47 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 00000001
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  00000001

       175 - MEM[fff0] <- 1
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 00000001
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  00000001

       195 - MEM[fff4] <- 1
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000001
        22 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        22 - REG[19] <- 00000002
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000001

        24 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        24 - REG[19] <- 00000000
        25 - A(REG[11]) -  00000001, B(REG[18]) -  00000001

        26 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  00000000

       255 - MEM[fff8] <- 0
        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 00000000
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  00000000

       175 - MEM[fff0] <- 0
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 00000001
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  00000001

       195 - MEM[fff4] <- 1
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000001
        22 - A(REG[ 8]) -  00000000, B(REG[ 9]) -  00000001

        22 - REG[19] <- 00000001
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000001

        24 - A(REG[ 8]) -  00000000, B(REG[ 9]) -  00000001

        24 - REG[19] <- ffffffff
        25 - A(REG[11]) -  00000001, B(REG[18]) -  00000001

        26 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  ffffffff

       255 - MEM[fff8] <- f
        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testSystem/SYSTEM}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 00000000
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  00000000

       175 - MEM[fff0] <- 0
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 00000001
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  00000001

       195 - MEM[fff4] <- 1
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000001
        22 - A(REG[ 8]) -  00000000, B(REG[ 9]) -  00000001

        22 - REG[19] <- 00000001
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000001

        24 - A(REG[ 8]) -  00000000, B(REG[ 9]) -  00000001

        24 - REG[19] <- ffffffff
        25 - A(REG[11]) -  00000001, B(REG[18]) -  00000001

        26 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  ffffffff

       255 - MEM[fff8] <- f
        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 00000001
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  00000001

       175 - MEM[fff0] <- 1
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 00000001
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  00000001

       195 - MEM[fff4] <- 1
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000000
        22 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        22 - REG[19] <- 00000002
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000000

        24 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  00000002

       235 - MEM[fff8] <- 2
        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testSystem/SYSTEM/DATAMEM}} 
WARNING: [Wavedata 42-489] Can't add object "/testSystem/SYSTEM/DATAMEM/mem" to the wave window because it has 131076 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 00000001
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  00000001

       175 - MEM[fff0] <- 1
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 00000001
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  00000001

       195 - MEM[fff4] <- 1
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000000
        22 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        22 - REG[19] <- 00000002
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000000

        24 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  00000002

       235 - MEM[fff8] <- 2
        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 00000001
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  00000001

       175 - MEM[fff0] <- 1
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 00000001
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  00000001

       195 - MEM[fff4] <- 1
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000000
        22 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        22 - REG[19] <- 00000002
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000000

        24 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  00000002

       235 - MEM[fff8] <- 2
        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 14:25:13 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 14:25:13 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'data' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 00000001
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  00000001

       175 - MEM[fff0] <- 01
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 00000001
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  00000001

       195 - MEM[fff4] <- 01
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000000
        22 - A(REG[ 8]) -  00000001, B(REG[ 9]) -  00000001

        22 - REG[19] <- 00000002
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000000

        24 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  00000002

       235 - MEM[fff8] <- 02
        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 14:37:10 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 14:37:10 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'data' [/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 0000000f
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  0000000f

       175 - MEM[fff0] <- 0f
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 0000000f
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  0000000f

       195 - MEM[fff4] <- 0f
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000000
        22 - A(REG[ 8]) -  0000000f, B(REG[ 9]) -  0000000f

        22 - REG[19] <- 0000001e
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000000

        24 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  0000001e

       235 - MEM[fff8] <- 0e
        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10386.266 ; gain = 3.000 ; free physical = 2086 ; free virtual = 9937
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 14:46:30 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 14:46:30 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 0000000f
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  0000000f

       175 - MEM[fff0] <- 0f
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 0000000f
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  0000000f

       195 - MEM[fff4] <- 0f
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000000
        22 - A(REG[ 8]) -  0000000f, B(REG[ 9]) -  0000000f

        22 - REG[19] <- 0000001e
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000000

        24 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  0000001e

       235 - MEM[fff8] <- Xe
        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 0000000f
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  0000000f

       175 - MEM[fff0] <- 0f
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 0000000f
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  0000000f

       195 - MEM[fff4] <- 0f
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000000
        22 - A(REG[ 8]) -  0000000f, B(REG[ 9]) -  0000000f

        22 - REG[19] <- 0000001e
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000000

        24 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  0000001e

       235 - MEM[fff8] <- Xe
        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 0000000f
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  0000000f

       175 - MEM[fff0] <- 0f
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 0000000f
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  0000000f

       195 - MEM[fff4] <- 0f
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000000
        22 - A(REG[ 8]) -  0000000f, B(REG[ 9]) -  0000000f

        22 - REG[19] <- 0000001e
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000000

        24 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  0000001e

       235 - MEM[fff8] <- Xe
        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testSystem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSystem_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/hex2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mapped
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/quad2SevenSegs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad2SevenSegs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chutchatut/work/HW Syn Lab/lab5/lab5.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/chutchatut/work/HW Syn Lab/lab5/lab5.sim/sim_1/behav/xsim'
xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1524ae801cda41a28e3f8de31dfbd5c3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=30)
Compiling module xil_defaultlib.mux2_1(WIDTH=30)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom(ADDR_WIDTH=14)
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.hex2SevenSegs
Compiling module xil_defaultlib.quad2SevenSegs
Compiling module xil_defaultlib.memory_mapped_default
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
         1 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

         2 - A(REG[ 0]) -  00000000, B(REG[ 1]) -  00000000

         2 - REG[ 1] <- 0000fff0
         3 - A(REG[ 0]) -  00000000, B(REG[ 2]) -  00000000

         3 - REG[ 2] <- 0000fff4
         4 - A(REG[ 0]) -  00000000, B(REG[ 3]) -  00000000

         4 - REG[ 3] <- 0000fff8
         5 - A(REG[ 0]) -  00000000, B(REG[ 4]) -  00000000

         5 - REG[ 4] <- 0000fffc
         6 - A(REG[ 0]) -  00000000, B(REG[ 5]) -  00000000

         6 - REG[ 5] <- 0000ffe0
         7 - A(REG[ 0]) -  00000000, B(REG[ 6]) -  00000000

         7 - REG[ 6] <- 0000ffe4
         8 - A(REG[ 0]) -  00000000, B(REG[ 7]) -  00000000

         8 - REG[ 7] <- 0000ffe8
         9 - A(REG[ 0]) -  00000000, B(REG[10]) -  00000000

         9 - REG[10] <- 00000000
        10 - A(REG[ 0]) -  00000000, B(REG[11]) -  00000000

        10 - REG[11] <- 00000001
        11 - A(REG[ 0]) -  00000000, B(REG[12]) -  00000000

        11 - REG[12] <- 00000002
        12 - A(REG[ 0]) -  00000000, B(REG[13]) -  00000000

        12 - REG[13] <- 00000003
        13 - A(REG[ 0]) -  00000000, B(REG[14]) -  00000000

        13 - REG[14] <- 00000004
        14 - A(REG[ 0]) -  00000000, B(REG[15]) -  00000000

        14 - REG[15] <- 00000005
        15 - A(REG[ 0]) -  00000000, B(REG[16]) -  00000000

        15 - REG[16] <- 00000006
        16 - A(REG[ 0]) -  00000000, B(REG[17]) -  00000000

        16 - REG[17] <- 00000007
        17 - A(REG[ 5]) -  0000ffe0, B(REG[ 8]) -  00000000

        17 - REG[ 8] <- 0000000f
        18 - A(REG[ 1]) -  0000fff0, B(REG[ 8]) -  0000000f

       175 - MEM[fff0] <- 0f
        19 - A(REG[ 6]) -  0000ffe4, B(REG[ 9]) -  00000000

        19 - REG[ 9] <- 0000000f
        20 - A(REG[ 2]) -  0000fff4, B(REG[ 9]) -  0000000f

       195 - MEM[fff4] <- 0f
        21 - A(REG[ 7]) -  0000ffe8, B(REG[18]) -  00000000

        21 - REG[18] <- 00000000
        22 - A(REG[ 8]) -  0000000f, B(REG[ 9]) -  0000000f

        22 - REG[19] <- 0000001e
        23 - A(REG[10]) -  00000000, B(REG[18]) -  00000000

        24 - A(REG[ 3]) -  0000fff8, B(REG[19]) -  0000001e

       235 - MEM[fff8] <- 1e
        25 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        26 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        27 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        28 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        29 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        30 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        31 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        32 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        33 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        34 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        35 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        36 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        37 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        38 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        39 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        40 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        41 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        42 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        43 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        44 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        45 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        46 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        47 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        48 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        49 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        50 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        51 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        52 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        53 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        54 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        55 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        56 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        57 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        58 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        59 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        60 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        61 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        62 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        63 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        64 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        65 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        66 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        67 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        68 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        69 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        70 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        71 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        72 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        73 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        74 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        75 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        76 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        77 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        78 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        79 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        80 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        81 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        82 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        83 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        84 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        85 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        86 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        87 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        88 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        89 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        90 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        91 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        92 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        93 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        94 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        95 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        96 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        97 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        98 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

        99 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

       100 - A(REG[ x]) -  xxxxxxxx, B(REG[ x]) -  xxxxxxxx

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
[Thu Sep 17 14:56:20 2020] Launched synth_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/synth_1/runme.log
[Thu Sep 17 14:56:20 2020] Launched impl_1...
Run output will be captured here: /home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/chutchatut/work/HW Syn Lab/lab5/lab5.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA12EBA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 17 15:02:20 2020...
