// Seed: 3609477298
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7 = id_7;
endmodule
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output tri id_7,
    output wor id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output wand id_12,
    output tri1 id_13
);
  assign id_13 = id_6;
  module_1(
      .id_0((1)), .id_1(id_4), .id_2()
  );
  assign id_7 = id_9;
  uwire id_15 = 1'd0;
  module_0(
      id_15, id_15, id_15, id_15, id_15, id_15
  );
  wire id_16;
  wire id_17 = 1;
  id_18();
  wire id_19, id_20;
  wire id_21;
  assign id_13 = 1;
  wire id_22;
  wire id_23;
endmodule
