#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f876f904080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f876f9041f0 .scope module, "chained_dec_tb" "chained_dec_tb" 3 4;
 .timescale -9 -12;
P_0x600003bd3f80 .param/l "NUM_PDM_SAMPLES" 1 3 14, +C4<00000000000000000000000100000000>;
P_0x600003bd3fc0 .param/l "PDM_COUNT_PERIOD" 1 3 13, +C4<00000000000000000000000000100000>;
L_0x600003ed80e0 .functor NOT 1, v0x6000027da490_0, C4<0>, C4<0>, C4<0>;
L_0x600003ed8150 .functor AND 1, v0x6000027da370_0, L_0x600003ed80e0, C4<1>, C4<1>;
L_0x7f8760040128 .functor BUFT 1, C4<0000000001111111>, C4<0>, C4<0>, C4<0>;
v0x6000027d9b00_0 .net/2u *"_ivl_0", 15 0, L_0x7f8760040128;  1 drivers
v0x6000027d9b90_0 .net *"_ivl_14", 0 0, L_0x600003ed80e0;  1 drivers
L_0x7f8760040170 .functor BUFT 1, C4<1111111110000001>, C4<0>, C4<0>, C4<0>;
v0x6000027d9c20_0 .net/2u *"_ivl_2", 15 0, L_0x7f8760040170;  1 drivers
v0x6000027d9cb0_0 .var "audio_sample_valid", 0 0;
v0x6000027d9d40_0 .var "clk_in", 0 0;
v0x6000027d9dd0_0 .net "dec1_out", 15 0, L_0x6000024dc8c0;  1 drivers
v0x6000027d9e60_0 .net "dec1_out_ready", 0 0, v0x6000027dd290_0;  1 drivers
v0x6000027d9ef0_0 .net "dec2_out", 15 0, L_0x6000024dcf00;  1 drivers
v0x6000027d9f80_0 .net "dec2_out_ready", 0 0, v0x6000027de760_0;  1 drivers
v0x6000027da010_0 .net "dec3_out", 15 0, L_0x6000024dd540;  1 drivers
v0x6000027da0a0_0 .net "dec3_out_ready", 0 0, v0x6000027dfc30_0;  1 drivers
v0x6000027da130_0 .net "dec4_out", 15 0, L_0x6000024ddb80;  1 drivers
v0x6000027da1c0_0 .net "dec4_out_ready", 0 0, v0x6000027d9170_0;  1 drivers
v0x6000027da250_0 .var "m_clock_counter", 8 0;
v0x6000027da2e0_0 .var/s "mic_audio", 7 0;
v0x6000027da370_0 .var "mic_clk", 0 0;
v0x6000027da400_0 .var "mic_data", 0 0;
v0x6000027da490_0 .var "old_mic_clk", 0 0;
v0x6000027da520_0 .var "pdm_counter", 8 0;
v0x6000027da5b0_0 .net "pdm_signal_valid", 0 0, L_0x600003ed8150;  1 drivers
v0x6000027da640_0 .var "pdm_tally", 7 0;
v0x6000027da6d0_0 .var "preserved_dec1", 15 0;
v0x6000027da760_0 .var "sampled_mic_data", 0 0;
v0x6000027da7f0_0 .var "sys_rst", 0 0;
v0x6000027da880_0 .net/s "tone_440", 7 0, L_0x600003ed8070;  1 drivers
L_0x6000024dc820 .functor MUXZ 16, L_0x7f8760040170, L_0x7f8760040128, v0x6000027da400_0, C4<>;
L_0x6000024dc8c0 .part v0x6000027dd200_0, 0, 16;
L_0x6000024dcf00 .part v0x6000027de6d0_0, 0, 16;
L_0x6000024dd540 .part v0x6000027dfba0_0, 0, 16;
L_0x6000024ddb80 .part v0x6000027d90e0_0, 0, 16;
S_0x7f876f904640 .scope module, "fir_dec1" "fir_decimator" 3 22, 4 3 0, S_0x7f876f9041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 17 "dec_output";
    .port_info 5 /OUTPUT 1 "dec_output_ready";
P_0x6000000f0180 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x6000027dcfc0_0 .net/s "audio_in", 15 0, L_0x6000024dc820;  1 drivers
v0x6000027dd050_0 .net "audio_sample_valid", 0 0, L_0x600003ed8150;  alias, 1 drivers
v0x6000027dd0e0_0 .net "clk_in", 0 0, v0x6000027d9d40_0;  1 drivers
v0x6000027dd170_0 .var "counter", 3 0;
v0x6000027dd200_0 .var/s "dec_output", 16 0;
v0x6000027dd290_0 .var "dec_output_ready", 0 0;
v0x6000027dd320_0 .net "fir_output", 16 0, L_0x6000024dc780;  1 drivers
v0x6000027dd3b0_0 .net "fir_ready", 0 0, v0x6000027dcbd0_0;  1 drivers
v0x6000027dd440_0 .net "rst_in", 0 0, v0x6000027da7f0_0;  1 drivers
L_0x6000024dc780 .extend/s 17, v0x6000027dcd80_0;
S_0x7f876f9047b0 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7f876f904640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x6000000f0200 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x6000027dc120 .array/s "COEFFICIENTS", 0 31, 23 0;
L_0x7f8760040008 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x6000027dc1b0_0 .net/2u *"_ivl_0", 23 0, L_0x7f8760040008;  1 drivers
L_0x7f8760040098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027dc240_0 .net/2u *"_ivl_10", 1 0, L_0x7f8760040098;  1 drivers
v0x6000027dc2d0_0 .net *"_ivl_13", 13 0, L_0x6000024dc460;  1 drivers
v0x6000027dc360_0 .net *"_ivl_14", 15 0, L_0x6000024dc500;  1 drivers
L_0x7f87600400e0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x6000027dc3f0_0 .net/2u *"_ivl_16", 1 0, L_0x7f87600400e0;  1 drivers
v0x6000027dc480_0 .net *"_ivl_19", 13 0, L_0x6000024dc5a0;  1 drivers
v0x6000027dc510_0 .net *"_ivl_20", 15 0, L_0x6000024dc640;  1 drivers
v0x6000027dc5a0_0 .net/s *"_ivl_4", 31 0, L_0x6000024dc320;  1 drivers
L_0x7f8760040050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027dc630_0 .net/2s *"_ivl_6", 31 0, L_0x7f8760040050;  1 drivers
v0x6000027dc6c0_0 .net *"_ivl_8", 0 0, L_0x6000024dc3c0;  1 drivers
v0x6000027dc750_0 .var/s "accumulator", 23 0;
v0x6000027dc7e0_0 .net/s "accumulator_rounded", 23 0, L_0x6000024dc280;  1 drivers
v0x6000027dc870_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x6000024dc6e0;  1 drivers
v0x6000027dc900_0 .net/s "audio_in", 15 0, L_0x6000024dc820;  alias, 1 drivers
v0x6000027dc990_0 .net "clk_in", 0 0, v0x6000027d9d40_0;  alias, 1 drivers
v0x6000027dca20_0 .var/s "coeff", 23 0;
v0x6000027dcab0_0 .var "counter", 6 0;
v0x6000027dcb40_0 .var/s "cur", 15 0;
v0x6000027dcbd0_0 .var "data_ready", 0 0;
v0x6000027dcc60_0 .var/s "dbg2", 23 0;
v0x6000027dccf0 .array/s "delay_line", 0 31, 15 0;
v0x6000027dcd80_0 .var/s "filtered_audio", 15 0;
v0x6000027dce10_0 .var "multiply", 0 0;
v0x6000027dcea0_0 .net "rst_in", 0 0, v0x6000027da7f0_0;  alias, 1 drivers
v0x6000027dcf30_0 .net "valid_in", 0 0, L_0x600003ed8150;  alias, 1 drivers
E_0x6000000f0280 .event posedge, v0x6000027dc990_0;
L_0x6000024dc280 .arith/sum 24, v0x6000027dc750_0, L_0x7f8760040008;
L_0x6000024dc320 .extend/s 32, L_0x6000024dc280;
L_0x6000024dc3c0 .cmp/gt.s 32, L_0x6000024dc320, L_0x7f8760040050;
L_0x6000024dc460 .part L_0x6000024dc280, 10, 14;
L_0x6000024dc500 .concat [ 14 2 0 0], L_0x6000024dc460, L_0x7f8760040098;
L_0x6000024dc5a0 .part L_0x6000024dc280, 10, 14;
L_0x6000024dc640 .concat [ 14 2 0 0], L_0x6000024dc5a0, L_0x7f87600400e0;
L_0x6000024dc6e0 .functor MUXZ 16, L_0x6000024dc640, L_0x6000024dc500, L_0x6000024dc3c0, C4<>;
S_0x7f876f904920 .scope module, "fir_dec2" "fir_decimator" 3 34, 4 3 0, S_0x7f876f9041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 17 "dec_output";
    .port_info 5 /OUTPUT 1 "dec_output_ready";
P_0x6000000f02c0 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x6000027de490_0 .net/s "audio_in", 15 0, L_0x6000024dc8c0;  alias, 1 drivers
v0x6000027de520_0 .net "audio_sample_valid", 0 0, v0x6000027dd290_0;  alias, 1 drivers
v0x6000027de5b0_0 .net "clk_in", 0 0, v0x6000027d9d40_0;  alias, 1 drivers
v0x6000027de640_0 .var "counter", 3 0;
v0x6000027de6d0_0 .var/s "dec_output", 16 0;
v0x6000027de760_0 .var "dec_output_ready", 0 0;
v0x6000027de7f0_0 .net "fir_output", 16 0, L_0x6000024dce60;  1 drivers
v0x6000027de880_0 .net "fir_ready", 0 0, v0x6000027de0a0_0;  1 drivers
v0x6000027de910_0 .net "rst_in", 0 0, v0x6000027da7f0_0;  alias, 1 drivers
L_0x6000024dce60 .extend/s 17, v0x6000027de250_0;
S_0x7f876f904a90 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7f876f904920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x6000000f0340 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x6000027dd5f0 .array/s "COEFFICIENTS", 0 31, 23 0;
L_0x7f87600401b8 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x6000027dd680_0 .net/2u *"_ivl_0", 23 0, L_0x7f87600401b8;  1 drivers
L_0x7f8760040248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027dd710_0 .net/2u *"_ivl_10", 1 0, L_0x7f8760040248;  1 drivers
v0x6000027dd7a0_0 .net *"_ivl_13", 13 0, L_0x6000024dcb40;  1 drivers
v0x6000027dd830_0 .net *"_ivl_14", 15 0, L_0x6000024dcbe0;  1 drivers
L_0x7f8760040290 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x6000027dd8c0_0 .net/2u *"_ivl_16", 1 0, L_0x7f8760040290;  1 drivers
v0x6000027dd950_0 .net *"_ivl_19", 13 0, L_0x6000024dcc80;  1 drivers
v0x6000027dd9e0_0 .net *"_ivl_20", 15 0, L_0x6000024dcd20;  1 drivers
v0x6000027dda70_0 .net/s *"_ivl_4", 31 0, L_0x6000024dca00;  1 drivers
L_0x7f8760040200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027ddb00_0 .net/2s *"_ivl_6", 31 0, L_0x7f8760040200;  1 drivers
v0x6000027ddb90_0 .net *"_ivl_8", 0 0, L_0x6000024dcaa0;  1 drivers
v0x6000027ddc20_0 .var/s "accumulator", 23 0;
v0x6000027ddcb0_0 .net/s "accumulator_rounded", 23 0, L_0x6000024dc960;  1 drivers
v0x6000027ddd40_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x6000024dcdc0;  1 drivers
v0x6000027dddd0_0 .net/s "audio_in", 15 0, L_0x6000024dc8c0;  alias, 1 drivers
v0x6000027dde60_0 .net "clk_in", 0 0, v0x6000027d9d40_0;  alias, 1 drivers
v0x6000027ddef0_0 .var/s "coeff", 23 0;
v0x6000027ddf80_0 .var "counter", 6 0;
v0x6000027de010_0 .var/s "cur", 15 0;
v0x6000027de0a0_0 .var "data_ready", 0 0;
v0x6000027de130_0 .var/s "dbg2", 23 0;
v0x6000027de1c0 .array/s "delay_line", 0 31, 15 0;
v0x6000027de250_0 .var/s "filtered_audio", 15 0;
v0x6000027de2e0_0 .var "multiply", 0 0;
v0x6000027de370_0 .net "rst_in", 0 0, v0x6000027da7f0_0;  alias, 1 drivers
v0x6000027de400_0 .net "valid_in", 0 0, v0x6000027dd290_0;  alias, 1 drivers
L_0x6000024dc960 .arith/sum 24, v0x6000027ddc20_0, L_0x7f87600401b8;
L_0x6000024dca00 .extend/s 32, L_0x6000024dc960;
L_0x6000024dcaa0 .cmp/gt.s 32, L_0x6000024dca00, L_0x7f8760040200;
L_0x6000024dcb40 .part L_0x6000024dc960, 10, 14;
L_0x6000024dcbe0 .concat [ 14 2 0 0], L_0x6000024dcb40, L_0x7f8760040248;
L_0x6000024dcc80 .part L_0x6000024dc960, 10, 14;
L_0x6000024dcd20 .concat [ 14 2 0 0], L_0x6000024dcc80, L_0x7f8760040290;
L_0x6000024dcdc0 .functor MUXZ 16, L_0x6000024dcd20, L_0x6000024dcbe0, L_0x6000024dcaa0, C4<>;
S_0x7f876f904c00 .scope module, "fir_dec3" "fir_decimator" 3 42, 4 3 0, S_0x7f876f9041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 17 "dec_output";
    .port_info 5 /OUTPUT 1 "dec_output_ready";
P_0x6000000f0480 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x6000027df960_0 .net/s "audio_in", 15 0, L_0x6000024dcf00;  alias, 1 drivers
v0x6000027df9f0_0 .net "audio_sample_valid", 0 0, v0x6000027de760_0;  alias, 1 drivers
v0x6000027dfa80_0 .net "clk_in", 0 0, v0x6000027d9d40_0;  alias, 1 drivers
v0x6000027dfb10_0 .var "counter", 3 0;
v0x6000027dfba0_0 .var/s "dec_output", 16 0;
v0x6000027dfc30_0 .var "dec_output_ready", 0 0;
v0x6000027dfcc0_0 .net "fir_output", 16 0, L_0x6000024dd4a0;  1 drivers
v0x6000027dfd50_0 .net "fir_ready", 0 0, v0x6000027df570_0;  1 drivers
v0x6000027dfde0_0 .net "rst_in", 0 0, v0x6000027da7f0_0;  alias, 1 drivers
L_0x6000024dd4a0 .extend/s 17, v0x6000027df720_0;
S_0x7f876f904d70 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7f876f904c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x6000000f0500 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x6000027deac0 .array/s "COEFFICIENTS", 0 31, 23 0;
L_0x7f87600402d8 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x6000027deb50_0 .net/2u *"_ivl_0", 23 0, L_0x7f87600402d8;  1 drivers
L_0x7f8760040368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027debe0_0 .net/2u *"_ivl_10", 1 0, L_0x7f8760040368;  1 drivers
v0x6000027dec70_0 .net *"_ivl_13", 13 0, L_0x6000024dd180;  1 drivers
v0x6000027ded00_0 .net *"_ivl_14", 15 0, L_0x6000024dd220;  1 drivers
L_0x7f87600403b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x6000027ded90_0 .net/2u *"_ivl_16", 1 0, L_0x7f87600403b0;  1 drivers
v0x6000027dee20_0 .net *"_ivl_19", 13 0, L_0x6000024dd2c0;  1 drivers
v0x6000027deeb0_0 .net *"_ivl_20", 15 0, L_0x6000024dd360;  1 drivers
v0x6000027def40_0 .net/s *"_ivl_4", 31 0, L_0x6000024dd040;  1 drivers
L_0x7f8760040320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027defd0_0 .net/2s *"_ivl_6", 31 0, L_0x7f8760040320;  1 drivers
v0x6000027df060_0 .net *"_ivl_8", 0 0, L_0x6000024dd0e0;  1 drivers
v0x6000027df0f0_0 .var/s "accumulator", 23 0;
v0x6000027df180_0 .net/s "accumulator_rounded", 23 0, L_0x6000024dcfa0;  1 drivers
v0x6000027df210_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x6000024dd400;  1 drivers
v0x6000027df2a0_0 .net/s "audio_in", 15 0, L_0x6000024dcf00;  alias, 1 drivers
v0x6000027df330_0 .net "clk_in", 0 0, v0x6000027d9d40_0;  alias, 1 drivers
v0x6000027df3c0_0 .var/s "coeff", 23 0;
v0x6000027df450_0 .var "counter", 6 0;
v0x6000027df4e0_0 .var/s "cur", 15 0;
v0x6000027df570_0 .var "data_ready", 0 0;
v0x6000027df600_0 .var/s "dbg2", 23 0;
v0x6000027df690 .array/s "delay_line", 0 31, 15 0;
v0x6000027df720_0 .var/s "filtered_audio", 15 0;
v0x6000027df7b0_0 .var "multiply", 0 0;
v0x6000027df840_0 .net "rst_in", 0 0, v0x6000027da7f0_0;  alias, 1 drivers
v0x6000027df8d0_0 .net "valid_in", 0 0, v0x6000027de760_0;  alias, 1 drivers
L_0x6000024dcfa0 .arith/sum 24, v0x6000027df0f0_0, L_0x7f87600402d8;
L_0x6000024dd040 .extend/s 32, L_0x6000024dcfa0;
L_0x6000024dd0e0 .cmp/gt.s 32, L_0x6000024dd040, L_0x7f8760040320;
L_0x6000024dd180 .part L_0x6000024dcfa0, 10, 14;
L_0x6000024dd220 .concat [ 14 2 0 0], L_0x6000024dd180, L_0x7f8760040368;
L_0x6000024dd2c0 .part L_0x6000024dcfa0, 10, 14;
L_0x6000024dd360 .concat [ 14 2 0 0], L_0x6000024dd2c0, L_0x7f87600403b0;
L_0x6000024dd400 .functor MUXZ 16, L_0x6000024dd360, L_0x6000024dd220, L_0x6000024dd0e0, C4<>;
S_0x7f876f904ee0 .scope module, "fir_dec4" "fir_decimator" 3 50, 4 3 0, S_0x7f876f9041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "audio_sample_valid";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 17 "dec_output";
    .port_info 5 /OUTPUT 1 "dec_output_ready";
P_0x6000000f03c0 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000010000>;
v0x6000027d8ea0_0 .net/s "audio_in", 15 0, L_0x6000024dd540;  alias, 1 drivers
v0x6000027d8f30_0 .net "audio_sample_valid", 0 0, v0x6000027dfc30_0;  alias, 1 drivers
v0x6000027d8fc0_0 .net "clk_in", 0 0, v0x6000027d9d40_0;  alias, 1 drivers
v0x6000027d9050_0 .var "counter", 3 0;
v0x6000027d90e0_0 .var/s "dec_output", 16 0;
v0x6000027d9170_0 .var "dec_output_ready", 0 0;
v0x6000027d9200_0 .net "fir_output", 16 0, L_0x6000024ddae0;  1 drivers
v0x6000027d9290_0 .net "fir_ready", 0 0, v0x6000027d8ab0_0;  1 drivers
v0x6000027d9320_0 .net "rst_in", 0 0, v0x6000027da7f0_0;  alias, 1 drivers
L_0x6000024ddae0 .extend/s 17, v0x6000027d8c60_0;
S_0x7f876f905050 .scope module, "fir1" "fir_filter" 4 18, 5 3 0, S_0x7f876f904ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_in";
    .port_info 1 /INPUT 16 "audio_in";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "clk_in";
    .port_info 4 /OUTPUT 16 "filtered_audio";
    .port_info 5 /OUTPUT 1 "data_ready";
P_0x6000000f05c0 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x6000027d8000 .array/s "COEFFICIENTS", 0 31, 23 0;
L_0x7f87600403f8 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x6000027d8090_0 .net/2u *"_ivl_0", 23 0, L_0x7f87600403f8;  1 drivers
L_0x7f8760040488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027d8120_0 .net/2u *"_ivl_10", 1 0, L_0x7f8760040488;  1 drivers
v0x6000027d81b0_0 .net *"_ivl_13", 13 0, L_0x6000024dd7c0;  1 drivers
v0x6000027d8240_0 .net *"_ivl_14", 15 0, L_0x6000024dd860;  1 drivers
L_0x7f87600404d0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x6000027d82d0_0 .net/2u *"_ivl_16", 1 0, L_0x7f87600404d0;  1 drivers
v0x6000027d8360_0 .net *"_ivl_19", 13 0, L_0x6000024dd900;  1 drivers
v0x6000027d83f0_0 .net *"_ivl_20", 15 0, L_0x6000024dd9a0;  1 drivers
v0x6000027d8480_0 .net/s *"_ivl_4", 31 0, L_0x6000024dd680;  1 drivers
L_0x7f8760040440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027d8510_0 .net/2s *"_ivl_6", 31 0, L_0x7f8760040440;  1 drivers
v0x6000027d85a0_0 .net *"_ivl_8", 0 0, L_0x6000024dd720;  1 drivers
v0x6000027d8630_0 .var/s "accumulator", 23 0;
v0x6000027d86c0_0 .net/s "accumulator_rounded", 23 0, L_0x6000024dd5e0;  1 drivers
v0x6000027d8750_0 .net/s "accumulator_rounded_shifted", 15 0, L_0x6000024dda40;  1 drivers
v0x6000027d87e0_0 .net/s "audio_in", 15 0, L_0x6000024dd540;  alias, 1 drivers
v0x6000027d8870_0 .net "clk_in", 0 0, v0x6000027d9d40_0;  alias, 1 drivers
v0x6000027d8900_0 .var/s "coeff", 23 0;
v0x6000027d8990_0 .var "counter", 6 0;
v0x6000027d8a20_0 .var/s "cur", 15 0;
v0x6000027d8ab0_0 .var "data_ready", 0 0;
v0x6000027d8b40_0 .var/s "dbg2", 23 0;
v0x6000027d8bd0 .array/s "delay_line", 0 31, 15 0;
v0x6000027d8c60_0 .var/s "filtered_audio", 15 0;
v0x6000027d8cf0_0 .var "multiply", 0 0;
v0x6000027d8d80_0 .net "rst_in", 0 0, v0x6000027da7f0_0;  alias, 1 drivers
v0x6000027d8e10_0 .net "valid_in", 0 0, v0x6000027dfc30_0;  alias, 1 drivers
L_0x6000024dd5e0 .arith/sum 24, v0x6000027d8630_0, L_0x7f87600403f8;
L_0x6000024dd680 .extend/s 32, L_0x6000024dd5e0;
L_0x6000024dd720 .cmp/gt.s 32, L_0x6000024dd680, L_0x7f8760040440;
L_0x6000024dd7c0 .part L_0x6000024dd5e0, 10, 14;
L_0x6000024dd860 .concat [ 14 2 0 0], L_0x6000024dd7c0, L_0x7f8760040488;
L_0x6000024dd900 .part L_0x6000024dd5e0, 10, 14;
L_0x6000024dd9a0 .concat [ 14 2 0 0], L_0x6000024dd900, L_0x7f87600404d0;
L_0x6000024dda40 .functor MUXZ 16, L_0x6000024dd9a0, L_0x6000024dd860, L_0x6000024dd720, C4<>;
S_0x7f876f9051c0 .scope module, "sine_440" "sine_generator_440" 3 15, 6 28 0, S_0x7f876f9041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "step_in";
    .port_info 3 /OUTPUT 8 "amp_out";
P_0x6000000f06c0 .param/l "PHASE_INCR" 0 6 34, C4<00001001011000110011101000011011>;
L_0x600003ed8000 .functor NOT 1, L_0x6000024dc000, C4<0>, C4<0>, C4<0>;
L_0x600003ed8070 .functor BUFZ 8, L_0x6000024dc140, C4<00000000>, C4<00000000>, C4<00000000>;
v0x6000027d9560_0 .net *"_ivl_1", 0 0, L_0x6000024dc000;  1 drivers
v0x6000027d95f0_0 .net *"_ivl_2", 0 0, L_0x600003ed8000;  1 drivers
v0x6000027d9680_0 .net *"_ivl_5", 6 0, L_0x6000024dc0a0;  1 drivers
v0x6000027d9710_0 .net "amp", 7 0, v0x6000027d93b0_0;  1 drivers
v0x6000027d97a0_0 .net/s "amp_out", 7 0, L_0x600003ed8070;  alias, 1 drivers
v0x6000027d9830_0 .net "amp_pre", 7 0, L_0x6000024dc140;  1 drivers
v0x6000027d98c0_0 .net "clk_in", 0 0, v0x6000027d9d40_0;  alias, 1 drivers
v0x6000027d9950_0 .var "phase", 31 0;
v0x6000027d99e0_0 .net "rst_in", 0 0, v0x6000027da7f0_0;  alias, 1 drivers
v0x6000027d9a70_0 .net "step_in", 0 0, v0x6000027d9cb0_0;  1 drivers
L_0x6000024dc000 .part v0x6000027d93b0_0, 7, 1;
L_0x6000024dc0a0 .part v0x6000027d93b0_0, 0, 7;
L_0x6000024dc140 .concat [ 7 1 0 0], L_0x6000024dc0a0, L_0x600003ed8000;
L_0x6000024dc1e0 .part v0x6000027d9950_0, 26, 6;
S_0x7f876f905330 .scope module, "lut_1" "sine_lut" 6 40, 6 73 0, S_0x7f876f9051c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "phase_in";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 8 "amp_out";
v0x6000027d93b0_0 .var "amp_out", 7 0;
v0x6000027d9440_0 .net "clk_in", 0 0, v0x6000027d9d40_0;  alias, 1 drivers
v0x6000027d94d0_0 .net "phase_in", 5 0, L_0x6000024dc1e0;  1 drivers
S_0x7f876f904360 .scope module, "sine_generator_12k" "sine_generator_12k" 6 50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "step_in";
    .port_info 3 /OUTPUT 8 "amp_out";
P_0x6000000f0080 .param/l "PHASE_INCR" 0 6 56, C4<00000000000000000000000000000000>;
L_0x600003ed81c0 .functor NOT 1, L_0x6000024ddc20, C4<0>, C4<0>, C4<0>;
L_0x600003ed8230 .functor BUFZ 8, L_0x6000024ddd60, C4<00000000>, C4<00000000>, C4<00000000>;
v0x6000027daac0_0 .net *"_ivl_1", 0 0, L_0x6000024ddc20;  1 drivers
v0x6000027dab50_0 .net *"_ivl_2", 0 0, L_0x600003ed81c0;  1 drivers
v0x6000027dabe0_0 .net *"_ivl_5", 6 0, L_0x6000024ddcc0;  1 drivers
v0x6000027dac70_0 .net "amp", 7 0, v0x6000027da910_0;  1 drivers
v0x6000027dad00_0 .net/s "amp_out", 7 0, L_0x600003ed8230;  1 drivers
v0x6000027dad90_0 .net "amp_pre", 7 0, L_0x6000024ddd60;  1 drivers
o0x7f876000a1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000027dae20_0 .net "clk_in", 0 0, o0x7f876000a1f8;  0 drivers
v0x6000027daeb0_0 .var "phase", 31 0;
o0x7f876000a408 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000027daf40_0 .net "rst_in", 0 0, o0x7f876000a408;  0 drivers
o0x7f876000a438 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000027dafd0_0 .net "step_in", 0 0, o0x7f876000a438;  0 drivers
L_0x6000024ddc20 .part v0x6000027da910_0, 7, 1;
L_0x6000024ddcc0 .part v0x6000027da910_0, 0, 7;
L_0x6000024ddd60 .concat [ 7 1 0 0], L_0x6000024ddcc0, L_0x600003ed81c0;
L_0x6000024dde00 .part v0x6000027daeb0_0, 26, 6;
S_0x7f876f9054a0 .scope module, "lut_1" "sine_lut" 6 62, 6 73 0, S_0x7f876f904360;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "phase_in";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 8 "amp_out";
v0x6000027da910_0 .var "amp_out", 7 0;
v0x6000027da9a0_0 .net "clk_in", 0 0, o0x7f876000a1f8;  alias, 0 drivers
v0x6000027daa30_0 .net "phase_in", 5 0, L_0x6000024dde00;  1 drivers
E_0x6000000f0840 .event posedge, v0x6000027da9a0_0;
S_0x7f876f9044d0 .scope module, "sine_generator_750" "sine_generator_750" 6 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "step_in";
    .port_info 3 /OUTPUT 8 "amp_out";
P_0x6000000f0100 .param/l "PHASE_INCR" 0 6 11, C4<00010000000000000000000000000000>;
L_0x600003ed82a0 .functor NOT 1, L_0x6000024ddea0, C4<0>, C4<0>, C4<0>;
v0x6000027db210_0 .net *"_ivl_1", 0 0, L_0x6000024ddea0;  1 drivers
v0x6000027db2a0_0 .net *"_ivl_10", 3 0, L_0x6000024de080;  1 drivers
L_0x7f8760040518 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000027db330_0 .net *"_ivl_12", 3 0, L_0x7f8760040518;  1 drivers
v0x6000027db3c0_0 .net *"_ivl_2", 0 0, L_0x600003ed82a0;  1 drivers
v0x6000027db450_0 .net *"_ivl_5", 6 0, L_0x6000024ddf40;  1 drivers
v0x6000027db4e0_0 .net "amp", 7 0, v0x6000027db060_0;  1 drivers
v0x6000027db570_0 .net/s "amp_out", 7 0, L_0x6000024de120;  1 drivers
v0x6000027db600_0 .net "amp_pre", 7 0, L_0x6000024ddfe0;  1 drivers
o0x7f876000a558 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000027db690_0 .net "clk_in", 0 0, o0x7f876000a558;  0 drivers
v0x6000027db720_0 .var "phase", 31 0;
o0x7f876000a7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000027db7b0_0 .net "rst_in", 0 0, o0x7f876000a7c8;  0 drivers
o0x7f876000a7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000027db840_0 .net "step_in", 0 0, o0x7f876000a7f8;  0 drivers
L_0x6000024ddea0 .part v0x6000027db060_0, 7, 1;
L_0x6000024ddf40 .part v0x6000027db060_0, 0, 7;
L_0x6000024ddfe0 .concat [ 7 1 0 0], L_0x6000024ddf40, L_0x600003ed82a0;
L_0x6000024de080 .part L_0x6000024ddfe0, 4, 4;
L_0x6000024de120 .concat [ 4 4 0 0], L_0x6000024de080, L_0x7f8760040518;
L_0x6000024de1c0 .part v0x6000027db720_0, 26, 6;
S_0x7f876f905610 .scope module, "lut_1" "sine_lut" 6 17, 6 73 0, S_0x7f876f9044d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "phase_in";
    .port_info 1 /INPUT 1 "clk_in";
    .port_info 2 /OUTPUT 8 "amp_out";
v0x6000027db060_0 .var "amp_out", 7 0;
v0x6000027db0f0_0 .net "clk_in", 0 0, o0x7f876000a558;  alias, 0 drivers
v0x6000027db180_0 .net "phase_in", 5 0, L_0x6000024de1c0;  1 drivers
E_0x6000000f0880 .event posedge, v0x6000027db0f0_0;
    .scope S_0x7f876f905330;
T_0 ;
    %wait E_0x6000000f0280;
    %load/vec4 v0x6000027d94d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_0.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_0.54, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_0.55, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_0.56, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_0.57, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/u;
    %jmp/1 T_0.58, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_0.59, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_0.60, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_0.61, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/u;
    %jmp/1 T_0.62, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_0.63, 6;
    %jmp T_0.64;
T_0.0 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.1 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.2 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.3 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.4 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.5 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.6 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.7 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.8 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.9 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.10 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.11 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.12 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.13 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.14 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.15 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.16 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.17 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.18 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.19 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.20 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.21 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.22 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.23 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.24 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.25 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.26 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.27 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.28 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.29 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.30 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.31 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.32 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.33 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.34 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.35 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.36 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.37 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.38 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.39 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.40 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.41 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.42 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.43 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.44 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.45 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.46 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.47 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.48 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.49 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.50 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.51 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.52 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.53 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.54 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.55 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.56 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.57 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.58 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.59 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.60 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.61 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.62 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.63 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x6000027d93b0_0, 0;
    %jmp T_0.64;
T_0.64 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f876f9051c0;
T_1 ;
    %wait E_0x6000000f0280;
    %load/vec4 v0x6000027d99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027d9950_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000027d9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x6000027d9950_0;
    %addi 157497883, 0, 32;
    %assign/vec4 v0x6000027d9950_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f876f9047b0;
T_2 ;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 16777214, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 16777213, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 16777210, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 10, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 25, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 45, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 67, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 90, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 110, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 123, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 128, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 123, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 110, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 90, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 67, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 45, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 25, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 10, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 16777210, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 16777213, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 16777214, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dc120, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x7f876f9047b0;
T_3 ;
    %wait E_0x6000000f0280;
    %load/vec4 v0x6000027dcea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027dcbd0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6000027dcab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000027dcd80_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027dc750_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027dcc60_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027dca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027dce10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000027dcf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6000027dc900_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027dccf0, 0, 4;
    %load/vec4 v0x6000027dc900_0;
    %assign/vec4 v0x6000027dcb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027dce10_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6000027dcab0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027dc750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027dcbd0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x6000027dce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x6000027dcab0_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027dcbd0_0, 0;
    %load/vec4 v0x6000027dc870_0;
    %assign/vec4 v0x6000027dcd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027dce10_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027dc750_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027dcbd0_0, 0;
    %ix/getv 4, v0x6000027dcab0_0;
    %load/vec4a v0x6000027dc120, 4;
    %ix/getv 4, v0x6000027dcab0_0;
    %load/vec4a v0x6000027dccf0, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x6000027dcc60_0, 0;
    %ix/getv 4, v0x6000027dcab0_0;
    %load/vec4a v0x6000027dc120, 4;
    %assign/vec4 v0x6000027dca20_0, 0;
    %load/vec4 v0x6000027dcab0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x6000027dcb40_0;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %load/vec4 v0x6000027dcab0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000027dccf0, 4;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %ix/getv 3, v0x6000027dcab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027dccf0, 0, 4;
    %load/vec4 v0x6000027dc750_0;
    %ix/getv 4, v0x6000027dcab0_0;
    %load/vec4a v0x6000027dc120, 4;
    %ix/getv 4, v0x6000027dcab0_0;
    %load/vec4a v0x6000027dccf0, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x6000027dc750_0, 0;
    %load/vec4 v0x6000027dcab0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x6000027dcab0_0, 0;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027dcbd0_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f876f904640;
T_4 ;
    %wait E_0x6000000f0280;
    %load/vec4 v0x6000027dd440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000027dd170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027dd290_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x6000027dd200_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000027dd170_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000027dd170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027dd290_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x6000027dd3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x6000027dd170_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000027dd170_0, 0;
    %load/vec4 v0x6000027dd320_0;
    %assign/vec4 v0x6000027dd200_0, 0;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027dd290_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f876f904a90;
T_5 ;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 16777214, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 16777213, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 16777210, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 10, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 25, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 45, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 67, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 90, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 110, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 123, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 128, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 123, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 110, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 90, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 67, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 45, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 25, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 10, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 16777210, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 16777213, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 16777214, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027dd5f0, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x7f876f904a90;
T_6 ;
    %wait E_0x6000000f0280;
    %load/vec4 v0x6000027de370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027de0a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6000027ddf80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000027de250_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027ddc20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027de130_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027ddef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027de2e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000027de400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x6000027dddd0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027de1c0, 0, 4;
    %load/vec4 v0x6000027dddd0_0;
    %assign/vec4 v0x6000027de010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027de2e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6000027ddf80_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027ddc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027de0a0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x6000027de2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x6000027ddf80_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027de0a0_0, 0;
    %load/vec4 v0x6000027ddd40_0;
    %assign/vec4 v0x6000027de250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027de2e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027ddc20_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027de0a0_0, 0;
    %ix/getv 4, v0x6000027ddf80_0;
    %load/vec4a v0x6000027dd5f0, 4;
    %ix/getv 4, v0x6000027ddf80_0;
    %load/vec4a v0x6000027de1c0, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x6000027de130_0, 0;
    %ix/getv 4, v0x6000027ddf80_0;
    %load/vec4a v0x6000027dd5f0, 4;
    %assign/vec4 v0x6000027ddef0_0, 0;
    %load/vec4 v0x6000027ddf80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.8, 8;
    %load/vec4 v0x6000027de010_0;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v0x6000027ddf80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000027de1c0, 4;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %ix/getv 3, v0x6000027ddf80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027de1c0, 0, 4;
    %load/vec4 v0x6000027ddc20_0;
    %ix/getv 4, v0x6000027ddf80_0;
    %load/vec4a v0x6000027dd5f0, 4;
    %ix/getv 4, v0x6000027ddf80_0;
    %load/vec4a v0x6000027de1c0, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x6000027ddc20_0, 0;
    %load/vec4 v0x6000027ddf80_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x6000027ddf80_0, 0;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027de0a0_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f876f904920;
T_7 ;
    %wait E_0x6000000f0280;
    %load/vec4 v0x6000027de910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000027de640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027de760_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x6000027de6d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000027de640_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.2, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000027de640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027de760_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x6000027de880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x6000027de640_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000027de640_0, 0;
    %load/vec4 v0x6000027de7f0_0;
    %assign/vec4 v0x6000027de6d0_0, 0;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027de760_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f876f904d70;
T_8 ;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 16777214, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 16777213, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 16777210, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 10, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 25, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 45, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 67, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 90, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 110, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 123, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 128, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 123, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 110, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 90, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 67, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 45, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 25, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 10, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 16777210, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 16777213, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 16777214, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027deac0, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x7f876f904d70;
T_9 ;
    %wait E_0x6000000f0280;
    %load/vec4 v0x6000027df840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027df570_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6000027df450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000027df720_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027df0f0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027df600_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027df3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027df7b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000027df8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000027df2a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027df690, 0, 4;
    %load/vec4 v0x6000027df2a0_0;
    %assign/vec4 v0x6000027df4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027df7b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6000027df450_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027df0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027df570_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x6000027df7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000027df450_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027df570_0, 0;
    %load/vec4 v0x6000027df210_0;
    %assign/vec4 v0x6000027df720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027df7b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027df0f0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027df570_0, 0;
    %ix/getv 4, v0x6000027df450_0;
    %load/vec4a v0x6000027deac0, 4;
    %ix/getv 4, v0x6000027df450_0;
    %load/vec4a v0x6000027df690, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x6000027df600_0, 0;
    %ix/getv 4, v0x6000027df450_0;
    %load/vec4a v0x6000027deac0, 4;
    %assign/vec4 v0x6000027df3c0_0, 0;
    %load/vec4 v0x6000027df450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x6000027df4e0_0;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x6000027df450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000027df690, 4;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %ix/getv 3, v0x6000027df450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027df690, 0, 4;
    %load/vec4 v0x6000027df0f0_0;
    %ix/getv 4, v0x6000027df450_0;
    %load/vec4a v0x6000027deac0, 4;
    %ix/getv 4, v0x6000027df450_0;
    %load/vec4a v0x6000027df690, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x6000027df0f0_0, 0;
    %load/vec4 v0x6000027df450_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x6000027df450_0, 0;
T_9.7 ;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027df570_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f876f904c00;
T_10 ;
    %wait E_0x6000000f0280;
    %load/vec4 v0x6000027dfde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000027dfb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027dfc30_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x6000027dfba0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000027dfb10_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.2, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000027dfb10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027dfc30_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x6000027dfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000027dfb10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000027dfb10_0, 0;
    %load/vec4 v0x6000027dfcc0_0;
    %assign/vec4 v0x6000027dfba0_0, 0;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027dfc30_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f876f905050;
T_11 ;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 16777214, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 16777213, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 16777210, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 10, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 25, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 45, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 67, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 90, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 110, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 123, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 128, 0, 24;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 123, 0, 24;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 110, 0, 24;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 90, 0, 24;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 67, 0, 24;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 45, 0, 24;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 25, 0, 24;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 10, 0, 24;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 16777210, 0, 24;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 16777211, 0, 24;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 16777213, 0, 24;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 16777214, 0, 24;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027d8000, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x7f876f905050;
T_12 ;
    %wait E_0x6000000f0280;
    %load/vec4 v0x6000027d8d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027d8ab0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6000027d8990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000027d8c60_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027d8630_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027d8b40_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027d8900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027d8cf0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000027d8e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000027d87e0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027d8bd0, 0, 4;
    %load/vec4 v0x6000027d87e0_0;
    %assign/vec4 v0x6000027d8a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027d8cf0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x6000027d8990_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027d8630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027d8ab0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x6000027d8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000027d8990_0;
    %pad/u 32;
    %cmpi/u 29, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027d8ab0_0, 0;
    %load/vec4 v0x6000027d8750_0;
    %assign/vec4 v0x6000027d8c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027d8cf0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000027d8630_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027d8ab0_0, 0;
    %ix/getv 4, v0x6000027d8990_0;
    %load/vec4a v0x6000027d8000, 4;
    %ix/getv 4, v0x6000027d8990_0;
    %load/vec4a v0x6000027d8bd0, 4;
    %pad/s 24;
    %mul;
    %assign/vec4 v0x6000027d8b40_0, 0;
    %ix/getv 4, v0x6000027d8990_0;
    %load/vec4a v0x6000027d8000, 4;
    %assign/vec4 v0x6000027d8900_0, 0;
    %load/vec4 v0x6000027d8990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.8, 8;
    %load/vec4 v0x6000027d8a20_0;
    %jmp/1 T_12.9, 8;
T_12.8 ; End of true expr.
    %load/vec4 v0x6000027d8990_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000027d8bd0, 4;
    %jmp/0 T_12.9, 8;
 ; End of false expr.
    %blend;
T_12.9;
    %ix/getv 3, v0x6000027d8990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027d8bd0, 0, 4;
    %load/vec4 v0x6000027d8630_0;
    %ix/getv 4, v0x6000027d8990_0;
    %load/vec4a v0x6000027d8000, 4;
    %ix/getv 4, v0x6000027d8990_0;
    %load/vec4a v0x6000027d8bd0, 4;
    %pad/s 24;
    %mul;
    %add;
    %assign/vec4 v0x6000027d8630_0, 0;
    %load/vec4 v0x6000027d8990_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x6000027d8990_0, 0;
T_12.7 ;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027d8ab0_0, 0;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f876f904ee0;
T_13 ;
    %wait E_0x6000000f0280;
    %load/vec4 v0x6000027d9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000027d9050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027d9170_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x6000027d90e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000027d9050_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.2, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000027d9050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027d9170_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x6000027d9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000027d9050_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000027d9050_0, 0;
    %load/vec4 v0x6000027d9200_0;
    %assign/vec4 v0x6000027d90e0_0, 0;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027d9170_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f876f9041f0;
T_14 ;
    %wait E_0x6000000f0280;
    %load/vec4 v0x6000027d9e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x6000027d9dd0_0;
    %assign/vec4 v0x6000027da6d0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f876f9041f0;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v0x6000027d9d40_0;
    %nor/r;
    %store/vec4 v0x6000027d9d40_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f876f9041f0;
T_16 ;
    %delay 10000000, 0;
    %load/vec4 v0x6000027da400_0;
    %nor/r;
    %store/vec4 v0x6000027da400_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f876f9041f0;
T_17 ;
    %wait E_0x6000000f0280;
    %load/vec4 v0x6000027da250_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %assign/vec4 v0x6000027da370_0, 0;
    %load/vec4 v0x6000027da250_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x6000027da250_0;
    %addi 1, 0, 9;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %assign/vec4 v0x6000027da250_0, 0;
    %load/vec4 v0x6000027da370_0;
    %assign/vec4 v0x6000027da490_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f876f9041f0;
T_18 ;
    %wait E_0x6000000f0280;
    %load/vec4 v0x6000027da5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x6000027da400_0;
    %assign/vec4 v0x6000027da760_0, 0;
    %load/vec4 v0x6000027da520_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.2, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_18.3, 8;
T_18.2 ; End of true expr.
    %load/vec4 v0x6000027da520_0;
    %addi 1, 0, 9;
    %jmp/0 T_18.3, 8;
 ; End of false expr.
    %blend;
T_18.3;
    %assign/vec4 v0x6000027da520_0, 0;
    %load/vec4 v0x6000027da520_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.4, 8;
    %load/vec4 v0x6000027da400_0;
    %pad/u 8;
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %load/vec4 v0x6000027da640_0;
    %load/vec4 v0x6000027da400_0;
    %pad/u 8;
    %add;
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %assign/vec4 v0x6000027da640_0, 0;
    %load/vec4 v0x6000027da520_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000027d9cb0_0, 0;
    %load/vec4 v0x6000027da520_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.6, 8;
    %load/vec4 v0x6000027da640_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x6000027da640_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %load/vec4 v0x6000027da2e0_0;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %assign/vec4 v0x6000027da2e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027d9cb0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f876f9041f0;
T_19 ;
    %vpi_call/w 3 98 "$dumpfile", "4chained_dec_tb.vcd" {0 0 0};
    %vpi_call/w 3 99 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f876f9041f0 {0 0 0};
    %vpi_call/w 3 100 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027d9d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027da400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027da7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027da490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027da760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027da370_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000027da250_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x6000027da520_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000027da640_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000027da2e0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027da7f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027da7f0_0, 0, 1;
    %delay 1000000000, 0;
    %vpi_call/w 3 117 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x7f876f9054a0;
T_20 ;
    %wait E_0x6000000f0840;
    %load/vec4 v0x6000027daa30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_20.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_20.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_20.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_20.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_20.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_20.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_20.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_20.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_20.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_20.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_20.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_20.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_20.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_20.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_20.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_20.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_20.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_20.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_20.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_20.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_20.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_20.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_20.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_20.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_20.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_20.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_20.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_20.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_20.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_20.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_20.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_20.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_20.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_20.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_20.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_20.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_20.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_20.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_20.54, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_20.55, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_20.56, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_20.57, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/u;
    %jmp/1 T_20.58, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_20.59, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_20.60, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_20.61, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/u;
    %jmp/1 T_20.62, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_20.63, 6;
    %jmp T_20.64;
T_20.0 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.1 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.2 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.3 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.4 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.5 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.6 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.7 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.8 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.9 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.10 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.11 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.12 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.13 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.14 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.15 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.16 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.17 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.18 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.19 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.20 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.21 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.22 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.23 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.24 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.25 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.26 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.27 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.28 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.29 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.30 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.31 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.32 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.33 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.34 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.35 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.36 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.37 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.38 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.39 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.40 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.41 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.42 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.43 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.44 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.45 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.46 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.47 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.48 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.49 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.50 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.51 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.52 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.53 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.54 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.55 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.56 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.57 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.58 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.59 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.60 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.61 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.62 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.63 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x6000027da910_0, 0;
    %jmp T_20.64;
T_20.64 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f876f904360;
T_21 ;
    %wait E_0x6000000f0840;
    %load/vec4 v0x6000027daf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027daeb0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000027dafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000027daeb0_0;
    %addi 0, 0, 32;
    %assign/vec4 v0x6000027daeb0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f876f905610;
T_22 ;
    %wait E_0x6000000f0880;
    %load/vec4 v0x6000027db180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_22.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_22.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_22.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_22.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_22.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_22.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_22.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_22.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_22.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_22.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_22.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_22.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_22.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_22.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_22.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_22.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_22.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_22.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_22.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_22.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_22.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_22.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_22.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_22.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_22.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_22.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_22.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_22.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_22.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_22.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_22.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_22.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_22.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_22.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_22.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_22.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_22.54, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_22.55, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_22.56, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_22.57, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/u;
    %jmp/1 T_22.58, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_22.59, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_22.60, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_22.61, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/u;
    %jmp/1 T_22.62, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_22.63, 6;
    %jmp T_22.64;
T_22.0 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.1 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.2 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.3 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.4 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.5 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.6 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.7 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.8 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.9 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.10 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.11 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.12 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.13 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.14 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.15 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.16 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.17 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.18 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.19 ;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.20 ;
    %pushi/vec4 245, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.21 ;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.22 ;
    %pushi/vec4 234, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.23 ;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.24 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.25 ;
    %pushi/vec4 208, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.26 ;
    %pushi/vec4 198, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.27 ;
    %pushi/vec4 188, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.28 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.29 ;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.30 ;
    %pushi/vec4 152, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.31 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.32 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.33 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.34 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.35 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.36 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.37 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.38 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.39 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.40 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.41 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.42 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.43 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.44 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.45 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.46 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.47 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.48 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.49 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.50 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.51 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.52 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.53 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.54 ;
    %pushi/vec4 21, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.55 ;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.56 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.57 ;
    %pushi/vec4 47, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.58 ;
    %pushi/vec4 57, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.59 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.60 ;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.61 ;
    %pushi/vec4 90, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.62 ;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.63 ;
    %pushi/vec4 115, 0, 8;
    %assign/vec4 v0x6000027db060_0, 0;
    %jmp T_22.64;
T_22.64 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f876f9044d0;
T_23 ;
    %wait E_0x6000000f0880;
    %load/vec4 v0x6000027db7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027db720_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000027db840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000027db720_0;
    %addi 268435456, 0, 32;
    %assign/vec4 v0x6000027db720_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "sim/4chained_dec_tb.sv";
    "hdl/fir_decimator.sv";
    "hdl/fir_filter.sv";
    "hdl/sine.sv";
