

================================================================
== Vitis HLS Report for 'count_Pipeline_APPEARANCES'
================================================================
* Date:           Mon Aug  8 19:27:21 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.36 ns|  6.659 ns|     2.53 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1028|     1028|  9.621 us|  9.621 us|  1028|  1028|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- APPEARANCES  |     1026|     1026|         4|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    118|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     68|    -|
|Register         |        -|   -|     42|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     42|    186|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln859_fu_225_p2                |         +|   0|  0|  11|           3|           1|
    |count_V_fu_184_p2                  |         +|   0|  0|  11|           3|           1|
    |i_3_fu_130_p2                      |         +|   0|  0|  12|          11|           1|
    |ret_V_1_fu_219_p2                  |         +|   0|  0|  13|           4|           1|
    |ret_V_fu_178_p2                    |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln33_fu_124_p2                |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln37_fu_136_p2                |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln41_fu_156_p2                |      icmp|   0|  0|  11|           8|           8|
    |count_V_1_fu_198_p3                |    select|   0|  0|   3|           1|           2|
    |count_V_2_fu_239_p3                |    select|   0|  0|   3|           1|           2|
    |prev_1_fu_150_p3                   |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 118|          63|          44|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |In_r_blk_n                   |   9|          2|    1|          2|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2         |   9|          2|   11|         22|
    |ap_sig_allocacmp_lhs_load_1  |   9|          2|    3|          6|
    |i_fu_62                      |   9|          2|   11|         22|
    |lhs_fu_54                    |  14|          3|    3|          9|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  68|         15|   31|         65|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_62                           |  11|   0|   11|          0|
    |icmp_ln33_reg_283                 |   1|   0|    1|          0|
    |icmp_ln33_reg_283_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln37_reg_287                 |   1|   0|    1|          0|
    |icmp_ln37_reg_287_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln41_reg_300                 |   1|   0|    1|          0|
    |lhs_fu_54                         |   3|   0|    3|          0|
    |prev_2_reg_292                    |   8|   0|    8|          0|
    |prev_fu_58                        |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  42|   0|   42|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  count_Pipeline_APPEARANCES|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  count_Pipeline_APPEARANCES|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  count_Pipeline_APPEARANCES|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  count_Pipeline_APPEARANCES|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  count_Pipeline_APPEARANCES|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  count_Pipeline_APPEARANCES|  return value|
|In_r_dout             |   in|    8|     ap_fifo|                        In_r|       pointer|
|In_r_empty_n          |   in|    1|     ap_fifo|                        In_r|       pointer|
|In_r_read             |  out|    1|     ap_fifo|                        In_r|       pointer|
|appear_address0       |  out|    8|   ap_memory|                      appear|         array|
|appear_ce0            |  out|    1|   ap_memory|                      appear|         array|
|appear_we0            |  out|    1|   ap_memory|                      appear|         array|
|appear_d0             |  out|    3|   ap_memory|                      appear|         array|
|appear_address1       |  out|    8|   ap_memory|                      appear|         array|
|appear_ce1            |  out|    1|   ap_memory|                      appear|         array|
|appear_q1             |   in|    3|   ap_memory|                      appear|         array|
|prev_out              |  out|    8|      ap_vld|                    prev_out|       pointer|
|prev_out_ap_vld       |  out|    1|      ap_vld|                    prev_out|       pointer|
|count_V_5_out         |  out|    3|      ap_vld|               count_V_5_out|       pointer|
|count_V_5_out_ap_vld  |  out|    1|      ap_vld|               count_V_5_out|       pointer|
+----------------------+-----+-----+------------+----------------------------+--------------+

