G. Ascia , V. Catania , M. Palesi , D. Patti, Neighbors-on-Path: A New Selection Strategy for On-Chip Networks, Proceedings of the 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia, p.79-84, October 26-27, 2006[doi>10.1109/ESTMED.2006.321278]
Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, Routing table minimization for irregular mesh NoCs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Chih-Hao Chao , Kai-Yuan Jheng , Hao-Yu Wang , Jia-Cheng Wu , An-Yeu Wu, Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.223-230, May 03-06, 2010[doi>10.1109/NOCS.2010.32]
Chen, K.-C., Lin, S.-Y., Shen, W.-C., and Wu, A.-Y. 2011. A scalable built-in self-recovery (BISR) VLSI architecture and design methodology for 2D-mesh based on-chip networks. Design Autom. Emb. Syst. 15, 2, 111--132.
Brett Stanley Feero , Partha Pratim Pande, Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation, IEEE Transactions on Computers, v.58 n.1, p.32-45, January 2009[doi>10.1109/TC.2008.142]
Gratz, P., Grot, B., and Kecker, S. W. 2008. Regional congestion awareness for load balance in networks-on-chip. In Proceedings of the IEEE Symposium on High Performance Computer Architecture (HPCA). 203--214
Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]
Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]
Jheng, K.-Y., Chao, C.-H., Wang, H.-Y., and Wu, A.-Y. 2010. Traffic-thermal mutual-coupling co-simulation platform for three-dimensional network-on-chip. In Proceedings of the IEEE International Symposium on VLSI Design, Automation, and Test (VLSI-DAT'10). 135--138.
Shu-Yen Lin , Chun-Hsiang Huang , Chih-Hao Chao , Keng-Hsien Huang , An-Yeu (Andy) Wu, Traffic-Balanced Routing Algorithm for Irregular Mesh-Based On-Chip Networks, IEEE Transactions on Computers, v.57 n.9, p.1156-1168, September 2008[doi>10.1109/TC.2008.60]
Lin, S.-Y., Yin, T.-C., Wang, H.-Y., and Wu, A.-Y. 2011. Traffic-and thermal-aware routing for throttled three-dimensional network-on-chip system. In Proceedings of the IEEE International Symposium on VLSI Design, Automation, and Test (VLSI-DAT'11). 135--138.
Vasilis F. Pavlidis , Eby G. Friedman, 3-D topologies for networks-on-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.10, p.1081-1090, October 2007[doi>10.1109/TVLSI.2007.893649]
Maurizio Palesi , Rickard Holsmark , Shashi Kumar , Vincenzo Catania, Application Specific Routing Algorithms for Networks on Chip, IEEE Transactions on Parallel and Distributed Systems, v.20 n.3, p.316-330, March 2009[doi>10.1109/TPDS.2008.106]
Li Shang , Li-Shiuan Peh , Amit Kumar , Niraj K. Jha, Thermal Modeling, Characterization and Management of On-Chip Networks, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.67-78, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.35]
