# Example AXIS SystemVerilog Test Environment

## DUT

### The DUT is composed of a AXIS RX buffer and skid buffer based pass through mux. 

![Full toplevel schematic](https://github.com/ZenoRobotics/AXIS_SystemVerilog/assets/66540961/a841358e-bb4a-468c-b6ff-d8c28c52cd36)


## System Verilog Test Environment Diagram

![Testbench_env_image](https://github.com/ZenoRobotics/AXIS_SystemVerilog/assets/66540961/abaf34be-4f20-4a5b-a5f7-663af15cc2b2)


### Note: The monitor and scoreboard modules are not yet developed.  
