MIG: 10:11:23 : xml_input_file: mig_a.prj
MIG: 10:11:23 : abs: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 10:11:23 : xml_input_file: mig_a.prj
MIG: 10:11:23 : abs: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 10:11:23 : In updateAllModelParams
MIG: 10:11:23 : ################# RUNNING MIG BATCH ###################
MIG: 10:11:23 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 10:11:23 : synp_flow:  -- synthesis_mode: Other
MIG: 10:11:23 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 10:11:23 : vivado_mode: xpg_pa
MIG: 10:11:23 : HDL Language: Verilog
MIG: 10:11:23 : compInfo: true
MIG: 10:11:23 : Vivado Options xc7k325t ffg900 -2
MIG: 10:11:23 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:11:23 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 10:11:38 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 10:11:38 : Component_Name: ddr3_kc705
MIG: 10:11:38 : Moving ddr3_kc705 ...
MIG: 10:11:38 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 10:11:38 : Moving ddr3_kc705.veo ...
MIG: 10:11:38 : XGUI hdlLanguage: Verilog
MIG: 10:11:38 : xgui vivado_mode: xpg_pa
MIG: 10:11:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:11:38 : Reading /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ...
MIG: 10:11:39 : 1
MIG: 10:11:39 : Inside fn mem: DDR3
MIG: 10:11:39 : QDRII+ Inside fn ui: 200000000
MIG: 10:11:39 : 
MIG: 10:11:39 : 1
MIG: 10:11:39 : 200000000
MIG: 10:11:39 : 
MIG: 10:11:39 :  polarity_value: 1
MIG: 10:11:39 : 
MIG: 10:11:39 : 
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:11:39 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:11:39 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:11:39 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 10:11:39 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:11:39 : 8
MIG: 10:11:39 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 10:11:39 : 64
MIG: 10:11:39 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 10:11:39 : 8
MIG: 10:11:39 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 10:11:39 : 3
MIG: 10:11:39 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 10:11:39 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: ECC ==> OFF
MIG: 10:11:39 : 64
MIG: 10:11:39 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 10:11:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:11:39 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:11:39 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:11:39 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:11:39 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 10:11:39 : 28
MIG: 10:11:39 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:11:39 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:11:39 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:11:39 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 10:11:39 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 10:11:39 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 10:11:39 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:11:39 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:11:39 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:11:39 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:11:39 :  Invalid Param: DDR3_CL ==> 11
MIG: 10:11:39 :  Invalid Param: DDR3_CWL ==> 8
MIG: 10:11:39 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:11:39 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 10:11:39 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:11:39 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:11:39 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:11:39 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:11:39 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:11:39 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 10:11:39 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:11:39 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 10:11:39 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 10:11:39 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:11:39 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:11:39 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:11:39 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:11:39 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 10:11:39 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:11:39 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 10:11:39 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 10:11:39 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:11:39 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 10:11:39 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 10:11:39 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:11:39 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:11:39 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:11:39 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:11:39 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:11:39 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:11:39 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:11:39 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:11:39 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 10:11:39 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 10:11:39 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:11:39 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:11:39 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:11:39 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:11:39 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 10:11:39 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:11:39 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:11:39 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:11:39 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 10:11:39 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:11:39 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 10:11:39 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 10:11:39 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 10:11:39 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 10:11:39 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:11:39 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:11:39 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 10:11:39 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 10:11:39 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:11:39 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 10:11:39 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 10:11:39 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 10:11:39 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 10:11:39 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 10:11:39 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 10:11:39 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 10:11:39 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 10:11:39 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 10:11:39 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 10:11:39 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 10:11:39 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:11:39 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:11:39 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:11:39 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:11:39 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:11:39 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:11:39 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:11:39 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:11:39 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:11:39 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:11:39 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 10:11:39 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:11:39 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:11:39 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:11:39 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:11:39 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:11:39 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 10:11:39 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 10:11:39 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:11:39 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:11:39 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:11:39 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:11:39 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:11:39 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:11:39 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:11:39 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:11:39 :  Invalid Param: DDR3_IODELAY_GRP ==> "DDR3_KC705_IODELAY_MIG"
MIG: 10:11:39 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:11:39 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:11:39 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:11:39 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:11:39 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:11:39 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:11:39 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:11:39 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:11:39 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:11:39 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 10:11:39 : 4
MIG: 10:11:39 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:11:39 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 10:11:39 : 1073741824
MIG: 10:11:39 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 10:11:39 : 256
MIG: 10:11:39 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:11:39 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:11:39 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:11:39 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:11:39 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:11:39 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:11:39 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:11:39 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:11:39 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:11:39 : 
MIG: 10:11:39 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:11:39 : 
MIG: 10:11:39 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:11:39 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 10:11:39 : NOBUF
MIG: 10:11:39 : NONE
MIG: 10:11:39 : 
MIG: 10:11:39 : Same Interface
MIG: 10:16:19 : xml_input_file: mig_a.prj
MIG: 10:16:19 : abs: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 10:16:19 : xml_input_file: mig_a.prj
MIG: 10:16:19 : abs: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 10:16:20 : Running synthesis.xit
MIG: 10:16:20 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 10:16:20 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:16:20 : ################# RUNNING MIG BATCH ###################
MIG: 10:16:20 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 10:16:20 : synp_flow:  -- synthesis_mode: Other
MIG: 10:16:20 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 10:16:20 : vivado_mode: xpg_pa
MIG: 10:16:20 : HDL Language: Verilog
MIG: 10:16:20 : compInfo: false
MIG: 10:16:20 : Vivado Options xc7k325t ffg900 -2
MIG: 10:16:20 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:16:20 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 10:16:29 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 10:16:29 : Component_Name: ddr3_kc705
MIG: 10:16:29 : Moving ddr3_kc705 ...
MIG: 10:16:29 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 10:16:29 : Moving ddr3_kc705.veo ...
MIG: 10:16:29 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 10:16:29 : Running vlog_synth_rpr.xit
MIG: 10:16:29 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 10:16:29 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:16:29 : ################# RUNNING MIG BATCH ###################
MIG: 10:16:29 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 10:16:29 : synp_flow:  -- synthesis_mode: Other
MIG: 10:16:29 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 10:16:29 : vivado_mode: xpg_pa
MIG: 10:16:29 : HDL Language: Verilog
MIG: 10:16:29 : compInfo: false
MIG: 10:16:29 : Vivado Options xc7k325t ffg900 -2
MIG: 10:16:29 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:16:29 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 10:16:38 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 10:16:38 : Component_Name: ddr3_kc705
MIG: 10:16:38 : Moving ddr3_kc705 ...
MIG: 10:16:38 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 10:16:38 : Moving ddr3_kc705.veo ...
MIG: 10:16:38 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 10:16:38 : Running implementation.xit
MIG: 10:16:38 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 10:16:38 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:16:38 : ################# RUNNING MIG BATCH ###################
MIG: 10:16:38 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 10:16:38 : synp_flow:  -- synthesis_mode: Other
MIG: 10:16:38 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 10:16:38 : vivado_mode: xpg_pa
MIG: 10:16:38 : HDL Language: Verilog
MIG: 10:16:38 : compInfo: false
MIG: 10:16:38 : Vivado Options xc7k325t ffg900 -2
MIG: 10:16:38 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:16:38 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 10:16:47 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 10:16:47 : Component_Name: ddr3_kc705
MIG: 10:16:47 : Moving ddr3_kc705 ...
MIG: 10:16:48 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 10:16:48 : Moving ddr3_kc705.veo ...
MIG: 10:16:48 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 10:16:48 : Running vlog_synth_rpr.xit
MIG: 10:16:48 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 10:16:48 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 10:16:48 : ################# RUNNING MIG BATCH ###################
MIG: 10:16:48 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 10:16:48 : synp_flow:  -- synthesis_mode: Other
MIG: 10:16:48 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 10:16:48 : vivado_mode: xpg_pa
MIG: 10:16:48 : HDL Language: Verilog
MIG: 10:16:48 : compInfo: false
MIG: 10:16:48 : Vivado Options xc7k325t ffg900 -2
MIG: 10:16:48 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:16:48 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 10:16:57 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 10:16:57 : Component_Name: ddr3_kc705
MIG: 10:16:57 : Moving ddr3_kc705 ...
MIG: 10:16:57 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 10:16:57 : Moving ddr3_kc705.veo ...
MIG: 10:16:57 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 11:21:52 : xml_input_file: mig_a.prj
MIG: 11:21:52 : abs: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 11:21:52 : xml_input_file: mig_a.prj
MIG: 11:21:52 : abs: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 11:21:53 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 11:21:53 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:21:53 : ################# RUNNING MIG BATCH ###################
MIG: 11:21:53 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 11:21:53 : synp_flow:  -- synthesis_mode: Other
MIG: 11:21:53 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 11:21:53 : vivado_mode: xpg_pa
MIG: 11:21:53 : HDL Language: Verilog
MIG: 11:21:53 : compInfo: false
MIG: 11:21:53 : Vivado Options xc7k325t ffg900 -2
MIG: 11:21:53 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:21:53 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 11:22:02 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 11:22:02 : Component_Name: ddr3_kc705
MIG: 11:22:02 : Moving ddr3_kc705 ...
MIG: 11:22:02 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 11:22:02 : Moving ddr3_kc705.veo ...
MIG: 11:22:03 : Running synthesis.xit
MIG: 11:22:03 : ################# RUNNING MIG BATCH ###################
MIG: 11:22:03 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 11:22:03 : synp_flow:  -- synthesis_mode: Other
MIG: 11:22:03 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 11:22:03 : vivado_mode: xpg_pa
MIG: 11:22:03 : HDL Language: Verilog
MIG: 11:22:03 : compInfo: false
MIG: 11:22:03 : Vivado Options xc7k325t ffg900 -2
MIG: 11:22:03 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:22:03 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 11:22:12 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 11:22:12 : Component_Name: ddr3_kc705
MIG: 11:22:12 : Moving ddr3_kc705 ...
MIG: 11:22:12 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 11:22:12 : Moving ddr3_kc705.veo ...
MIG: 11:22:12 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 11:22:12 : Running vlog_synth_rpr.xit
MIG: 11:22:12 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 11:22:12 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:22:12 : ################# RUNNING MIG BATCH ###################
MIG: 11:22:12 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 11:22:12 : synp_flow:  -- synthesis_mode: Other
MIG: 11:22:12 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 11:22:12 : vivado_mode: xpg_pa
MIG: 11:22:12 : HDL Language: Verilog
MIG: 11:22:12 : compInfo: false
MIG: 11:22:12 : Vivado Options xc7k325t ffg900 -2
MIG: 11:22:12 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:22:12 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 11:22:21 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 11:22:21 : Component_Name: ddr3_kc705
MIG: 11:22:21 : Moving ddr3_kc705 ...
MIG: 11:22:21 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 11:22:21 : Moving ddr3_kc705.veo ...
MIG: 11:22:21 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 11:22:21 : Running implementation.xit
MIG: 11:22:22 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 11:22:22 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:22:22 : ################# RUNNING MIG BATCH ###################
MIG: 11:22:22 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 11:22:22 : synp_flow:  -- synthesis_mode: Other
MIG: 11:22:22 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 11:22:22 : vivado_mode: xpg_pa
MIG: 11:22:22 : HDL Language: Verilog
MIG: 11:22:22 : compInfo: false
MIG: 11:22:22 : Vivado Options xc7k325t ffg900 -2
MIG: 11:22:22 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:22:22 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 11:22:31 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 11:22:31 : Component_Name: ddr3_kc705
MIG: 11:22:31 : Moving ddr3_kc705 ...
MIG: 11:22:31 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 11:22:31 : Moving ddr3_kc705.veo ...
MIG: 11:22:31 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 11:22:31 : Running vlog_synth_rpr.xit
MIG: 11:22:31 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 11:22:31 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:22:31 : ################# RUNNING MIG BATCH ###################
MIG: 11:22:31 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 11:22:31 : synp_flow:  -- synthesis_mode: Other
MIG: 11:22:31 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 11:22:31 : vivado_mode: xpg_pa
MIG: 11:22:31 : HDL Language: Verilog
MIG: 11:22:31 : compInfo: false
MIG: 11:22:31 : Vivado Options xc7k325t ffg900 -2
MIG: 11:22:31 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:22:31 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 11:22:40 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 11:22:40 : Component_Name: ddr3_kc705
MIG: 11:22:40 : Moving ddr3_kc705 ...
MIG: 11:22:40 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 11:22:40 : Moving ddr3_kc705.veo ...
MIG: 11:22:40 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 11:22:41 : Running simulation.xit
MIG: 11:22:41 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 11:22:41 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:22:41 : ################# RUNNING MIG BATCH ###################
MIG: 11:22:41 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 11:22:41 : synp_flow:  -- synthesis_mode: Other
MIG: 11:22:41 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 11:22:41 : vivado_mode: xpg_pa
MIG: 11:22:41 : HDL Language: Verilog
MIG: 11:22:41 : compInfo: false
MIG: 11:22:41 : Vivado Options xc7k325t ffg900 -2
MIG: 11:22:41 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:22:41 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 11:22:50 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 11:22:50 : Component_Name: ddr3_kc705
MIG: 11:22:50 : Moving ddr3_kc705 ...
MIG: 11:22:50 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 11:22:50 : Moving ddr3_kc705.veo ...
MIG: 11:22:50 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.vhd ..
MIG: 11:22:50 : Running vlog_sim_rpr.xit
MIG: 11:22:50 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 11:22:50 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:22:50 : ################# RUNNING MIG BATCH ###################
MIG: 11:22:50 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 11:22:50 : synp_flow:  -- synthesis_mode: Other
MIG: 11:22:50 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 11:22:50 : vivado_mode: xpg_pa
MIG: 11:22:50 : HDL Language: Verilog
MIG: 11:22:50 : compInfo: false
MIG: 11:22:50 : Vivado Options xc7k325t ffg900 -2
MIG: 11:22:50 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:22:50 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 11:22:59 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 11:22:59 : Component_Name: ddr3_kc705
MIG: 11:22:59 : Moving ddr3_kc705 ...
MIG: 11:22:59 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 11:22:59 : Moving ddr3_kc705.veo ...
MIG: 11:22:59 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 11:22:59 : Running vlog_sim_rpr.xit
MIG: 11:22:59 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 11:22:59 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:22:59 : ################# RUNNING MIG BATCH ###################
MIG: 11:22:59 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 11:22:59 : synp_flow:  -- synthesis_mode: Other
MIG: 11:22:59 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 11:22:59 : vivado_mode: xpg_pa
MIG: 11:22:59 : HDL Language: Verilog
MIG: 11:22:59 : compInfo: false
MIG: 11:22:59 : Vivado Options xc7k325t ffg900 -2
MIG: 11:22:59 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:22:59 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 11:23:08 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 11:23:08 : Component_Name: ddr3_kc705
MIG: 11:23:08 : Moving ddr3_kc705 ...
MIG: 11:23:08 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 11:23:08 : Moving ddr3_kc705.veo ...
MIG: 11:23:08 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 11:23:09 : Running implementation.xit
MIG: 11:23:09 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 11:23:09 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 11:23:09 : ################# RUNNING MIG BATCH ###################
MIG: 11:23:09 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 11:23:09 : synp_flow:  -- synthesis_mode: Other
MIG: 11:23:09 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 11:23:09 : vivado_mode: xpg_pa
MIG: 11:23:09 : HDL Language: Verilog
MIG: 11:23:09 : compInfo: false
MIG: 11:23:09 : Vivado Options xc7k325t ffg900 -2
MIG: 11:23:09 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:23:09 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 11:23:18 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 11:23:18 : Component_Name: ddr3_kc705
MIG: 11:23:18 : Moving ddr3_kc705 ...
MIG: 11:23:18 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 11:23:18 : Moving ddr3_kc705.veo ...
MIG: 11:23:18 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_DEBUGGER/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 15:59:40 : xml_input_file: mig_a.prj
MIG: 15:59:40 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 15:59:40 : xml_input_file: mig_a.prj
MIG: 15:59:40 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 15:59:41 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 15:59:41 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:59:41 : ################# RUNNING MIG BATCH ###################
MIG: 15:59:41 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 15:59:41 : synp_flow:  -- synthesis_mode: Other
MIG: 15:59:41 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 15:59:41 : vivado_mode: xpg_pa
MIG: 15:59:41 : HDL Language: Verilog
MIG: 15:59:41 : compInfo: false
MIG: 15:59:41 : Vivado Options xc7k325t ffg900 -2
MIG: 15:59:41 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:59:41 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 15:59:53 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 15:59:53 : Component_Name: ddr3_kc705
MIG: 15:59:53 : Moving ddr3_kc705.veo ...
MIG: 15:59:53 : Moving ddr3_kc705 ...
MIG: 15:59:53 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 15:59:53 : Running synthesis.xit
MIG: 15:59:54 : ################# RUNNING MIG BATCH ###################
MIG: 15:59:54 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 15:59:54 : synp_flow:  -- synthesis_mode: Other
MIG: 15:59:54 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 15:59:54 : vivado_mode: xpg_pa
MIG: 15:59:54 : HDL Language: Verilog
MIG: 15:59:54 : compInfo: false
MIG: 15:59:54 : Vivado Options xc7k325t ffg900 -2
MIG: 15:59:54 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:59:54 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:00:02 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 16:00:02 : Component_Name: ddr3_kc705
MIG: 16:00:02 : Moving ddr3_kc705.veo ...
MIG: 16:00:02 : Moving ddr3_kc705 ...
MIG: 16:00:02 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:00:02 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 16:00:02 : Running vlog_synth_rpr.xit
MIG: 16:00:02 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:00:02 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:00:02 : ################# RUNNING MIG BATCH ###################
MIG: 16:00:02 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 16:00:02 : synp_flow:  -- synthesis_mode: Other
MIG: 16:00:02 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 16:00:02 : vivado_mode: xpg_pa
MIG: 16:00:02 : HDL Language: Verilog
MIG: 16:00:02 : compInfo: false
MIG: 16:00:02 : Vivado Options xc7k325t ffg900 -2
MIG: 16:00:02 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:00:02 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:00:11 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 16:00:11 : Component_Name: ddr3_kc705
MIG: 16:00:11 : Moving ddr3_kc705.veo ...
MIG: 16:00:11 : Moving ddr3_kc705 ...
MIG: 16:00:11 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:00:11 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 16:00:11 : Running implementation.xit
MIG: 16:00:11 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:00:11 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:00:11 : ################# RUNNING MIG BATCH ###################
MIG: 16:00:11 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 16:00:11 : synp_flow:  -- synthesis_mode: Other
MIG: 16:00:11 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 16:00:11 : vivado_mode: xpg_pa
MIG: 16:00:11 : HDL Language: Verilog
MIG: 16:00:11 : compInfo: false
MIG: 16:00:11 : Vivado Options xc7k325t ffg900 -2
MIG: 16:00:11 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:00:11 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:00:20 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 16:00:20 : Component_Name: ddr3_kc705
MIG: 16:00:20 : Moving ddr3_kc705.veo ...
MIG: 16:00:20 : Moving ddr3_kc705 ...
MIG: 16:00:20 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:00:20 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 16:00:20 : Running vlog_synth_rpr.xit
MIG: 16:00:20 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:00:20 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:00:20 : ################# RUNNING MIG BATCH ###################
MIG: 16:00:20 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 16:00:20 : synp_flow:  -- synthesis_mode: Other
MIG: 16:00:20 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 16:00:20 : vivado_mode: xpg_pa
MIG: 16:00:20 : HDL Language: Verilog
MIG: 16:00:20 : compInfo: false
MIG: 16:00:20 : Vivado Options xc7k325t ffg900 -2
MIG: 16:00:20 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:00:20 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:00:28 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 16:00:28 : Component_Name: ddr3_kc705
MIG: 16:00:28 : Moving ddr3_kc705.veo ...
MIG: 16:00:28 : Moving ddr3_kc705 ...
MIG: 16:00:28 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:00:28 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 16:00:29 : Running simulation.xit
MIG: 16:00:29 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:00:29 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:00:29 : ################# RUNNING MIG BATCH ###################
MIG: 16:00:29 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 16:00:29 : synp_flow:  -- synthesis_mode: Other
MIG: 16:00:29 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 16:00:29 : vivado_mode: xpg_pa
MIG: 16:00:29 : HDL Language: Verilog
MIG: 16:00:29 : compInfo: false
MIG: 16:00:29 : Vivado Options xc7k325t ffg900 -2
MIG: 16:00:29 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:00:29 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:00:38 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 16:00:38 : Component_Name: ddr3_kc705
MIG: 16:00:38 : Moving ddr3_kc705.veo ...
MIG: 16:00:38 : Moving ddr3_kc705 ...
MIG: 16:00:38 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:00:38 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.vhd ..
MIG: 16:00:38 : Running vlog_sim_rpr.xit
MIG: 16:00:38 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:00:38 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:00:38 : ################# RUNNING MIG BATCH ###################
MIG: 16:00:38 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 16:00:38 : synp_flow:  -- synthesis_mode: Other
MIG: 16:00:38 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 16:00:38 : vivado_mode: xpg_pa
MIG: 16:00:38 : HDL Language: Verilog
MIG: 16:00:38 : compInfo: false
MIG: 16:00:38 : Vivado Options xc7k325t ffg900 -2
MIG: 16:00:38 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:00:38 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:00:46 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 16:00:46 : Component_Name: ddr3_kc705
MIG: 16:00:46 : Moving ddr3_kc705.veo ...
MIG: 16:00:46 : Moving ddr3_kc705 ...
MIG: 16:00:46 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:00:46 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 16:00:46 : Running vlog_sim_rpr.xit
MIG: 16:00:46 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:00:46 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:00:46 : ################# RUNNING MIG BATCH ###################
MIG: 16:00:46 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 16:00:46 : synp_flow:  -- synthesis_mode: Other
MIG: 16:00:46 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 16:00:46 : vivado_mode: xpg_pa
MIG: 16:00:46 : HDL Language: Verilog
MIG: 16:00:46 : compInfo: false
MIG: 16:00:46 : Vivado Options xc7k325t ffg900 -2
MIG: 16:00:46 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:00:46 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:00:55 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 16:00:55 : Component_Name: ddr3_kc705
MIG: 16:00:55 : Moving ddr3_kc705.veo ...
MIG: 16:00:55 : Moving ddr3_kc705 ...
MIG: 16:00:55 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:00:55 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 16:00:56 : Running implementation.xit
MIG: 16:00:56 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:00:56 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:00:56 : ################# RUNNING MIG BATCH ###################
MIG: 16:00:56 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 16:00:56 : synp_flow:  -- synthesis_mode: Other
MIG: 16:00:56 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 16:00:56 : vivado_mode: xpg_pa
MIG: 16:00:56 : HDL Language: Verilog
MIG: 16:00:56 : compInfo: false
MIG: 16:00:56 : Vivado Options xc7k325t ffg900 -2
MIG: 16:00:56 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:00:56 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:01:04 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 16:01:04 : Component_Name: ddr3_kc705
MIG: 16:01:04 : Moving ddr3_kc705.veo ...
MIG: 16:01:04 : Moving ddr3_kc705 ...
MIG: 16:01:04 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:01:04 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 13:39:04 : xml_input_file: mig_a.prj
MIG: 13:39:04 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 13:39:04 : xml_input_file: mig_a.prj
MIG: 13:39:04 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 13:39:05 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 13:39:05 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 13:39:05 : ################# RUNNING MIG BATCH ###################
MIG: 13:39:05 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 13:39:05 : synp_flow:  -- synthesis_mode: Other
MIG: 13:39:05 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 13:39:05 : vivado_mode: xpg_pa
MIG: 13:39:05 : HDL Language: Verilog
MIG: 13:39:05 : compInfo: false
MIG: 13:39:05 : Vivado Options xc7k325t ffg900 -2
MIG: 13:39:05 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:39:05 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 13:39:14 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 13:39:14 : Component_Name: ddr3_kc705
MIG: 13:39:14 : Moving ddr3_kc705.veo ...
MIG: 13:39:14 : Moving ddr3_kc705 ...
MIG: 13:39:14 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 13:39:15 : Running synthesis.xit
MIG: 13:39:15 : ################# RUNNING MIG BATCH ###################
MIG: 13:39:15 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 13:39:15 : synp_flow:  -- synthesis_mode: Other
MIG: 13:39:15 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 13:39:15 : vivado_mode: xpg_pa
MIG: 13:39:15 : HDL Language: Verilog
MIG: 13:39:15 : compInfo: false
MIG: 13:39:15 : Vivado Options xc7k325t ffg900 -2
MIG: 13:39:15 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:39:15 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 13:39:23 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 13:39:23 : Component_Name: ddr3_kc705
MIG: 13:39:23 : Moving ddr3_kc705.veo ...
MIG: 13:39:23 : Moving ddr3_kc705 ...
MIG: 13:39:23 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 13:39:23 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 13:39:23 : Running vlog_synth_rpr.xit
MIG: 13:39:23 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 13:39:23 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 13:39:23 : ################# RUNNING MIG BATCH ###################
MIG: 13:39:23 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 13:39:23 : synp_flow:  -- synthesis_mode: Other
MIG: 13:39:23 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 13:39:23 : vivado_mode: xpg_pa
MIG: 13:39:23 : HDL Language: Verilog
MIG: 13:39:23 : compInfo: false
MIG: 13:39:23 : Vivado Options xc7k325t ffg900 -2
MIG: 13:39:23 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:39:23 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 13:39:32 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 13:39:32 : Component_Name: ddr3_kc705
MIG: 13:39:32 : Moving ddr3_kc705.veo ...
MIG: 13:39:32 : Moving ddr3_kc705 ...
MIG: 13:39:32 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 13:39:32 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 13:39:32 : Running implementation.xit
MIG: 13:39:32 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 13:39:32 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 13:39:32 : ################# RUNNING MIG BATCH ###################
MIG: 13:39:32 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 13:39:32 : synp_flow:  -- synthesis_mode: Other
MIG: 13:39:32 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 13:39:32 : vivado_mode: xpg_pa
MIG: 13:39:32 : HDL Language: Verilog
MIG: 13:39:32 : compInfo: false
MIG: 13:39:32 : Vivado Options xc7k325t ffg900 -2
MIG: 13:39:32 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:39:32 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 13:39:41 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 13:39:41 : Component_Name: ddr3_kc705
MIG: 13:39:41 : Moving ddr3_kc705.veo ...
MIG: 13:39:41 : Moving ddr3_kc705 ...
MIG: 13:39:41 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 13:39:41 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 13:39:41 : Running vlog_synth_rpr.xit
MIG: 13:39:41 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 13:39:41 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 13:39:41 : ################# RUNNING MIG BATCH ###################
MIG: 13:39:41 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 13:39:41 : synp_flow:  -- synthesis_mode: Other
MIG: 13:39:41 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 13:39:41 : vivado_mode: xpg_pa
MIG: 13:39:41 : HDL Language: Verilog
MIG: 13:39:41 : compInfo: false
MIG: 13:39:41 : Vivado Options xc7k325t ffg900 -2
MIG: 13:39:41 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:39:41 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 13:39:49 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 13:39:49 : Component_Name: ddr3_kc705
MIG: 13:39:49 : Moving ddr3_kc705.veo ...
MIG: 13:39:49 : Moving ddr3_kc705 ...
MIG: 13:39:49 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 13:39:49 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 13:39:50 : Running simulation.xit
MIG: 13:39:50 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 13:39:50 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 13:39:50 : ################# RUNNING MIG BATCH ###################
MIG: 13:39:50 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 13:39:50 : synp_flow:  -- synthesis_mode: Other
MIG: 13:39:50 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 13:39:50 : vivado_mode: xpg_pa
MIG: 13:39:50 : HDL Language: Verilog
MIG: 13:39:50 : compInfo: false
MIG: 13:39:50 : Vivado Options xc7k325t ffg900 -2
MIG: 13:39:50 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:39:50 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 13:39:59 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 13:39:59 : Component_Name: ddr3_kc705
MIG: 13:39:59 : Moving ddr3_kc705.veo ...
MIG: 13:39:59 : Moving ddr3_kc705 ...
MIG: 13:39:59 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 13:39:59 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.vhd ..
MIG: 13:39:59 : Running vlog_sim_rpr.xit
MIG: 13:39:59 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 13:39:59 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 13:39:59 : ################# RUNNING MIG BATCH ###################
MIG: 13:39:59 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 13:39:59 : synp_flow:  -- synthesis_mode: Other
MIG: 13:39:59 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 13:39:59 : vivado_mode: xpg_pa
MIG: 13:39:59 : HDL Language: Verilog
MIG: 13:39:59 : compInfo: false
MIG: 13:39:59 : Vivado Options xc7k325t ffg900 -2
MIG: 13:39:59 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:39:59 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 13:40:07 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 13:40:07 : Component_Name: ddr3_kc705
MIG: 13:40:07 : Moving ddr3_kc705.veo ...
MIG: 13:40:07 : Moving ddr3_kc705 ...
MIG: 13:40:07 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 13:40:07 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 13:40:07 : Running vlog_sim_rpr.xit
MIG: 13:40:07 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 13:40:07 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 13:40:07 : ################# RUNNING MIG BATCH ###################
MIG: 13:40:07 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 13:40:07 : synp_flow:  -- synthesis_mode: Other
MIG: 13:40:07 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 13:40:07 : vivado_mode: xpg_pa
MIG: 13:40:07 : HDL Language: Verilog
MIG: 13:40:07 : compInfo: false
MIG: 13:40:07 : Vivado Options xc7k325t ffg900 -2
MIG: 13:40:07 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:40:07 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 13:40:16 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 13:40:16 : Component_Name: ddr3_kc705
MIG: 13:40:16 : Moving ddr3_kc705.veo ...
MIG: 13:40:16 : Moving ddr3_kc705 ...
MIG: 13:40:16 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 13:40:16 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 13:40:17 : Running implementation.xit
MIG: 13:40:17 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 13:40:17 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 13:40:17 : ################# RUNNING MIG BATCH ###################
MIG: 13:40:17 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 13:40:17 : synp_flow:  -- synthesis_mode: Other
MIG: 13:40:17 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 13:40:17 : vivado_mode: xpg_pa
MIG: 13:40:17 : HDL Language: Verilog
MIG: 13:40:17 : compInfo: false
MIG: 13:40:17 : Vivado Options xc7k325t ffg900 -2
MIG: 13:40:17 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:40:17 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 13:40:25 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 13:40:25 : Component_Name: ddr3_kc705
MIG: 13:40:25 : Moving ddr3_kc705.veo ...
MIG: 13:40:25 : Moving ddr3_kc705 ...
MIG: 13:40:25 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 13:40:25 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 14:05:39 : xml_input_file: mig_a.prj
MIG: 14:05:39 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 14:05:39 : xml_input_file: mig_a.prj
MIG: 14:05:39 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 14:05:40 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 14:05:40 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 14:05:40 : ################# RUNNING MIG BATCH ###################
MIG: 14:05:40 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 14:05:40 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:40 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 14:05:40 : vivado_mode: xpg_pa
MIG: 14:05:40 : HDL Language: Verilog
MIG: 14:05:40 : compInfo: false
MIG: 14:05:40 : Vivado Options xc7k325t ffg900 -2
MIG: 14:05:40 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:05:40 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 14:05:49 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 14:05:49 : Component_Name: ddr3_kc705
MIG: 14:05:49 : Moving ddr3_kc705.veo ...
MIG: 14:05:49 : Moving ddr3_kc705 ...
MIG: 14:05:49 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 14:05:49 : Running synthesis.xit
MIG: 14:05:49 : ################# RUNNING MIG BATCH ###################
MIG: 14:05:49 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 14:05:49 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:49 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 14:05:49 : vivado_mode: xpg_pa
MIG: 14:05:49 : HDL Language: Verilog
MIG: 14:05:49 : compInfo: false
MIG: 14:05:49 : Vivado Options xc7k325t ffg900 -2
MIG: 14:05:49 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:05:49 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 14:05:58 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 14:05:58 : Component_Name: ddr3_kc705
MIG: 14:05:58 : Moving ddr3_kc705.veo ...
MIG: 14:05:58 : Moving ddr3_kc705 ...
MIG: 14:05:58 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 14:05:58 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 14:05:58 : Running vlog_synth_rpr.xit
MIG: 14:05:58 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 14:05:58 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 14:05:58 : ################# RUNNING MIG BATCH ###################
MIG: 14:05:58 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 14:05:58 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:58 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 14:05:58 : vivado_mode: xpg_pa
MIG: 14:05:58 : HDL Language: Verilog
MIG: 14:05:58 : compInfo: false
MIG: 14:05:58 : Vivado Options xc7k325t ffg900 -2
MIG: 14:05:58 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:05:58 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 14:06:07 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 14:06:07 : Component_Name: ddr3_kc705
MIG: 14:06:07 : Moving ddr3_kc705.veo ...
MIG: 14:06:07 : Moving ddr3_kc705 ...
MIG: 14:06:07 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 14:06:07 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 14:06:07 : Running implementation.xit
MIG: 14:06:07 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 14:06:07 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 14:06:07 : ################# RUNNING MIG BATCH ###################
MIG: 14:06:07 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 14:06:07 : synp_flow:  -- synthesis_mode: Other
MIG: 14:06:07 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 14:06:07 : vivado_mode: xpg_pa
MIG: 14:06:07 : HDL Language: Verilog
MIG: 14:06:07 : compInfo: false
MIG: 14:06:07 : Vivado Options xc7k325t ffg900 -2
MIG: 14:06:07 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:06:07 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 14:06:16 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 14:06:16 : Component_Name: ddr3_kc705
MIG: 14:06:16 : Moving ddr3_kc705.veo ...
MIG: 14:06:16 : Moving ddr3_kc705 ...
MIG: 14:06:16 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 14:06:16 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 14:06:16 : Running vlog_synth_rpr.xit
MIG: 14:06:16 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 14:06:16 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 14:06:16 : ################# RUNNING MIG BATCH ###################
MIG: 14:06:16 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 14:06:16 : synp_flow:  -- synthesis_mode: Other
MIG: 14:06:16 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 14:06:16 : vivado_mode: xpg_pa
MIG: 14:06:16 : HDL Language: Verilog
MIG: 14:06:16 : compInfo: false
MIG: 14:06:16 : Vivado Options xc7k325t ffg900 -2
MIG: 14:06:16 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:06:16 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 14:06:24 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 14:06:24 : Component_Name: ddr3_kc705
MIG: 14:06:24 : Moving ddr3_kc705.veo ...
MIG: 14:06:24 : Moving ddr3_kc705 ...
MIG: 14:06:24 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 14:06:24 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 14:06:25 : Running simulation.xit
MIG: 14:06:25 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 14:06:25 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 14:06:25 : ################# RUNNING MIG BATCH ###################
MIG: 14:06:25 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 14:06:25 : synp_flow:  -- synthesis_mode: Other
MIG: 14:06:25 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 14:06:25 : vivado_mode: xpg_pa
MIG: 14:06:25 : HDL Language: Verilog
MIG: 14:06:25 : compInfo: false
MIG: 14:06:25 : Vivado Options xc7k325t ffg900 -2
MIG: 14:06:25 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:06:25 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 14:06:34 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 14:06:34 : Component_Name: ddr3_kc705
MIG: 14:06:34 : Moving ddr3_kc705.veo ...
MIG: 14:06:34 : Moving ddr3_kc705 ...
MIG: 14:06:34 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 14:06:34 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.vhd ..
MIG: 14:06:34 : Running vlog_sim_rpr.xit
MIG: 14:06:34 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 14:06:34 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 14:06:34 : ################# RUNNING MIG BATCH ###################
MIG: 14:06:34 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 14:06:34 : synp_flow:  -- synthesis_mode: Other
MIG: 14:06:34 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 14:06:34 : vivado_mode: xpg_pa
MIG: 14:06:34 : HDL Language: Verilog
MIG: 14:06:34 : compInfo: false
MIG: 14:06:34 : Vivado Options xc7k325t ffg900 -2
MIG: 14:06:34 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:06:34 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 14:06:42 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 14:06:42 : Component_Name: ddr3_kc705
MIG: 14:06:42 : Moving ddr3_kc705.veo ...
MIG: 14:06:42 : Moving ddr3_kc705 ...
MIG: 14:06:42 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 14:06:42 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 14:06:42 : Running vlog_sim_rpr.xit
MIG: 14:06:42 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 14:06:42 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 14:06:42 : ################# RUNNING MIG BATCH ###################
MIG: 14:06:42 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 14:06:42 : synp_flow:  -- synthesis_mode: Other
MIG: 14:06:42 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 14:06:42 : vivado_mode: xpg_pa
MIG: 14:06:42 : HDL Language: Verilog
MIG: 14:06:42 : compInfo: false
MIG: 14:06:42 : Vivado Options xc7k325t ffg900 -2
MIG: 14:06:42 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:06:42 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 14:06:51 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 14:06:51 : Component_Name: ddr3_kc705
MIG: 14:06:51 : Moving ddr3_kc705.veo ...
MIG: 14:06:51 : Moving ddr3_kc705 ...
MIG: 14:06:51 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 14:06:51 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 14:06:52 : Running implementation.xit
MIG: 14:06:52 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 14:06:52 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 14:06:52 : ################# RUNNING MIG BATCH ###################
MIG: 14:06:52 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 14:06:52 : synp_flow:  -- synthesis_mode: Other
MIG: 14:06:52 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 14:06:52 : vivado_mode: xpg_pa
MIG: 14:06:52 : HDL Language: Verilog
MIG: 14:06:52 : compInfo: false
MIG: 14:06:52 : Vivado Options xc7k325t ffg900 -2
MIG: 14:06:52 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:06:52 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 14:07:00 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 14:07:00 : Component_Name: ddr3_kc705
MIG: 14:07:00 : Moving ddr3_kc705.veo ...
MIG: 14:07:00 : Moving ddr3_kc705 ...
MIG: 14:07:00 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 14:07:00 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 15:05:14 : xml_input_file: mig_a.prj
MIG: 15:05:14 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 15:05:14 : xml_input_file: mig_a.prj
MIG: 15:05:14 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 15:05:15 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 15:05:15 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:05:15 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:15 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 15:05:15 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:15 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 15:05:15 : vivado_mode: xpg_pa
MIG: 15:05:15 : HDL Language: Verilog
MIG: 15:05:15 : compInfo: false
MIG: 15:05:15 : Vivado Options xc7k325t ffg900 -2
MIG: 15:05:15 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:05:15 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 15:05:23 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 15:05:23 : Component_Name: ddr3_kc705
MIG: 15:05:23 : Moving ddr3_kc705.veo ...
MIG: 15:05:23 : Moving ddr3_kc705 ...
MIG: 15:05:23 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 15:05:24 : Running synthesis.xit
MIG: 15:05:24 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:24 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 15:05:24 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:24 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 15:05:24 : vivado_mode: xpg_pa
MIG: 15:05:24 : HDL Language: Verilog
MIG: 15:05:24 : compInfo: false
MIG: 15:05:24 : Vivado Options xc7k325t ffg900 -2
MIG: 15:05:24 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:05:24 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 15:05:33 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 15:05:33 : Component_Name: ddr3_kc705
MIG: 15:05:33 : Moving ddr3_kc705.veo ...
MIG: 15:05:33 : Moving ddr3_kc705 ...
MIG: 15:05:33 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 15:05:33 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 15:05:33 : Running vlog_synth_rpr.xit
MIG: 15:05:33 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 15:05:33 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:05:33 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:33 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 15:05:33 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:33 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 15:05:33 : vivado_mode: xpg_pa
MIG: 15:05:33 : HDL Language: Verilog
MIG: 15:05:33 : compInfo: false
MIG: 15:05:33 : Vivado Options xc7k325t ffg900 -2
MIG: 15:05:33 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:05:33 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 15:05:41 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 15:05:41 : Component_Name: ddr3_kc705
MIG: 15:05:41 : Moving ddr3_kc705.veo ...
MIG: 15:05:41 : Moving ddr3_kc705 ...
MIG: 15:05:41 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 15:05:41 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 15:05:41 : Running implementation.xit
MIG: 15:05:41 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 15:05:41 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:05:41 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:41 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 15:05:41 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:41 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 15:05:41 : vivado_mode: xpg_pa
MIG: 15:05:41 : HDL Language: Verilog
MIG: 15:05:41 : compInfo: false
MIG: 15:05:41 : Vivado Options xc7k325t ffg900 -2
MIG: 15:05:41 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:05:41 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 15:05:50 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 15:05:50 : Component_Name: ddr3_kc705
MIG: 15:05:50 : Moving ddr3_kc705.veo ...
MIG: 15:05:50 : Moving ddr3_kc705 ...
MIG: 15:05:50 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 15:05:50 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 15:05:50 : Running vlog_synth_rpr.xit
MIG: 15:05:50 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 15:05:50 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:05:50 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:50 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 15:05:50 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:50 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 15:05:50 : vivado_mode: xpg_pa
MIG: 15:05:50 : HDL Language: Verilog
MIG: 15:05:50 : compInfo: false
MIG: 15:05:50 : Vivado Options xc7k325t ffg900 -2
MIG: 15:05:50 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:05:50 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 15:05:59 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 15:05:59 : Component_Name: ddr3_kc705
MIG: 15:05:59 : Moving ddr3_kc705.veo ...
MIG: 15:05:59 : Moving ddr3_kc705 ...
MIG: 15:05:59 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 15:05:59 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 15:05:59 : Running simulation.xit
MIG: 15:05:59 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 15:05:59 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:05:59 : ################# RUNNING MIG BATCH ###################
MIG: 15:05:59 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 15:05:59 : synp_flow:  -- synthesis_mode: Other
MIG: 15:05:59 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 15:05:59 : vivado_mode: xpg_pa
MIG: 15:05:59 : HDL Language: Verilog
MIG: 15:05:59 : compInfo: false
MIG: 15:05:59 : Vivado Options xc7k325t ffg900 -2
MIG: 15:05:59 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:05:59 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 15:06:08 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 15:06:08 : Component_Name: ddr3_kc705
MIG: 15:06:08 : Moving ddr3_kc705.veo ...
MIG: 15:06:08 : Moving ddr3_kc705 ...
MIG: 15:06:08 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 15:06:08 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.vhd ..
MIG: 15:06:08 : Running vlog_sim_rpr.xit
MIG: 15:06:08 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 15:06:08 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:06:08 : ################# RUNNING MIG BATCH ###################
MIG: 15:06:08 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 15:06:08 : synp_flow:  -- synthesis_mode: Other
MIG: 15:06:08 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 15:06:08 : vivado_mode: xpg_pa
MIG: 15:06:08 : HDL Language: Verilog
MIG: 15:06:08 : compInfo: false
MIG: 15:06:08 : Vivado Options xc7k325t ffg900 -2
MIG: 15:06:08 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:06:08 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 15:06:17 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 15:06:17 : Component_Name: ddr3_kc705
MIG: 15:06:17 : Moving ddr3_kc705.veo ...
MIG: 15:06:17 : Moving ddr3_kc705 ...
MIG: 15:06:17 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 15:06:17 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 15:06:17 : Running vlog_sim_rpr.xit
MIG: 15:06:17 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 15:06:17 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:06:17 : ################# RUNNING MIG BATCH ###################
MIG: 15:06:17 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 15:06:17 : synp_flow:  -- synthesis_mode: Other
MIG: 15:06:17 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 15:06:17 : vivado_mode: xpg_pa
MIG: 15:06:17 : HDL Language: Verilog
MIG: 15:06:17 : compInfo: false
MIG: 15:06:17 : Vivado Options xc7k325t ffg900 -2
MIG: 15:06:17 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:06:17 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 15:06:25 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 15:06:25 : Component_Name: ddr3_kc705
MIG: 15:06:25 : Moving ddr3_kc705.veo ...
MIG: 15:06:25 : Moving ddr3_kc705 ...
MIG: 15:06:25 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 15:06:25 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 15:06:26 : Running implementation.xit
MIG: 15:06:26 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 15:06:26 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 15:06:26 : ################# RUNNING MIG BATCH ###################
MIG: 15:06:26 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705
MIG: 15:06:26 : synp_flow:  -- synthesis_mode: Other
MIG: 15:06:26 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/_tmp/
MIG: 15:06:26 : vivado_mode: xpg_pa
MIG: 15:06:26 : HDL Language: Verilog
MIG: 15:06:26 : compInfo: false
MIG: 15:06:26 : Vivado Options xc7k325t ffg900 -2
MIG: 15:06:26 : 1: xc7k325t 2: ffg900 3: -2
MIG: 15:06:26 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/xil_txt.out ... 
MIG: 15:06:35 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/mig_a.prj
MIG: 15:06:35 : Component_Name: ddr3_kc705
MIG: 15:06:35 : Moving ddr3_kc705.veo ...
MIG: 15:06:35 : Moving ddr3_kc705 ...
MIG: 15:06:35 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 15:06:35 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test/axi_jtag_debugger_example/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 20:39:51 : xml_input_file: mig_a.prj
MIG: 20:39:51 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 20:39:51 : xml_input_file: mig_a.prj
MIG: 20:39:51 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 20:39:52 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 20:39:52 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 20:39:52 : ################# RUNNING MIG BATCH ###################
MIG: 20:39:52 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 20:39:52 : synp_flow:  -- synthesis_mode: Other
MIG: 20:39:52 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 20:39:52 : vivado_mode: xpg_pa
MIG: 20:39:52 : HDL Language: Verilog
MIG: 20:39:52 : compInfo: false
MIG: 20:39:52 : Vivado Options xc7k325t ffg900 -2
MIG: 20:39:52 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:39:52 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 20:40:01 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 20:40:01 : Component_Name: ddr3_kc705
MIG: 20:40:01 : Moving ddr3_kc705.veo ...
MIG: 20:40:01 : Moving ddr3_kc705 ...
MIG: 20:40:01 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 20:40:01 : Running synthesis.xit
MIG: 20:40:01 : ################# RUNNING MIG BATCH ###################
MIG: 20:40:01 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 20:40:01 : synp_flow:  -- synthesis_mode: Other
MIG: 20:40:01 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 20:40:01 : vivado_mode: xpg_pa
MIG: 20:40:01 : HDL Language: Verilog
MIG: 20:40:01 : compInfo: false
MIG: 20:40:01 : Vivado Options xc7k325t ffg900 -2
MIG: 20:40:01 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:40:01 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 20:40:10 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 20:40:10 : Component_Name: ddr3_kc705
MIG: 20:40:10 : Moving ddr3_kc705.veo ...
MIG: 20:40:10 : Moving ddr3_kc705 ...
MIG: 20:40:10 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 20:40:10 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 20:40:10 : Running vlog_synth_rpr.xit
MIG: 20:40:10 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 20:40:10 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 20:40:10 : ################# RUNNING MIG BATCH ###################
MIG: 20:40:10 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 20:40:10 : synp_flow:  -- synthesis_mode: Other
MIG: 20:40:10 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 20:40:10 : vivado_mode: xpg_pa
MIG: 20:40:10 : HDL Language: Verilog
MIG: 20:40:10 : compInfo: false
MIG: 20:40:10 : Vivado Options xc7k325t ffg900 -2
MIG: 20:40:10 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:40:10 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 20:40:19 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 20:40:19 : Component_Name: ddr3_kc705
MIG: 20:40:19 : Moving ddr3_kc705.veo ...
MIG: 20:40:19 : Moving ddr3_kc705 ...
MIG: 20:40:19 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 20:40:19 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 20:40:19 : Running implementation.xit
MIG: 20:40:19 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 20:40:19 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 20:40:19 : ################# RUNNING MIG BATCH ###################
MIG: 20:40:19 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 20:40:19 : synp_flow:  -- synthesis_mode: Other
MIG: 20:40:19 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 20:40:19 : vivado_mode: xpg_pa
MIG: 20:40:19 : HDL Language: Verilog
MIG: 20:40:19 : compInfo: false
MIG: 20:40:19 : Vivado Options xc7k325t ffg900 -2
MIG: 20:40:19 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:40:19 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 20:40:27 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 20:40:27 : Component_Name: ddr3_kc705
MIG: 20:40:27 : Moving ddr3_kc705.veo ...
MIG: 20:40:27 : Moving ddr3_kc705 ...
MIG: 20:40:27 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 20:40:27 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 20:40:27 : Running vlog_synth_rpr.xit
MIG: 20:40:27 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 20:40:27 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 20:40:27 : ################# RUNNING MIG BATCH ###################
MIG: 20:40:27 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 20:40:27 : synp_flow:  -- synthesis_mode: Other
MIG: 20:40:27 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 20:40:27 : vivado_mode: xpg_pa
MIG: 20:40:27 : HDL Language: Verilog
MIG: 20:40:27 : compInfo: false
MIG: 20:40:27 : Vivado Options xc7k325t ffg900 -2
MIG: 20:40:27 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:40:27 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 20:40:36 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 20:40:36 : Component_Name: ddr3_kc705
MIG: 20:40:36 : Moving ddr3_kc705.veo ...
MIG: 20:40:36 : Moving ddr3_kc705 ...
MIG: 20:40:36 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 20:40:36 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 20:40:37 : Running simulation.xit
MIG: 20:40:37 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 20:40:37 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 20:40:37 : ################# RUNNING MIG BATCH ###################
MIG: 20:40:37 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 20:40:37 : synp_flow:  -- synthesis_mode: Other
MIG: 20:40:37 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 20:40:37 : vivado_mode: xpg_pa
MIG: 20:40:37 : HDL Language: Verilog
MIG: 20:40:37 : compInfo: false
MIG: 20:40:37 : Vivado Options xc7k325t ffg900 -2
MIG: 20:40:37 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:40:37 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 20:40:45 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 20:40:45 : Component_Name: ddr3_kc705
MIG: 20:40:45 : Moving ddr3_kc705.veo ...
MIG: 20:40:45 : Moving ddr3_kc705 ...
MIG: 20:40:45 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 20:40:45 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.vhd ..
MIG: 20:40:45 : Running vlog_sim_rpr.xit
MIG: 20:40:45 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 20:40:45 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 20:40:45 : ################# RUNNING MIG BATCH ###################
MIG: 20:40:45 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 20:40:45 : synp_flow:  -- synthesis_mode: Other
MIG: 20:40:45 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 20:40:45 : vivado_mode: xpg_pa
MIG: 20:40:45 : HDL Language: Verilog
MIG: 20:40:45 : compInfo: false
MIG: 20:40:45 : Vivado Options xc7k325t ffg900 -2
MIG: 20:40:45 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:40:45 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 20:40:54 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 20:40:54 : Component_Name: ddr3_kc705
MIG: 20:40:54 : Moving ddr3_kc705.veo ...
MIG: 20:40:54 : Moving ddr3_kc705 ...
MIG: 20:40:54 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 20:40:54 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 20:40:54 : Running vlog_sim_rpr.xit
MIG: 20:40:54 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 20:40:54 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 20:40:54 : ################# RUNNING MIG BATCH ###################
MIG: 20:40:54 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 20:40:54 : synp_flow:  -- synthesis_mode: Other
MIG: 20:40:54 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 20:40:54 : vivado_mode: xpg_pa
MIG: 20:40:54 : HDL Language: Verilog
MIG: 20:40:54 : compInfo: false
MIG: 20:40:54 : Vivado Options xc7k325t ffg900 -2
MIG: 20:40:54 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:40:54 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 20:41:03 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 20:41:03 : Component_Name: ddr3_kc705
MIG: 20:41:03 : Moving ddr3_kc705.veo ...
MIG: 20:41:03 : Moving ddr3_kc705 ...
MIG: 20:41:03 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 20:41:03 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 20:41:03 : Running implementation.xit
MIG: 20:41:03 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 20:41:03 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 20:41:03 : ################# RUNNING MIG BATCH ###################
MIG: 20:41:03 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 20:41:03 : synp_flow:  -- synthesis_mode: Other
MIG: 20:41:03 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 20:41:03 : vivado_mode: xpg_pa
MIG: 20:41:03 : HDL Language: Verilog
MIG: 20:41:03 : compInfo: false
MIG: 20:41:03 : Vivado Options xc7k325t ffg900 -2
MIG: 20:41:03 : 1: xc7k325t 2: ffg900 3: -2
MIG: 20:41:03 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 20:41:12 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 20:41:12 : Component_Name: ddr3_kc705
MIG: 20:41:12 : Moving ddr3_kc705.veo ...
MIG: 20:41:12 : Moving ddr3_kc705 ...
MIG: 20:41:12 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 20:41:12 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 21:51:07 : xml_input_file: mig_a.prj
MIG: 21:51:08 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 21:51:08 : xml_input_file: mig_a.prj
MIG: 21:51:08 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 21:51:08 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 21:51:08 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:51:08 : ################# RUNNING MIG BATCH ###################
MIG: 21:51:08 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 21:51:08 : synp_flow:  -- synthesis_mode: Other
MIG: 21:51:08 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 21:51:08 : vivado_mode: xpg_pa
MIG: 21:51:08 : HDL Language: Verilog
MIG: 21:51:08 : compInfo: false
MIG: 21:51:08 : Vivado Options xc7k325t ffg900 -2
MIG: 21:51:08 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:51:08 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 21:51:17 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 21:51:17 : Component_Name: ddr3_kc705
MIG: 21:51:17 : Moving ddr3_kc705.veo ...
MIG: 21:51:17 : Moving ddr3_kc705 ...
MIG: 21:51:17 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 21:51:18 : Running synthesis.xit
MIG: 21:51:18 : ################# RUNNING MIG BATCH ###################
MIG: 21:51:18 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 21:51:18 : synp_flow:  -- synthesis_mode: Other
MIG: 21:51:18 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 21:51:18 : vivado_mode: xpg_pa
MIG: 21:51:18 : HDL Language: Verilog
MIG: 21:51:18 : compInfo: false
MIG: 21:51:18 : Vivado Options xc7k325t ffg900 -2
MIG: 21:51:18 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:51:18 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 21:51:27 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 21:51:27 : Component_Name: ddr3_kc705
MIG: 21:51:27 : Moving ddr3_kc705.veo ...
MIG: 21:51:27 : Moving ddr3_kc705 ...
MIG: 21:51:27 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 21:51:27 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 21:51:27 : Running vlog_synth_rpr.xit
MIG: 21:51:27 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 21:51:27 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:51:27 : ################# RUNNING MIG BATCH ###################
MIG: 21:51:27 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 21:51:27 : synp_flow:  -- synthesis_mode: Other
MIG: 21:51:27 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 21:51:27 : vivado_mode: xpg_pa
MIG: 21:51:27 : HDL Language: Verilog
MIG: 21:51:27 : compInfo: false
MIG: 21:51:27 : Vivado Options xc7k325t ffg900 -2
MIG: 21:51:27 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:51:27 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 21:51:35 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 21:51:35 : Component_Name: ddr3_kc705
MIG: 21:51:35 : Moving ddr3_kc705.veo ...
MIG: 21:51:35 : Moving ddr3_kc705 ...
MIG: 21:51:35 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 21:51:35 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 21:51:36 : Running implementation.xit
MIG: 21:51:36 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 21:51:36 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:51:36 : ################# RUNNING MIG BATCH ###################
MIG: 21:51:36 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 21:51:36 : synp_flow:  -- synthesis_mode: Other
MIG: 21:51:36 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 21:51:36 : vivado_mode: xpg_pa
MIG: 21:51:36 : HDL Language: Verilog
MIG: 21:51:36 : compInfo: false
MIG: 21:51:36 : Vivado Options xc7k325t ffg900 -2
MIG: 21:51:36 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:51:36 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 21:51:44 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 21:51:44 : Component_Name: ddr3_kc705
MIG: 21:51:44 : Moving ddr3_kc705.veo ...
MIG: 21:51:44 : Moving ddr3_kc705 ...
MIG: 21:51:44 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 21:51:44 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 21:51:44 : Running vlog_synth_rpr.xit
MIG: 21:51:44 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 21:51:44 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:51:44 : ################# RUNNING MIG BATCH ###################
MIG: 21:51:44 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 21:51:44 : synp_flow:  -- synthesis_mode: Other
MIG: 21:51:44 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 21:51:44 : vivado_mode: xpg_pa
MIG: 21:51:44 : HDL Language: Verilog
MIG: 21:51:44 : compInfo: false
MIG: 21:51:44 : Vivado Options xc7k325t ffg900 -2
MIG: 21:51:44 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:51:44 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 21:51:53 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 21:51:53 : Component_Name: ddr3_kc705
MIG: 21:51:53 : Moving ddr3_kc705.veo ...
MIG: 21:51:53 : Moving ddr3_kc705 ...
MIG: 21:51:53 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 21:51:53 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 21:51:54 : Running simulation.xit
MIG: 21:51:54 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 21:51:54 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:51:54 : ################# RUNNING MIG BATCH ###################
MIG: 21:51:54 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 21:51:54 : synp_flow:  -- synthesis_mode: Other
MIG: 21:51:54 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 21:51:54 : vivado_mode: xpg_pa
MIG: 21:51:54 : HDL Language: Verilog
MIG: 21:51:54 : compInfo: false
MIG: 21:51:54 : Vivado Options xc7k325t ffg900 -2
MIG: 21:51:54 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:51:54 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 21:52:03 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 21:52:03 : Component_Name: ddr3_kc705
MIG: 21:52:03 : Moving ddr3_kc705.veo ...
MIG: 21:52:03 : Moving ddr3_kc705 ...
MIG: 21:52:03 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 21:52:03 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.vhd ..
MIG: 21:52:03 : Running vlog_sim_rpr.xit
MIG: 21:52:03 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 21:52:03 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:52:03 : ################# RUNNING MIG BATCH ###################
MIG: 21:52:03 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 21:52:03 : synp_flow:  -- synthesis_mode: Other
MIG: 21:52:03 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 21:52:03 : vivado_mode: xpg_pa
MIG: 21:52:03 : HDL Language: Verilog
MIG: 21:52:03 : compInfo: false
MIG: 21:52:03 : Vivado Options xc7k325t ffg900 -2
MIG: 21:52:03 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:52:03 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 21:52:12 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 21:52:12 : Component_Name: ddr3_kc705
MIG: 21:52:12 : Moving ddr3_kc705.veo ...
MIG: 21:52:12 : Moving ddr3_kc705 ...
MIG: 21:52:12 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 21:52:12 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 21:52:12 : Running vlog_sim_rpr.xit
MIG: 21:52:12 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 21:52:12 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:52:12 : ################# RUNNING MIG BATCH ###################
MIG: 21:52:12 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 21:52:12 : synp_flow:  -- synthesis_mode: Other
MIG: 21:52:12 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 21:52:12 : vivado_mode: xpg_pa
MIG: 21:52:12 : HDL Language: Verilog
MIG: 21:52:12 : compInfo: false
MIG: 21:52:12 : Vivado Options xc7k325t ffg900 -2
MIG: 21:52:12 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:52:12 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 21:52:21 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 21:52:21 : Component_Name: ddr3_kc705
MIG: 21:52:21 : Moving ddr3_kc705.veo ...
MIG: 21:52:21 : Moving ddr3_kc705 ...
MIG: 21:52:21 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 21:52:21 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 21:52:21 : Running implementation.xit
MIG: 21:52:21 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 21:52:21 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 21:52:21 : ################# RUNNING MIG BATCH ###################
MIG: 21:52:21 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 21:52:21 : synp_flow:  -- synthesis_mode: Other
MIG: 21:52:21 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 21:52:21 : vivado_mode: xpg_pa
MIG: 21:52:21 : HDL Language: Verilog
MIG: 21:52:21 : compInfo: false
MIG: 21:52:21 : Vivado Options xc7k325t ffg900 -2
MIG: 21:52:21 : 1: xc7k325t 2: ffg900 3: -2
MIG: 21:52:21 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 21:52:30 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 21:52:30 : Component_Name: ddr3_kc705
MIG: 21:52:30 : Moving ddr3_kc705.veo ...
MIG: 21:52:30 : Moving ddr3_kc705 ...
MIG: 21:52:30 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 21:52:30 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 22:06:54 : xml_input_file: mig_a.prj
MIG: 22:06:54 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 22:06:54 : xml_input_file: mig_a.prj
MIG: 22:06:54 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 22:06:55 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 22:06:55 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:06:55 : ################# RUNNING MIG BATCH ###################
MIG: 22:06:55 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 22:06:55 : synp_flow:  -- synthesis_mode: Other
MIG: 22:06:55 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 22:06:55 : vivado_mode: xpg_pa
MIG: 22:06:55 : HDL Language: Verilog
MIG: 22:06:55 : compInfo: false
MIG: 22:06:55 : Vivado Options xc7k325t ffg900 -2
MIG: 22:06:55 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:06:55 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 22:07:04 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 22:07:04 : Component_Name: ddr3_kc705
MIG: 22:07:04 : Moving ddr3_kc705.veo ...
MIG: 22:07:04 : Moving ddr3_kc705 ...
MIG: 22:07:04 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 22:07:05 : Running synthesis.xit
MIG: 22:07:05 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:05 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 22:07:05 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:05 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 22:07:05 : vivado_mode: xpg_pa
MIG: 22:07:05 : HDL Language: Verilog
MIG: 22:07:05 : compInfo: false
MIG: 22:07:05 : Vivado Options xc7k325t ffg900 -2
MIG: 22:07:05 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:07:05 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 22:07:14 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 22:07:14 : Component_Name: ddr3_kc705
MIG: 22:07:14 : Moving ddr3_kc705.veo ...
MIG: 22:07:14 : Moving ddr3_kc705 ...
MIG: 22:07:14 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 22:07:14 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 22:07:14 : Running vlog_synth_rpr.xit
MIG: 22:07:14 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 22:07:14 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:07:14 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:14 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 22:07:14 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:14 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 22:07:14 : vivado_mode: xpg_pa
MIG: 22:07:14 : HDL Language: Verilog
MIG: 22:07:14 : compInfo: false
MIG: 22:07:14 : Vivado Options xc7k325t ffg900 -2
MIG: 22:07:14 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:07:14 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 22:07:23 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 22:07:23 : Component_Name: ddr3_kc705
MIG: 22:07:23 : Moving ddr3_kc705.veo ...
MIG: 22:07:23 : Moving ddr3_kc705 ...
MIG: 22:07:23 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 22:07:23 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 22:07:23 : Running implementation.xit
MIG: 22:07:23 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 22:07:23 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:07:23 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:23 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 22:07:23 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:23 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 22:07:23 : vivado_mode: xpg_pa
MIG: 22:07:23 : HDL Language: Verilog
MIG: 22:07:23 : compInfo: false
MIG: 22:07:23 : Vivado Options xc7k325t ffg900 -2
MIG: 22:07:23 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:07:23 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 22:07:32 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 22:07:32 : Component_Name: ddr3_kc705
MIG: 22:07:32 : Moving ddr3_kc705.veo ...
MIG: 22:07:32 : Moving ddr3_kc705 ...
MIG: 22:07:32 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 22:07:32 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 22:07:32 : Running vlog_synth_rpr.xit
MIG: 22:07:32 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 22:07:32 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:07:32 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:32 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 22:07:32 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:32 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 22:07:32 : vivado_mode: xpg_pa
MIG: 22:07:32 : HDL Language: Verilog
MIG: 22:07:32 : compInfo: false
MIG: 22:07:32 : Vivado Options xc7k325t ffg900 -2
MIG: 22:07:32 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:07:32 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 22:07:41 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 22:07:41 : Component_Name: ddr3_kc705
MIG: 22:07:41 : Moving ddr3_kc705.veo ...
MIG: 22:07:41 : Moving ddr3_kc705 ...
MIG: 22:07:41 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 22:07:41 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 22:07:42 : Running simulation.xit
MIG: 22:07:42 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 22:07:42 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:07:42 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:42 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 22:07:42 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:42 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 22:07:42 : vivado_mode: xpg_pa
MIG: 22:07:42 : HDL Language: Verilog
MIG: 22:07:42 : compInfo: false
MIG: 22:07:42 : Vivado Options xc7k325t ffg900 -2
MIG: 22:07:42 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:07:42 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 22:07:51 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 22:07:51 : Component_Name: ddr3_kc705
MIG: 22:07:51 : Moving ddr3_kc705.veo ...
MIG: 22:07:51 : Moving ddr3_kc705 ...
MIG: 22:07:51 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 22:07:51 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.vhd ..
MIG: 22:07:51 : Running vlog_sim_rpr.xit
MIG: 22:07:51 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 22:07:51 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:07:51 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:51 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 22:07:51 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:51 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 22:07:51 : vivado_mode: xpg_pa
MIG: 22:07:51 : HDL Language: Verilog
MIG: 22:07:51 : compInfo: false
MIG: 22:07:51 : Vivado Options xc7k325t ffg900 -2
MIG: 22:07:51 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:07:51 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 22:08:00 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 22:08:00 : Component_Name: ddr3_kc705
MIG: 22:08:00 : Moving ddr3_kc705.veo ...
MIG: 22:08:00 : Moving ddr3_kc705 ...
MIG: 22:08:00 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 22:08:00 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 22:08:00 : Running vlog_sim_rpr.xit
MIG: 22:08:00 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 22:08:00 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:08:00 : ################# RUNNING MIG BATCH ###################
MIG: 22:08:00 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 22:08:00 : synp_flow:  -- synthesis_mode: Other
MIG: 22:08:00 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 22:08:00 : vivado_mode: xpg_pa
MIG: 22:08:00 : HDL Language: Verilog
MIG: 22:08:00 : compInfo: false
MIG: 22:08:00 : Vivado Options xc7k325t ffg900 -2
MIG: 22:08:00 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:08:00 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 22:08:09 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 22:08:09 : Component_Name: ddr3_kc705
MIG: 22:08:09 : Moving ddr3_kc705.veo ...
MIG: 22:08:09 : Moving ddr3_kc705 ...
MIG: 22:08:09 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 22:08:09 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 22:08:10 : Running implementation.xit
MIG: 22:08:10 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 22:08:10 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 22:08:10 : ################# RUNNING MIG BATCH ###################
MIG: 22:08:10 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 22:08:10 : synp_flow:  -- synthesis_mode: Other
MIG: 22:08:10 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 22:08:10 : vivado_mode: xpg_pa
MIG: 22:08:10 : HDL Language: Verilog
MIG: 22:08:10 : compInfo: false
MIG: 22:08:10 : Vivado Options xc7k325t ffg900 -2
MIG: 22:08:10 : 1: xc7k325t 2: ffg900 3: -2
MIG: 22:08:10 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 22:08:19 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 22:08:19 : Component_Name: ddr3_kc705
MIG: 22:08:19 : Moving ddr3_kc705.veo ...
MIG: 22:08:19 : Moving ddr3_kc705 ...
MIG: 22:08:19 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 22:08:19 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 09:18:05 : xml_input_file: mig_a.prj
MIG: 09:18:05 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 09:18:05 : xml_input_file: mig_a.prj
MIG: 09:18:05 : abs: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 09:18:06 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 09:18:06 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 09:18:06 : ################# RUNNING MIG BATCH ###################
MIG: 09:18:06 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 09:18:06 : synp_flow:  -- synthesis_mode: Other
MIG: 09:18:06 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 09:18:06 : vivado_mode: xpg_pa
MIG: 09:18:06 : HDL Language: Verilog
MIG: 09:18:06 : compInfo: false
MIG: 09:18:06 : Vivado Options xc7k325t ffg900 -2
MIG: 09:18:06 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:18:06 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 09:18:14 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 09:18:14 : Component_Name: ddr3_kc705
MIG: 09:18:14 : Moving ddr3_kc705.veo ...
MIG: 09:18:14 : Moving ddr3_kc705 ...
MIG: 09:18:14 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 09:18:15 : Running synthesis.xit
MIG: 09:18:15 : ################# RUNNING MIG BATCH ###################
MIG: 09:18:15 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 09:18:15 : synp_flow:  -- synthesis_mode: Other
MIG: 09:18:15 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 09:18:15 : vivado_mode: xpg_pa
MIG: 09:18:15 : HDL Language: Verilog
MIG: 09:18:15 : compInfo: false
MIG: 09:18:15 : Vivado Options xc7k325t ffg900 -2
MIG: 09:18:15 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:18:15 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 09:18:24 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 09:18:24 : Component_Name: ddr3_kc705
MIG: 09:18:24 : Moving ddr3_kc705.veo ...
MIG: 09:18:24 : Moving ddr3_kc705 ...
MIG: 09:18:24 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 09:18:24 : Added 85  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 09:18:24 : Running vlog_synth_rpr.xit
MIG: 09:18:24 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 09:18:24 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 09:18:24 : ################# RUNNING MIG BATCH ###################
MIG: 09:18:24 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 09:18:24 : synp_flow:  -- synthesis_mode: Other
MIG: 09:18:24 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 09:18:24 : vivado_mode: xpg_pa
MIG: 09:18:24 : HDL Language: Verilog
MIG: 09:18:24 : compInfo: false
MIG: 09:18:24 : Vivado Options xc7k325t ffg900 -2
MIG: 09:18:24 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:18:24 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 09:18:32 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 09:18:32 : Component_Name: ddr3_kc705
MIG: 09:18:32 : Moving ddr3_kc705.veo ...
MIG: 09:18:32 : Moving ddr3_kc705 ...
MIG: 09:18:32 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 09:18:32 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 09:18:32 : Running implementation.xit
MIG: 09:18:33 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 09:18:33 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 09:18:33 : ################# RUNNING MIG BATCH ###################
MIG: 09:18:33 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 09:18:33 : synp_flow:  -- synthesis_mode: Other
MIG: 09:18:33 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 09:18:33 : vivado_mode: xpg_pa
MIG: 09:18:33 : HDL Language: Verilog
MIG: 09:18:33 : compInfo: false
MIG: 09:18:33 : Vivado Options xc7k325t ffg900 -2
MIG: 09:18:33 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:18:33 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 09:18:41 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 09:18:41 : Component_Name: ddr3_kc705
MIG: 09:18:41 : Moving ddr3_kc705.veo ...
MIG: 09:18:41 : Moving ddr3_kc705 ...
MIG: 09:18:41 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 09:18:41 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 09:18:41 : Running vlog_synth_rpr.xit
MIG: 09:18:41 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 09:18:41 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 09:18:41 : ################# RUNNING MIG BATCH ###################
MIG: 09:18:41 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 09:18:41 : synp_flow:  -- synthesis_mode: Other
MIG: 09:18:41 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 09:18:41 : vivado_mode: xpg_pa
MIG: 09:18:41 : HDL Language: Verilog
MIG: 09:18:41 : compInfo: false
MIG: 09:18:41 : Vivado Options xc7k325t ffg900 -2
MIG: 09:18:41 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:18:41 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 09:18:50 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 09:18:50 : Component_Name: ddr3_kc705
MIG: 09:18:50 : Moving ddr3_kc705.veo ...
MIG: 09:18:50 : Moving ddr3_kc705 ...
MIG: 09:18:50 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 09:18:50 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 09:18:51 : Running simulation.xit
MIG: 09:18:51 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 09:18:51 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 09:18:51 : ################# RUNNING MIG BATCH ###################
MIG: 09:18:51 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 09:18:51 : synp_flow:  -- synthesis_mode: Other
MIG: 09:18:51 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 09:18:51 : vivado_mode: xpg_pa
MIG: 09:18:51 : HDL Language: Verilog
MIG: 09:18:51 : compInfo: false
MIG: 09:18:51 : Vivado Options xc7k325t ffg900 -2
MIG: 09:18:51 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:18:51 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 09:18:59 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 09:18:59 : Component_Name: ddr3_kc705
MIG: 09:18:59 : Moving ddr3_kc705.veo ...
MIG: 09:18:59 : Moving ddr3_kc705 ...
MIG: 09:18:59 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 09:18:59 : Added 89  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.v /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.vhd ..
MIG: 09:18:59 : Running vlog_sim_rpr.xit
MIG: 09:18:59 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 09:18:59 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 09:18:59 : ################# RUNNING MIG BATCH ###################
MIG: 09:18:59 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 09:18:59 : synp_flow:  -- synthesis_mode: Other
MIG: 09:18:59 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 09:18:59 : vivado_mode: xpg_pa
MIG: 09:18:59 : HDL Language: Verilog
MIG: 09:18:59 : compInfo: false
MIG: 09:18:59 : Vivado Options xc7k325t ffg900 -2
MIG: 09:18:59 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:18:59 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 09:19:08 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 09:19:08 : Component_Name: ddr3_kc705
MIG: 09:19:08 : Moving ddr3_kc705.veo ...
MIG: 09:19:08 : Moving ddr3_kc705 ...
MIG: 09:19:08 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 09:19:08 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 09:19:08 : Running vlog_sim_rpr.xit
MIG: 09:19:08 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 09:19:08 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 09:19:08 : ################# RUNNING MIG BATCH ###################
MIG: 09:19:08 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 09:19:08 : synp_flow:  -- synthesis_mode: Other
MIG: 09:19:08 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 09:19:08 : vivado_mode: xpg_pa
MIG: 09:19:08 : HDL Language: Verilog
MIG: 09:19:08 : compInfo: false
MIG: 09:19:08 : Vivado Options xc7k325t ffg900 -2
MIG: 09:19:08 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:19:08 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 09:19:17 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 09:19:17 : Component_Name: ddr3_kc705
MIG: 09:19:17 : Moving ddr3_kc705.veo ...
MIG: 09:19:17 : Moving ddr3_kc705 ...
MIG: 09:19:17 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 09:19:17 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_sim.v ..
MIG: 09:19:17 : Running implementation.xit
MIG: 09:19:17 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 09:19:17 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 09:19:17 : ################# RUNNING MIG BATCH ###################
MIG: 09:19:17 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.3/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705
MIG: 09:19:17 : synp_flow:  -- synthesis_mode: Other
MIG: 09:19:17 : outputDirectory: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/_tmp/
MIG: 09:19:17 : vivado_mode: xpg_pa
MIG: 09:19:17 : HDL Language: Verilog
MIG: 09:19:17 : compInfo: false
MIG: 09:19:17 : Vivado Options xc7k325t ffg900 -2
MIG: 09:19:17 : 1: xc7k325t 2: ffg900 3: -2
MIG: 09:19:17 : Running /home/applications/Xilinx/Vivado/2013.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/xil_txt.out ... 
MIG: 09:19:26 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/mig_a.prj
MIG: 09:19:26 : Component_Name: ddr3_kc705
MIG: 09:19:26 : Moving ddr3_kc705.veo ...
MIG: 09:19:26 : Moving ddr3_kc705 ...
MIG: 09:19:26 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 09:19:26 : Added 1  files from /home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 16:06:08 : xml_input_file: mig_a.prj
MIG: 16:06:08 : Absolute path of xml_input_file: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/mig_a.prj
MIG: 16:06:08 : xml_input_file: mig_a.prj
MIG: 16:06:08 : Absolute path of xml_input_file: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/mig_a.prj
MIG: 16:06:08 : In updateAllModelParams
MIG: 16:06:08 : ################# RUNNING MIG BATCH ###################
MIG: 16:06:08 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705
MIG: 16:06:08 : synp_flow:  -- synthesis_mode: Other
MIG: 16:06:08 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/_tmp/
MIG: 16:06:08 : vivado_mode: xpg_pa
MIG: 16:06:08 :  locked false  
MIG: 16:06:08 : HDL Language: Verilog
MIG: 16:06:08 : compInfo: true
MIG: 16:06:08 : Vivado Options xc7k325t ffg900 -2
MIG: 16:06:08 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:06:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:06:08 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:06:08 : I am in catch area
MIG: 16:06:08 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:06:20 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/mig_a.prj
MIG: 16:06:20 : Component_Name: ddr3_kc705
MIG: 16:06:20 : Moving ddr3_kc705.veo ...
MIG: 16:06:20 : Moving ddr3_kc705 ...
MIG: 16:06:20 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:06:20 : XGUI hdlLanguage: Verilog
MIG: 16:06:20 : xgui vivado_mode: xpg_pa
MIG: 16:06:20 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:06:20 : Reading /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_mig.v ...
MIG: 16:06:21 : 1
MIG: 16:06:21 : Inside fn mem: DDR3
MIG: 16:06:21 : QDRII+ Inside fn ui: 200000000
MIG: 16:06:21 : 
MIG: 16:06:21 : 1
MIG: 16:06:21 : 200000000
MIG: 16:06:21 : 
MIG: 16:06:21 :  polarity_value: 1
MIG: 16:06:21 : 
MIG: 16:06:21 : 
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:06:21 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:06:21 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:06:21 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:06:21 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:06:21 : 8
MIG: 16:06:21 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:06:21 : 64
MIG: 16:06:21 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:06:21 : 8
MIG: 16:06:21 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:06:21 : 3
MIG: 16:06:21 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:06:21 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: ECC ==> OFF
MIG: 16:06:21 : 64
MIG: 16:06:21 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:06:21 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:06:21 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:06:21 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:06:21 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:06:21 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:06:21 : 28
MIG: 16:06:21 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:06:21 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:06:21 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:06:21 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:06:21 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:06:21 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:06:21 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:06:21 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:06:21 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:06:21 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:06:21 :  Invalid Param: DDR3_CL ==> 11
MIG: 16:06:21 :  Invalid Param: DDR3_CWL ==> 8
MIG: 16:06:21 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:06:21 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:06:21 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:06:21 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:06:21 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:06:21 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:06:21 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:06:21 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:06:21 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:06:21 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:06:21 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:06:21 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:06:21 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:06:21 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:06:21 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:06:21 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:06:21 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:06:21 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:06:21 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:06:21 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:06:21 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:06:21 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:06:21 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:06:21 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:06:21 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:06:21 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:06:21 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:06:21 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:06:21 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:06:21 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:06:21 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 16:06:21 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:06:21 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:06:21 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:06:21 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:06:21 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:06:21 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:06:21 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:06:21 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:06:21 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:06:21 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 16:06:21 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:06:21 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:06:21 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 16:06:21 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 16:06:21 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 16:06:21 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:06:21 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:06:21 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 16:06:21 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 16:06:21 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:06:21 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 16:06:21 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 16:06:21 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 16:06:21 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 16:06:21 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 16:06:21 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 16:06:21 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 16:06:21 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 16:06:21 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 16:06:21 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 16:06:21 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 16:06:21 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:21 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:21 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:21 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:21 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:21 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:21 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:21 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:21 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:21 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:06:21 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 16:06:21 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:06:21 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:06:21 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:06:21 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:06:21 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:06:21 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:06:21 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:06:21 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:06:21 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:06:21 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:06:21 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:06:21 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:06:21 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:06:21 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:06:21 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:06:21 :  Invalid Param: DDR3_IODELAY_GRP ==> "DDR3_KC705_IODELAY_MIG"
MIG: 16:06:21 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:06:21 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:06:21 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:06:21 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:06:21 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:06:21 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:06:21 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:06:21 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:06:21 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:06:21 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 16:06:21 : 4
MIG: 16:06:21 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:06:21 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 16:06:21 : 1073741824
MIG: 16:06:21 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:06:21 : 256
MIG: 16:06:21 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 16:06:21 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:06:21 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:06:21 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:06:21 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:06:21 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:06:21 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:06:21 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:06:21 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:06:21 : 
MIG: 16:06:21 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:06:21 : 
MIG: 16:06:21 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:06:21 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:06:21 : NOBUF
MIG: 16:06:21 : NONE
MIG: 16:06:21 : 
MIG: 16:06:21 : Same Interface
MIG: 16:11:55 : Running synthesis.xit
MIG: 16:11:55 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:11:55 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:11:55 : ################# RUNNING MIG BATCH ###################
MIG: 16:11:55 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705
MIG: 16:11:55 : synp_flow:  -- synthesis_mode: Other
MIG: 16:11:55 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/_tmp/
MIG: 16:11:55 : vivado_mode: xpg_pa
MIG: 16:11:55 :  locked false  
MIG: 16:11:55 : HDL Language: Verilog
MIG: 16:11:55 : compInfo: false
MIG: 16:11:55 : Vivado Options xc7k325t ffg900 -2
MIG: 16:11:55 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:11:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:11:55 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:11:55 : I am in catch area
MIG: 16:11:55 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:12:04 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/mig_a.prj
MIG: 16:12:04 : Component_Name: ddr3_kc705
MIG: 16:12:04 : Moving ddr3_kc705.veo ...
MIG: 16:12:04 : Moving ddr3_kc705 ...
MIG: 16:12:04 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:12:04 : Added 87  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 16:12:04 : Running vlog_synth_rpr.xit
MIG: 16:12:04 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:12:04 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:12:04 : ################# RUNNING MIG BATCH ###################
MIG: 16:12:04 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705
MIG: 16:12:04 : synp_flow:  -- synthesis_mode: Other
MIG: 16:12:04 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/_tmp/
MIG: 16:12:04 : vivado_mode: xpg_pa
MIG: 16:12:04 :  locked false  
MIG: 16:12:04 : HDL Language: Verilog
MIG: 16:12:04 : compInfo: false
MIG: 16:12:04 : Vivado Options xc7k325t ffg900 -2
MIG: 16:12:04 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:12:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:12:04 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:12:04 : I am in catch area
MIG: 16:12:04 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:12:13 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/mig_a.prj
MIG: 16:12:13 : Component_Name: ddr3_kc705
MIG: 16:12:13 : Moving ddr3_kc705.veo ...
MIG: 16:12:13 : Moving ddr3_kc705 ...
MIG: 16:12:13 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:12:13 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_mig.v ..
MIG: 16:12:13 : Running implementation.xit
MIG: 16:12:13 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:12:13 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:12:13 : ################# RUNNING MIG BATCH ###################
MIG: 16:12:13 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705
MIG: 16:12:13 : synp_flow:  -- synthesis_mode: Other
MIG: 16:12:13 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/_tmp/
MIG: 16:12:13 : vivado_mode: xpg_pa
MIG: 16:12:13 :  locked false  
MIG: 16:12:13 : HDL Language: Verilog
MIG: 16:12:13 : compInfo: false
MIG: 16:12:13 : Vivado Options xc7k325t ffg900 -2
MIG: 16:12:13 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:12:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:12:13 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:12:13 : I am in catch area
MIG: 16:12:13 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:12:22 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/mig_a.prj
MIG: 16:12:22 : Component_Name: ddr3_kc705
MIG: 16:12:22 : Moving ddr3_kc705.veo ...
MIG: 16:12:22 : Moving ddr3_kc705 ...
MIG: 16:12:22 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:12:22 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 16:12:23 : Running vlog_synth_rpr.xit
MIG: 16:12:23 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:12:23 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:12:23 : ################# RUNNING MIG BATCH ###################
MIG: 16:12:23 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705
MIG: 16:12:23 : synp_flow:  -- synthesis_mode: Other
MIG: 16:12:23 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/_tmp/
MIG: 16:12:23 : vivado_mode: xpg_pa
MIG: 16:12:23 :  locked false  
MIG: 16:12:23 : HDL Language: Verilog
MIG: 16:12:23 : compInfo: false
MIG: 16:12:23 : Vivado Options xc7k325t ffg900 -2
MIG: 16:12:23 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:12:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:12:23 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:12:23 : I am in catch area
MIG: 16:12:23 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:12:31 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/mig_a.prj
MIG: 16:12:31 : Component_Name: ddr3_kc705
MIG: 16:12:31 : Moving ddr3_kc705.veo ...
MIG: 16:12:31 : Moving ddr3_kc705 ...
MIG: 16:12:31 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:12:31 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_mig.v ..
MIG: 16:12:32 : Running simulation.xit
MIG: 16:12:32 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:12:32 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:12:32 : ################# RUNNING MIG BATCH ###################
MIG: 16:12:32 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705
MIG: 16:12:32 : synp_flow:  -- synthesis_mode: Other
MIG: 16:12:32 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/_tmp/
MIG: 16:12:32 : vivado_mode: xpg_pa
MIG: 16:12:32 :  locked false  
MIG: 16:12:32 : HDL Language: Verilog
MIG: 16:12:32 : compInfo: false
MIG: 16:12:32 : Vivado Options xc7k325t ffg900 -2
MIG: 16:12:32 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:12:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:12:32 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:12:32 : I am in catch area
MIG: 16:12:32 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:12:41 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/mig_a.prj
MIG: 16:12:41 : Component_Name: ddr3_kc705
MIG: 16:12:41 : Moving ddr3_kc705.veo ...
MIG: 16:12:41 : Moving ddr3_kc705 ...
MIG: 16:12:41 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:12:41 : Added 90  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.vhd ..
MIG: 16:12:41 : Running vlog_sim_rpr.xit
MIG: 16:12:41 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:12:41 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:12:41 : ################# RUNNING MIG BATCH ###################
MIG: 16:12:41 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705
MIG: 16:12:41 : synp_flow:  -- synthesis_mode: Other
MIG: 16:12:41 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/_tmp/
MIG: 16:12:41 : vivado_mode: xpg_pa
MIG: 16:12:41 :  locked false  
MIG: 16:12:41 : HDL Language: Verilog
MIG: 16:12:41 : compInfo: false
MIG: 16:12:41 : Vivado Options xc7k325t ffg900 -2
MIG: 16:12:41 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:12:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:12:41 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:12:41 : I am in catch area
MIG: 16:12:41 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:12:50 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/mig_a.prj
MIG: 16:12:50 : Component_Name: ddr3_kc705
MIG: 16:12:50 : Moving ddr3_kc705.veo ...
MIG: 16:12:50 : Moving ddr3_kc705 ...
MIG: 16:12:50 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:12:50 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 16:12:50 : Running vlog_sim_rpr.xit
MIG: 16:12:50 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:12:50 : ERR:     <Version>1.9</Version> <==>     <Version>2.0</Version> 
MIG: 16:12:50 : ################# RUNNING MIG BATCH ###################
MIG: 16:12:50 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705
MIG: 16:12:50 : synp_flow:  -- synthesis_mode: Other
MIG: 16:12:50 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/_tmp/
MIG: 16:12:50 : vivado_mode: xpg_pa
MIG: 16:12:50 :  locked false  
MIG: 16:12:50 : HDL Language: Verilog
MIG: 16:12:50 : compInfo: false
MIG: 16:12:50 : Vivado Options xc7k325t ffg900 -2
MIG: 16:12:50 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:12:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:12:50 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:12:50 : I am in catch area
MIG: 16:12:50 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:12:59 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/mig_a.prj
MIG: 16:12:59 : Component_Name: ddr3_kc705
MIG: 16:12:59 : Moving ddr3_kc705.veo ...
MIG: 16:12:59 : Moving ddr3_kc705 ...
MIG: 16:12:59 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:12:59 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 16:17:03 : xml_input_file: mig_a.prj
MIG: 16:17:03 : Absolute path of xml_input_file: mig_a.prj
MIG: 16:17:03 : xml_input_file: mig_a.prj
MIG: 16:17:03 : Absolute path of xml_input_file: mig_a.prj
MIG: 16:17:03 : xml_input_file: ../../../../ddr3_kc705/mig_a.prj
MIG: 16:17:03 : Absolute path of xml_input_file: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/mig_a.prj
MIG: 16:17:03 : xml_input_file: ../../../../ddr3_kc705/mig_a.prj
MIG: 16:17:03 : Absolute path of xml_input_file: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/mig_a.prj
MIG: 16:17:03 : In updateAllModelParams
MIG: 16:17:03 : ################# RUNNING MIG BATCH ###################
MIG: 16:17:03 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705
MIG: 16:17:03 : synp_flow:  -- synthesis_mode: Other
MIG: 16:17:03 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/_tmp/
MIG: 16:17:03 : vivado_mode: xpg_pa
MIG: 16:17:03 :  locked false  
MIG: 16:17:03 : HDL Language: Verilog
MIG: 16:17:03 : compInfo: true
MIG: 16:17:03 : Vivado Options xc7k325t ffg900 -2
MIG: 16:17:03 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:17:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:17:03 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:17:03 : I am in catch area
MIG: 16:17:03 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/xil_txt.out ... 
MIG: 16:17:12 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/mig_a.prj
MIG: 16:17:12 : Component_Name: ddr3_kc705
MIG: 16:17:12 : Moving ddr3_kc705.veo ...
MIG: 16:17:12 : Moving ddr3_kc705 ...
MIG: 16:17:12 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:17:12 : XGUI hdlLanguage: Verilog
MIG: 16:17:12 : xgui vivado_mode: xpg_pa
MIG: 16:17:12 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:17:12 : Reading /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_mig.v ...
MIG: 16:17:12 : 
MIG: 16:17:12 : Inside fn mem: DDR3
MIG: 16:17:12 : QDRII+ Inside fn ui: 200000000
MIG: 16:17:12 : 
MIG: 16:17:12 : 
MIG: 16:17:12 : 
MIG: 16:17:12 : 
MIG: 16:17:12 :  polarity_value: 1
MIG: 16:17:12 : 
MIG: 16:17:12 : 
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:17:12 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:17:12 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:17:12 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:17:12 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:17:12 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: ECC ==> OFF
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:17:12 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:17:12 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:17:12 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:17:12 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:17:12 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:17:12 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:17:12 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:17:12 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:17:12 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:17:12 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:17:12 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:17:12 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:17:12 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:17:12 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:17:12 :  Invalid Param: DDR3_CL ==> 11
MIG: 16:17:12 :  Invalid Param: DDR3_CWL ==> 8
MIG: 16:17:12 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:17:12 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:17:12 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:17:12 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:17:12 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:17:12 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:17:12 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:17:12 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:17:12 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:17:12 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:17:12 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:17:12 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:17:12 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:17:12 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:17:12 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:17:12 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:17:12 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:17:12 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:17:12 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:17:12 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:17:12 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:17:12 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:17:12 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:17:12 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:17:12 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:17:12 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:17:12 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:17:12 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:17:12 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:17:12 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:17:12 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 16:17:12 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:17:12 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:17:12 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:17:12 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:17:12 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:17:12 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:17:12 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:17:12 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:17:12 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:17:12 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 16:17:12 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:17:12 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:17:12 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 16:17:12 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 16:17:12 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 16:17:12 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:17:12 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:17:12 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 16:17:12 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 16:17:12 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:17:12 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 16:17:12 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 16:17:12 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 16:17:12 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 16:17:12 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 16:17:12 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 16:17:12 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 16:17:12 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 16:17:12 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 16:17:12 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 16:17:12 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 16:17:12 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:12 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:12 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:12 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:12 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:12 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:12 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:12 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:12 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:12 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:17:12 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 16:17:12 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:17:12 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:17:12 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:17:12 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:17:12 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:17:12 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:17:12 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:17:12 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:17:12 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:17:12 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:17:12 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:17:12 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:17:12 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:17:12 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:17:12 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:17:12 :  Invalid Param: DDR3_IODELAY_GRP ==> "DDR3_KC705_IODELAY_MIG"
MIG: 16:17:12 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:17:12 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:17:12 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:17:12 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:17:12 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:17:12 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:17:12 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:17:12 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:17:12 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:17:12 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:17:12 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 16:17:12 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:17:12 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:17:12 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:17:12 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:17:12 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:17:12 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:17:12 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:17:12 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:17:12 : 
MIG: 16:17:12 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:17:12 : 
MIG: 16:17:12 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:17:12 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:17:12 : 
MIG: 16:17:12 : 
MIG: 16:17:12 : 
MIG: 16:17:12 : Same Interface
MIG: 16:17:15 : Running customizer.xit
MIG: 16:17:15 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 16:17:15 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-17672-centosMC/coregen/ddr3_kc705
MIG: 16:17:15 : synp_flow:  -- synthesis_mode: Other
MIG: 16:17:15 : outputDirectory: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-17672-centosMC/coregen/ddr3_kc705/_tmp/
MIG: 16:17:15 : vivado_mode: xpg_pa
MIG: 16:17:15 :  locked false  
MIG: 16:17:15 : HDL Language: Verilog
MIG: 16:17:15 : compInfo: false
MIG: 16:17:15 : Vivado Options xc7k325t ffg900 -2
MIG: 16:17:15 : 1: xc7k325t 2: ffg900 3: -2
MIG: 16:17:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 16:17:15 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 16:17:15 : I am in catch area
MIG: 16:17:15 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-17672-centosMC/coregen/ddr3_kc705/xil_txt.in -cg_exc_out /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-17672-centosMC/coregen/ddr3_kc705/xil_txt.out ... 
MIG: 16:18:43 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 16:18:43 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 16:18:43 : XML_INPUT_FILE: /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-17672-centosMC/coregen/ddr3_kc705/mig_b.prj
MIG: 16:18:43 : Component_Name: ddr3_kc705
MIG: 16:18:43 : Moving ddr3_kc705.veo ...
MIG: 16:18:43 : Moving ddr3_kc705 ...
MIG: 16:18:43 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 16:18:43 : Sending back 0
MIG: 16:30:42 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:30:42 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:30:42 : Running synthesis.xit
MIG: 16:30:42 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:30:42 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:30:42 : Added 87  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 16:30:43 : Running vlog_synth_rpr.xit
MIG: 16:30:43 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:30:43 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:30:43 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_mig.v ..
MIG: 16:30:43 : Running implementation.xit
MIG: 16:30:43 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:30:43 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:30:43 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/constraints/*.xdc ..
MIG: 16:30:44 : Running vlog_synth_rpr.xit
MIG: 16:30:44 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:30:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:30:44 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_mig.v ..
MIG: 16:30:44 : Running simulation.xit
MIG: 16:30:44 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:30:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:30:44 : Added 90  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/*/*.vhd /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/example_design/*/*/*.vhd ..
MIG: 16:30:45 : Running vlog_sim_rpr.xit
MIG: 16:30:45 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:30:45 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:30:45 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 16:30:46 : Running vlog_sim_rpr.xit
MIG: 16:30:46 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 16:30:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:30:46 : Added 2  files from /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_mig_sim.v /home/sanjayr/projects/KC705/AXI_JTAG_DEBUGGER/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705.v ..
MIG: 10:16:47 : xml_input_file: mig_b.prj
MIG: 10:16:47 : Absolute path of xml_input_file: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/mig_b.prj
MIG: 10:16:47 : xml_input_file: mig_b.prj
MIG: 10:16:47 : Absolute path of xml_input_file: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/mig_b.prj
MIG: 10:16:47 : In updateAllModelParams
MIG: 10:16:47 : ################# RUNNING MIG BATCH ###################
MIG: 10:16:47 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705
MIG: 10:16:47 : synp_flow:  -- synthesis_mode: Other
MIG: 10:16:47 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/_tmp/
MIG: 10:16:47 : vivado_mode: xpg_pa
MIG: 10:16:47 :  locked false  
MIG: 10:16:47 : HDL Language: Verilog
MIG: 10:16:47 : compInfo: true
MIG: 10:16:47 : Vivado Options xc7k325t ffg900 -2
MIG: 10:16:47 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:16:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:16:48 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 10:16:48 : I am in catch area
MIG: 10:16:48 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/xil_txt.out ... 
MIG: 10:17:01 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/mig_b.prj
MIG: 10:17:01 : Component_Name: ddr3_kc705
MIG: 10:17:01 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 10:17:01 : Moving ddr3_kc705 ...
MIG: 10:17:01 : Moving ddr3_kc705.veo ...
MIG: 10:17:01 : XGUI hdlLanguage: Verilog
MIG: 10:17:01 : xgui vivado_mode: xpg_pa
MIG: 10:17:01 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:17:01 : Reading /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/ddr3_kc705/user_design/rtl/ddr3_kc705_mig.v ...
MIG: 10:17:02 : 1
MIG: 10:17:02 : Inside fn mem: DDR3
MIG: 10:17:02 : QDRII+ Inside fn ui: 200000000
MIG: 10:17:03 : cntrl:  memtype: DDR3
MIG: 10:17:03 : 800
MIG: 10:17:03 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 10:17:03 : 
MIG: 10:17:03 : 1
MIG: 10:17:03 : 200000000
MIG: 10:17:03 : 
MIG: 10:17:03 :  polarity_value: 0
MIG: 10:17:03 : ACTIVE_HIGH
MIG: 10:17:03 : 
MIG: 10:17:03 : cntrl:  memtype: DDR3
MIG: 10:17:03 : 
MIG: 10:17:03 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 10:17:03 : 
MIG: 10:17:03 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 10:17:03 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 10:17:03 : 
MIG: 10:17:03 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 10:17:03 : 
MIG: 10:17:03 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 10:17:03 : 
MIG: 10:17:03 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 10:17:03 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:17:03 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 10:17:03 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 10:17:03 : 8
MIG: 10:17:03 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 10:17:03 : 64
MIG: 10:17:03 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 10:17:03 : 8
MIG: 10:17:03 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 10:17:03 : 3
MIG: 10:17:03 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 10:17:03 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 10:17:03 : 
MIG: 10:17:03 :  Valid Param: ECC ==> OFF
MIG: 10:17:03 : 64
MIG: 10:17:03 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 10:17:03 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:17:03 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:17:03 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:17:03 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 10:17:03 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 10:17:03 : 
MIG: 10:17:03 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 10:17:03 : 
MIG: 10:17:03 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 10:17:03 : 28
MIG: 10:17:03 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 10:17:03 : 
MIG: 10:17:03 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 10:17:03 : 
MIG: 10:17:03 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 10:17:03 : 
MIG: 10:17:03 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 10:17:03 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 10:17:03 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 10:17:03 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 10:17:03 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 10:17:03 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 10:17:03 :  Invalid Param: DDR3_AL ==> "0"
MIG: 10:17:03 :  Invalid Param: DDR3_nAL ==> 0
MIG: 10:17:03 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 10:17:03 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 10:17:03 :  Invalid Param: DDR3_CL ==> 11
MIG: 10:17:03 :  Invalid Param: DDR3_CWL ==> 8
MIG: 10:17:03 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 10:17:03 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 10:17:03 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 10:17:03 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 10:17:03 : 
MIG: 10:17:03 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 10:17:03 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 10:17:03 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 10:17:03 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 10:17:03 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 10:17:03 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 10:17:03 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 10:17:03 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 10:17:03 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 10:17:03 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 10:17:03 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 10:17:03 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 10:17:03 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 10:17:03 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:17:03 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 10:17:03 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 10:17:03 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 10:17:03 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 10:17:03 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 10:17:03 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 10:17:03 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 10:17:03 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 10:17:03 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 10:17:03 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 10:17:03 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 10:17:03 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 10:17:03 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 10:17:03 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:17:03 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 10:17:03 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:17:03 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 10:17:03 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 10:17:03 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:17:03 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:17:04 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 10:17:04 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 10:17:04 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 10:17:04 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 10:17:04 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 10:17:04 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:17:04 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 10:17:04 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 10:17:04 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 10:17:04 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 10:17:04 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 10:17:04 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 10:17:04 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:17:04 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 10:17:04 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 10:17:04 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 10:17:04 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 10:17:04 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 10:17:04 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 10:17:04 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 10:17:04 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 10:17:04 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 10:17:04 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 10:17:04 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 10:17:04 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 10:17:04 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 10:17:04 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 10:17:04 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 10:17:04 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:04 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:04 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:04 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:04 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:04 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:04 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:04 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:04 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:04 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:17:04 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 10:17:04 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:17:04 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:17:04 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:17:04 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:17:04 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:17:04 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 10:17:04 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 10:17:04 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 10:17:04 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 10:17:04 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 10:17:04 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 10:17:04 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:17:04 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 10:17:04 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 10:17:04 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 10:17:04 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 10:17:04 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 10:17:04 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 10:17:04 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 10:17:04 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DDR3_KC705_IODELAY_MIG0"
MIG: 10:17:04 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DDR3_KC705_IODELAY_MIG1"
MIG: 10:17:04 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:17:04 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:17:04 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 10:17:04 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 10:17:04 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:17:04 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 10:17:04 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 10:17:04 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 10:17:04 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 10:17:04 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 10:17:04 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:17:04 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 10:17:04 : 4
MIG: 10:17:04 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 10:17:04 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:17:04 : 
MIG: 10:17:04 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:17:04 : 
MIG: 10:17:04 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 10:17:04 : 1073741824
MIG: 10:17:04 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 10:17:04 : 30
MIG: 10:17:04 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 10:17:04 : 256
MIG: 10:17:04 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 10:17:04 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 10:17:04 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:17:04 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:17:04 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:17:04 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:17:04 : 
MIG: 10:17:04 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:17:04 : 
MIG: 10:17:04 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:17:04 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:17:04 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:17:04 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:17:04 : 
MIG: 10:17:04 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 10:17:04 : 
MIG: 10:17:04 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:17:04 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 10:17:04 : NOBUF
MIG: 10:17:04 : NONE
MIG: 10:17:04 : 
MIG: 10:17:04 : Same Interface
MIG: 10:22:35 : Running synthesis.xit
MIG: 10:22:35 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 10:22:35 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:22:35 : ################# RUNNING MIG BATCH ###################
MIG: 10:22:35 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705
MIG: 10:22:35 : synp_flow:  -- synthesis_mode: Other
MIG: 10:22:35 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/_tmp/
MIG: 10:22:35 : vivado_mode: xpg_pa
MIG: 10:22:35 :  locked false  
MIG: 10:22:35 : HDL Language: Verilog
MIG: 10:22:35 : compInfo: false
MIG: 10:22:36 : Vivado Options xc7k325t ffg900 -2
MIG: 10:22:36 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:22:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:22:36 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 10:22:36 : I am in catch area
MIG: 10:22:36 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/xil_txt.out ... 
MIG: 10:22:48 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/mig_b.prj
MIG: 10:22:48 : Component_Name: ddr3_kc705
MIG: 10:22:48 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 10:22:48 : Moving ddr3_kc705 ...
MIG: 10:22:50 : Moving ddr3_kc705.veo ...
MIG: 10:22:50 : Running vlog_synth_rpr.xit
MIG: 10:22:50 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 10:22:50 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:22:50 : ################# RUNNING MIG BATCH ###################
MIG: 10:22:50 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705
MIG: 10:22:50 : synp_flow:  -- synthesis_mode: Other
MIG: 10:22:50 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/_tmp/
MIG: 10:22:50 : vivado_mode: xpg_pa
MIG: 10:22:50 :  locked false  
MIG: 10:22:50 : HDL Language: Verilog
MIG: 10:22:50 : compInfo: false
MIG: 10:22:50 : Vivado Options xc7k325t ffg900 -2
MIG: 10:22:50 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:22:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:22:50 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 10:22:50 : I am in catch area
MIG: 10:22:50 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/xil_txt.out ... 
MIG: 10:23:02 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/mig_b.prj
MIG: 10:23:02 : Component_Name: ddr3_kc705
MIG: 10:23:02 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 10:23:02 : Moving ddr3_kc705 ...
MIG: 10:23:03 : Moving ddr3_kc705.veo ...
MIG: 10:23:03 : Running simulation.xit
MIG: 10:23:03 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 10:23:03 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:23:03 : ################# RUNNING MIG BATCH ###################
MIG: 10:23:03 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705
MIG: 10:23:03 : synp_flow:  -- synthesis_mode: Other
MIG: 10:23:03 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/_tmp/
MIG: 10:23:03 : vivado_mode: xpg_pa
MIG: 10:23:03 :  locked false  
MIG: 10:23:03 : HDL Language: Verilog
MIG: 10:23:03 : compInfo: false
MIG: 10:23:03 : Vivado Options xc7k325t ffg900 -2
MIG: 10:23:03 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:23:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:23:03 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 10:23:03 : I am in catch area
MIG: 10:23:03 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/xil_txt.out ... 
MIG: 10:23:16 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/mig_b.prj
MIG: 10:23:16 : Component_Name: ddr3_kc705
MIG: 10:23:16 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 10:23:16 : Moving ddr3_kc705 ...
MIG: 10:23:17 : Moving ddr3_kc705.veo ...
MIG: 10:23:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:23:17 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 10:23:17 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:23:17 : ################# RUNNING MIG BATCH ###################
MIG: 10:23:17 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705
MIG: 10:23:17 : synp_flow:  -- synthesis_mode: Other
MIG: 10:23:17 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/_tmp/
MIG: 10:23:17 : vivado_mode: xpg_pa
MIG: 10:23:17 :  locked false  
MIG: 10:23:17 : HDL Language: Verilog
MIG: 10:23:17 : compInfo: false
MIG: 10:23:17 : Vivado Options xc7k325t ffg900 -2
MIG: 10:23:17 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:23:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:23:17 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 10:23:17 : I am in catch area
MIG: 10:23:17 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/xil_txt.out ... 
MIG: 10:23:30 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/mig_b.prj
MIG: 10:23:30 : Component_Name: ddr3_kc705
MIG: 10:23:30 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 10:23:30 : Moving ddr3_kc705 ...
MIG: 10:23:31 : Moving ddr3_kc705.veo ...
MIG: 10:23:31 : Running implementation.xit
MIG: 10:23:31 : IGN:     <ModuleName>ddr3_kc705</ModuleName> <==>     <ModuleName>ddr3_kc705</ModuleName> 
MIG: 10:23:31 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 10:23:31 : ################# RUNNING MIG BATCH ###################
MIG: 10:23:31 : Writing IN file for 'ddr3_kc705'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705
MIG: 10:23:31 : synp_flow:  -- synthesis_mode: Other
MIG: 10:23:31 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/_tmp/
MIG: 10:23:31 : vivado_mode: xpg_pa
MIG: 10:23:31 :  locked false  
MIG: 10:23:31 : HDL Language: Verilog
MIG: 10:23:31 : compInfo: false
MIG: 10:23:31 : Vivado Options xc7k325t ffg900 -2
MIG: 10:23:31 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:23:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 10:23:31 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 10:23:31 : I am in catch area
MIG: 10:23:31 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/xil_txt.out ... 
MIG: 10:23:43 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/KINTEX_KC705/IP/ddr3_kc705/mig_b.prj
MIG: 10:23:43 : Component_Name: ddr3_kc705
MIG: 10:23:43 : Moving ddr3_kc705_xmdf.tcl ...
MIG: 10:23:43 : Moving ddr3_kc705 ...
MIG: 10:23:44 : Moving ddr3_kc705.veo ...
