|SIMULATION_TOP
iCLK => iCLK.IN1
oDATA_UPP[0] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[1] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[2] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[3] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[4] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[5] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[6] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[7] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[8] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[9] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[10] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[11] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[12] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[13] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[14] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oDATA_UPP[15] <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oDATA_UPP
oC1_112MHZ <= pll1:pll1_inst.c1
oC3_140MHZ <= pll1:pll1_inst.c4
oC3_70MHZ_PS <= pll1:pll1_inst.c3
oENA <= BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst.oENA


|SIMULATION_TOP|pll1:pll1_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk


|SIMULATION_TOP|pll1:pll1_inst|altpll:altpll_component
inclk[0] => pll1_altpll:auto_generated.inclk[0]
inclk[1] => pll1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|SIMULATION_TOP|pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst
iC0_56MHZ => iC0_56MHZ.IN6
iC2_70MHZ => iC2_70MHZ.IN3
iGPIO5 => iGPIO5.IN1
iDATA_BLVDS[0] => iDATA_BLVDS[0].IN1
iDATA_BLVDS[1] => iDATA_BLVDS[1].IN1
iDATA_BLVDS[2] => iDATA_BLVDS[2].IN1
iDATA_BLVDS[3] => iDATA_BLVDS[3].IN1
iDATA_BLVDS[4] => iDATA_BLVDS[4].IN1
iDATA_BLVDS[5] => iDATA_BLVDS[5].IN1
iDATA_BLVDS[6] => iDATA_BLVDS[6].IN1
iDATA_BLVDS[7] => iDATA_BLVDS[7].IN1
iDATA_BLVDS[8] => iDATA_BLVDS[8].IN1
iDATA_BLVDS[9] => iDATA_BLVDS[9].IN1
iDATA_BLVDS[10] => iDATA_BLVDS[10].IN1
iDATA_BLVDS[11] => iDATA_BLVDS[11].IN1
iDATA_BLVDS[12] => iDATA_BLVDS[12].IN1
iDATA_BLVDS[13] => iDATA_BLVDS[13].IN1
iDATA_BLVDS[14] => iDATA_BLVDS[14].IN1
iDATA_BLVDS[15] => iDATA_BLVDS[15].IN1
iDATA_BLVDS[16] => iDATA_BLVDS[16].IN1
iDATA_BLVDS[17] => iDATA_BLVDS[17].IN1
oFULL_ERR_CNT[0] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[1] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[2] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[3] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[4] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[5] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[6] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[7] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[8] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[9] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[10] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[11] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[12] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[13] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[14] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oFULL_ERR_CNT[15] <= ERROR_SOLVER:ERROR_SOLVER_inst.oFULL_ERR_CNT
oHEAD_ERR_CNT[0] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[1] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[2] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[3] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[4] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[5] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[6] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[7] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[8] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[9] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[10] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[11] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[12] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[13] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[14] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oHEAD_ERR_CNT[15] <= ERROR_SOLVER:ERROR_SOLVER_inst.oHEAD_ERR_CNT
oEPILOG_ERR_CNT[0] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[1] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[2] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[3] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[4] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[5] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[6] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[7] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[8] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[9] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[10] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[11] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[12] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[13] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[14] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oEPILOG_ERR_CNT[15] <= ERROR_SOLVER:ERROR_SOLVER_inst.oEPILOG_ERR_CNT
oDATA_UPP[0] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[1] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[2] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[3] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[4] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[5] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[6] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[7] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[8] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[9] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[10] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[11] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[12] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[13] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[14] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oDATA_UPP[15] <= GPIO_SOLVER:GPIO_SOLVER_inst.oDATA_UPP
oGPIO_0 <= GPIO_SOLVER:GPIO_SOLVER_inst.oGPIO_0
oENA <= GPIO_SOLVER:GPIO_SOLVER_inst.oENA


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst
iC0_56MHZ => iC0_56MHZ.IN2
iC2_70MHZ => iC2_70MHZ.IN2
iSEL_CH_WR => wWR_REQ_A.OUTPUTSELECT
iSEL_CH_WR => wACLR_A.OUTPUTSELECT
iSEL_CH_WR => oWRFULL.OUTPUTSELECT
iSEL_CH_WR => wWR_REQ_B.OUTPUTSELECT
iSEL_CH_WR => wACLR_B.OUTPUTSELECT
iWR_REQ => wWR_REQ_A.DATAB
iWR_REQ => wWR_REQ_B.DATAB
iACLR => wACLR_A.DATAB
iACLR => wACLR_B.DATAB
iSEL_CH_RD => wRD_REQ_A.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oFIFO_OUT.OUTPUTSELECT
iSEL_CH_RD => oRD_EMPTY.OUTPUTSELECT
iSEL_CH_RD => oRDUSEDW.OUTPUTSELECT
iSEL_CH_RD => oRDUSEDW.OUTPUTSELECT
iSEL_CH_RD => oRDUSEDW.OUTPUTSELECT
iSEL_CH_RD => oRDUSEDW.OUTPUTSELECT
iSEL_CH_RD => oRDUSEDW.OUTPUTSELECT
iSEL_CH_RD => oRDUSEDW.OUTPUTSELECT
iSEL_CH_RD => oRDUSEDW.OUTPUTSELECT
iSEL_CH_RD => oRDUSEDW.OUTPUTSELECT
iSEL_CH_RD => oRDUSEDW.OUTPUTSELECT
iSEL_CH_RD => wRD_REQ_B.OUTPUTSELECT
iRD_REQ => wRD_REQ_A.DATAB
iRD_REQ => wRD_REQ_B.DATAB
iDATA_BLVDS[0] => iDATA_BLVDS[0].IN2
iDATA_BLVDS[1] => iDATA_BLVDS[1].IN2
iDATA_BLVDS[2] => iDATA_BLVDS[2].IN2
iDATA_BLVDS[3] => iDATA_BLVDS[3].IN2
iDATA_BLVDS[4] => iDATA_BLVDS[4].IN2
iDATA_BLVDS[5] => iDATA_BLVDS[5].IN2
iDATA_BLVDS[6] => iDATA_BLVDS[6].IN2
iDATA_BLVDS[7] => iDATA_BLVDS[7].IN2
iDATA_BLVDS[8] => iDATA_BLVDS[8].IN2
iDATA_BLVDS[9] => iDATA_BLVDS[9].IN2
iDATA_BLVDS[10] => iDATA_BLVDS[10].IN2
iDATA_BLVDS[11] => iDATA_BLVDS[11].IN2
iDATA_BLVDS[12] => iDATA_BLVDS[12].IN2
iDATA_BLVDS[13] => iDATA_BLVDS[13].IN2
iDATA_BLVDS[14] => iDATA_BLVDS[14].IN2
iDATA_BLVDS[15] => iDATA_BLVDS[15].IN2
oWRFULL <= oWRFULL.DB_MAX_OUTPUT_PORT_TYPE
oRD_EMPTY <= oRD_EMPTY.DB_MAX_OUTPUT_PORT_TYPE
oRDUSEDW[0] <= oRDUSEDW.DB_MAX_OUTPUT_PORT_TYPE
oRDUSEDW[1] <= oRDUSEDW.DB_MAX_OUTPUT_PORT_TYPE
oRDUSEDW[2] <= oRDUSEDW.DB_MAX_OUTPUT_PORT_TYPE
oRDUSEDW[3] <= oRDUSEDW.DB_MAX_OUTPUT_PORT_TYPE
oRDUSEDW[4] <= oRDUSEDW.DB_MAX_OUTPUT_PORT_TYPE
oRDUSEDW[5] <= oRDUSEDW.DB_MAX_OUTPUT_PORT_TYPE
oRDUSEDW[6] <= oRDUSEDW.DB_MAX_OUTPUT_PORT_TYPE
oRDUSEDW[7] <= oRDUSEDW.DB_MAX_OUTPUT_PORT_TYPE
oRDUSEDW[8] <= oRDUSEDW.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[0] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[1] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[2] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[3] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[4] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[5] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[6] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[7] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[8] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[9] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[10] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[11] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[12] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[13] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[14] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
oFIFO_OUT[15] <= oFIFO_OUT.DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw
rdusedw[12] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component
data[0] => dcfifo_c2l1:auto_generated.data[0]
data[1] => dcfifo_c2l1:auto_generated.data[1]
data[2] => dcfifo_c2l1:auto_generated.data[2]
data[3] => dcfifo_c2l1:auto_generated.data[3]
data[4] => dcfifo_c2l1:auto_generated.data[4]
data[5] => dcfifo_c2l1:auto_generated.data[5]
data[6] => dcfifo_c2l1:auto_generated.data[6]
data[7] => dcfifo_c2l1:auto_generated.data[7]
data[8] => dcfifo_c2l1:auto_generated.data[8]
data[9] => dcfifo_c2l1:auto_generated.data[9]
data[10] => dcfifo_c2l1:auto_generated.data[10]
data[11] => dcfifo_c2l1:auto_generated.data[11]
data[12] => dcfifo_c2l1:auto_generated.data[12]
data[13] => dcfifo_c2l1:auto_generated.data[13]
data[14] => dcfifo_c2l1:auto_generated.data[14]
data[15] => dcfifo_c2l1:auto_generated.data[15]
q[0] <= dcfifo_c2l1:auto_generated.q[0]
q[1] <= dcfifo_c2l1:auto_generated.q[1]
q[2] <= dcfifo_c2l1:auto_generated.q[2]
q[3] <= dcfifo_c2l1:auto_generated.q[3]
q[4] <= dcfifo_c2l1:auto_generated.q[4]
q[5] <= dcfifo_c2l1:auto_generated.q[5]
q[6] <= dcfifo_c2l1:auto_generated.q[6]
q[7] <= dcfifo_c2l1:auto_generated.q[7]
q[8] <= dcfifo_c2l1:auto_generated.q[8]
q[9] <= dcfifo_c2l1:auto_generated.q[9]
q[10] <= dcfifo_c2l1:auto_generated.q[10]
q[11] <= dcfifo_c2l1:auto_generated.q[11]
q[12] <= dcfifo_c2l1:auto_generated.q[12]
q[13] <= dcfifo_c2l1:auto_generated.q[13]
q[14] <= dcfifo_c2l1:auto_generated.q[14]
q[15] <= dcfifo_c2l1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_c2l1:auto_generated.rdclk
rdreq => dcfifo_c2l1:auto_generated.rdreq
wrclk => dcfifo_c2l1:auto_generated.wrclk
wrreq => dcfifo_c2l1:auto_generated.wrreq
aclr => dcfifo_c2l1:auto_generated.aclr
rdempty <= dcfifo_c2l1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_c2l1:auto_generated.wrfull
rdusedw[0] <= dcfifo_c2l1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_c2l1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_c2l1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_c2l1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_c2l1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_c2l1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_c2l1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_c2l1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_c2l1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_c2l1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_c2l1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_c2l1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_c2l1:auto_generated.rdusedw[12]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>
wrusedw[12] <= <GND>


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated
aclr => a_graycounter_977:rdptr_g1p.aclr
aclr => altsyncram_e271:fifo_ram.aclr1
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[13].IN0
aclr => rs_dgwp_reg[13].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_e271:fifo_ram.data_a[0]
data[1] => altsyncram_e271:fifo_ram.data_a[1]
data[2] => altsyncram_e271:fifo_ram.data_a[2]
data[3] => altsyncram_e271:fifo_ram.data_a[3]
data[4] => altsyncram_e271:fifo_ram.data_a[4]
data[5] => altsyncram_e271:fifo_ram.data_a[5]
data[6] => altsyncram_e271:fifo_ram.data_a[6]
data[7] => altsyncram_e271:fifo_ram.data_a[7]
data[8] => altsyncram_e271:fifo_ram.data_a[8]
data[9] => altsyncram_e271:fifo_ram.data_a[9]
data[10] => altsyncram_e271:fifo_ram.data_a[10]
data[11] => altsyncram_e271:fifo_ram.data_a[11]
data[12] => altsyncram_e271:fifo_ram.data_a[12]
data[13] => altsyncram_e271:fifo_ram.data_a[13]
data[14] => altsyncram_e271:fifo_ram.data_a[14]
data[15] => altsyncram_e271:fifo_ram.data_a[15]
q[0] <= altsyncram_e271:fifo_ram.q_b[0]
q[1] <= altsyncram_e271:fifo_ram.q_b[1]
q[2] <= altsyncram_e271:fifo_ram.q_b[2]
q[3] <= altsyncram_e271:fifo_ram.q_b[3]
q[4] <= altsyncram_e271:fifo_ram.q_b[4]
q[5] <= altsyncram_e271:fifo_ram.q_b[5]
q[6] <= altsyncram_e271:fifo_ram.q_b[6]
q[7] <= altsyncram_e271:fifo_ram.q_b[7]
q[8] <= altsyncram_e271:fifo_ram.q_b[8]
q[9] <= altsyncram_e271:fifo_ram.q_b[9]
q[10] <= altsyncram_e271:fifo_ram.q_b[10]
q[11] <= altsyncram_e271:fifo_ram.q_b[11]
q[12] <= altsyncram_e271:fifo_ram.q_b[12]
q[13] <= altsyncram_e271:fifo_ram.q_b[13]
q[14] <= altsyncram_e271:fifo_ram.q_b[14]
q[15] <= altsyncram_e271:fifo_ram.q_b[15]
rdclk => a_graycounter_977:rdptr_g1p.clock
rdclk => altsyncram_e271:fifo_ram.clock1
rdclk => dffpipe_se9:rs_brp.clock
rdclk => dffpipe_se9:rs_bwp.clock
rdclk => alt_synch_pipe_cpl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[13].CLK
rdclk => rs_dgwp_reg[12].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_5lc:wrptr_g1p.clock
wrclk => altsyncram_e271:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => alt_synch_pipe_dpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[13].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[13].CLK
wrclk => ws_dgrp_reg[12].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_977:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[3].IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => counter5a13.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter5a13.DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_5lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => counter8a13.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter8a13.DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|altsyncram_e271:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_a[12] => ram_block11a0.PORTAADDR12
address_a[12] => ram_block11a1.PORTAADDR12
address_a[12] => ram_block11a2.PORTAADDR12
address_a[12] => ram_block11a3.PORTAADDR12
address_a[12] => ram_block11a4.PORTAADDR12
address_a[12] => ram_block11a5.PORTAADDR12
address_a[12] => ram_block11a6.PORTAADDR12
address_a[12] => ram_block11a7.PORTAADDR12
address_a[12] => ram_block11a8.PORTAADDR12
address_a[12] => ram_block11a9.PORTAADDR12
address_a[12] => ram_block11a10.PORTAADDR12
address_a[12] => ram_block11a11.PORTAADDR12
address_a[12] => ram_block11a12.PORTAADDR12
address_a[12] => ram_block11a13.PORTAADDR12
address_a[12] => ram_block11a14.PORTAADDR12
address_a[12] => ram_block11a15.PORTAADDR12
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
address_b[12] => ram_block11a0.PORTBADDR12
address_b[12] => ram_block11a1.PORTBADDR12
address_b[12] => ram_block11a2.PORTBADDR12
address_b[12] => ram_block11a3.PORTBADDR12
address_b[12] => ram_block11a4.PORTBADDR12
address_b[12] => ram_block11a5.PORTBADDR12
address_b[12] => ram_block11a6.PORTBADDR12
address_b[12] => ram_block11a7.PORTBADDR12
address_b[12] => ram_block11a8.PORTBADDR12
address_b[12] => ram_block11a9.PORTBADDR12
address_b[12] => ram_block11a10.PORTBADDR12
address_b[12] => ram_block11a11.PORTBADDR12
address_b[12] => ram_block11a12.PORTBADDR12
address_b[12] => ram_block11a13.PORTBADDR12
address_b[12] => ram_block11a14.PORTBADDR12
address_b[12] => ram_block11a15.PORTBADDR12
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_brp
clock => dffe12a[13].CLK
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[13].ACLR
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
d[13] => dffe12a[13].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe12a[13].DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_bwp
clock => dffe12a[13].CLK
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[13].ACLR
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
d[13] => dffe12a[13].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe12a[13].DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
clock => dffpipe_te9:dffpipe13.clock
clrn => dffpipe_te9:dffpipe13.clrn
d[0] => dffpipe_te9:dffpipe13.d[0]
d[1] => dffpipe_te9:dffpipe13.d[1]
d[2] => dffpipe_te9:dffpipe13.d[2]
d[3] => dffpipe_te9:dffpipe13.d[3]
d[4] => dffpipe_te9:dffpipe13.d[4]
d[5] => dffpipe_te9:dffpipe13.d[5]
d[6] => dffpipe_te9:dffpipe13.d[6]
d[7] => dffpipe_te9:dffpipe13.d[7]
d[8] => dffpipe_te9:dffpipe13.d[8]
d[9] => dffpipe_te9:dffpipe13.d[9]
d[10] => dffpipe_te9:dffpipe13.d[10]
d[11] => dffpipe_te9:dffpipe13.d[11]
d[12] => dffpipe_te9:dffpipe13.d[12]
d[13] => dffpipe_te9:dffpipe13.d[13]
q[0] <= dffpipe_te9:dffpipe13.q[0]
q[1] <= dffpipe_te9:dffpipe13.q[1]
q[2] <= dffpipe_te9:dffpipe13.q[2]
q[3] <= dffpipe_te9:dffpipe13.q[3]
q[4] <= dffpipe_te9:dffpipe13.q[4]
q[5] <= dffpipe_te9:dffpipe13.q[5]
q[6] <= dffpipe_te9:dffpipe13.q[6]
q[7] <= dffpipe_te9:dffpipe13.q[7]
q[8] <= dffpipe_te9:dffpipe13.q[8]
q[9] <= dffpipe_te9:dffpipe13.q[9]
q[10] <= dffpipe_te9:dffpipe13.q[10]
q[11] <= dffpipe_te9:dffpipe13.q[11]
q[12] <= dffpipe_te9:dffpipe13.q[12]
q[13] <= dffpipe_te9:dffpipe13.q[13]


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13
clock => dffe14a[13].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[13].CLK
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[13].ACLR
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[13].ACLR
clrn => dffe15a[12].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
d[12] => dffe14a[12].IN0
d[13] => dffe14a[13].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe15a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe15a[13].DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_3dc:wraclr
clock => dffe16a[0].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[0].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
clock => dffpipe_ue9:dffpipe16.clock
clrn => dffpipe_ue9:dffpipe16.clrn
d[0] => dffpipe_ue9:dffpipe16.d[0]
d[1] => dffpipe_ue9:dffpipe16.d[1]
d[2] => dffpipe_ue9:dffpipe16.d[2]
d[3] => dffpipe_ue9:dffpipe16.d[3]
d[4] => dffpipe_ue9:dffpipe16.d[4]
d[5] => dffpipe_ue9:dffpipe16.d[5]
d[6] => dffpipe_ue9:dffpipe16.d[6]
d[7] => dffpipe_ue9:dffpipe16.d[7]
d[8] => dffpipe_ue9:dffpipe16.d[8]
d[9] => dffpipe_ue9:dffpipe16.d[9]
d[10] => dffpipe_ue9:dffpipe16.d[10]
d[11] => dffpipe_ue9:dffpipe16.d[11]
d[12] => dffpipe_ue9:dffpipe16.d[12]
d[13] => dffpipe_ue9:dffpipe16.d[13]
q[0] <= dffpipe_ue9:dffpipe16.q[0]
q[1] <= dffpipe_ue9:dffpipe16.q[1]
q[2] <= dffpipe_ue9:dffpipe16.q[2]
q[3] <= dffpipe_ue9:dffpipe16.q[3]
q[4] <= dffpipe_ue9:dffpipe16.q[4]
q[5] <= dffpipe_ue9:dffpipe16.q[5]
q[6] <= dffpipe_ue9:dffpipe16.q[6]
q[7] <= dffpipe_ue9:dffpipe16.q[7]
q[8] <= dffpipe_ue9:dffpipe16.q[8]
q[9] <= dffpipe_ue9:dffpipe16.q[9]
q[10] <= dffpipe_ue9:dffpipe16.q[10]
q[11] <= dffpipe_ue9:dffpipe16.q[11]
q[12] <= dffpipe_ue9:dffpipe16.q[12]
q[13] <= dffpipe_ue9:dffpipe16.q[13]


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16
clock => dffe17a[13].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[13].CLK
clock => dffe18a[12].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[13].ACLR
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[13].ACLR
clrn => dffe18a[12].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
d[12] => dffe17a[12].IN0
d[13] => dffe17a[13].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe18a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe18a[13].DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_A|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw
rdusedw[12] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component
data[0] => dcfifo_c2l1:auto_generated.data[0]
data[1] => dcfifo_c2l1:auto_generated.data[1]
data[2] => dcfifo_c2l1:auto_generated.data[2]
data[3] => dcfifo_c2l1:auto_generated.data[3]
data[4] => dcfifo_c2l1:auto_generated.data[4]
data[5] => dcfifo_c2l1:auto_generated.data[5]
data[6] => dcfifo_c2l1:auto_generated.data[6]
data[7] => dcfifo_c2l1:auto_generated.data[7]
data[8] => dcfifo_c2l1:auto_generated.data[8]
data[9] => dcfifo_c2l1:auto_generated.data[9]
data[10] => dcfifo_c2l1:auto_generated.data[10]
data[11] => dcfifo_c2l1:auto_generated.data[11]
data[12] => dcfifo_c2l1:auto_generated.data[12]
data[13] => dcfifo_c2l1:auto_generated.data[13]
data[14] => dcfifo_c2l1:auto_generated.data[14]
data[15] => dcfifo_c2l1:auto_generated.data[15]
q[0] <= dcfifo_c2l1:auto_generated.q[0]
q[1] <= dcfifo_c2l1:auto_generated.q[1]
q[2] <= dcfifo_c2l1:auto_generated.q[2]
q[3] <= dcfifo_c2l1:auto_generated.q[3]
q[4] <= dcfifo_c2l1:auto_generated.q[4]
q[5] <= dcfifo_c2l1:auto_generated.q[5]
q[6] <= dcfifo_c2l1:auto_generated.q[6]
q[7] <= dcfifo_c2l1:auto_generated.q[7]
q[8] <= dcfifo_c2l1:auto_generated.q[8]
q[9] <= dcfifo_c2l1:auto_generated.q[9]
q[10] <= dcfifo_c2l1:auto_generated.q[10]
q[11] <= dcfifo_c2l1:auto_generated.q[11]
q[12] <= dcfifo_c2l1:auto_generated.q[12]
q[13] <= dcfifo_c2l1:auto_generated.q[13]
q[14] <= dcfifo_c2l1:auto_generated.q[14]
q[15] <= dcfifo_c2l1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_c2l1:auto_generated.rdclk
rdreq => dcfifo_c2l1:auto_generated.rdreq
wrclk => dcfifo_c2l1:auto_generated.wrclk
wrreq => dcfifo_c2l1:auto_generated.wrreq
aclr => dcfifo_c2l1:auto_generated.aclr
rdempty <= dcfifo_c2l1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_c2l1:auto_generated.wrfull
rdusedw[0] <= dcfifo_c2l1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_c2l1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_c2l1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_c2l1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_c2l1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_c2l1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_c2l1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_c2l1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_c2l1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_c2l1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_c2l1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_c2l1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_c2l1:auto_generated.rdusedw[12]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>
wrusedw[12] <= <GND>


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated
aclr => a_graycounter_977:rdptr_g1p.aclr
aclr => altsyncram_e271:fifo_ram.aclr1
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[13].IN0
aclr => rs_dgwp_reg[13].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_e271:fifo_ram.data_a[0]
data[1] => altsyncram_e271:fifo_ram.data_a[1]
data[2] => altsyncram_e271:fifo_ram.data_a[2]
data[3] => altsyncram_e271:fifo_ram.data_a[3]
data[4] => altsyncram_e271:fifo_ram.data_a[4]
data[5] => altsyncram_e271:fifo_ram.data_a[5]
data[6] => altsyncram_e271:fifo_ram.data_a[6]
data[7] => altsyncram_e271:fifo_ram.data_a[7]
data[8] => altsyncram_e271:fifo_ram.data_a[8]
data[9] => altsyncram_e271:fifo_ram.data_a[9]
data[10] => altsyncram_e271:fifo_ram.data_a[10]
data[11] => altsyncram_e271:fifo_ram.data_a[11]
data[12] => altsyncram_e271:fifo_ram.data_a[12]
data[13] => altsyncram_e271:fifo_ram.data_a[13]
data[14] => altsyncram_e271:fifo_ram.data_a[14]
data[15] => altsyncram_e271:fifo_ram.data_a[15]
q[0] <= altsyncram_e271:fifo_ram.q_b[0]
q[1] <= altsyncram_e271:fifo_ram.q_b[1]
q[2] <= altsyncram_e271:fifo_ram.q_b[2]
q[3] <= altsyncram_e271:fifo_ram.q_b[3]
q[4] <= altsyncram_e271:fifo_ram.q_b[4]
q[5] <= altsyncram_e271:fifo_ram.q_b[5]
q[6] <= altsyncram_e271:fifo_ram.q_b[6]
q[7] <= altsyncram_e271:fifo_ram.q_b[7]
q[8] <= altsyncram_e271:fifo_ram.q_b[8]
q[9] <= altsyncram_e271:fifo_ram.q_b[9]
q[10] <= altsyncram_e271:fifo_ram.q_b[10]
q[11] <= altsyncram_e271:fifo_ram.q_b[11]
q[12] <= altsyncram_e271:fifo_ram.q_b[12]
q[13] <= altsyncram_e271:fifo_ram.q_b[13]
q[14] <= altsyncram_e271:fifo_ram.q_b[14]
q[15] <= altsyncram_e271:fifo_ram.q_b[15]
rdclk => a_graycounter_977:rdptr_g1p.clock
rdclk => altsyncram_e271:fifo_ram.clock1
rdclk => dffpipe_se9:rs_brp.clock
rdclk => dffpipe_se9:rs_bwp.clock
rdclk => alt_synch_pipe_cpl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[13].CLK
rdclk => rs_dgwp_reg[12].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_5lc:wrptr_g1p.clock
wrclk => altsyncram_e271:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => alt_synch_pipe_dpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[13].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[13].CLK
wrclk => ws_dgrp_reg[12].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_gray2bin_aib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_gray2bin_aib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_977:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[3].IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => counter5a13.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter5a13.DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|a_graycounter_5lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => counter8a13.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter8a13.DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|altsyncram_e271:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_a[12] => ram_block11a0.PORTAADDR12
address_a[12] => ram_block11a1.PORTAADDR12
address_a[12] => ram_block11a2.PORTAADDR12
address_a[12] => ram_block11a3.PORTAADDR12
address_a[12] => ram_block11a4.PORTAADDR12
address_a[12] => ram_block11a5.PORTAADDR12
address_a[12] => ram_block11a6.PORTAADDR12
address_a[12] => ram_block11a7.PORTAADDR12
address_a[12] => ram_block11a8.PORTAADDR12
address_a[12] => ram_block11a9.PORTAADDR12
address_a[12] => ram_block11a10.PORTAADDR12
address_a[12] => ram_block11a11.PORTAADDR12
address_a[12] => ram_block11a12.PORTAADDR12
address_a[12] => ram_block11a13.PORTAADDR12
address_a[12] => ram_block11a14.PORTAADDR12
address_a[12] => ram_block11a15.PORTAADDR12
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
address_b[12] => ram_block11a0.PORTBADDR12
address_b[12] => ram_block11a1.PORTBADDR12
address_b[12] => ram_block11a2.PORTBADDR12
address_b[12] => ram_block11a3.PORTBADDR12
address_b[12] => ram_block11a4.PORTBADDR12
address_b[12] => ram_block11a5.PORTBADDR12
address_b[12] => ram_block11a6.PORTBADDR12
address_b[12] => ram_block11a7.PORTBADDR12
address_b[12] => ram_block11a8.PORTBADDR12
address_b[12] => ram_block11a9.PORTBADDR12
address_b[12] => ram_block11a10.PORTBADDR12
address_b[12] => ram_block11a11.PORTBADDR12
address_b[12] => ram_block11a12.PORTBADDR12
address_b[12] => ram_block11a13.PORTBADDR12
address_b[12] => ram_block11a14.PORTBADDR12
address_b[12] => ram_block11a15.PORTBADDR12
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_brp
clock => dffe12a[13].CLK
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[13].ACLR
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
d[13] => dffe12a[13].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe12a[13].DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_se9:rs_bwp
clock => dffe12a[13].CLK
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[13].ACLR
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
d[13] => dffe12a[13].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe12a[13].DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
clock => dffpipe_te9:dffpipe13.clock
clrn => dffpipe_te9:dffpipe13.clrn
d[0] => dffpipe_te9:dffpipe13.d[0]
d[1] => dffpipe_te9:dffpipe13.d[1]
d[2] => dffpipe_te9:dffpipe13.d[2]
d[3] => dffpipe_te9:dffpipe13.d[3]
d[4] => dffpipe_te9:dffpipe13.d[4]
d[5] => dffpipe_te9:dffpipe13.d[5]
d[6] => dffpipe_te9:dffpipe13.d[6]
d[7] => dffpipe_te9:dffpipe13.d[7]
d[8] => dffpipe_te9:dffpipe13.d[8]
d[9] => dffpipe_te9:dffpipe13.d[9]
d[10] => dffpipe_te9:dffpipe13.d[10]
d[11] => dffpipe_te9:dffpipe13.d[11]
d[12] => dffpipe_te9:dffpipe13.d[12]
d[13] => dffpipe_te9:dffpipe13.d[13]
q[0] <= dffpipe_te9:dffpipe13.q[0]
q[1] <= dffpipe_te9:dffpipe13.q[1]
q[2] <= dffpipe_te9:dffpipe13.q[2]
q[3] <= dffpipe_te9:dffpipe13.q[3]
q[4] <= dffpipe_te9:dffpipe13.q[4]
q[5] <= dffpipe_te9:dffpipe13.q[5]
q[6] <= dffpipe_te9:dffpipe13.q[6]
q[7] <= dffpipe_te9:dffpipe13.q[7]
q[8] <= dffpipe_te9:dffpipe13.q[8]
q[9] <= dffpipe_te9:dffpipe13.q[9]
q[10] <= dffpipe_te9:dffpipe13.q[10]
q[11] <= dffpipe_te9:dffpipe13.q[11]
q[12] <= dffpipe_te9:dffpipe13.q[12]
q[13] <= dffpipe_te9:dffpipe13.q[13]


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe13
clock => dffe14a[13].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[13].CLK
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[13].ACLR
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[13].ACLR
clrn => dffe15a[12].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
d[12] => dffe14a[12].IN0
d[13] => dffe14a[13].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe15a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe15a[13].DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|dffpipe_3dc:wraclr
clock => dffe16a[0].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[0].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
clock => dffpipe_ue9:dffpipe16.clock
clrn => dffpipe_ue9:dffpipe16.clrn
d[0] => dffpipe_ue9:dffpipe16.d[0]
d[1] => dffpipe_ue9:dffpipe16.d[1]
d[2] => dffpipe_ue9:dffpipe16.d[2]
d[3] => dffpipe_ue9:dffpipe16.d[3]
d[4] => dffpipe_ue9:dffpipe16.d[4]
d[5] => dffpipe_ue9:dffpipe16.d[5]
d[6] => dffpipe_ue9:dffpipe16.d[6]
d[7] => dffpipe_ue9:dffpipe16.d[7]
d[8] => dffpipe_ue9:dffpipe16.d[8]
d[9] => dffpipe_ue9:dffpipe16.d[9]
d[10] => dffpipe_ue9:dffpipe16.d[10]
d[11] => dffpipe_ue9:dffpipe16.d[11]
d[12] => dffpipe_ue9:dffpipe16.d[12]
d[13] => dffpipe_ue9:dffpipe16.d[13]
q[0] <= dffpipe_ue9:dffpipe16.q[0]
q[1] <= dffpipe_ue9:dffpipe16.q[1]
q[2] <= dffpipe_ue9:dffpipe16.q[2]
q[3] <= dffpipe_ue9:dffpipe16.q[3]
q[4] <= dffpipe_ue9:dffpipe16.q[4]
q[5] <= dffpipe_ue9:dffpipe16.q[5]
q[6] <= dffpipe_ue9:dffpipe16.q[6]
q[7] <= dffpipe_ue9:dffpipe16.q[7]
q[8] <= dffpipe_ue9:dffpipe16.q[8]
q[9] <= dffpipe_ue9:dffpipe16.q[9]
q[10] <= dffpipe_ue9:dffpipe16.q[10]
q[11] <= dffpipe_ue9:dffpipe16.q[11]
q[12] <= dffpipe_ue9:dffpipe16.q[12]
q[13] <= dffpipe_ue9:dffpipe16.q[13]


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe16
clock => dffe17a[13].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[13].CLK
clock => dffe18a[12].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[13].ACLR
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[13].ACLR
clrn => dffe18a[12].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
d[12] => dffe17a[12].IN0
d[13] => dffe17a[13].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe18a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe18a[13].DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|cmpr_d66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|FIFO_SWITCH:FIFO_SWITCH_inst|FIFO_16:FIFO_16_B|dcfifo:dcfifo_component|dcfifo_c2l1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst
source[0] <= altsource_probe_top:in_system_sources_probes_0.source


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0
probe[0] => probe[0].IN1
probe[-1] => probe[-1].IN1
source[0] <= altsource_probe:issp_impl.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
probe[0] => probe[0].IN1
probe[-1] => ~NO_FANOUT~
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_source_gen:wider_source_inst.probe[0]
source[0] <= altsource_probe_impl:wider_source_gen:wider_source_inst.source[0]
source_clk => altsource_probe_impl:wider_source_gen:wider_source_inst.source_clk
source_ena => altsource_probe_impl:wider_source_gen:wider_source_inst.source_ena
raw_tck => altsource_probe_impl:wider_source_gen:wider_source_inst.tck
tdi => altsource_probe_impl:wider_source_gen:wider_source_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_source_gen:wider_source_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_source_gen:wider_source_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_source_gen:wider_source_inst.tdo


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
probe[0] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|rst_button:rst_button_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|BLVDS_RECEIVER:BLVDS_RECEIVER_inst
iCLK => oSEL_CHANNEL~reg0.CLK
iCLK => oACLR_FIFO~reg0.CLK
iCLK => oDATA_BLVDS[0]~reg0.CLK
iCLK => oDATA_BLVDS[1]~reg0.CLK
iCLK => oDATA_BLVDS[2]~reg0.CLK
iCLK => oDATA_BLVDS[3]~reg0.CLK
iCLK => oDATA_BLVDS[4]~reg0.CLK
iCLK => oDATA_BLVDS[5]~reg0.CLK
iCLK => oDATA_BLVDS[6]~reg0.CLK
iCLK => oDATA_BLVDS[7]~reg0.CLK
iCLK => oDATA_BLVDS[8]~reg0.CLK
iCLK => oDATA_BLVDS[9]~reg0.CLK
iCLK => oDATA_BLVDS[10]~reg0.CLK
iCLK => oDATA_BLVDS[11]~reg0.CLK
iCLK => oDATA_BLVDS[12]~reg0.CLK
iCLK => oDATA_BLVDS[13]~reg0.CLK
iCLK => oDATA_BLVDS[14]~reg0.CLK
iCLK => oDATA_BLVDS[15]~reg0.CLK
iCLK => oEPILOG_ERROR~reg0.CLK
iCLK => oHEAD_ERROR~reg0.CLK
iCLK => oSEND_OK~reg0.CLK
iCLK => rCOLLISION_DELAY[0].CLK
iCLK => rCOLLISION_DELAY[1].CLK
iCLK => rCOLLISION_DELAY[2].CLK
iCLK => rCOLLISION_DELAY[3].CLK
iCLK => rCOLLISION_DELAY[4].CLK
iCLK => rCOLLISION_DELAY[5].CLK
iCLK => rCOLLISION_DELAY[6].CLK
iCLK => rCOLLISION_DELAY[7].CLK
iCLK => rFRAME_DELAY[0].CLK
iCLK => rFRAME_DELAY[1].CLK
iCLK => rFRAME_DELAY[2].CLK
iCLK => rFRAME_DELAY[3].CLK
iCLK => rFRAME_DELAY[4].CLK
iCLK => rFRAME_DELAY[5].CLK
iCLK => rFRAME_DELAY[6].CLK
iCLK => rFRAME_DELAY[7].CLK
iCLK => rPACK_COUNT[0].CLK
iCLK => rPACK_COUNT[1].CLK
iCLK => rPACK_COUNT[2].CLK
iCLK => rPACK_COUNT[3].CLK
iCLK => rPACK_COUNT[4].CLK
iCLK => rPACK_COUNT[5].CLK
iCLK => rPACK_COUNT[6].CLK
iCLK => rPACK_COUNT[7].CLK
iCLK => rPART_CNT[0].CLK
iCLK => rPART_CNT[1].CLK
iCLK => rPART_CNT[2].CLK
iCLK => rSAMPLE_CNT[0].CLK
iCLK => rSAMPLE_CNT[1].CLK
iCLK => rSAMPLE_CNT[2].CLK
iCLK => rSAMPLE_CNT[3].CLK
iCLK => rSAMPLE_CNT[4].CLK
iCLK => rSAMPLE_CNT[5].CLK
iCLK => rSAMPLE_CNT[6].CLK
iCLK => rSAMPLE_CNT[7].CLK
iCLK => rSAMPLE_CNT[8].CLK
iCLK => rSAMPLE_CNT[9].CLK
iCLK => rSAMPLE_CNT[10].CLK
iCLK => rSAMPLE_CNT[11].CLK
iCLK => rSAMPLE_CNT[12].CLK
iCLK => rSAMPLE_CNT[13].CLK
iCLK => rSAMPLE_CNT[14].CLK
iCLK => rSAMPLE_CNT[15].CLK
iCLK => rSAMPLE_CNT[16].CLK
iCLK => rFRAME_CRC[0].CLK
iCLK => rFRAME_CRC[1].CLK
iCLK => rFRAME_CRC[2].CLK
iCLK => rFRAME_CRC[3].CLK
iCLK => rFRAME_CRC[4].CLK
iCLK => rFRAME_CRC[5].CLK
iCLK => rFRAME_CRC[6].CLK
iCLK => rFRAME_CRC[7].CLK
iCLK => rFRAME_CRC[8].CLK
iCLK => rFRAME_CRC[9].CLK
iCLK => rFRAME_CRC[10].CLK
iCLK => rFRAME_CRC[11].CLK
iCLK => rFRAME_CRC[12].CLK
iCLK => rFRAME_CRC[13].CLK
iCLK => rFRAME_CRC[14].CLK
iCLK => rFRAME_CRC[15].CLK
iCLK => rSERVICE_CNT[0].CLK
iCLK => rSERVICE_CNT[1].CLK
iCLK => rSERVICE_CNT[2].CLK
iCLK => rSERVICE_CNT[3].CLK
iCLK => rSERVICE_CNT[4].CLK
iCLK => rSERVICE_CNT[5].CLK
iCLK => rSERVICE_CNT[6].CLK
iCLK => rSERVICE_CNT[7].CLK
iCLK => rSERVICE_CNT[8].CLK
iCLK => rSERVICE_CNT[9].CLK
iCLK => rSERVICE_CNT[10].CLK
iCLK => rSERVICE_CNT[11].CLK
iCLK => rSERVICE_CNT[12].CLK
iCLK => rSERVICE_CNT[13].CLK
iCLK => rSERVICE_CNT[14].CLK
iCLK => rSERVICE_CNT[15].CLK
iCLK => rSAMPLE_NUM[0].CLK
iCLK => rSAMPLE_NUM[1].CLK
iCLK => rSAMPLE_NUM[2].CLK
iCLK => rSAMPLE_NUM[3].CLK
iCLK => rSAMPLE_NUM[4].CLK
iCLK => rSAMPLE_NUM[5].CLK
iCLK => rSAMPLE_NUM[6].CLK
iCLK => rSAMPLE_NUM[7].CLK
iCLK => rSAMPLE_NUM[8].CLK
iCLK => rSAMPLE_NUM[9].CLK
iCLK => rSAMPLE_NUM[10].CLK
iCLK => rSAMPLE_NUM[11].CLK
iCLK => rSAMPLE_NUM[12].CLK
iCLK => rSAMPLE_NUM[13].CLK
iCLK => rSAMPLE_NUM[14].CLK
iCLK => rSAMPLE_NUM[15].CLK
iCLK => rPACK_NUM[0].CLK
iCLK => rPACK_NUM[1].CLK
iCLK => rPACK_NUM[2].CLK
iCLK => rPACK_NUM[3].CLK
iCLK => rPACK_NUM[4].CLK
iCLK => rPACK_NUM[5].CLK
iCLK => rPACK_NUM[6].CLK
iCLK => rPACK_NUM[7].CLK
iCLK => rCALC_CRC[0].CLK
iCLK => rCALC_CRC[1].CLK
iCLK => rCALC_CRC[2].CLK
iCLK => rCALC_CRC[3].CLK
iCLK => rCALC_CRC[4].CLK
iCLK => rCALC_CRC[5].CLK
iCLK => rCALC_CRC[6].CLK
iCLK => rCALC_CRC[7].CLK
iCLK => rCALC_CRC[8].CLK
iCLK => rCALC_CRC[9].CLK
iCLK => rCALC_CRC[10].CLK
iCLK => rCALC_CRC[11].CLK
iCLK => rCALC_CRC[12].CLK
iCLK => rCALC_CRC[13].CLK
iCLK => rCALC_CRC[14].CLK
iCLK => rCALC_CRC[15].CLK
iCLK => rCALC_CRC[16].CLK
iCLK => rCALC_CRC[17].CLK
iCLK => oWR_REQ~reg0.CLK
iCLK => oFULL_ERROR~reg0.CLK
iCLK => rWRFULL_CNT[0].CLK
iCLK => rWRFULL_CNT[1].CLK
iCLK => rWRFULL_CNT[2].CLK
iCLK => rWRFULL_CNT[3].CLK
iCLK => rWRFULL_CNT[4].CLK
iCLK => state~7.DATAIN
iRST => oACLR_FIFO~reg0.ACLR
iRST => oDATA_BLVDS[0]~reg0.ACLR
iRST => oDATA_BLVDS[1]~reg0.ACLR
iRST => oDATA_BLVDS[2]~reg0.ACLR
iRST => oDATA_BLVDS[3]~reg0.ACLR
iRST => oDATA_BLVDS[4]~reg0.ACLR
iRST => oDATA_BLVDS[5]~reg0.ACLR
iRST => oDATA_BLVDS[6]~reg0.ACLR
iRST => oDATA_BLVDS[7]~reg0.ACLR
iRST => oDATA_BLVDS[8]~reg0.ACLR
iRST => oDATA_BLVDS[9]~reg0.ACLR
iRST => oDATA_BLVDS[10]~reg0.ACLR
iRST => oDATA_BLVDS[11]~reg0.ACLR
iRST => oDATA_BLVDS[12]~reg0.ACLR
iRST => oDATA_BLVDS[13]~reg0.ACLR
iRST => oDATA_BLVDS[14]~reg0.ACLR
iRST => oDATA_BLVDS[15]~reg0.ACLR
iRST => oEPILOG_ERROR~reg0.ACLR
iRST => oHEAD_ERROR~reg0.ACLR
iRST => oSEND_OK~reg0.ACLR
iRST => rCOLLISION_DELAY[0].ACLR
iRST => rCOLLISION_DELAY[1].ACLR
iRST => rCOLLISION_DELAY[2].ACLR
iRST => rCOLLISION_DELAY[3].ACLR
iRST => rCOLLISION_DELAY[4].ACLR
iRST => rCOLLISION_DELAY[5].ACLR
iRST => rCOLLISION_DELAY[6].ACLR
iRST => rCOLLISION_DELAY[7].ACLR
iRST => rFRAME_DELAY[0].ACLR
iRST => rFRAME_DELAY[1].ACLR
iRST => rFRAME_DELAY[2].ACLR
iRST => rFRAME_DELAY[3].ACLR
iRST => rFRAME_DELAY[4].ACLR
iRST => rFRAME_DELAY[5].ACLR
iRST => rFRAME_DELAY[6].ACLR
iRST => rFRAME_DELAY[7].ACLR
iRST => rPACK_COUNT[0].ACLR
iRST => rPACK_COUNT[1].ACLR
iRST => rPACK_COUNT[2].ACLR
iRST => rPACK_COUNT[3].ACLR
iRST => rPACK_COUNT[4].ACLR
iRST => rPACK_COUNT[5].ACLR
iRST => rPACK_COUNT[6].ACLR
iRST => rPACK_COUNT[7].ACLR
iRST => rPART_CNT[0].ACLR
iRST => rPART_CNT[1].ACLR
iRST => rPART_CNT[2].ACLR
iRST => rSAMPLE_CNT[0].ACLR
iRST => rSAMPLE_CNT[1].ACLR
iRST => rSAMPLE_CNT[2].ACLR
iRST => rSAMPLE_CNT[3].ACLR
iRST => rSAMPLE_CNT[4].ACLR
iRST => rSAMPLE_CNT[5].ACLR
iRST => rSAMPLE_CNT[6].ACLR
iRST => rSAMPLE_CNT[7].ACLR
iRST => rSAMPLE_CNT[8].ACLR
iRST => rSAMPLE_CNT[9].ACLR
iRST => rSAMPLE_CNT[10].ACLR
iRST => rSAMPLE_CNT[11].ACLR
iRST => rSAMPLE_CNT[12].ACLR
iRST => rSAMPLE_CNT[13].ACLR
iRST => rSAMPLE_CNT[14].ACLR
iRST => rSAMPLE_CNT[15].ACLR
iRST => rSAMPLE_CNT[16].ACLR
iRST => rFRAME_CRC[0].ACLR
iRST => rFRAME_CRC[1].ACLR
iRST => rFRAME_CRC[2].ACLR
iRST => rFRAME_CRC[3].ACLR
iRST => rFRAME_CRC[4].ACLR
iRST => rFRAME_CRC[5].ACLR
iRST => rFRAME_CRC[6].ACLR
iRST => rFRAME_CRC[7].ACLR
iRST => rFRAME_CRC[8].ACLR
iRST => rFRAME_CRC[9].ACLR
iRST => rFRAME_CRC[10].ACLR
iRST => rFRAME_CRC[11].ACLR
iRST => rFRAME_CRC[12].ACLR
iRST => rFRAME_CRC[13].ACLR
iRST => rFRAME_CRC[14].ACLR
iRST => rFRAME_CRC[15].ACLR
iRST => rSERVICE_CNT[0].ACLR
iRST => rSERVICE_CNT[1].ACLR
iRST => rSERVICE_CNT[2].ACLR
iRST => rSERVICE_CNT[3].ACLR
iRST => rSERVICE_CNT[4].ACLR
iRST => rSERVICE_CNT[5].ACLR
iRST => rSERVICE_CNT[6].ACLR
iRST => rSERVICE_CNT[7].ACLR
iRST => rSERVICE_CNT[8].ACLR
iRST => rSERVICE_CNT[9].ACLR
iRST => rSERVICE_CNT[10].ACLR
iRST => rSERVICE_CNT[11].ACLR
iRST => rSERVICE_CNT[12].ACLR
iRST => rSERVICE_CNT[13].ACLR
iRST => rSERVICE_CNT[14].ACLR
iRST => rSERVICE_CNT[15].ACLR
iRST => rSAMPLE_NUM[0].ACLR
iRST => rSAMPLE_NUM[1].ACLR
iRST => rSAMPLE_NUM[2].ACLR
iRST => rSAMPLE_NUM[3].ACLR
iRST => rSAMPLE_NUM[4].ACLR
iRST => rSAMPLE_NUM[5].ACLR
iRST => rSAMPLE_NUM[6].ACLR
iRST => rSAMPLE_NUM[7].ACLR
iRST => rSAMPLE_NUM[8].ACLR
iRST => rSAMPLE_NUM[9].ACLR
iRST => rSAMPLE_NUM[10].ACLR
iRST => rSAMPLE_NUM[11].ACLR
iRST => rSAMPLE_NUM[12].ACLR
iRST => rSAMPLE_NUM[13].ACLR
iRST => rSAMPLE_NUM[14].ACLR
iRST => rSAMPLE_NUM[15].ACLR
iRST => rPACK_NUM[0].ACLR
iRST => rPACK_NUM[1].ACLR
iRST => rPACK_NUM[2].ACLR
iRST => rPACK_NUM[3].ACLR
iRST => rPACK_NUM[4].ACLR
iRST => rPACK_NUM[5].ACLR
iRST => rPACK_NUM[6].ACLR
iRST => rPACK_NUM[7].ACLR
iRST => rCALC_CRC[0].ACLR
iRST => rCALC_CRC[1].ACLR
iRST => rCALC_CRC[2].ACLR
iRST => rCALC_CRC[3].ACLR
iRST => rCALC_CRC[4].ACLR
iRST => rCALC_CRC[5].ACLR
iRST => rCALC_CRC[6].ACLR
iRST => rCALC_CRC[7].ACLR
iRST => rCALC_CRC[8].ACLR
iRST => rCALC_CRC[9].ACLR
iRST => rCALC_CRC[10].ACLR
iRST => rCALC_CRC[11].ACLR
iRST => rCALC_CRC[12].ACLR
iRST => rCALC_CRC[13].ACLR
iRST => rCALC_CRC[14].ACLR
iRST => rCALC_CRC[15].ACLR
iRST => rCALC_CRC[16].ACLR
iRST => rCALC_CRC[17].ACLR
iRST => oWR_REQ~reg0.ACLR
iRST => state~9.DATAIN
iRST => oSEL_CHANNEL~reg0.ENA
iDATA_BLVDS[0] => Add1.IN18
iDATA_BLVDS[0] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[0] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[0] => rPACK_NUM.DATAB
iDATA_BLVDS[0] => oDATA_BLVDS.DATAA
iDATA_BLVDS[0] => rFRAME_CRC.DATAB
iDATA_BLVDS[0] => rFRAME_CRC.DATAB
iDATA_BLVDS[0] => Selector17.IN4
iDATA_BLVDS[0] => Equal22.IN17
iDATA_BLVDS[1] => Add1.IN17
iDATA_BLVDS[1] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[1] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[1] => rPACK_NUM.DATAB
iDATA_BLVDS[1] => oDATA_BLVDS.DATAA
iDATA_BLVDS[1] => rFRAME_CRC.DATAB
iDATA_BLVDS[1] => rFRAME_CRC.DATAB
iDATA_BLVDS[1] => Selector16.IN4
iDATA_BLVDS[1] => Equal22.IN16
iDATA_BLVDS[2] => Add1.IN16
iDATA_BLVDS[2] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[2] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[2] => rPACK_NUM.DATAB
iDATA_BLVDS[2] => oDATA_BLVDS.DATAA
iDATA_BLVDS[2] => rFRAME_CRC.DATAB
iDATA_BLVDS[2] => rFRAME_CRC.DATAB
iDATA_BLVDS[2] => Selector15.IN4
iDATA_BLVDS[2] => Equal22.IN15
iDATA_BLVDS[3] => Add1.IN15
iDATA_BLVDS[3] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[3] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[3] => rPACK_NUM.DATAB
iDATA_BLVDS[3] => oDATA_BLVDS.DATAA
iDATA_BLVDS[3] => rFRAME_CRC.DATAB
iDATA_BLVDS[3] => rFRAME_CRC.DATAB
iDATA_BLVDS[3] => Selector14.IN4
iDATA_BLVDS[3] => Equal22.IN14
iDATA_BLVDS[4] => Add1.IN14
iDATA_BLVDS[4] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[4] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[4] => rPACK_NUM.DATAB
iDATA_BLVDS[4] => oDATA_BLVDS.DATAA
iDATA_BLVDS[4] => rFRAME_CRC.DATAB
iDATA_BLVDS[4] => rFRAME_CRC.DATAB
iDATA_BLVDS[4] => Selector13.IN4
iDATA_BLVDS[4] => Equal22.IN13
iDATA_BLVDS[5] => Add1.IN13
iDATA_BLVDS[5] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[5] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[5] => rPACK_NUM.DATAB
iDATA_BLVDS[5] => oDATA_BLVDS.DATAA
iDATA_BLVDS[5] => rFRAME_CRC.DATAB
iDATA_BLVDS[5] => rFRAME_CRC.DATAB
iDATA_BLVDS[5] => Selector12.IN4
iDATA_BLVDS[5] => Equal22.IN12
iDATA_BLVDS[6] => Add1.IN12
iDATA_BLVDS[6] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[6] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[6] => rPACK_NUM.DATAB
iDATA_BLVDS[6] => oDATA_BLVDS.DATAA
iDATA_BLVDS[6] => rFRAME_CRC.DATAB
iDATA_BLVDS[6] => rFRAME_CRC.DATAB
iDATA_BLVDS[6] => Selector11.IN4
iDATA_BLVDS[6] => Equal22.IN11
iDATA_BLVDS[7] => Add1.IN11
iDATA_BLVDS[7] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[7] => rSAMPLE_NUM.DATAB
iDATA_BLVDS[7] => rPACK_NUM.DATAB
iDATA_BLVDS[7] => oDATA_BLVDS.DATAA
iDATA_BLVDS[7] => rFRAME_CRC.DATAB
iDATA_BLVDS[7] => rFRAME_CRC.DATAB
iDATA_BLVDS[7] => Selector10.IN4
iDATA_BLVDS[7] => Equal22.IN10
iDATA_BLVDS[8] => Add1.IN10
iDATA_BLVDS[8] => oDATA_BLVDS.DATAA
iDATA_BLVDS[8] => Selector9.IN4
iDATA_BLVDS[8] => Equal22.IN9
iDATA_BLVDS[9] => Add1.IN9
iDATA_BLVDS[9] => oDATA_BLVDS.DATAA
iDATA_BLVDS[9] => Selector8.IN4
iDATA_BLVDS[9] => Equal22.IN8
iDATA_BLVDS[10] => Add1.IN8
iDATA_BLVDS[10] => oDATA_BLVDS.DATAA
iDATA_BLVDS[10] => Selector7.IN4
iDATA_BLVDS[10] => Equal22.IN7
iDATA_BLVDS[11] => Add1.IN7
iDATA_BLVDS[11] => oDATA_BLVDS.DATAA
iDATA_BLVDS[11] => Selector6.IN4
iDATA_BLVDS[11] => Equal22.IN6
iDATA_BLVDS[12] => Add1.IN6
iDATA_BLVDS[12] => oDATA_BLVDS.DATAA
iDATA_BLVDS[12] => Selector5.IN4
iDATA_BLVDS[12] => Equal22.IN5
iDATA_BLVDS[13] => Add1.IN5
iDATA_BLVDS[13] => oDATA_BLVDS.DATAA
iDATA_BLVDS[13] => Selector4.IN4
iDATA_BLVDS[13] => Equal1.IN2
iDATA_BLVDS[13] => Equal3.IN0
iDATA_BLVDS[13] => Equal5.IN2
iDATA_BLVDS[13] => Equal7.IN1
iDATA_BLVDS[13] => Equal9.IN2
iDATA_BLVDS[13] => Equal11.IN2
iDATA_BLVDS[13] => Equal14.IN2
iDATA_BLVDS[13] => Equal16.IN1
iDATA_BLVDS[13] => Equal22.IN4
iDATA_BLVDS[14] => Add1.IN4
iDATA_BLVDS[14] => oDATA_BLVDS.DATAA
iDATA_BLVDS[14] => Selector3.IN4
iDATA_BLVDS[14] => Equal1.IN1
iDATA_BLVDS[14] => Equal3.IN2
iDATA_BLVDS[14] => Equal5.IN0
iDATA_BLVDS[14] => Equal7.IN0
iDATA_BLVDS[14] => Equal9.IN1
iDATA_BLVDS[14] => Equal11.IN1
iDATA_BLVDS[14] => Equal14.IN1
iDATA_BLVDS[14] => Equal16.IN2
iDATA_BLVDS[14] => Equal22.IN3
iDATA_BLVDS[15] => Add1.IN3
iDATA_BLVDS[15] => oDATA_BLVDS.DATAA
iDATA_BLVDS[15] => Selector2.IN4
iDATA_BLVDS[15] => Equal1.IN0
iDATA_BLVDS[15] => Equal3.IN1
iDATA_BLVDS[15] => Equal5.IN1
iDATA_BLVDS[15] => Equal7.IN2
iDATA_BLVDS[15] => Equal9.IN0
iDATA_BLVDS[15] => Equal11.IN0
iDATA_BLVDS[15] => Equal14.IN0
iDATA_BLVDS[15] => Equal16.IN0
iDATA_BLVDS[15] => Equal22.IN2
iDATA_BLVDS[16] => Add1.IN2
iDATA_BLVDS[16] => Equal0.IN1
iDATA_BLVDS[16] => Equal22.IN1
iDATA_BLVDS[17] => Add1.IN1
iDATA_BLVDS[17] => Equal0.IN0
iDATA_BLVDS[17] => Equal22.IN0
iWR_FULL => always0.IN1
oSEND_OK <= oSEND_OK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oWR_REQ <= oWR_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFULL_ERROR <= oFULL_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHEAD_ERROR <= oHEAD_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE
oEPILOG_ERROR <= oEPILOG_ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[0] <= oDATA_BLVDS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[1] <= oDATA_BLVDS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[2] <= oDATA_BLVDS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[3] <= oDATA_BLVDS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[4] <= oDATA_BLVDS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[5] <= oDATA_BLVDS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[6] <= oDATA_BLVDS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[7] <= oDATA_BLVDS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[8] <= oDATA_BLVDS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[9] <= oDATA_BLVDS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[10] <= oDATA_BLVDS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[11] <= oDATA_BLVDS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[12] <= oDATA_BLVDS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[13] <= oDATA_BLVDS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[14] <= oDATA_BLVDS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_BLVDS[15] <= oDATA_BLVDS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEL_CHANNEL <= oSEL_CHANNEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
oACLR_FIFO <= oACLR_FIFO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|Strob_cutter:Strob_cutter_FULL
iclk => rdff.CLK
iclk => o_start_str~reg0.CLK
ibutton => always0.IN1
ibutton => rdff.OUTPUTSELECT
ibutton => o_start_str.OUTPUTSELECT
o_start_str <= o_start_str~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|Strob_cutter:Strob_cutter_HEAD
iclk => rdff.CLK
iclk => o_start_str~reg0.CLK
ibutton => always0.IN1
ibutton => rdff.OUTPUTSELECT
ibutton => o_start_str.OUTPUTSELECT
o_start_str <= o_start_str~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|Strob_cutter:Strob_cutter_EPILOG
iclk => rdff.CLK
iclk => o_start_str~reg0.CLK
ibutton => always0.IN1
ibutton => rdff.OUTPUTSELECT
ibutton => o_start_str.OUTPUTSELECT
o_start_str <= o_start_str~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst
iCLK => iCLK.IN3
iFULL_ERROR => rFULL_ERROR.DATAIN
iHEAD_ERROR => rHEAD_ERROR.DATAIN
iEPILOG_ERROR => rEPILOG_ERROR.DATAIN
oRST_BLVDS_RECEIVER <= oRST_BLVDS_RECEIVER~reg0.DB_MAX_OUTPUT_PORT_TYPE
oFULL_ERR_CNT[0] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[1] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[2] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[3] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[4] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[5] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[6] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[7] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[8] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[9] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[10] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[11] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[12] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[13] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[14] <= ERR_CNT:ERR_CNT_FULL.q
oFULL_ERR_CNT[15] <= ERR_CNT:ERR_CNT_FULL.q
oHEAD_ERR_CNT[0] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[1] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[2] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[3] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[4] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[5] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[6] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[7] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[8] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[9] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[10] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[11] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[12] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[13] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[14] <= ERR_CNT:ERR_CNT_HEAD.q
oHEAD_ERR_CNT[15] <= ERR_CNT:ERR_CNT_HEAD.q
oEPILOG_ERR_CNT[0] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[1] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[2] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[3] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[4] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[5] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[6] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[7] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[8] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[9] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[10] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[11] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[12] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[13] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[14] <= ERR_CNT:ERR_CNT_EPILOG.q
oEPILOG_ERR_CNT[15] <= ERR_CNT:ERR_CNT_EPILOG.q


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q
q[9] <= lpm_counter:LPM_COUNTER_component.q
q[10] <= lpm_counter:LPM_COUNTER_component.q
q[11] <= lpm_counter:LPM_COUNTER_component.q
q[12] <= lpm_counter:LPM_COUNTER_component.q
q[13] <= lpm_counter:LPM_COUNTER_component.q
q[14] <= lpm_counter:LPM_COUNTER_component.q
q[15] <= lpm_counter:LPM_COUNTER_component.q


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component
clock => cntr_8ui:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ui:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ui:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ui:auto_generated.q[0]
q[1] <= cntr_8ui:auto_generated.q[1]
q[2] <= cntr_8ui:auto_generated.q[2]
q[3] <= cntr_8ui:auto_generated.q[3]
q[4] <= cntr_8ui:auto_generated.q[4]
q[5] <= cntr_8ui:auto_generated.q[5]
q[6] <= cntr_8ui:auto_generated.q[6]
q[7] <= cntr_8ui:auto_generated.q[7]
q[8] <= cntr_8ui:auto_generated.q[8]
q[9] <= cntr_8ui:auto_generated.q[9]
q[10] <= cntr_8ui:auto_generated.q[10]
q[11] <= cntr_8ui:auto_generated.q[11]
q[12] <= cntr_8ui:auto_generated.q[12]
q[13] <= cntr_8ui:auto_generated.q[13]
q[14] <= cntr_8ui:auto_generated.q[14]
q[15] <= cntr_8ui:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_FULL|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_HEAD
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q
q[9] <= lpm_counter:LPM_COUNTER_component.q
q[10] <= lpm_counter:LPM_COUNTER_component.q
q[11] <= lpm_counter:LPM_COUNTER_component.q
q[12] <= lpm_counter:LPM_COUNTER_component.q
q[13] <= lpm_counter:LPM_COUNTER_component.q
q[14] <= lpm_counter:LPM_COUNTER_component.q
q[15] <= lpm_counter:LPM_COUNTER_component.q


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_HEAD|lpm_counter:LPM_COUNTER_component
clock => cntr_8ui:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ui:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ui:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ui:auto_generated.q[0]
q[1] <= cntr_8ui:auto_generated.q[1]
q[2] <= cntr_8ui:auto_generated.q[2]
q[3] <= cntr_8ui:auto_generated.q[3]
q[4] <= cntr_8ui:auto_generated.q[4]
q[5] <= cntr_8ui:auto_generated.q[5]
q[6] <= cntr_8ui:auto_generated.q[6]
q[7] <= cntr_8ui:auto_generated.q[7]
q[8] <= cntr_8ui:auto_generated.q[8]
q[9] <= cntr_8ui:auto_generated.q[9]
q[10] <= cntr_8ui:auto_generated.q[10]
q[11] <= cntr_8ui:auto_generated.q[11]
q[12] <= cntr_8ui:auto_generated.q[12]
q[13] <= cntr_8ui:auto_generated.q[13]
q[14] <= cntr_8ui:auto_generated.q[14]
q[15] <= cntr_8ui:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_HEAD|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_EPILOG
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q
q[4] <= lpm_counter:LPM_COUNTER_component.q
q[5] <= lpm_counter:LPM_COUNTER_component.q
q[6] <= lpm_counter:LPM_COUNTER_component.q
q[7] <= lpm_counter:LPM_COUNTER_component.q
q[8] <= lpm_counter:LPM_COUNTER_component.q
q[9] <= lpm_counter:LPM_COUNTER_component.q
q[10] <= lpm_counter:LPM_COUNTER_component.q
q[11] <= lpm_counter:LPM_COUNTER_component.q
q[12] <= lpm_counter:LPM_COUNTER_component.q
q[13] <= lpm_counter:LPM_COUNTER_component.q
q[14] <= lpm_counter:LPM_COUNTER_component.q
q[15] <= lpm_counter:LPM_COUNTER_component.q


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_EPILOG|lpm_counter:LPM_COUNTER_component
clock => cntr_8ui:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_8ui:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_8ui:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8ui:auto_generated.q[0]
q[1] <= cntr_8ui:auto_generated.q[1]
q[2] <= cntr_8ui:auto_generated.q[2]
q[3] <= cntr_8ui:auto_generated.q[3]
q[4] <= cntr_8ui:auto_generated.q[4]
q[5] <= cntr_8ui:auto_generated.q[5]
q[6] <= cntr_8ui:auto_generated.q[6]
q[7] <= cntr_8ui:auto_generated.q[7]
q[8] <= cntr_8ui:auto_generated.q[8]
q[9] <= cntr_8ui:auto_generated.q[9]
q[10] <= cntr_8ui:auto_generated.q[10]
q[11] <= cntr_8ui:auto_generated.q[11]
q[12] <= cntr_8ui:auto_generated.q[12]
q[13] <= cntr_8ui:auto_generated.q[13]
q[14] <= cntr_8ui:auto_generated.q[14]
q[15] <= cntr_8ui:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|ERROR_SOLVER:ERROR_SOLVER_inst|ERR_CNT:ERR_CNT_EPILOG|lpm_counter:LPM_COUNTER_component|cntr_8ui:auto_generated
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|button_debouncer:button_debouncer_inst
iCLK => oSW_UP~reg0.CLK
iCLK => oSW_DOWN~reg0.CLK
iCLK => oSW_STATE~reg0.CLK
iCLK => rSW_COUNT[0].CLK
iCLK => rSW_COUNT[1].CLK
iCLK => rSW_COUNT[2].CLK
iCLK => rSW_COUNT[3].CLK
iCLK => rSW_COUNT[4].CLK
iCLK => rSW_COUNT[5].CLK
iCLK => rSW_COUNT[6].CLK
iCLK => rSW[0].CLK
iCLK => rSW[1].CLK
iRST => oSW_STATE~reg0.ACLR
iRST => rSW_COUNT[0].ACLR
iRST => rSW_COUNT[1].ACLR
iRST => rSW_COUNT[2].ACLR
iRST => rSW_COUNT[3].ACLR
iRST => rSW_COUNT[4].ACLR
iRST => rSW_COUNT[5].ACLR
iRST => rSW_COUNT[6].ACLR
iRST => rSW[0].ACLR
iRST => rSW[1].ACLR
iSW => rSW[0].DATAIN
oSW_STATE <= oSW_STATE~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSW_DOWN <= oSW_DOWN~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSW_UP <= oSW_UP~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|BLVDS_uPP_TOP:BLVDS_uPP_TOP_inst|GPIO_SOLVER:GPIO_SOLVER_inst
iCLK => oENA~reg0.CLK
iCLK => oSEL_CHANNEL~reg0.CLK
iCLK => oGPIO_0~reg0.CLK
iCLK => oRD_REQ~reg0.CLK
iCLK => oDATA_UPP[0]~reg0.CLK
iCLK => oDATA_UPP[1]~reg0.CLK
iCLK => oDATA_UPP[2]~reg0.CLK
iCLK => oDATA_UPP[3]~reg0.CLK
iCLK => oDATA_UPP[4]~reg0.CLK
iCLK => oDATA_UPP[5]~reg0.CLK
iCLK => oDATA_UPP[6]~reg0.CLK
iCLK => oDATA_UPP[7]~reg0.CLK
iCLK => oDATA_UPP[8]~reg0.CLK
iCLK => oDATA_UPP[9]~reg0.CLK
iCLK => oDATA_UPP[10]~reg0.CLK
iCLK => oDATA_UPP[11]~reg0.CLK
iCLK => oDATA_UPP[12]~reg0.CLK
iCLK => oDATA_UPP[13]~reg0.CLK
iCLK => oDATA_UPP[14]~reg0.CLK
iCLK => oDATA_UPP[15]~reg0.CLK
iCLK => rGPIO0_CNT[0].CLK
iCLK => rGPIO0_CNT[1].CLK
iCLK => rGPIO0_CNT[2].CLK
iCLK => rGPIO0_CNT[3].CLK
iCLK => rGPIO0_CNT[4].CLK
iCLK => rGPIO0_CNT[5].CLK
iCLK => rGPIO0_CNT[6].CLK
iCLK => rGPIO0_CNT[7].CLK
iCLK => rGPIO0_CNT[8].CLK
iCLK => rEND_CNT[0].CLK
iCLK => rEND_CNT[1].CLK
iCLK => rEND_CNT[2].CLK
iCLK => rEND_CNT[3].CLK
iCLK => rEND_CNT[4].CLK
iCLK => rEND_CNT[5].CLK
iCLK => rEND_CNT[6].CLK
iCLK => rEND_CNT[7].CLK
iCLK => rEND_CNT[8].CLK
iCLK => rLATENCY[0].CLK
iCLK => rLATENCY[1].CLK
iCLK => rLATENCY[2].CLK
iCLK => rLATENCY[3].CLK
iCLK => rLATENCY[4].CLK
iCLK => rLATENCY[5].CLK
iCLK => rLATENCY[6].CLK
iCLK => rLATENCY[7].CLK
iCLK => rLATENCY[8].CLK
iCLK => rLATENCY_CNT[0].CLK
iCLK => rLATENCY_CNT[1].CLK
iCLK => rLATENCY_CNT[2].CLK
iCLK => rLATENCY_CNT[3].CLK
iCLK => rLATENCY_CNT[4].CLK
iCLK => rLATENCY_CNT[5].CLK
iCLK => rLATENCY_CNT[6].CLK
iCLK => rLATENCY_CNT[7].CLK
iCLK => rLATENCY_CNT[8].CLK
iCLK => rWORD_CNT[0].CLK
iCLK => rWORD_CNT[1].CLK
iCLK => rWORD_CNT[2].CLK
iCLK => rWORD_CNT[3].CLK
iCLK => rWORD_CNT[4].CLK
iCLK => rWORD_CNT[5].CLK
iCLK => rWORD_CNT[6].CLK
iCLK => rWORD_CNT[7].CLK
iCLK => rWORD_CNT[8].CLK
iCLK => rFLAG_CONT.CLK
iCLK => rSTART_RST.CLK
iCLK => rUSEDW[0].CLK
iCLK => rUSEDW[1].CLK
iCLK => rUSEDW[2].CLK
iCLK => rUSEDW[3].CLK
iCLK => rUSEDW[4].CLK
iCLK => rUSEDW[5].CLK
iCLK => rUSEDW[6].CLK
iCLK => rUSEDW[7].CLK
iCLK => rUSEDW[8].CLK
iCLK => SRFF_iSTART.CLK
iCLK => state~7.DATAIN
iRST => oENA~reg0.ACLR
iRST => oSEL_CHANNEL~reg0.ACLR
iRST => oGPIO_0~reg0.ACLR
iRST => oRD_REQ~reg0.ACLR
iRST => oDATA_UPP[0]~reg0.ACLR
iRST => oDATA_UPP[1]~reg0.ACLR
iRST => oDATA_UPP[2]~reg0.ACLR
iRST => oDATA_UPP[3]~reg0.ACLR
iRST => oDATA_UPP[4]~reg0.ACLR
iRST => oDATA_UPP[5]~reg0.ACLR
iRST => oDATA_UPP[6]~reg0.ACLR
iRST => oDATA_UPP[7]~reg0.ACLR
iRST => oDATA_UPP[8]~reg0.ACLR
iRST => oDATA_UPP[9]~reg0.ACLR
iRST => oDATA_UPP[10]~reg0.ACLR
iRST => oDATA_UPP[11]~reg0.ACLR
iRST => oDATA_UPP[12]~reg0.ACLR
iRST => oDATA_UPP[13]~reg0.ACLR
iRST => oDATA_UPP[14]~reg0.ACLR
iRST => oDATA_UPP[15]~reg0.ACLR
iRST => rGPIO0_CNT[0].ACLR
iRST => rGPIO0_CNT[1].ACLR
iRST => rGPIO0_CNT[2].ACLR
iRST => rGPIO0_CNT[3].ACLR
iRST => rGPIO0_CNT[4].ACLR
iRST => rGPIO0_CNT[5].ACLR
iRST => rGPIO0_CNT[6].ACLR
iRST => rGPIO0_CNT[7].ACLR
iRST => rGPIO0_CNT[8].ACLR
iRST => rEND_CNT[0].ACLR
iRST => rEND_CNT[1].ACLR
iRST => rEND_CNT[2].ACLR
iRST => rEND_CNT[3].ACLR
iRST => rEND_CNT[4].ACLR
iRST => rEND_CNT[5].ACLR
iRST => rEND_CNT[6].ACLR
iRST => rEND_CNT[7].ACLR
iRST => rEND_CNT[8].ACLR
iRST => rLATENCY[0].ACLR
iRST => rLATENCY[1].ACLR
iRST => rLATENCY[2].ACLR
iRST => rLATENCY[3].ACLR
iRST => rLATENCY[4].ACLR
iRST => rLATENCY[5].ACLR
iRST => rLATENCY[6].ACLR
iRST => rLATENCY[7].ACLR
iRST => rLATENCY[8].ACLR
iRST => rLATENCY_CNT[0].ACLR
iRST => rLATENCY_CNT[1].ACLR
iRST => rLATENCY_CNT[2].ACLR
iRST => rLATENCY_CNT[3].ACLR
iRST => rLATENCY_CNT[4].ACLR
iRST => rLATENCY_CNT[5].ACLR
iRST => rLATENCY_CNT[6].ACLR
iRST => rLATENCY_CNT[7].ACLR
iRST => rLATENCY_CNT[8].ACLR
iRST => rWORD_CNT[0].ACLR
iRST => rWORD_CNT[1].ACLR
iRST => rWORD_CNT[2].ACLR
iRST => rWORD_CNT[3].ACLR
iRST => rWORD_CNT[4].ACLR
iRST => rWORD_CNT[5].ACLR
iRST => rWORD_CNT[6].ACLR
iRST => rWORD_CNT[7].ACLR
iRST => rWORD_CNT[8].ACLR
iRST => rFLAG_CONT.ACLR
iRST => rSTART_RST.ACLR
iRST => state~9.DATAIN
iSTART => SRFF_iSTART.IN0
iGPIO5 => oSEL_CHANNEL.OUTPUTSELECT
iGPIO5 => rGPIO0_CNT.OUTPUTSELECT
iGPIO5 => rGPIO0_CNT.OUTPUTSELECT
iGPIO5 => rGPIO0_CNT.OUTPUTSELECT
iGPIO5 => rGPIO0_CNT.OUTPUTSELECT
iGPIO5 => rGPIO0_CNT.OUTPUTSELECT
iGPIO5 => rGPIO0_CNT.OUTPUTSELECT
iGPIO5 => rGPIO0_CNT.OUTPUTSELECT
iGPIO5 => rGPIO0_CNT.OUTPUTSELECT
iGPIO5 => rGPIO0_CNT.OUTPUTSELECT
iGPIO5 => oENA.OUTPUTSELECT
iGPIO5 => state.OUTPUTSELECT
iGPIO5 => state.OUTPUTSELECT
iGPIO5 => state.OUTPUTSELECT
iGPIO5 => state.OUTPUTSELECT
iGPIO5 => state.OUTPUTSELECT
iGPIO5 => state.OUTPUTSELECT
iGPIO5 => Selector3.IN5
iGPIO5 => Selector2.IN1
iEMPTY => oRD_REQ.OUTPUTSELECT
iEMPTY => rFLAG_CONT.OUTPUTSELECT
iEMPTY => state.DATAB
iEMPTY => state.DATAB
iSEL_CHANNEL => oSEL_CHANNEL.DATAB
iUSEDW[0] => rUSEDW[0].DATAIN
iUSEDW[1] => rUSEDW[1].DATAIN
iUSEDW[2] => rUSEDW[2].DATAIN
iUSEDW[3] => rUSEDW[3].DATAIN
iUSEDW[4] => rUSEDW[4].DATAIN
iUSEDW[5] => rUSEDW[5].DATAIN
iUSEDW[6] => rUSEDW[6].DATAIN
iUSEDW[7] => rUSEDW[7].DATAIN
iUSEDW[8] => rUSEDW[8].DATAIN
iFIFO_OUT[0] => oDATA_UPP.DATAB
iFIFO_OUT[0] => oDATA_UPP.DATAB
iFIFO_OUT[0] => oDATA_UPP.DATAB
iFIFO_OUT[1] => oDATA_UPP.DATAB
iFIFO_OUT[1] => oDATA_UPP.DATAB
iFIFO_OUT[1] => oDATA_UPP.DATAB
iFIFO_OUT[2] => oDATA_UPP.DATAB
iFIFO_OUT[2] => oDATA_UPP.DATAB
iFIFO_OUT[2] => oDATA_UPP.DATAB
iFIFO_OUT[3] => oDATA_UPP.DATAB
iFIFO_OUT[3] => oDATA_UPP.DATAB
iFIFO_OUT[3] => oDATA_UPP.DATAB
iFIFO_OUT[4] => oDATA_UPP.DATAB
iFIFO_OUT[4] => oDATA_UPP.DATAB
iFIFO_OUT[4] => oDATA_UPP.DATAB
iFIFO_OUT[5] => oDATA_UPP.DATAB
iFIFO_OUT[5] => oDATA_UPP.DATAB
iFIFO_OUT[5] => oDATA_UPP.DATAB
iFIFO_OUT[6] => oDATA_UPP.DATAB
iFIFO_OUT[6] => oDATA_UPP.DATAB
iFIFO_OUT[6] => oDATA_UPP.DATAB
iFIFO_OUT[7] => oDATA_UPP.DATAB
iFIFO_OUT[7] => oDATA_UPP.DATAB
iFIFO_OUT[7] => oDATA_UPP.DATAB
iFIFO_OUT[8] => oDATA_UPP.DATAB
iFIFO_OUT[8] => oDATA_UPP.DATAB
iFIFO_OUT[8] => oDATA_UPP.DATAB
iFIFO_OUT[9] => oDATA_UPP.DATAB
iFIFO_OUT[9] => oDATA_UPP.DATAB
iFIFO_OUT[9] => oDATA_UPP.DATAB
iFIFO_OUT[10] => oDATA_UPP.DATAB
iFIFO_OUT[10] => oDATA_UPP.DATAB
iFIFO_OUT[10] => oDATA_UPP.DATAB
iFIFO_OUT[11] => oDATA_UPP.DATAB
iFIFO_OUT[11] => oDATA_UPP.DATAB
iFIFO_OUT[11] => oDATA_UPP.DATAB
iFIFO_OUT[12] => oDATA_UPP.DATAB
iFIFO_OUT[12] => oDATA_UPP.DATAB
iFIFO_OUT[12] => oDATA_UPP.DATAB
iFIFO_OUT[13] => oDATA_UPP.DATAB
iFIFO_OUT[13] => oDATA_UPP.DATAB
iFIFO_OUT[13] => oDATA_UPP.DATAB
iFIFO_OUT[14] => oDATA_UPP.DATAB
iFIFO_OUT[14] => oDATA_UPP.DATAB
iFIFO_OUT[14] => oDATA_UPP.DATAB
iFIFO_OUT[15] => oDATA_UPP.DATAB
iFIFO_OUT[15] => oDATA_UPP.DATAB
iFIFO_OUT[15] => oDATA_UPP.DATAB
oDATA_UPP[0] <= oDATA_UPP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[1] <= oDATA_UPP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[2] <= oDATA_UPP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[3] <= oDATA_UPP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[4] <= oDATA_UPP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[5] <= oDATA_UPP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[6] <= oDATA_UPP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[7] <= oDATA_UPP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[8] <= oDATA_UPP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[9] <= oDATA_UPP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[10] <= oDATA_UPP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[11] <= oDATA_UPP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[12] <= oDATA_UPP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[13] <= oDATA_UPP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[14] <= oDATA_UPP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA_UPP[15] <= oDATA_UPP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRD_REQ <= oRD_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGPIO_0 <= oGPIO_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSEL_CHANNEL <= oSEL_CHANNEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
oENA <= oENA~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|user_bcvs:user_bcvs_inst
iclk => pack_cnt[0].CLK
iclk => pack_cnt[1].CLK
iclk => pack_cnt[2].CLK
iclk => pack_cnt[3].CLK
iclk => pack_cnt[4].CLK
iclk => pack_cnt[5].CLK
iclk => pack_cnt[6].CLK
iclk => pack_cnt[7].CLK
iclk => pack_cnt[8].CLK
iclk => pack_cnt[9].CLK
iclk => pack_cnt[10].CLK
iclk => pack_cnt[11].CLK
iclk => pack_cnt[12].CLK
iclk => pack_cnt[13].CLK
iclk => pack_cnt[14].CLK
iclk => pack_cnt[15].CLK
iclk => oRd_addr_BLVDS[0]~reg0.CLK
iclk => oRd_addr_BLVDS[1]~reg0.CLK
iclk => oRd_addr_BLVDS[2]~reg0.CLK
iclk => oRd_addr_BLVDS[3]~reg0.CLK
iclk => oRd_addr_BLVDS[4]~reg0.CLK
iclk => oRd_addr_BLVDS[5]~reg0.CLK
iclk => oRd_addr_BLVDS[6]~reg0.CLK
iclk => oRd_addr_BLVDS[7]~reg0.CLK
iclk => oRd_addr_BLVDS[8]~reg0.CLK
iclk => oRd_addr_BLVDS[9]~reg0.CLK
iclk => oRd_addr_BLVDS[10]~reg0.CLK
iclk => oRd_addr_BLVDS[11]~reg0.CLK
iclk => oRd_addr_BLVDS[12]~reg0.CLK
iclk => oRd_addr_BLVDS[13]~reg0.CLK
iclk => oRd_addr_BLVDS[14]~reg0.CLK
iclk => oRd_addr_BLVDS[15]~reg0.CLK
iclk => rpack_crc[0].CLK
iclk => rpack_crc[1].CLK
iclk => rpack_crc[2].CLK
iclk => rpack_crc[3].CLK
iclk => rpack_crc[4].CLK
iclk => rpack_crc[5].CLK
iclk => rpack_crc[6].CLK
iclk => rpack_crc[7].CLK
iclk => rpack_crc[8].CLK
iclk => rpack_crc[9].CLK
iclk => rpack_crc[10].CLK
iclk => rpack_crc[11].CLK
iclk => rpack_crc[12].CLK
iclk => rpack_crc[13].CLK
iclk => rpack_crc[14].CLK
iclk => rpack_crc[15].CLK
iclk => rpack_crc[16].CLK
iclk => rpack_crc[17].CLK
iclk => rframe_cnt[0].CLK
iclk => rframe_cnt[1].CLK
iclk => rframe_crc[0].CLK
iclk => rframe_crc[1].CLK
iclk => rframe_crc[2].CLK
iclk => rframe_crc[3].CLK
iclk => rframe_crc[4].CLK
iclk => rframe_crc[5].CLK
iclk => rframe_crc[6].CLK
iclk => rframe_crc[7].CLK
iclk => rframe_crc[8].CLK
iclk => rframe_crc[9].CLK
iclk => rframe_crc[10].CLK
iclk => rframe_crc[11].CLK
iclk => rframe_crc[12].CLK
iclk => rframe_crc[13].CLK
iclk => rframe_crc[14].CLK
iclk => rframe_crc[15].CLK
iclk => rframe_crc[16].CLK
iclk => rframe_crc[17].CLK
iclk => rnum_sample[0].CLK
iclk => rnum_sample[1].CLK
iclk => rnum_sample[2].CLK
iclk => rnum_sample[3].CLK
iclk => rnum_sample[4].CLK
iclk => rnum_sample[5].CLK
iclk => rnum_sample[6].CLK
iclk => rnum_sample[7].CLK
iclk => rnum_sample[8].CLK
iclk => rnum_sample[9].CLK
iclk => rnum_sample[10].CLK
iclk => rnum_sample[11].CLK
iclk => rnum_sample[12].CLK
iclk => rnum_sample[13].CLK
iclk => rnum_sample[14].CLK
iclk => rnum_sample[15].CLK
iclk => num_sample[0].CLK
iclk => num_sample[1].CLK
iclk => num_sample[2].CLK
iclk => num_sample[3].CLK
iclk => num_sample[4].CLK
iclk => num_sample[5].CLK
iclk => num_sample[6].CLK
iclk => num_sample[7].CLK
iclk => num_sample[8].CLK
iclk => num_sample[9].CLK
iclk => num_sample[10].CLK
iclk => num_sample[11].CLK
iclk => num_sample[12].CLK
iclk => num_sample[13].CLK
iclk => num_sample[14].CLK
iclk => num_sample[15].CLK
iclk => rnum_pack[0].CLK
iclk => rnum_pack[1].CLK
iclk => rnum_pack[2].CLK
iclk => rnum_pack[3].CLK
iclk => rnum_pack[4].CLK
iclk => rnum_pack[5].CLK
iclk => rnum_pack[6].CLK
iclk => rnum_pack[7].CLK
iclk => sample_cnt[0].CLK
iclk => sample_cnt[1].CLK
iclk => sample_cnt[2].CLK
iclk => sample_cnt[3].CLK
iclk => sample_cnt[4].CLK
iclk => sample_cnt[5].CLK
iclk => sample_cnt[6].CLK
iclk => sample_cnt[7].CLK
iclk => sample_cnt[8].CLK
iclk => sample_cnt[9].CLK
iclk => sample_cnt[10].CLK
iclk => sample_cnt[11].CLK
iclk => sample_cnt[12].CLK
iclk => sample_cnt[13].CLK
iclk => sample_cnt[14].CLK
iclk => sample_cnt[15].CLK
iclk => osig_init_sig~reg0.CLK
iclk => part_cnt[0].CLK
iclk => part_cnt[1].CLK
iclk => part_cnt[2].CLK
iclk => part_cnt[3].CLK
iclk => part_cnt[4].CLK
iclk => part_cnt[5].CLK
iclk => part_cnt[6].CLK
iclk => part_cnt[7].CLK
iclk => part_cnt[8].CLK
iclk => part_cnt[9].CLK
iclk => oUser_data[0]~reg0.CLK
iclk => oUser_data[1]~reg0.CLK
iclk => oUser_data[2]~reg0.CLK
iclk => oUser_data[3]~reg0.CLK
iclk => oUser_data[4]~reg0.CLK
iclk => oUser_data[5]~reg0.CLK
iclk => oUser_data[6]~reg0.CLK
iclk => oUser_data[7]~reg0.CLK
iclk => oUser_data[8]~reg0.CLK
iclk => oUser_data[9]~reg0.CLK
iclk => oUser_data[10]~reg0.CLK
iclk => oUser_data[11]~reg0.CLK
iclk => oUser_data[12]~reg0.CLK
iclk => oUser_data[13]~reg0.CLK
iclk => oUser_data[14]~reg0.CLK
iclk => oUser_data[15]~reg0.CLK
iclk => oUser_data[16]~reg0.CLK
iclk => oUser_data[17]~reg0.CLK
iclk => state~1.DATAIN
ireset => sample_cnt[0].ACLR
ireset => sample_cnt[1].ACLR
ireset => sample_cnt[2].ACLR
ireset => sample_cnt[3].ACLR
ireset => sample_cnt[4].ACLR
ireset => sample_cnt[5].ACLR
ireset => sample_cnt[6].ACLR
ireset => sample_cnt[7].ACLR
ireset => sample_cnt[8].ACLR
ireset => sample_cnt[9].ACLR
ireset => sample_cnt[10].ACLR
ireset => sample_cnt[11].ACLR
ireset => sample_cnt[12].ACLR
ireset => sample_cnt[13].ACLR
ireset => sample_cnt[14].ACLR
ireset => sample_cnt[15].ACLR
ireset => osig_init_sig~reg0.ACLR
ireset => part_cnt[0].ACLR
ireset => part_cnt[1].ACLR
ireset => part_cnt[2].ACLR
ireset => part_cnt[3].ACLR
ireset => part_cnt[4].ACLR
ireset => part_cnt[5].ACLR
ireset => part_cnt[6].ACLR
ireset => part_cnt[7].ACLR
ireset => part_cnt[8].ACLR
ireset => part_cnt[9].ACLR
ireset => oUser_data[0]~reg0.ACLR
ireset => oUser_data[1]~reg0.ACLR
ireset => oUser_data[2]~reg0.ACLR
ireset => oUser_data[3]~reg0.ACLR
ireset => oUser_data[4]~reg0.ACLR
ireset => oUser_data[5]~reg0.ACLR
ireset => oUser_data[6]~reg0.ACLR
ireset => oUser_data[7]~reg0.ACLR
ireset => oUser_data[8]~reg0.ACLR
ireset => oUser_data[9]~reg0.PRESET
ireset => oUser_data[10]~reg0.PRESET
ireset => oUser_data[11]~reg0.PRESET
ireset => oUser_data[12]~reg0.PRESET
ireset => oUser_data[13]~reg0.PRESET
ireset => oUser_data[14]~reg0.PRESET
ireset => oUser_data[15]~reg0.PRESET
ireset => oUser_data[16]~reg0.PRESET
ireset => oUser_data[17]~reg0.PRESET
ireset => state~3.DATAIN
ireset => pack_cnt[0].ENA
ireset => rnum_pack[7].ENA
ireset => rnum_pack[6].ENA
ireset => rnum_pack[5].ENA
ireset => rnum_pack[4].ENA
ireset => rnum_pack[3].ENA
ireset => rnum_pack[2].ENA
ireset => rnum_pack[1].ENA
ireset => rnum_pack[0].ENA
ireset => num_sample[15].ENA
ireset => num_sample[14].ENA
ireset => num_sample[13].ENA
ireset => num_sample[12].ENA
ireset => num_sample[11].ENA
ireset => num_sample[10].ENA
ireset => num_sample[9].ENA
ireset => num_sample[8].ENA
ireset => num_sample[7].ENA
ireset => num_sample[6].ENA
ireset => num_sample[5].ENA
ireset => num_sample[4].ENA
ireset => num_sample[3].ENA
ireset => num_sample[2].ENA
ireset => num_sample[1].ENA
ireset => num_sample[0].ENA
ireset => rnum_sample[15].ENA
ireset => rnum_sample[14].ENA
ireset => rnum_sample[13].ENA
ireset => rnum_sample[12].ENA
ireset => rnum_sample[11].ENA
ireset => rnum_sample[10].ENA
ireset => rnum_sample[9].ENA
ireset => rnum_sample[8].ENA
ireset => rnum_sample[7].ENA
ireset => rnum_sample[6].ENA
ireset => rnum_sample[5].ENA
ireset => rnum_sample[4].ENA
ireset => rnum_sample[3].ENA
ireset => rnum_sample[2].ENA
ireset => rnum_sample[1].ENA
ireset => rnum_sample[0].ENA
ireset => rframe_crc[17].ENA
ireset => rframe_crc[16].ENA
ireset => rframe_crc[15].ENA
ireset => rframe_crc[14].ENA
ireset => rframe_crc[13].ENA
ireset => rframe_crc[12].ENA
ireset => rframe_crc[11].ENA
ireset => rframe_crc[10].ENA
ireset => rframe_crc[9].ENA
ireset => rframe_crc[8].ENA
ireset => rframe_crc[7].ENA
ireset => rframe_crc[6].ENA
ireset => rframe_crc[5].ENA
ireset => rframe_crc[4].ENA
ireset => rframe_crc[3].ENA
ireset => rframe_crc[2].ENA
ireset => rframe_crc[1].ENA
ireset => rframe_crc[0].ENA
ireset => rframe_cnt[1].ENA
ireset => rframe_cnt[0].ENA
ireset => rpack_crc[17].ENA
ireset => rpack_crc[16].ENA
ireset => rpack_crc[15].ENA
ireset => rpack_crc[14].ENA
ireset => rpack_crc[13].ENA
ireset => rpack_crc[12].ENA
ireset => rpack_crc[11].ENA
ireset => rpack_crc[10].ENA
ireset => rpack_crc[9].ENA
ireset => rpack_crc[8].ENA
ireset => rpack_crc[7].ENA
ireset => rpack_crc[6].ENA
ireset => rpack_crc[5].ENA
ireset => rpack_crc[4].ENA
ireset => rpack_crc[3].ENA
ireset => rpack_crc[2].ENA
ireset => rpack_crc[1].ENA
ireset => rpack_crc[0].ENA
ireset => oRd_addr_BLVDS[15]~reg0.ENA
ireset => oRd_addr_BLVDS[14]~reg0.ENA
ireset => oRd_addr_BLVDS[13]~reg0.ENA
ireset => oRd_addr_BLVDS[12]~reg0.ENA
ireset => oRd_addr_BLVDS[11]~reg0.ENA
ireset => oRd_addr_BLVDS[10]~reg0.ENA
ireset => oRd_addr_BLVDS[9]~reg0.ENA
ireset => oRd_addr_BLVDS[8]~reg0.ENA
ireset => oRd_addr_BLVDS[7]~reg0.ENA
ireset => oRd_addr_BLVDS[6]~reg0.ENA
ireset => oRd_addr_BLVDS[5]~reg0.ENA
ireset => oRd_addr_BLVDS[4]~reg0.ENA
ireset => oRd_addr_BLVDS[3]~reg0.ENA
ireset => oRd_addr_BLVDS[2]~reg0.ENA
ireset => oRd_addr_BLVDS[1]~reg0.ENA
ireset => oRd_addr_BLVDS[0]~reg0.ENA
ireset => pack_cnt[15].ENA
ireset => pack_cnt[14].ENA
ireset => pack_cnt[13].ENA
ireset => pack_cnt[12].ENA
ireset => pack_cnt[11].ENA
ireset => pack_cnt[10].ENA
ireset => pack_cnt[9].ENA
ireset => pack_cnt[8].ENA
ireset => pack_cnt[7].ENA
ireset => pack_cnt[6].ENA
ireset => pack_cnt[5].ENA
ireset => pack_cnt[4].ENA
ireset => pack_cnt[3].ENA
ireset => pack_cnt[2].ENA
ireset => pack_cnt[1].ENA
isig_initial => rnum_pack.OUTPUTSELECT
isig_initial => rnum_pack.OUTPUTSELECT
isig_initial => rnum_pack.OUTPUTSELECT
isig_initial => rnum_pack.OUTPUTSELECT
isig_initial => rnum_pack.OUTPUTSELECT
isig_initial => rnum_pack.OUTPUTSELECT
isig_initial => rnum_pack.OUTPUTSELECT
isig_initial => rnum_pack.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => num_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => rnum_sample.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => oUser_data.OUTPUTSELECT
isig_initial => Selector3.IN3
isig_initial => Selector1.IN1
iIm_Re_sample[0] => Add27.IN18
iIm_Re_sample[0] => Add28.IN18
iIm_Re_sample[0] => oUser_data.DATAA
iIm_Re_sample[1] => Add27.IN17
iIm_Re_sample[1] => Add28.IN17
iIm_Re_sample[1] => oUser_data.DATAA
iIm_Re_sample[2] => Add27.IN16
iIm_Re_sample[2] => Add28.IN16
iIm_Re_sample[2] => oUser_data.DATAA
iIm_Re_sample[3] => Add27.IN15
iIm_Re_sample[3] => Add28.IN15
iIm_Re_sample[3] => oUser_data.DATAA
iIm_Re_sample[4] => Add27.IN14
iIm_Re_sample[4] => Add28.IN14
iIm_Re_sample[4] => oUser_data.DATAA
iIm_Re_sample[5] => Add27.IN13
iIm_Re_sample[5] => Add28.IN13
iIm_Re_sample[5] => oUser_data.DATAA
iIm_Re_sample[6] => Add27.IN12
iIm_Re_sample[6] => Add28.IN12
iIm_Re_sample[6] => oUser_data.DATAA
iIm_Re_sample[7] => Add27.IN11
iIm_Re_sample[7] => Add28.IN11
iIm_Re_sample[7] => oUser_data.DATAA
iIm_Re_sample[8] => Add27.IN10
iIm_Re_sample[8] => Add28.IN10
iIm_Re_sample[8] => oUser_data.DATAA
iIm_Re_sample[9] => Add27.IN9
iIm_Re_sample[9] => Add28.IN9
iIm_Re_sample[9] => oUser_data.DATAA
iIm_Re_sample[10] => Add27.IN8
iIm_Re_sample[10] => Add28.IN8
iIm_Re_sample[10] => oUser_data.DATAA
iIm_Re_sample[11] => Add27.IN7
iIm_Re_sample[11] => Add28.IN7
iIm_Re_sample[11] => oUser_data.DATAA
iIm_Re_sample[12] => Add27.IN6
iIm_Re_sample[12] => Add28.IN6
iIm_Re_sample[12] => oUser_data.DATAA
iIm_Re_sample[13] => Add27.IN5
iIm_Re_sample[13] => Add28.IN5
iIm_Re_sample[13] => oUser_data.DATAA
iIm_Re_sample[14] => Add27.IN4
iIm_Re_sample[14] => Add28.IN4
iIm_Re_sample[14] => oUser_data.DATAA
iIm_Re_sample[15] => Add27.IN3
iIm_Re_sample[15] => Add28.IN3
iIm_Re_sample[15] => oUser_data.DATAA
iIm_Re_sample[16] => Add24.IN18
iIm_Re_sample[16] => Add25.IN18
iIm_Re_sample[16] => oUser_data.DATAB
iIm_Re_sample[17] => Add24.IN17
iIm_Re_sample[17] => Add25.IN17
iIm_Re_sample[17] => oUser_data.DATAB
iIm_Re_sample[18] => Add24.IN16
iIm_Re_sample[18] => Add25.IN16
iIm_Re_sample[18] => oUser_data.DATAB
iIm_Re_sample[19] => Add24.IN15
iIm_Re_sample[19] => Add25.IN15
iIm_Re_sample[19] => oUser_data.DATAB
iIm_Re_sample[20] => Add24.IN14
iIm_Re_sample[20] => Add25.IN14
iIm_Re_sample[20] => oUser_data.DATAB
iIm_Re_sample[21] => Add24.IN13
iIm_Re_sample[21] => Add25.IN13
iIm_Re_sample[21] => oUser_data.DATAB
iIm_Re_sample[22] => Add24.IN12
iIm_Re_sample[22] => Add25.IN12
iIm_Re_sample[22] => oUser_data.DATAB
iIm_Re_sample[23] => Add24.IN11
iIm_Re_sample[23] => Add25.IN11
iIm_Re_sample[23] => oUser_data.DATAB
iIm_Re_sample[24] => Add24.IN10
iIm_Re_sample[24] => Add25.IN10
iIm_Re_sample[24] => oUser_data.DATAB
iIm_Re_sample[25] => Add24.IN9
iIm_Re_sample[25] => Add25.IN9
iIm_Re_sample[25] => oUser_data.DATAB
iIm_Re_sample[26] => Add24.IN8
iIm_Re_sample[26] => Add25.IN8
iIm_Re_sample[26] => oUser_data.DATAB
iIm_Re_sample[27] => Add24.IN7
iIm_Re_sample[27] => Add25.IN7
iIm_Re_sample[27] => oUser_data.DATAB
iIm_Re_sample[28] => Add24.IN6
iIm_Re_sample[28] => Add25.IN6
iIm_Re_sample[28] => oUser_data.DATAB
iIm_Re_sample[29] => Add24.IN5
iIm_Re_sample[29] => Add25.IN5
iIm_Re_sample[29] => oUser_data.DATAB
iIm_Re_sample[30] => Add24.IN4
iIm_Re_sample[30] => Add25.IN4
iIm_Re_sample[30] => oUser_data.DATAB
iIm_Re_sample[31] => Add24.IN3
iIm_Re_sample[31] => Add25.IN3
iIm_Re_sample[31] => oUser_data.DATAB
format[0] => Add0.IN8
format[0] => oUser_data.DATAB
format[1] => Add0.IN7
format[1] => oUser_data.DATAB
format[2] => Add0.IN6
format[2] => oUser_data.DATAB
channels[0] => Add3.IN10
channels[0] => oUser_data.DATAA
channels[1] => Add3.IN9
channels[1] => oUser_data.DATAA
channels[2] => Add3.IN8
channels[2] => oUser_data.DATAA
channels[3] => Add3.IN7
channels[3] => oUser_data.DATAA
num_pack[0] => rnum_pack.DATAB
num_pack[1] => rnum_pack.DATAB
num_pack[2] => rnum_pack.DATAB
num_pack[3] => rnum_pack.DATAB
num_pack[4] => rnum_pack.DATAB
num_pack[5] => rnum_pack.DATAB
num_pack[6] => rnum_pack.DATAB
num_pack[7] => rnum_pack.DATAB
numOI[0] => Add4.IN18
numOI[0] => Add5.IN18
numOI[0] => oUser_data.DATAB
numOI[1] => Add4.IN17
numOI[1] => Add5.IN17
numOI[1] => oUser_data.DATAB
numOI[2] => Add4.IN16
numOI[2] => Add5.IN16
numOI[2] => oUser_data.DATAB
numOI[3] => Add4.IN15
numOI[3] => Add5.IN15
numOI[3] => oUser_data.DATAB
numOI[4] => Add4.IN14
numOI[4] => Add5.IN14
numOI[4] => oUser_data.DATAB
numOI[5] => Add4.IN13
numOI[5] => Add5.IN13
numOI[5] => oUser_data.DATAB
numOI[6] => Add4.IN12
numOI[6] => Add5.IN12
numOI[6] => oUser_data.DATAB
numOI[7] => Add4.IN11
numOI[7] => Add5.IN11
numOI[7] => oUser_data.DATAB
numOI[8] => Add4.IN10
numOI[8] => Add5.IN10
numOI[8] => oUser_data.DATAB
numOI[9] => Add4.IN9
numOI[9] => Add5.IN9
numOI[9] => oUser_data.DATAB
numOI[10] => Add4.IN8
numOI[10] => Add5.IN8
numOI[10] => oUser_data.DATAB
numOI[11] => Add4.IN7
numOI[11] => Add5.IN7
numOI[11] => oUser_data.DATAB
numOI[12] => Add4.IN6
numOI[12] => Add5.IN6
numOI[12] => oUser_data.DATAB
numOI[13] => Add4.IN5
numOI[13] => Add5.IN5
numOI[13] => oUser_data.DATAB
numOI[14] => Add4.IN4
numOI[14] => Add5.IN4
numOI[14] => oUser_data.DATAB
numOI[15] => Add4.IN3
numOI[15] => Add5.IN3
numOI[15] => oUser_data.DATAB
numTIR[0] => Add6.IN18
numTIR[0] => Add7.IN18
numTIR[0] => oUser_data.DATAB
numTIR[1] => Add6.IN17
numTIR[1] => Add7.IN17
numTIR[1] => oUser_data.DATAB
numTIR[2] => Add6.IN16
numTIR[2] => Add7.IN16
numTIR[2] => oUser_data.DATAB
numTIR[3] => Add6.IN15
numTIR[3] => Add7.IN15
numTIR[3] => oUser_data.DATAB
numTIR[4] => Add6.IN14
numTIR[4] => Add7.IN14
numTIR[4] => oUser_data.DATAB
numTIR[5] => Add6.IN13
numTIR[5] => Add7.IN13
numTIR[5] => oUser_data.DATAB
numTIR[6] => Add6.IN12
numTIR[6] => Add7.IN12
numTIR[6] => oUser_data.DATAB
numTIR[7] => Add6.IN11
numTIR[7] => Add7.IN11
numTIR[7] => oUser_data.DATAB
numTIR[8] => Add6.IN10
numTIR[8] => Add7.IN10
numTIR[8] => oUser_data.DATAB
numTIR[9] => Add6.IN9
numTIR[9] => Add7.IN9
numTIR[9] => oUser_data.DATAB
numTIR[10] => Add6.IN8
numTIR[10] => Add7.IN8
numTIR[10] => oUser_data.DATAB
numTIR[11] => Add6.IN7
numTIR[11] => Add7.IN7
numTIR[11] => oUser_data.DATAB
numTIR[12] => Add6.IN6
numTIR[12] => Add7.IN6
numTIR[12] => oUser_data.DATAB
numTIR[13] => Add6.IN5
numTIR[13] => Add7.IN5
numTIR[13] => oUser_data.DATAB
numTIR[14] => Add6.IN4
numTIR[14] => Add7.IN4
numTIR[14] => oUser_data.DATAB
numTIR[15] => Add6.IN3
numTIR[15] => Add7.IN3
numTIR[15] => oUser_data.DATAB
lPPS[0] => Add10.IN18
lPPS[0] => Add11.IN18
lPPS[0] => oUser_data.DATAB
lPPS[1] => Add10.IN17
lPPS[1] => Add11.IN17
lPPS[1] => oUser_data.DATAB
lPPS[2] => Add10.IN16
lPPS[2] => Add11.IN16
lPPS[2] => oUser_data.DATAB
lPPS[3] => Add10.IN15
lPPS[3] => Add11.IN15
lPPS[3] => oUser_data.DATAB
lPPS[4] => Add10.IN14
lPPS[4] => Add11.IN14
lPPS[4] => oUser_data.DATAB
lPPS[5] => Add10.IN13
lPPS[5] => Add11.IN13
lPPS[5] => oUser_data.DATAB
lPPS[6] => Add10.IN12
lPPS[6] => Add11.IN12
lPPS[6] => oUser_data.DATAB
lPPS[7] => Add10.IN11
lPPS[7] => Add11.IN11
lPPS[7] => oUser_data.DATAB
lPPS[8] => Add10.IN10
lPPS[8] => Add11.IN10
lPPS[8] => oUser_data.DATAB
lPPS[9] => Add10.IN9
lPPS[9] => Add11.IN9
lPPS[9] => oUser_data.DATAB
lPPS[10] => Add10.IN8
lPPS[10] => Add11.IN8
lPPS[10] => oUser_data.DATAB
lPPS[11] => Add10.IN7
lPPS[11] => Add11.IN7
lPPS[11] => oUser_data.DATAB
lPPS[12] => Add10.IN6
lPPS[12] => Add11.IN6
lPPS[12] => oUser_data.DATAB
lPPS[13] => Add10.IN5
lPPS[13] => Add11.IN5
lPPS[13] => oUser_data.DATAB
lPPS[14] => Add10.IN4
lPPS[14] => Add11.IN4
lPPS[14] => oUser_data.DATAB
lPPS[15] => Add10.IN3
lPPS[15] => Add11.IN3
lPPS[15] => oUser_data.DATAB
lPPS[16] => Add8.IN18
lPPS[16] => Add9.IN18
lPPS[16] => oUser_data.DATAB
lPPS[17] => Add8.IN17
lPPS[17] => Add9.IN17
lPPS[17] => oUser_data.DATAB
lPPS[18] => Add8.IN16
lPPS[18] => Add9.IN16
lPPS[18] => oUser_data.DATAB
lPPS[19] => Add8.IN15
lPPS[19] => Add9.IN15
lPPS[19] => oUser_data.DATAB
lPPS[20] => Add8.IN14
lPPS[20] => Add9.IN14
lPPS[20] => oUser_data.DATAB
lPPS[21] => Add8.IN13
lPPS[21] => Add9.IN13
lPPS[21] => oUser_data.DATAB
lPPS[22] => Add8.IN12
lPPS[22] => Add9.IN12
lPPS[22] => oUser_data.DATAB
lPPS[23] => Add8.IN11
lPPS[23] => Add9.IN11
lPPS[23] => oUser_data.DATAB
lPPS[24] => Add8.IN10
lPPS[24] => Add9.IN10
lPPS[24] => oUser_data.DATAB
lPPS[25] => Add8.IN9
lPPS[25] => Add9.IN9
lPPS[25] => oUser_data.DATAB
lPPS[26] => Add8.IN8
lPPS[26] => Add9.IN8
lPPS[26] => oUser_data.DATAB
lPPS[27] => Add8.IN7
lPPS[27] => Add9.IN7
lPPS[27] => oUser_data.DATAB
lPPS[28] => Add8.IN6
lPPS[28] => Add9.IN6
lPPS[28] => oUser_data.DATAB
lPPS[29] => Add8.IN5
lPPS[29] => Add9.IN5
lPPS[29] => oUser_data.DATAB
lPPS[30] => Add8.IN4
lPPS[30] => Add9.IN4
lPPS[30] => oUser_data.DATAB
lPPS[31] => Add8.IN3
lPPS[31] => Add9.IN3
lPPS[31] => oUser_data.DATAB
ARUSH[0] => Add18.IN18
ARUSH[0] => Add19.IN18
ARUSH[0] => oUser_data.DATAA
ARUSH[1] => Add18.IN17
ARUSH[1] => Add19.IN17
ARUSH[1] => oUser_data.DATAA
ARUSH[2] => Add18.IN16
ARUSH[2] => Add19.IN16
ARUSH[2] => oUser_data.DATAA
ARUSH[3] => Add18.IN15
ARUSH[3] => Add19.IN15
ARUSH[3] => oUser_data.DATAA
ARUSH[4] => Add18.IN14
ARUSH[4] => Add19.IN14
ARUSH[4] => oUser_data.DATAA
ARUSH[5] => Add18.IN13
ARUSH[5] => Add19.IN13
ARUSH[5] => oUser_data.DATAA
ARUSH[6] => Add18.IN12
ARUSH[6] => Add19.IN12
ARUSH[6] => oUser_data.DATAA
ARUSH[7] => Add18.IN11
ARUSH[7] => Add19.IN11
ARUSH[7] => oUser_data.DATAA
ARUSH[8] => Add18.IN10
ARUSH[8] => Add19.IN10
ARUSH[8] => oUser_data.DATAA
ARUSH[9] => Add18.IN9
ARUSH[9] => Add19.IN9
ARUSH[9] => oUser_data.DATAA
ARUSH[10] => Add18.IN8
ARUSH[10] => Add19.IN8
ARUSH[10] => oUser_data.DATAA
ARUSH[11] => Add18.IN7
ARUSH[11] => Add19.IN7
ARUSH[11] => oUser_data.DATAA
ARUSH[12] => Add18.IN6
ARUSH[12] => Add19.IN6
ARUSH[12] => oUser_data.DATAA
ARUSH[13] => Add18.IN5
ARUSH[13] => Add19.IN5
ARUSH[13] => oUser_data.DATAA
ARUSH[14] => Add18.IN4
ARUSH[14] => Add19.IN4
ARUSH[14] => oUser_data.DATAA
ARUSH[15] => Add18.IN3
ARUSH[15] => Add19.IN3
ARUSH[15] => oUser_data.DATAA
ARUSH[16] => Add16.IN18
ARUSH[16] => Add17.IN18
ARUSH[16] => oUser_data.DATAB
ARUSH[17] => Add16.IN17
ARUSH[17] => Add17.IN17
ARUSH[17] => oUser_data.DATAB
ARUSH[18] => Add16.IN16
ARUSH[18] => Add17.IN16
ARUSH[18] => oUser_data.DATAB
ARUSH[19] => Add16.IN15
ARUSH[19] => Add17.IN15
ARUSH[19] => oUser_data.DATAB
ARUSH[20] => Add16.IN14
ARUSH[20] => Add17.IN14
ARUSH[20] => oUser_data.DATAB
ARUSH[21] => Add16.IN13
ARUSH[21] => Add17.IN13
ARUSH[21] => oUser_data.DATAB
ARUSH[22] => Add16.IN12
ARUSH[22] => Add17.IN12
ARUSH[22] => oUser_data.DATAB
ARUSH[23] => Add16.IN11
ARUSH[23] => Add17.IN11
ARUSH[23] => oUser_data.DATAB
ARUSH[24] => Add16.IN10
ARUSH[24] => Add17.IN10
ARUSH[24] => oUser_data.DATAB
ARUSH[25] => Add16.IN9
ARUSH[25] => Add17.IN9
ARUSH[25] => oUser_data.DATAB
ARUSH[26] => Add16.IN8
ARUSH[26] => Add17.IN8
ARUSH[26] => oUser_data.DATAB
ARUSH[27] => Add16.IN7
ARUSH[27] => Add17.IN7
ARUSH[27] => oUser_data.DATAB
ARUSH[28] => Add16.IN6
ARUSH[28] => Add17.IN6
ARUSH[28] => oUser_data.DATAB
ARUSH[29] => Add16.IN5
ARUSH[29] => Add17.IN5
ARUSH[29] => oUser_data.DATAB
ARUSH[30] => Add16.IN4
ARUSH[30] => Add17.IN4
ARUSH[30] => oUser_data.DATAB
ARUSH[31] => Add16.IN3
ARUSH[31] => Add17.IN3
ARUSH[31] => oUser_data.DATAB
Bcur[0] => Add12.IN18
Bcur[0] => Add13.IN18
Bcur[0] => oUser_data.DATAB
Bcur[1] => Add12.IN17
Bcur[1] => Add13.IN17
Bcur[1] => oUser_data.DATAB
Bcur[2] => Add12.IN16
Bcur[2] => Add13.IN16
Bcur[2] => oUser_data.DATAB
Bcur[3] => Add12.IN15
Bcur[3] => Add13.IN15
Bcur[3] => oUser_data.DATAB
Bcur[4] => Add12.IN14
Bcur[4] => Add13.IN14
Bcur[4] => oUser_data.DATAB
Bcur[5] => Add12.IN13
Bcur[5] => Add13.IN13
Bcur[5] => oUser_data.DATAB
Bcur[6] => Add12.IN12
Bcur[6] => Add13.IN12
Bcur[6] => oUser_data.DATAB
Bcur[7] => Add12.IN11
Bcur[7] => Add13.IN11
Bcur[7] => oUser_data.DATAB
Bcur[8] => Add12.IN10
Bcur[8] => Add13.IN10
Bcur[8] => oUser_data.DATAB
Bcur[9] => Add12.IN9
Bcur[9] => Add13.IN9
Bcur[9] => oUser_data.DATAB
Bcur[10] => Add12.IN8
Bcur[10] => Add13.IN8
Bcur[10] => oUser_data.DATAB
Bcur[11] => Add12.IN7
Bcur[11] => Add13.IN7
Bcur[11] => oUser_data.DATAB
Bcur[12] => Add12.IN6
Bcur[12] => Add13.IN6
Bcur[12] => oUser_data.DATAB
Bcur[13] => Add12.IN5
Bcur[13] => Add13.IN5
Bcur[13] => oUser_data.DATAB
Bcur[14] => Add12.IN4
Bcur[14] => Add13.IN4
Bcur[14] => oUser_data.DATAB
Bcur[15] => Add12.IN3
Bcur[15] => Add13.IN3
Bcur[15] => oUser_data.DATAB
Icur[0] => Add14.IN18
Icur[0] => Add15.IN18
Icur[0] => oUser_data.DATAB
Icur[1] => Add14.IN17
Icur[1] => Add15.IN17
Icur[1] => oUser_data.DATAB
Icur[2] => Add14.IN16
Icur[2] => Add15.IN16
Icur[2] => oUser_data.DATAB
Icur[3] => Add14.IN15
Icur[3] => Add15.IN15
Icur[3] => oUser_data.DATAB
Icur[4] => Add14.IN14
Icur[4] => Add15.IN14
Icur[4] => oUser_data.DATAB
Icur[5] => Add14.IN13
Icur[5] => Add15.IN13
Icur[5] => oUser_data.DATAB
Icur[6] => Add14.IN12
Icur[6] => Add15.IN12
Icur[6] => oUser_data.DATAB
Icur[7] => Add14.IN11
Icur[7] => Add15.IN11
Icur[7] => oUser_data.DATAB
Icur[8] => Add14.IN10
Icur[8] => Add15.IN10
Icur[8] => oUser_data.DATAB
Icur[9] => Add14.IN9
Icur[9] => Add15.IN9
Icur[9] => oUser_data.DATAB
Icur[10] => Add14.IN8
Icur[10] => Add15.IN8
Icur[10] => oUser_data.DATAB
Icur[11] => Add14.IN7
Icur[11] => Add15.IN7
Icur[11] => oUser_data.DATAB
Icur[12] => Add14.IN6
Icur[12] => Add15.IN6
Icur[12] => oUser_data.DATAB
Icur[13] => Add14.IN5
Icur[13] => Add15.IN5
Icur[13] => oUser_data.DATAB
Icur[14] => Add14.IN4
Icur[14] => Add15.IN4
Icur[14] => oUser_data.DATAB
Icur[15] => Add14.IN3
Icur[15] => Add15.IN3
Icur[15] => oUser_data.DATAB
size_pack[0] => num_sample.DATAB
size_pack[0] => rnum_sample.DATAB
size_pack[0] => Add3.IN18
size_pack[0] => oUser_data.DATAA
size_pack[1] => num_sample.DATAB
size_pack[1] => rnum_sample.DATAB
size_pack[1] => Add3.IN17
size_pack[1] => oUser_data.DATAA
size_pack[2] => num_sample.DATAB
size_pack[2] => rnum_sample.DATAB
size_pack[2] => Add3.IN16
size_pack[2] => oUser_data.DATAA
size_pack[3] => num_sample.DATAB
size_pack[3] => rnum_sample.DATAB
size_pack[3] => Add3.IN15
size_pack[3] => oUser_data.DATAA
size_pack[4] => num_sample.DATAB
size_pack[4] => rnum_sample.DATAB
size_pack[4] => Add3.IN14
size_pack[4] => oUser_data.DATAA
size_pack[5] => Add3.IN13
size_pack[5] => oUser_data.DATAA
size_pack[6] => Add3.IN12
size_pack[6] => oUser_data.DATAA
size_pack[7] => Add3.IN11
size_pack[7] => oUser_data.DATAA
osig_init_sig <= osig_init_sig~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[0] <= oRd_addr_BLVDS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[1] <= oRd_addr_BLVDS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[2] <= oRd_addr_BLVDS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[3] <= oRd_addr_BLVDS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[4] <= oRd_addr_BLVDS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[5] <= oRd_addr_BLVDS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[6] <= oRd_addr_BLVDS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[7] <= oRd_addr_BLVDS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[8] <= oRd_addr_BLVDS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[9] <= oRd_addr_BLVDS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[10] <= oRd_addr_BLVDS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[11] <= oRd_addr_BLVDS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[12] <= oRd_addr_BLVDS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[13] <= oRd_addr_BLVDS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[14] <= oRd_addr_BLVDS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRd_addr_BLVDS[15] <= oRd_addr_BLVDS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[0] <= oUser_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[1] <= oUser_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[2] <= oUser_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[3] <= oUser_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[4] <= oUser_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[5] <= oUser_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[6] <= oUser_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[7] <= oUser_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[8] <= oUser_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[9] <= oUser_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[10] <= oUser_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[11] <= oUser_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[12] <= oUser_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[13] <= oUser_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[14] <= oUser_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[15] <= oUser_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[16] <= oUser_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oUser_data[17] <= oUser_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SIMULATION_TOP|gpio5_sim:gpio5_sim_inst
iclk => o_start_str~reg0.CLK
iclk => rCNT_H[0].CLK
iclk => rCNT_H[1].CLK
iclk => rCNT_H[2].CLK
iclk => rCNT_H[3].CLK
iclk => rCNT_H[4].CLK
iclk => rCNT_H[5].CLK
iclk => rCNT_H[6].CLK
iclk => rCNT_H[7].CLK
iclk => rCNT_H[8].CLK
iclk => rCNT_L[0].CLK
iclk => rCNT_L[1].CLK
iclk => rCNT_L[2].CLK
iclk => rCNT_L[3].CLK
iclk => rCNT_L[4].CLK
iclk => rCNT_L[5].CLK
iclk => rCNT_L[6].CLK
iclk => rCNT_L[7].CLK
iclk => rCNT_L[8].CLK
ibutton => rCNT_L.OUTPUTSELECT
ibutton => rCNT_L.OUTPUTSELECT
ibutton => rCNT_L.OUTPUTSELECT
ibutton => rCNT_L.OUTPUTSELECT
ibutton => rCNT_L.OUTPUTSELECT
ibutton => rCNT_L.OUTPUTSELECT
ibutton => rCNT_L.OUTPUTSELECT
ibutton => rCNT_L.OUTPUTSELECT
ibutton => rCNT_L.OUTPUTSELECT
ibutton => rCNT_H.OUTPUTSELECT
ibutton => rCNT_H.OUTPUTSELECT
ibutton => rCNT_H.OUTPUTSELECT
ibutton => rCNT_H.OUTPUTSELECT
ibutton => rCNT_H.OUTPUTSELECT
ibutton => rCNT_H.OUTPUTSELECT
ibutton => rCNT_H.OUTPUTSELECT
ibutton => rCNT_H.OUTPUTSELECT
ibutton => rCNT_H.OUTPUTSELECT
ibutton => o_start_str.OUTPUTSELECT
o_start_str <= o_start_str~reg0.DB_MAX_OUTPUT_PORT_TYPE


