Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/bingo/Documentos/Igor/DE1-SoC/Projetos/ADC_teste2/ADC_IP.qsys --synthesis=VERILOG --output-directory=/home/bingo/Documentos/Igor/DE1-SoC/Projetos/ADC_teste2/ADC_IP/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ADC_teste2/ADC_IP.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ADC_IP: Generating ADC_IP "ADC_IP" for QUARTUS_SYNTH
Info: adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Info: adc_mega_0: /home/bingo/intelFPGA_lite/20.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v /tmp/alt8835_7161214290264634699.dir/0002_sopcgen/ADC_IP_adc_mega_0.v
Info: adc_mega_0: "ADC_IP" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info: ADC_IP: Done "ADC_IP" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
