## Introduction
In this directory , I have implemented n-digit counter based on VHDL language. This implementation is divided into 2 parts ( decimal counter, n-digit-counter ). Decimal counter is impelemented for counting single digit. Then we have used several decimal counter and combined them to create multi-digit counter. The output results are shown in following sections:

### Implementation report

![report](https://github.com/navidpourhadi/Digital-systems-design/blob/main/n-digit%20counter%20with%20for%20generate%20statement/images/report.JPG)


### RTL regfile

![RTL_regfile](https://github.com/navidpourhadi/Digital-systems-design/blob/main/FIFO%20Buffer/images/rtl_regfile.JPG)


### RTL controller

![RTL_controller](https://github.com/navidpourhadi/Digital-systems-design/blob/main/FIFO%20Buffer/images/rtl_controller.JPG)



### RTL FIFO_Buffer

![RTL_FIFO](https://github.com/navidpourhadi/Digital-systems-design/blob/main/FIFO%20Buffer/images/rtl.JPG)



### Postmapping

![Postmapping](https://github.com/navidpourhadi/Digital-systems-design/blob/main/FIFO%20Buffer/images/postmapping.JPG)

### Simulation

![Simulation](https://github.com/navidpourhadi/Digital-systems-design/blob/main/FIFO%20Buffer/images/simulation.JPG)




