// Seed: 2242949259
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'h0 ? id_1 : 1;
  assign module_1.id_6 = 0;
  assign id_2 = -1'd0;
endmodule
module module_1 #(
    parameter id_1 = 32'd51,
    parameter id_6 = 32'd21
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign id_3 = id_5[id_1 : 1'b0];
  wire _id_6;
  assign id_2[-1] = id_1;
  assign id_5 = id_4[id_6 : id_1];
endmodule
