
M.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df74  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800e108  0800e108  0001e108  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e5cc  0800e5cc  00020358  2**0
                  CONTENTS
  4 .ARM          00000008  0800e5cc  0800e5cc  0001e5cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e5d4  0800e5d4  00020358  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e5d4  0800e5d4  0001e5d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e5d8  0800e5d8  0001e5d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000358  20000000  0800e5dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020358  2**0
                  CONTENTS
 10 .bss          00001ea8  20000358  20000358  00020358  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20002200  20002200  00020358  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020358  2**0
                  CONTENTS, READONLY
 13 .debug_info   00028d76  00000000  00000000  00020388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004ab5  00000000  00000000  000490fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001950  00000000  00000000  0004dbb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000017d0  00000000  00000000  0004f508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000296b5  00000000  00000000  00050cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000206eb  00000000  00000000  0007a38d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8043  00000000  00000000  0009aa78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00172abb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007eec  00000000  00000000  00172b10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000358 	.word	0x20000358
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e0ec 	.word	0x0800e0ec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000035c 	.word	0x2000035c
 80001cc:	0800e0ec 	.word	0x0800e0ec

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f44:	f001 fb28 	bl	8002598 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f48:	f000 f81a 	bl	8000f80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f4c:	f000 f9f2 	bl	8001334 <MX_GPIO_Init>
  MX_UART4_Init();
 8000f50:	f000 f91e 	bl	8001190 <MX_UART4_Init>
  MX_USB_DEVICE_Init();
 8000f54:	f008 fd26 	bl	80099a4 <MX_USB_DEVICE_Init>
  MX_USART3_UART_Init();
 8000f58:	f000 f9c2 	bl	80012e0 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8000f5c:	f000 f87c 	bl	8001058 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000f60:	f000 f8a8 	bl	80010b4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000f64:	f000 f968 	bl	8001238 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000f68:	f000 f990 	bl	800128c <MX_USART2_UART_Init>
  MX_TIM7_Init();
 8000f6c:	f000 f8da 	bl	8001124 <MX_TIM7_Init>
  MX_UART5_Init();
 8000f70:	f000 f938 	bl	80011e4 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  main_2_init();
 8000f74:	f000 fbc0 	bl	80016f8 <main_2_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    main_2_loop();
 8000f78:	f000 fbd0 	bl	800171c <main_2_loop>
 8000f7c:	e7fc      	b.n	8000f78 <main+0x38>
	...

08000f80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b094      	sub	sp, #80	; 0x50
 8000f84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f86:	f107 0320 	add.w	r3, r7, #32
 8000f8a:	2230      	movs	r2, #48	; 0x30
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f00a fa02 	bl	800b398 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f94:	f107 030c 	add.w	r3, r7, #12
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
 8000fa2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	60bb      	str	r3, [r7, #8]
 8000fa8:	4b29      	ldr	r3, [pc, #164]	; (8001050 <SystemClock_Config+0xd0>)
 8000faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fac:	4a28      	ldr	r2, [pc, #160]	; (8001050 <SystemClock_Config+0xd0>)
 8000fae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fb2:	6413      	str	r3, [r2, #64]	; 0x40
 8000fb4:	4b26      	ldr	r3, [pc, #152]	; (8001050 <SystemClock_Config+0xd0>)
 8000fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fbc:	60bb      	str	r3, [r7, #8]
 8000fbe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	607b      	str	r3, [r7, #4]
 8000fc4:	4b23      	ldr	r3, [pc, #140]	; (8001054 <SystemClock_Config+0xd4>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a22      	ldr	r2, [pc, #136]	; (8001054 <SystemClock_Config+0xd4>)
 8000fca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fce:	6013      	str	r3, [r2, #0]
 8000fd0:	4b20      	ldr	r3, [pc, #128]	; (8001054 <SystemClock_Config+0xd4>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fd8:	607b      	str	r3, [r7, #4]
 8000fda:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fe0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fe4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000fee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000ff0:	2319      	movs	r3, #25
 8000ff2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ff4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000ff8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ffe:	2307      	movs	r3, #7
 8001000:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001002:	f107 0320 	add.w	r3, r7, #32
 8001006:	4618      	mov	r0, r3
 8001008:	f003 fd9e 	bl	8004b48 <HAL_RCC_OscConfig>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001012:	f000 fa21 	bl	8001458 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001016:	230f      	movs	r3, #15
 8001018:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800101a:	2302      	movs	r3, #2
 800101c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800101e:	2300      	movs	r3, #0
 8001020:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001022:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001026:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001028:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800102c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800102e:	f107 030c 	add.w	r3, r7, #12
 8001032:	2105      	movs	r1, #5
 8001034:	4618      	mov	r0, r3
 8001036:	f003 ffff 	bl	8005038 <HAL_RCC_ClockConfig>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001040:	f000 fa0a 	bl	8001458 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8001044:	f004 f8de 	bl	8005204 <HAL_RCC_EnableCSS>
}
 8001048:	bf00      	nop
 800104a:	3750      	adds	r7, #80	; 0x50
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40023800 	.word	0x40023800
 8001054:	40007000 	.word	0x40007000

08001058 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800105c:	4b12      	ldr	r3, [pc, #72]	; (80010a8 <MX_I2C1_Init+0x50>)
 800105e:	4a13      	ldr	r2, [pc, #76]	; (80010ac <MX_I2C1_Init+0x54>)
 8001060:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001062:	4b11      	ldr	r3, [pc, #68]	; (80010a8 <MX_I2C1_Init+0x50>)
 8001064:	4a12      	ldr	r2, [pc, #72]	; (80010b0 <MX_I2C1_Init+0x58>)
 8001066:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001068:	4b0f      	ldr	r3, [pc, #60]	; (80010a8 <MX_I2C1_Init+0x50>)
 800106a:	2200      	movs	r2, #0
 800106c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800106e:	4b0e      	ldr	r3, [pc, #56]	; (80010a8 <MX_I2C1_Init+0x50>)
 8001070:	2200      	movs	r2, #0
 8001072:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001074:	4b0c      	ldr	r3, [pc, #48]	; (80010a8 <MX_I2C1_Init+0x50>)
 8001076:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800107a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800107c:	4b0a      	ldr	r3, [pc, #40]	; (80010a8 <MX_I2C1_Init+0x50>)
 800107e:	2200      	movs	r2, #0
 8001080:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001082:	4b09      	ldr	r3, [pc, #36]	; (80010a8 <MX_I2C1_Init+0x50>)
 8001084:	2200      	movs	r2, #0
 8001086:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001088:	4b07      	ldr	r3, [pc, #28]	; (80010a8 <MX_I2C1_Init+0x50>)
 800108a:	2200      	movs	r2, #0
 800108c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800108e:	4b06      	ldr	r3, [pc, #24]	; (80010a8 <MX_I2C1_Init+0x50>)
 8001090:	2200      	movs	r2, #0
 8001092:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001094:	4804      	ldr	r0, [pc, #16]	; (80010a8 <MX_I2C1_Init+0x50>)
 8001096:	f001 fe6f 	bl	8002d78 <HAL_I2C_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010a0:	f000 f9da 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010a4:	bf00      	nop
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20000708 	.word	0x20000708
 80010ac:	40005400 	.word	0x40005400
 80010b0:	000186a0 	.word	0x000186a0

080010b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80010b8:	4b18      	ldr	r3, [pc, #96]	; (800111c <MX_SPI1_Init+0x68>)
 80010ba:	4a19      	ldr	r2, [pc, #100]	; (8001120 <MX_SPI1_Init+0x6c>)
 80010bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010be:	4b17      	ldr	r3, [pc, #92]	; (800111c <MX_SPI1_Init+0x68>)
 80010c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80010c6:	4b15      	ldr	r3, [pc, #84]	; (800111c <MX_SPI1_Init+0x68>)
 80010c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010cc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80010ce:	4b13      	ldr	r3, [pc, #76]	; (800111c <MX_SPI1_Init+0x68>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010d4:	4b11      	ldr	r3, [pc, #68]	; (800111c <MX_SPI1_Init+0x68>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010da:	4b10      	ldr	r3, [pc, #64]	; (800111c <MX_SPI1_Init+0x68>)
 80010dc:	2200      	movs	r2, #0
 80010de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010e0:	4b0e      	ldr	r3, [pc, #56]	; (800111c <MX_SPI1_Init+0x68>)
 80010e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80010e8:	4b0c      	ldr	r3, [pc, #48]	; (800111c <MX_SPI1_Init+0x68>)
 80010ea:	2230      	movs	r2, #48	; 0x30
 80010ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010ee:	4b0b      	ldr	r3, [pc, #44]	; (800111c <MX_SPI1_Init+0x68>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010f4:	4b09      	ldr	r3, [pc, #36]	; (800111c <MX_SPI1_Init+0x68>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010fa:	4b08      	ldr	r3, [pc, #32]	; (800111c <MX_SPI1_Init+0x68>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001100:	4b06      	ldr	r3, [pc, #24]	; (800111c <MX_SPI1_Init+0x68>)
 8001102:	220a      	movs	r2, #10
 8001104:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001106:	4805      	ldr	r0, [pc, #20]	; (800111c <MX_SPI1_Init+0x68>)
 8001108:	f004 f98d 	bl	8005426 <HAL_SPI_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001112:	f000 f9a1 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000830 	.word	0x20000830
 8001120:	40013000 	.word	0x40013000

08001124 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800112a:	463b      	mov	r3, r7
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001132:	4b15      	ldr	r3, [pc, #84]	; (8001188 <MX_TIM7_Init+0x64>)
 8001134:	4a15      	ldr	r2, [pc, #84]	; (800118c <MX_TIM7_Init+0x68>)
 8001136:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 2099;
 8001138:	4b13      	ldr	r3, [pc, #76]	; (8001188 <MX_TIM7_Init+0x64>)
 800113a:	f640 0233 	movw	r2, #2099	; 0x833
 800113e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001140:	4b11      	ldr	r3, [pc, #68]	; (8001188 <MX_TIM7_Init+0x64>)
 8001142:	2200      	movs	r2, #0
 8001144:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8001146:	4b10      	ldr	r3, [pc, #64]	; (8001188 <MX_TIM7_Init+0x64>)
 8001148:	f240 32e7 	movw	r2, #999	; 0x3e7
 800114c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800114e:	4b0e      	ldr	r3, [pc, #56]	; (8001188 <MX_TIM7_Init+0x64>)
 8001150:	2200      	movs	r2, #0
 8001152:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001154:	480c      	ldr	r0, [pc, #48]	; (8001188 <MX_TIM7_Init+0x64>)
 8001156:	f004 f9ef 	bl	8005538 <HAL_TIM_Base_Init>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001160:	f000 f97a 	bl	8001458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001164:	2300      	movs	r3, #0
 8001166:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001168:	2300      	movs	r3, #0
 800116a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800116c:	463b      	mov	r3, r7
 800116e:	4619      	mov	r1, r3
 8001170:	4805      	ldr	r0, [pc, #20]	; (8001188 <MX_TIM7_Init+0x64>)
 8001172:	f004 fc71 	bl	8005a58 <HAL_TIMEx_MasterConfigSynchronization>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800117c:	f000 f96c 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001180:	bf00      	nop
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	200008cc 	.word	0x200008cc
 800118c:	40001400 	.word	0x40001400

08001190 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001194:	4b11      	ldr	r3, [pc, #68]	; (80011dc <MX_UART4_Init+0x4c>)
 8001196:	4a12      	ldr	r2, [pc, #72]	; (80011e0 <MX_UART4_Init+0x50>)
 8001198:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800119a:	4b10      	ldr	r3, [pc, #64]	; (80011dc <MX_UART4_Init+0x4c>)
 800119c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011a0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80011a2:	4b0e      	ldr	r3, [pc, #56]	; (80011dc <MX_UART4_Init+0x4c>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80011a8:	4b0c      	ldr	r3, [pc, #48]	; (80011dc <MX_UART4_Init+0x4c>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80011ae:	4b0b      	ldr	r3, [pc, #44]	; (80011dc <MX_UART4_Init+0x4c>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80011b4:	4b09      	ldr	r3, [pc, #36]	; (80011dc <MX_UART4_Init+0x4c>)
 80011b6:	220c      	movs	r2, #12
 80011b8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ba:	4b08      	ldr	r3, [pc, #32]	; (80011dc <MX_UART4_Init+0x4c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80011c0:	4b06      	ldr	r3, [pc, #24]	; (80011dc <MX_UART4_Init+0x4c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80011c6:	4805      	ldr	r0, [pc, #20]	; (80011dc <MX_UART4_Init+0x4c>)
 80011c8:	f004 fcd6 	bl	8005b78 <HAL_UART_Init>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80011d2:	f000 f941 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	200007ec 	.word	0x200007ec
 80011e0:	40004c00 	.word	0x40004c00

080011e4 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80011e8:	4b11      	ldr	r3, [pc, #68]	; (8001230 <MX_UART5_Init+0x4c>)
 80011ea:	4a12      	ldr	r2, [pc, #72]	; (8001234 <MX_UART5_Init+0x50>)
 80011ec:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80011ee:	4b10      	ldr	r3, [pc, #64]	; (8001230 <MX_UART5_Init+0x4c>)
 80011f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011f4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80011f6:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <MX_UART5_Init+0x4c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80011fc:	4b0c      	ldr	r3, [pc, #48]	; (8001230 <MX_UART5_Init+0x4c>)
 80011fe:	2200      	movs	r2, #0
 8001200:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001202:	4b0b      	ldr	r3, [pc, #44]	; (8001230 <MX_UART5_Init+0x4c>)
 8001204:	2200      	movs	r2, #0
 8001206:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001208:	4b09      	ldr	r3, [pc, #36]	; (8001230 <MX_UART5_Init+0x4c>)
 800120a:	220c      	movs	r2, #12
 800120c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800120e:	4b08      	ldr	r3, [pc, #32]	; (8001230 <MX_UART5_Init+0x4c>)
 8001210:	2200      	movs	r2, #0
 8001212:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001214:	4b06      	ldr	r3, [pc, #24]	; (8001230 <MX_UART5_Init+0x4c>)
 8001216:	2200      	movs	r2, #0
 8001218:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800121a:	4805      	ldr	r0, [pc, #20]	; (8001230 <MX_UART5_Init+0x4c>)
 800121c:	f004 fcac 	bl	8005b78 <HAL_UART_Init>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001226:	f000 f917 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	20000764 	.word	0x20000764
 8001234:	40005000 	.word	0x40005000

08001238 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800123c:	4b11      	ldr	r3, [pc, #68]	; (8001284 <MX_USART1_UART_Init+0x4c>)
 800123e:	4a12      	ldr	r2, [pc, #72]	; (8001288 <MX_USART1_UART_Init+0x50>)
 8001240:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001242:	4b10      	ldr	r3, [pc, #64]	; (8001284 <MX_USART1_UART_Init+0x4c>)
 8001244:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001248:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800124a:	4b0e      	ldr	r3, [pc, #56]	; (8001284 <MX_USART1_UART_Init+0x4c>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001250:	4b0c      	ldr	r3, [pc, #48]	; (8001284 <MX_USART1_UART_Init+0x4c>)
 8001252:	2200      	movs	r2, #0
 8001254:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001256:	4b0b      	ldr	r3, [pc, #44]	; (8001284 <MX_USART1_UART_Init+0x4c>)
 8001258:	2200      	movs	r2, #0
 800125a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800125c:	4b09      	ldr	r3, [pc, #36]	; (8001284 <MX_USART1_UART_Init+0x4c>)
 800125e:	220c      	movs	r2, #12
 8001260:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001262:	4b08      	ldr	r3, [pc, #32]	; (8001284 <MX_USART1_UART_Init+0x4c>)
 8001264:	2200      	movs	r2, #0
 8001266:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001268:	4b06      	ldr	r3, [pc, #24]	; (8001284 <MX_USART1_UART_Init+0x4c>)
 800126a:	2200      	movs	r2, #0
 800126c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800126e:	4805      	ldr	r0, [pc, #20]	; (8001284 <MX_USART1_UART_Init+0x4c>)
 8001270:	f004 fc82 	bl	8005b78 <HAL_UART_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800127a:	f000 f8ed 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	200007a8 	.word	0x200007a8
 8001288:	40011000 	.word	0x40011000

0800128c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001290:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <MX_USART2_UART_Init+0x4c>)
 8001292:	4a12      	ldr	r2, [pc, #72]	; (80012dc <MX_USART2_UART_Init+0x50>)
 8001294:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001296:	4b10      	ldr	r3, [pc, #64]	; (80012d8 <MX_USART2_UART_Init+0x4c>)
 8001298:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800129c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800129e:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <MX_USART2_UART_Init+0x4c>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012a4:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <MX_USART2_UART_Init+0x4c>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012aa:	4b0b      	ldr	r3, [pc, #44]	; (80012d8 <MX_USART2_UART_Init+0x4c>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012b0:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <MX_USART2_UART_Init+0x4c>)
 80012b2:	220c      	movs	r2, #12
 80012b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012b6:	4b08      	ldr	r3, [pc, #32]	; (80012d8 <MX_USART2_UART_Init+0x4c>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012bc:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <MX_USART2_UART_Init+0x4c>)
 80012be:	2200      	movs	r2, #0
 80012c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012c2:	4805      	ldr	r0, [pc, #20]	; (80012d8 <MX_USART2_UART_Init+0x4c>)
 80012c4:	f004 fc58 	bl	8005b78 <HAL_UART_Init>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012ce:	f000 f8c3 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000888 	.word	0x20000888
 80012dc:	40004400 	.word	0x40004400

080012e0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80012e4:	4b11      	ldr	r3, [pc, #68]	; (800132c <MX_USART3_UART_Init+0x4c>)
 80012e6:	4a12      	ldr	r2, [pc, #72]	; (8001330 <MX_USART3_UART_Init+0x50>)
 80012e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80012ea:	4b10      	ldr	r3, [pc, #64]	; (800132c <MX_USART3_UART_Init+0x4c>)
 80012ec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80012f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012f2:	4b0e      	ldr	r3, [pc, #56]	; (800132c <MX_USART3_UART_Init+0x4c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012f8:	4b0c      	ldr	r3, [pc, #48]	; (800132c <MX_USART3_UART_Init+0x4c>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012fe:	4b0b      	ldr	r3, [pc, #44]	; (800132c <MX_USART3_UART_Init+0x4c>)
 8001300:	2200      	movs	r2, #0
 8001302:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001304:	4b09      	ldr	r3, [pc, #36]	; (800132c <MX_USART3_UART_Init+0x4c>)
 8001306:	220c      	movs	r2, #12
 8001308:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800130a:	4b08      	ldr	r3, [pc, #32]	; (800132c <MX_USART3_UART_Init+0x4c>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001310:	4b06      	ldr	r3, [pc, #24]	; (800132c <MX_USART3_UART_Init+0x4c>)
 8001312:	2200      	movs	r2, #0
 8001314:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001316:	4805      	ldr	r0, [pc, #20]	; (800132c <MX_USART3_UART_Init+0x4c>)
 8001318:	f004 fc2e 	bl	8005b78 <HAL_UART_Init>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001322:	f000 f899 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	200006c4 	.word	0x200006c4
 8001330:	40004800 	.word	0x40004800

08001334 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08c      	sub	sp, #48	; 0x30
 8001338:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133a:	f107 031c 	add.w	r3, r7, #28
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
 8001346:	60da      	str	r2, [r3, #12]
 8001348:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	61bb      	str	r3, [r7, #24]
 800134e:	4b3f      	ldr	r3, [pc, #252]	; (800144c <MX_GPIO_Init+0x118>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	4a3e      	ldr	r2, [pc, #248]	; (800144c <MX_GPIO_Init+0x118>)
 8001354:	f043 0310 	orr.w	r3, r3, #16
 8001358:	6313      	str	r3, [r2, #48]	; 0x30
 800135a:	4b3c      	ldr	r3, [pc, #240]	; (800144c <MX_GPIO_Init+0x118>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	f003 0310 	and.w	r3, r3, #16
 8001362:	61bb      	str	r3, [r7, #24]
 8001364:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	4b38      	ldr	r3, [pc, #224]	; (800144c <MX_GPIO_Init+0x118>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	4a37      	ldr	r2, [pc, #220]	; (800144c <MX_GPIO_Init+0x118>)
 8001370:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001374:	6313      	str	r3, [r2, #48]	; 0x30
 8001376:	4b35      	ldr	r3, [pc, #212]	; (800144c <MX_GPIO_Init+0x118>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800137e:	617b      	str	r3, [r7, #20]
 8001380:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	613b      	str	r3, [r7, #16]
 8001386:	4b31      	ldr	r3, [pc, #196]	; (800144c <MX_GPIO_Init+0x118>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	4a30      	ldr	r2, [pc, #192]	; (800144c <MX_GPIO_Init+0x118>)
 800138c:	f043 0301 	orr.w	r3, r3, #1
 8001390:	6313      	str	r3, [r2, #48]	; 0x30
 8001392:	4b2e      	ldr	r3, [pc, #184]	; (800144c <MX_GPIO_Init+0x118>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	613b      	str	r3, [r7, #16]
 800139c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	4b2a      	ldr	r3, [pc, #168]	; (800144c <MX_GPIO_Init+0x118>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	4a29      	ldr	r2, [pc, #164]	; (800144c <MX_GPIO_Init+0x118>)
 80013a8:	f043 0308 	orr.w	r3, r3, #8
 80013ac:	6313      	str	r3, [r2, #48]	; 0x30
 80013ae:	4b27      	ldr	r3, [pc, #156]	; (800144c <MX_GPIO_Init+0x118>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	f003 0308 	and.w	r3, r3, #8
 80013b6:	60fb      	str	r3, [r7, #12]
 80013b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	4b23      	ldr	r3, [pc, #140]	; (800144c <MX_GPIO_Init+0x118>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	4a22      	ldr	r2, [pc, #136]	; (800144c <MX_GPIO_Init+0x118>)
 80013c4:	f043 0304 	orr.w	r3, r3, #4
 80013c8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ca:	4b20      	ldr	r3, [pc, #128]	; (800144c <MX_GPIO_Init+0x118>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	f003 0304 	and.w	r3, r3, #4
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	607b      	str	r3, [r7, #4]
 80013da:	4b1c      	ldr	r3, [pc, #112]	; (800144c <MX_GPIO_Init+0x118>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	4a1b      	ldr	r2, [pc, #108]	; (800144c <MX_GPIO_Init+0x118>)
 80013e0:	f043 0302 	orr.w	r3, r3, #2
 80013e4:	6313      	str	r3, [r2, #48]	; 0x30
 80013e6:	4b19      	ldr	r3, [pc, #100]	; (800144c <MX_GPIO_Init+0x118>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7
 80013f2:	2200      	movs	r2, #0
 80013f4:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 80013f8:	4815      	ldr	r0, [pc, #84]	; (8001450 <MX_GPIO_Init+0x11c>)
 80013fa:	f001 fca3 	bl	8002d44 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80013fe:	2200      	movs	r2, #0
 8001400:	2180      	movs	r1, #128	; 0x80
 8001402:	4814      	ldr	r0, [pc, #80]	; (8001454 <MX_GPIO_Init+0x120>)
 8001404:	f001 fc9e 	bl	8002d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE7
                           PE8 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7
 8001408:	f44f 73da 	mov.w	r3, #436	; 0x1b4
 800140c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140e:	2301      	movs	r3, #1
 8001410:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001416:	2300      	movs	r3, #0
 8001418:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800141a:	f107 031c 	add.w	r3, r7, #28
 800141e:	4619      	mov	r1, r3
 8001420:	480b      	ldr	r0, [pc, #44]	; (8001450 <MX_GPIO_Init+0x11c>)
 8001422:	f001 faf3 	bl	8002a0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001426:	2380      	movs	r3, #128	; 0x80
 8001428:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142a:	2301      	movs	r3, #1
 800142c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001432:	2300      	movs	r3, #0
 8001434:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001436:	f107 031c 	add.w	r3, r7, #28
 800143a:	4619      	mov	r1, r3
 800143c:	4805      	ldr	r0, [pc, #20]	; (8001454 <MX_GPIO_Init+0x120>)
 800143e:	f001 fae5 	bl	8002a0c <HAL_GPIO_Init>

}
 8001442:	bf00      	nop
 8001444:	3730      	adds	r7, #48	; 0x30
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40023800 	.word	0x40023800
 8001450:	40021000 	.word	0x40021000
 8001454:	40020000 	.word	0x40020000

08001458 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800145c:	b672      	cpsid	i
}
 800145e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001460:	e7fe      	b.n	8001460 <Error_Handler+0x8>
 8001462:	0000      	movs	r0, r0
 8001464:	0000      	movs	r0, r0
	...

08001468 <_Z12get_pressurev>:
int flag=0;
int err=0;
int flag_co2 = 0;
int flag_pump = 0;

float get_pressure(){
 8001468:	b580      	push	{r7, lr}
 800146a:	b08c      	sub	sp, #48	; 0x30
 800146c:	af02      	add	r7, sp, #8
	int OUTPUT_MIN = 1638;
 800146e:	f240 6366 	movw	r3, #1638	; 0x666
 8001472:	627b      	str	r3, [r7, #36]	; 0x24
	int OUTPUT_MAX = 14746;
 8001474:	f643 139a 	movw	r3, #14746	; 0x399a
 8001478:	623b      	str	r3, [r7, #32]
	float PRESSURE_MIN = -15.0;
 800147a:	4b41      	ldr	r3, [pc, #260]	; (8001580 <_Z12get_pressurev+0x118>)
 800147c:	61fb      	str	r3, [r7, #28]
	float PRESSURE_MAX = +15.0;
 800147e:	4b41      	ldr	r3, [pc, #260]	; (8001584 <_Z12get_pressurev+0x11c>)
 8001480:	61bb      	str	r3, [r7, #24]

	uint8_t S = 5; // pressure gauge: status
 8001482:	2305      	movs	r3, #5
 8001484:	75fb      	strb	r3, [r7, #23]
	float T = -28.1; // pressure gauge: temperature
 8001486:	4b40      	ldr	r3, [pc, #256]	; (8001588 <_Z12get_pressurev+0x120>)
 8001488:	613b      	str	r3, [r7, #16]
	uint8_t pData[4];
	// info needed
	float P = -28.0; // pressure gauge: pressure (mBar)
 800148a:	4b40      	ldr	r3, [pc, #256]	; (800158c <_Z12get_pressurev+0x124>)
 800148c:	60fb      	str	r3, [r7, #12]

	// pressure gauge
	HAL_I2C_Master_Receive(&hi2c1, 0x28 << 1, pData, 4, 2);
 800148e:	1d3a      	adds	r2, r7, #4
 8001490:	2302      	movs	r3, #2
 8001492:	9300      	str	r3, [sp, #0]
 8001494:	2304      	movs	r3, #4
 8001496:	2150      	movs	r1, #80	; 0x50
 8001498:	483d      	ldr	r0, [pc, #244]	; (8001590 <_Z12get_pressurev+0x128>)
 800149a:	f001 fdb1 	bl	8003000 <HAL_I2C_Master_Receive>
	S = pData[0] >> 6;
 800149e:	793b      	ldrb	r3, [r7, #4]
 80014a0:	119b      	asrs	r3, r3, #6
 80014a2:	75fb      	strb	r3, [r7, #23]
	uint16_t tmp = (((uint16_t)pData[0] & 0x3f) << 8) | pData[1];
 80014a4:	793b      	ldrb	r3, [r7, #4]
 80014a6:	021b      	lsls	r3, r3, #8
 80014a8:	b21b      	sxth	r3, r3
 80014aa:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 80014ae:	b21a      	sxth	r2, r3
 80014b0:	797b      	ldrb	r3, [r7, #5]
 80014b2:	b21b      	sxth	r3, r3
 80014b4:	4313      	orrs	r3, r2
 80014b6:	b21b      	sxth	r3, r3
 80014b8:	817b      	strh	r3, [r7, #10]
	P = (tmp - OUTPUT_MIN) * (PRESSURE_MAX - PRESSURE_MIN) / (OUTPUT_MAX - OUTPUT_MIN) + (PRESSURE_MIN);
 80014ba:	897a      	ldrh	r2, [r7, #10]
 80014bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014be:	1ad3      	subs	r3, r2, r3
 80014c0:	ee07 3a90 	vmov	s15, r3
 80014c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014c8:	edd7 6a06 	vldr	s13, [r7, #24]
 80014cc:	edd7 7a07 	vldr	s15, [r7, #28]
 80014d0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80014d4:	ee67 6a27 	vmul.f32	s13, s14, s15
 80014d8:	6a3a      	ldr	r2, [r7, #32]
 80014da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	ee07 3a90 	vmov	s15, r3
 80014e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014ea:	ed97 7a07 	vldr	s14, [r7, #28]
 80014ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014f2:	edc7 7a03 	vstr	s15, [r7, #12]
	tmp = (((uint16_t)pData[2] << 8) + (pData[3] & 0xe0)) >> 5;
 80014f6:	79bb      	ldrb	r3, [r7, #6]
 80014f8:	021a      	lsls	r2, r3, #8
 80014fa:	79fb      	ldrb	r3, [r7, #7]
 80014fc:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8001500:	4413      	add	r3, r2
 8001502:	115b      	asrs	r3, r3, #5
 8001504:	817b      	strh	r3, [r7, #10]
	T = (tmp * 0.0977) - 50;
 8001506:	897b      	ldrh	r3, [r7, #10]
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff f80b 	bl	8000524 <__aeabi_i2d>
 800150e:	a318      	add	r3, pc, #96	; (adr r3, 8001570 <_Z12get_pressurev+0x108>)
 8001510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001514:	f7ff f870 	bl	80005f8 <__aeabi_dmul>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	4610      	mov	r0, r2
 800151e:	4619      	mov	r1, r3
 8001520:	f04f 0200 	mov.w	r2, #0
 8001524:	4b1b      	ldr	r3, [pc, #108]	; (8001594 <_Z12get_pressurev+0x12c>)
 8001526:	f7fe feaf 	bl	8000288 <__aeabi_dsub>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	4610      	mov	r0, r2
 8001530:	4619      	mov	r1, r3
 8001532:	f7ff fb39 	bl	8000ba8 <__aeabi_d2f>
 8001536:	4603      	mov	r3, r0
 8001538:	613b      	str	r3, [r7, #16]
	P *= 68.94757;
 800153a:	68f8      	ldr	r0, [r7, #12]
 800153c:	f7ff f804 	bl	8000548 <__aeabi_f2d>
 8001540:	a30d      	add	r3, pc, #52	; (adr r3, 8001578 <_Z12get_pressurev+0x110>)
 8001542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001546:	f7ff f857 	bl	80005f8 <__aeabi_dmul>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	4610      	mov	r0, r2
 8001550:	4619      	mov	r1, r3
 8001552:	f7ff fb29 	bl	8000ba8 <__aeabi_d2f>
 8001556:	4603      	mov	r3, r0
 8001558:	60fb      	str	r3, [r7, #12]

	UNUSED(S);
	UNUSED(T);

	return P;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	ee07 3a90 	vmov	s15, r3
}
 8001560:	eeb0 0a67 	vmov.f32	s0, s15
 8001564:	3728      	adds	r7, #40	; 0x28
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	f3af 8000 	nop.w
 8001570:	00d1b717 	.word	0x00d1b717
 8001574:	3fb902de 	.word	0x3fb902de
 8001578:	fca42aed 	.word	0xfca42aed
 800157c:	40513ca4 	.word	0x40513ca4
 8001580:	c1700000 	.word	0xc1700000
 8001584:	41700000 	.word	0x41700000
 8001588:	c1e0cccd 	.word	0xc1e0cccd
 800158c:	c1e00000 	.word	0xc1e00000
 8001590:	20000708 	.word	0x20000708
 8001594:	40490000 	.word	0x40490000

08001598 <_Z15set_vacuum_pumpb>:
	} else {
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);
	}
}

void set_vacuum_pump(bool en){
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	71fb      	strb	r3, [r7, #7]
	if(en){
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d006      	beq.n	80015b6 <_Z15set_vacuum_pumpb+0x1e>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 80015a8:	2201      	movs	r2, #1
 80015aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015ae:	4807      	ldr	r0, [pc, #28]	; (80015cc <_Z15set_vacuum_pumpb+0x34>)
 80015b0:	f001 fbc8 	bl	8002d44 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
	}
}
 80015b4:	e005      	b.n	80015c2 <_Z15set_vacuum_pumpb+0x2a>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 80015b6:	2200      	movs	r2, #0
 80015b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015bc:	4803      	ldr	r0, [pc, #12]	; (80015cc <_Z15set_vacuum_pumpb+0x34>)
 80015be:	f001 fbc1 	bl	8002d44 <HAL_GPIO_WritePin>
}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40021000 	.word	0x40021000

080015d0 <_Z11gas_controlv>:

void gas_control(){
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
	float p_upper = 580.0;
 80015d6:	4b3e      	ldr	r3, [pc, #248]	; (80016d0 <_Z11gas_controlv+0x100>)
 80015d8:	607b      	str	r3, [r7, #4]
	float p_lower = 460.0;
 80015da:	4b3e      	ldr	r3, [pc, #248]	; (80016d4 <_Z11gas_controlv+0x104>)
 80015dc:	603b      	str	r3, [r7, #0]
	static int flag_aaa = 0;
	static bool p_on = false;

//	char ch[30] = {};
	P = get_pressure();
 80015de:	f7ff ff43 	bl	8001468 <_Z12get_pressurev>
 80015e2:	eef0 7a40 	vmov.f32	s15, s0
 80015e6:	4b3c      	ldr	r3, [pc, #240]	; (80016d8 <_Z11gas_controlv+0x108>)
 80015e8:	edc3 7a00 	vstr	s15, [r3]
	pressure = P;
 80015ec:	4b3a      	ldr	r3, [pc, #232]	; (80016d8 <_Z11gas_controlv+0x108>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a3a      	ldr	r2, [pc, #232]	; (80016dc <_Z11gas_controlv+0x10c>)
 80015f2:	6013      	str	r3, [r2, #0]
	// else if (V < v_upper) {
	// 	set_vacuum_pump(false);
	// 	flag_v = 2;
	// 	v_on = false;
	// }
	if (P < p_lower && !p_on) {
 80015f4:	4b38      	ldr	r3, [pc, #224]	; (80016d8 <_Z11gas_controlv+0x108>)
 80015f6:	edd3 7a00 	vldr	s15, [r3]
 80015fa:	ed97 7a00 	vldr	s14, [r7]
 80015fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001606:	dd0c      	ble.n	8001622 <_Z11gas_controlv+0x52>
 8001608:	4b35      	ldr	r3, [pc, #212]	; (80016e0 <_Z11gas_controlv+0x110>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	f083 0301 	eor.w	r3, r3, #1
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d005      	beq.n	8001622 <_Z11gas_controlv+0x52>
		p_on = true;
 8001616:	4b32      	ldr	r3, [pc, #200]	; (80016e0 <_Z11gas_controlv+0x110>)
 8001618:	2201      	movs	r2, #1
 800161a:	701a      	strb	r2, [r3, #0]
		counter = 0;
 800161c:	4b31      	ldr	r3, [pc, #196]	; (80016e4 <_Z11gas_controlv+0x114>)
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
	}
	if(p_on && CO2_L < 7.5){
 8001622:	4b2f      	ldr	r3, [pc, #188]	; (80016e0 <_Z11gas_controlv+0x110>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d026      	beq.n	8001678 <_Z11gas_controlv+0xa8>
 800162a:	4b2f      	ldr	r3, [pc, #188]	; (80016e8 <_Z11gas_controlv+0x118>)
 800162c:	edd3 7a00 	vldr	s15, [r3]
 8001630:	eeb1 7a0e 	vmov.f32	s14, #30	; 0x40f00000  7.5
 8001634:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800163c:	d51c      	bpl.n	8001678 <_Z11gas_controlv+0xa8>
		if(counter < valve_on){
 800163e:	4b29      	ldr	r3, [pc, #164]	; (80016e4 <_Z11gas_controlv+0x114>)
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	4b2a      	ldr	r3, [pc, #168]	; (80016ec <_Z11gas_controlv+0x11c>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	429a      	cmp	r2, r3
 8001648:	da0a      	bge.n	8001660 <_Z11gas_controlv+0x90>
			counter ++;
 800164a:	4b26      	ldr	r3, [pc, #152]	; (80016e4 <_Z11gas_controlv+0x114>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	3301      	adds	r3, #1
 8001650:	4a24      	ldr	r2, [pc, #144]	; (80016e4 <_Z11gas_controlv+0x114>)
 8001652:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_SET);
 8001654:	2201      	movs	r2, #1
 8001656:	2120      	movs	r1, #32
 8001658:	4825      	ldr	r0, [pc, #148]	; (80016f0 <_Z11gas_controlv+0x120>)
 800165a:	f001 fb73 	bl	8002d44 <HAL_GPIO_WritePin>
		if(counter < valve_on){
 800165e:	e010      	b.n	8001682 <_Z11gas_controlv+0xb2>
		}
		else{
			HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 8001660:	2200      	movs	r2, #0
 8001662:	2120      	movs	r1, #32
 8001664:	4822      	ldr	r0, [pc, #136]	; (80016f0 <_Z11gas_controlv+0x120>)
 8001666:	f001 fb6d 	bl	8002d44 <HAL_GPIO_WritePin>
			flag_pump = 1;
 800166a:	4b22      	ldr	r3, [pc, #136]	; (80016f4 <_Z11gas_controlv+0x124>)
 800166c:	2201      	movs	r2, #1
 800166e:	601a      	str	r2, [r3, #0]
			p_on = false;
 8001670:	4b1b      	ldr	r3, [pc, #108]	; (80016e0 <_Z11gas_controlv+0x110>)
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]
		if(counter < valve_on){
 8001676:	e004      	b.n	8001682 <_Z11gas_controlv+0xb2>
		}
	}
	else{
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 8001678:	2200      	movs	r2, #0
 800167a:	2120      	movs	r1, #32
 800167c:	481c      	ldr	r0, [pc, #112]	; (80016f0 <_Z11gas_controlv+0x120>)
 800167e:	f001 fb61 	bl	8002d44 <HAL_GPIO_WritePin>
	}
	if(flag_pump || CO2_L > 7.5){
 8001682:	4b1c      	ldr	r3, [pc, #112]	; (80016f4 <_Z11gas_controlv+0x124>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d109      	bne.n	800169e <_Z11gas_controlv+0xce>
 800168a:	4b17      	ldr	r3, [pc, #92]	; (80016e8 <_Z11gas_controlv+0x118>)
 800168c:	edd3 7a00 	vldr	s15, [r3]
 8001690:	eeb1 7a0e 	vmov.f32	s14, #30	; 0x40f00000  7.5
 8001694:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800169c:	dd02      	ble.n	80016a4 <_Z11gas_controlv+0xd4>
		set_vacuum_pump(true);
 800169e:	2001      	movs	r0, #1
 80016a0:	f7ff ff7a 	bl	8001598 <_Z15set_vacuum_pumpb>
	}
	if (P > p_upper){
 80016a4:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <_Z11gas_controlv+0x108>)
 80016a6:	edd3 7a00 	vldr	s15, [r3]
 80016aa:	ed97 7a01 	vldr	s14, [r7, #4]
 80016ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b6:	d400      	bmi.n	80016ba <_Z11gas_controlv+0xea>



//	sprintf(ch, "P: %.1f, V: %.1f\r\n", P, V);
//	CDC_Transmit_FS((uint8_t*)ch, strlen(ch));
}
 80016b8:	e005      	b.n	80016c6 <_Z11gas_controlv+0xf6>
		flag_pump = 0;
 80016ba:	4b0e      	ldr	r3, [pc, #56]	; (80016f4 <_Z11gas_controlv+0x124>)
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
		set_vacuum_pump(false);
 80016c0:	2000      	movs	r0, #0
 80016c2:	f7ff ff69 	bl	8001598 <_Z15set_vacuum_pumpb>
}
 80016c6:	bf00      	nop
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	44110000 	.word	0x44110000
 80016d4:	43e60000 	.word	0x43e60000
 80016d8:	2000037c 	.word	0x2000037c
 80016dc:	20000760 	.word	0x20000760
 80016e0:	20000390 	.word	0x20000390
 80016e4:	20000384 	.word	0x20000384
 80016e8:	20000380 	.word	0x20000380
 80016ec:	20000000 	.word	0x20000000
 80016f0:	40021000 	.word	0x40021000
 80016f4:	2000038c 	.word	0x2000038c

080016f8 <main_2_init>:
uint8_t GM[100] = {};
uint32_t global_count = 0;
uint8_t DO[500] = {};


void main_2_init(void){
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
	/* modules initialization */
	// gas_mixer.init();
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80016fc:	2201      	movs	r2, #1
 80016fe:	2180      	movs	r1, #128	; 0x80
 8001700:	4804      	ldr	r0, [pc, #16]	; (8001714 <main_2_init+0x1c>)
 8001702:	f001 fb1f 	bl	8002d44 <HAL_GPIO_WritePin>
	//doph.init();
	//linear_motor.init();

	/* timer 7 */
	HAL_TIM_Base_Start_IT(&htim7);
 8001706:	4804      	ldr	r0, [pc, #16]	; (8001718 <main_2_init+0x20>)
 8001708:	f003 ff66 	bl	80055d8 <HAL_TIM_Base_Start_IT>
	EXPLOR_read();
 800170c:	f000 fcce 	bl	80020ac <EXPLOR_read>
}
 8001710:	bf00      	nop
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40020000 	.word	0x40020000
 8001718:	200008cc 	.word	0x200008cc

0800171c <main_2_loop>:

void main_2_loop(void){
 800171c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800171e:	f5ad 7d09 	sub.w	sp, sp, #548	; 0x224
 8001722:	af08      	add	r7, sp, #32
	mother_routine_update_to_PC(tick, 250);
	mother_routine_handle_PC();
	*/

	/* periodic process */
	if(tim7_EN){
 8001724:	4b7c      	ldr	r3, [pc, #496]	; (8001918 <main_2_loop+0x1fc>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	b2db      	uxtb	r3, r3
 800172a:	2b00      	cmp	r3, #0
 800172c:	f000 80ef 	beq.w	800190e <main_2_loop+0x1f2>
		gas_control();
 8001730:	f7ff ff4e 	bl	80015d0 <_Z11gas_controlv>
		user_main();
 8001734:	f000 fca6 	bl	8002084 <user_main>
		CO2_L = r/100;
 8001738:	4b78      	ldr	r3, [pc, #480]	; (800191c <main_2_loop+0x200>)
 800173a:	ed93 7a00 	vldr	s14, [r3]
 800173e:	eddf 6a78 	vldr	s13, [pc, #480]	; 8001920 <main_2_loop+0x204>
 8001742:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001746:	4b77      	ldr	r3, [pc, #476]	; (8001924 <main_2_loop+0x208>)
 8001748:	edc3 7a00 	vstr	s15, [r3]
		count++;
 800174c:	4b76      	ldr	r3, [pc, #472]	; (8001928 <main_2_loop+0x20c>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	3301      	adds	r3, #1
 8001752:	4a75      	ldr	r2, [pc, #468]	; (8001928 <main_2_loop+0x20c>)
 8001754:	6013      	str	r3, [r2, #0]
		if(count%20==0)
 8001756:	4b74      	ldr	r3, [pc, #464]	; (8001928 <main_2_loop+0x20c>)
 8001758:	6819      	ldr	r1, [r3, #0]
 800175a:	4b74      	ldr	r3, [pc, #464]	; (800192c <main_2_loop+0x210>)
 800175c:	fb83 2301 	smull	r2, r3, r3, r1
 8001760:	10da      	asrs	r2, r3, #3
 8001762:	17cb      	asrs	r3, r1, #31
 8001764:	1ad2      	subs	r2, r2, r3
 8001766:	4613      	mov	r3, r2
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	4413      	add	r3, r2
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	1aca      	subs	r2, r1, r3
 8001770:	2a00      	cmp	r2, #0
 8001772:	d10c      	bne.n	800178e <main_2_loop+0x72>
		{
			time++;
 8001774:	4b6e      	ldr	r3, [pc, #440]	; (8001930 <main_2_loop+0x214>)
 8001776:	e9d3 0100 	ldrd	r0, r1, [r3]
 800177a:	f04f 0200 	mov.w	r2, #0
 800177e:	4b6d      	ldr	r3, [pc, #436]	; (8001934 <main_2_loop+0x218>)
 8001780:	f7fe fd84 	bl	800028c <__adddf3>
 8001784:	4602      	mov	r2, r0
 8001786:	460b      	mov	r3, r1
 8001788:	4969      	ldr	r1, [pc, #420]	; (8001930 <main_2_loop+0x214>)
 800178a:	e9c1 2300 	strd	r2, r3, [r1]
		}
		//doph.loop();

		if(flag_p == 1)
 800178e:	4b6a      	ldr	r3, [pc, #424]	; (8001938 <main_2_loop+0x21c>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d114      	bne.n	80017c0 <main_2_loop+0xa4>
		{
			count_pon++;
 8001796:	4b69      	ldr	r3, [pc, #420]	; (800193c <main_2_loop+0x220>)
 8001798:	e9d3 0100 	ldrd	r0, r1, [r3]
 800179c:	f04f 0200 	mov.w	r2, #0
 80017a0:	4b64      	ldr	r3, [pc, #400]	; (8001934 <main_2_loop+0x218>)
 80017a2:	f7fe fd73 	bl	800028c <__adddf3>
 80017a6:	4602      	mov	r2, r0
 80017a8:	460b      	mov	r3, r1
 80017aa:	4964      	ldr	r1, [pc, #400]	; (800193c <main_2_loop+0x220>)
 80017ac:	e9c1 2300 	strd	r2, r3, [r1]
			count_poff = 0;
 80017b0:	4963      	ldr	r1, [pc, #396]	; (8001940 <main_2_loop+0x224>)
 80017b2:	f04f 0200 	mov.w	r2, #0
 80017b6:	f04f 0300 	mov.w	r3, #0
 80017ba:	e9c1 2300 	strd	r2, r3, [r1]
 80017be:	e017      	b.n	80017f0 <main_2_loop+0xd4>
		}
		else if(flag_p == 2)
 80017c0:	4b5d      	ldr	r3, [pc, #372]	; (8001938 <main_2_loop+0x21c>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d113      	bne.n	80017f0 <main_2_loop+0xd4>
		{
			count_poff++;
 80017c8:	4b5d      	ldr	r3, [pc, #372]	; (8001940 <main_2_loop+0x224>)
 80017ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017ce:	f04f 0200 	mov.w	r2, #0
 80017d2:	4b58      	ldr	r3, [pc, #352]	; (8001934 <main_2_loop+0x218>)
 80017d4:	f7fe fd5a 	bl	800028c <__adddf3>
 80017d8:	4602      	mov	r2, r0
 80017da:	460b      	mov	r3, r1
 80017dc:	4958      	ldr	r1, [pc, #352]	; (8001940 <main_2_loop+0x224>)
 80017de:	e9c1 2300 	strd	r2, r3, [r1]
			count_pon = 0;
 80017e2:	4956      	ldr	r1, [pc, #344]	; (800193c <main_2_loop+0x220>)
 80017e4:	f04f 0200 	mov.w	r2, #0
 80017e8:	f04f 0300 	mov.w	r3, #0
 80017ec:	e9c1 2300 	strd	r2, r3, [r1]
		}

		if(flag_v == 1)
 80017f0:	4b54      	ldr	r3, [pc, #336]	; (8001944 <main_2_loop+0x228>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d114      	bne.n	8001822 <main_2_loop+0x106>
		{
			count_von++;
 80017f8:	4b53      	ldr	r3, [pc, #332]	; (8001948 <main_2_loop+0x22c>)
 80017fa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017fe:	f04f 0200 	mov.w	r2, #0
 8001802:	4b4c      	ldr	r3, [pc, #304]	; (8001934 <main_2_loop+0x218>)
 8001804:	f7fe fd42 	bl	800028c <__adddf3>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	494e      	ldr	r1, [pc, #312]	; (8001948 <main_2_loop+0x22c>)
 800180e:	e9c1 2300 	strd	r2, r3, [r1]
			count_voff=0;
 8001812:	494e      	ldr	r1, [pc, #312]	; (800194c <main_2_loop+0x230>)
 8001814:	f04f 0200 	mov.w	r2, #0
 8001818:	f04f 0300 	mov.w	r3, #0
 800181c:	e9c1 2300 	strd	r2, r3, [r1]
 8001820:	e017      	b.n	8001852 <main_2_loop+0x136>
		}
		else if(flag_v == 2)
 8001822:	4b48      	ldr	r3, [pc, #288]	; (8001944 <main_2_loop+0x228>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2b02      	cmp	r3, #2
 8001828:	d113      	bne.n	8001852 <main_2_loop+0x136>
		{
			count_voff++;
 800182a:	4b48      	ldr	r3, [pc, #288]	; (800194c <main_2_loop+0x230>)
 800182c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001830:	f04f 0200 	mov.w	r2, #0
 8001834:	4b3f      	ldr	r3, [pc, #252]	; (8001934 <main_2_loop+0x218>)
 8001836:	f7fe fd29 	bl	800028c <__adddf3>
 800183a:	4602      	mov	r2, r0
 800183c:	460b      	mov	r3, r1
 800183e:	4943      	ldr	r1, [pc, #268]	; (800194c <main_2_loop+0x230>)
 8001840:	e9c1 2300 	strd	r2, r3, [r1]
			count_von = 0;
 8001844:	4940      	ldr	r1, [pc, #256]	; (8001948 <main_2_loop+0x22c>)
 8001846:	f04f 0200 	mov.w	r2, #0
 800184a:	f04f 0300 	mov.w	r3, #0
 800184e:	e9c1 2300 	strd	r2, r3, [r1]
		 * CDC_RD:
		 * 1. time tick
		 * 2. gas mixer
		 * 3. gas source control
		 */
		char foo[400] = "";
 8001852:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001856:	2200      	movs	r2, #0
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	3304      	adds	r3, #4
 800185c:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 8001860:	2100      	movs	r1, #0
 8001862:	4618      	mov	r0, r3
 8001864:	f009 fd98 	bl	800b398 <memset>
		char bar[100] = "";
 8001868:	f107 030c 	add.w	r3, r7, #12
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	3304      	adds	r3, #4
 8001872:	2260      	movs	r2, #96	; 0x60
 8001874:	2100      	movs	r1, #0
 8001876:	4618      	mov	r0, r3
 8001878:	f009 fd8e 	bl	800b398 <memset>

	//	strcat(foo, (char*)GM);

		// sprintf(bar, "[P]%.2f,[V]%.2f,p_on:%.2f,p_off:%.2f,v_on:%.2f,v_off:%.2f\r\n", P, V,float(count_pon*25/1000),float(count_poff*25/1000),float(count_von*25/1000),float(count_voff*25/1000));
		// strcat(foo, bar);
		if(count%4==0)
 800187c:	4b2a      	ldr	r3, [pc, #168]	; (8001928 <main_2_loop+0x20c>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 0303 	and.w	r3, r3, #3
 8001884:	2b00      	cmp	r3, #0
 8001886:	d13f      	bne.n	8001908 <main_2_loop+0x1ec>
		{
			sprintf(bar,"P:%.2f,CO2:%.2f,valve_on:%d,counter:%d,err:%d,time:%.2f\r\n",P,CO2_L,valve_on,counter,err,time);
 8001888:	4b31      	ldr	r3, [pc, #196]	; (8001950 <main_2_loop+0x234>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4618      	mov	r0, r3
 800188e:	f7fe fe5b 	bl	8000548 <__aeabi_f2d>
 8001892:	4604      	mov	r4, r0
 8001894:	460d      	mov	r5, r1
 8001896:	4b23      	ldr	r3, [pc, #140]	; (8001924 <main_2_loop+0x208>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fe54 	bl	8000548 <__aeabi_f2d>
 80018a0:	4b2c      	ldr	r3, [pc, #176]	; (8001954 <main_2_loop+0x238>)
 80018a2:	681e      	ldr	r6, [r3, #0]
 80018a4:	4b2c      	ldr	r3, [pc, #176]	; (8001958 <main_2_loop+0x23c>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	607b      	str	r3, [r7, #4]
 80018aa:	4b2c      	ldr	r3, [pc, #176]	; (800195c <main_2_loop+0x240>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	603a      	str	r2, [r7, #0]
 80018b0:	4b1f      	ldr	r3, [pc, #124]	; (8001930 <main_2_loop+0x214>)
 80018b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b6:	f107 0c0c 	add.w	ip, r7, #12
 80018ba:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80018be:	683a      	ldr	r2, [r7, #0]
 80018c0:	9204      	str	r2, [sp, #16]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	9303      	str	r3, [sp, #12]
 80018c6:	9602      	str	r6, [sp, #8]
 80018c8:	e9cd 0100 	strd	r0, r1, [sp]
 80018cc:	4622      	mov	r2, r4
 80018ce:	462b      	mov	r3, r5
 80018d0:	4923      	ldr	r1, [pc, #140]	; (8001960 <main_2_loop+0x244>)
 80018d2:	4660      	mov	r0, ip
 80018d4:	f00a f9d2 	bl	800bc7c <siprintf>
			strcat(foo,bar);
 80018d8:	f107 020c 	add.w	r2, r7, #12
 80018dc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80018e0:	4611      	mov	r1, r2
 80018e2:	4618      	mov	r0, r3
 80018e4:	f00a f9ea 	bl	800bcbc <strcat>
			HAL_Delay(1);
 80018e8:	2001      	movs	r0, #1
 80018ea:	f000 fec7 	bl	800267c <HAL_Delay>
			CDC_Transmit_FS((uint8_t*)foo, strlen(foo));
 80018ee:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7fe fc6c 	bl	80001d0 <strlen>
 80018f8:	4603      	mov	r3, r0
 80018fa:	b29a      	uxth	r2, r3
 80018fc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001900:	4611      	mov	r1, r2
 8001902:	4618      	mov	r0, r3
 8001904:	f008 f90c 	bl	8009b20 <CDC_Transmit_FS>
		}


		tim7_EN = false;
 8001908:	4b03      	ldr	r3, [pc, #12]	; (8001918 <main_2_loop+0x1fc>)
 800190a:	2200      	movs	r2, #0
 800190c:	701a      	strb	r2, [r3, #0]
//			CDC_Transmit_FS(op, 97 + 6);
			HAL_Delay(2);
		}
		*/
	}
}
 800190e:	bf00      	nop
 8001910:	f507 7701 	add.w	r7, r7, #516	; 0x204
 8001914:	46bd      	mov	sp, r7
 8001916:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001918:	20000391 	.word	0x20000391
 800191c:	2000075c 	.word	0x2000075c
 8001920:	42c80000 	.word	0x42c80000
 8001924:	20000380 	.word	0x20000380
 8001928:	200003b8 	.word	0x200003b8
 800192c:	66666667 	.word	0x66666667
 8001930:	200003c0 	.word	0x200003c0
 8001934:	3ff00000 	.word	0x3ff00000
 8001938:	20000374 	.word	0x20000374
 800193c:	20000398 	.word	0x20000398
 8001940:	200003a0 	.word	0x200003a0
 8001944:	20000378 	.word	0x20000378
 8001948:	200003a8 	.word	0x200003a8
 800194c:	200003b0 	.word	0x200003b0
 8001950:	2000037c 	.word	0x2000037c
 8001954:	20000000 	.word	0x20000000
 8001958:	20000384 	.word	0x20000384
 800195c:	20000388 	.word	0x20000388
 8001960:	0800e108 	.word	0x0800e108

08001964 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
	if(htim == &htim7){
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4a06      	ldr	r2, [pc, #24]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d102      	bne.n	800197a <HAL_TIM_PeriodElapsedCallback+0x16>
		tim7_EN = true;
 8001974:	4b05      	ldr	r3, [pc, #20]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001976:	2201      	movs	r2, #1
 8001978:	701a      	strb	r2, [r3, #0]
	}
}
 800197a:	bf00      	nop
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	200008cc 	.word	0x200008cc
 800198c:	20000391 	.word	0x20000391

08001990 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	4b10      	ldr	r3, [pc, #64]	; (80019dc <HAL_MspInit+0x4c>)
 800199c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199e:	4a0f      	ldr	r2, [pc, #60]	; (80019dc <HAL_MspInit+0x4c>)
 80019a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019a4:	6453      	str	r3, [r2, #68]	; 0x44
 80019a6:	4b0d      	ldr	r3, [pc, #52]	; (80019dc <HAL_MspInit+0x4c>)
 80019a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ae:	607b      	str	r3, [r7, #4]
 80019b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	603b      	str	r3, [r7, #0]
 80019b6:	4b09      	ldr	r3, [pc, #36]	; (80019dc <HAL_MspInit+0x4c>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ba:	4a08      	ldr	r2, [pc, #32]	; (80019dc <HAL_MspInit+0x4c>)
 80019bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c0:	6413      	str	r3, [r2, #64]	; 0x40
 80019c2:	4b06      	ldr	r3, [pc, #24]	; (80019dc <HAL_MspInit+0x4c>)
 80019c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ca:	603b      	str	r3, [r7, #0]
 80019cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ce:	bf00      	nop
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	40023800 	.word	0x40023800

080019e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08a      	sub	sp, #40	; 0x28
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 0314 	add.w	r3, r7, #20
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a19      	ldr	r2, [pc, #100]	; (8001a64 <HAL_I2C_MspInit+0x84>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d12c      	bne.n	8001a5c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	613b      	str	r3, [r7, #16]
 8001a06:	4b18      	ldr	r3, [pc, #96]	; (8001a68 <HAL_I2C_MspInit+0x88>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	4a17      	ldr	r2, [pc, #92]	; (8001a68 <HAL_I2C_MspInit+0x88>)
 8001a0c:	f043 0302 	orr.w	r3, r3, #2
 8001a10:	6313      	str	r3, [r2, #48]	; 0x30
 8001a12:	4b15      	ldr	r3, [pc, #84]	; (8001a68 <HAL_I2C_MspInit+0x88>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	613b      	str	r3, [r7, #16]
 8001a1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a1e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a24:	2312      	movs	r3, #18
 8001a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a30:	2304      	movs	r3, #4
 8001a32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a34:	f107 0314 	add.w	r3, r7, #20
 8001a38:	4619      	mov	r1, r3
 8001a3a:	480c      	ldr	r0, [pc, #48]	; (8001a6c <HAL_I2C_MspInit+0x8c>)
 8001a3c:	f000 ffe6 	bl	8002a0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a40:	2300      	movs	r3, #0
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <HAL_I2C_MspInit+0x88>)
 8001a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a48:	4a07      	ldr	r2, [pc, #28]	; (8001a68 <HAL_I2C_MspInit+0x88>)
 8001a4a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a4e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a50:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <HAL_I2C_MspInit+0x88>)
 8001a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a5c:	bf00      	nop
 8001a5e:	3728      	adds	r7, #40	; 0x28
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40005400 	.word	0x40005400
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020400 	.word	0x40020400

08001a70 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08a      	sub	sp, #40	; 0x28
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a78:	f107 0314 	add.w	r3, r7, #20
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	605a      	str	r2, [r3, #4]
 8001a82:	609a      	str	r2, [r3, #8]
 8001a84:	60da      	str	r2, [r3, #12]
 8001a86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a19      	ldr	r2, [pc, #100]	; (8001af4 <HAL_SPI_MspInit+0x84>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d12b      	bne.n	8001aea <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	613b      	str	r3, [r7, #16]
 8001a96:	4b18      	ldr	r3, [pc, #96]	; (8001af8 <HAL_SPI_MspInit+0x88>)
 8001a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9a:	4a17      	ldr	r2, [pc, #92]	; (8001af8 <HAL_SPI_MspInit+0x88>)
 8001a9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8001aa2:	4b15      	ldr	r3, [pc, #84]	; (8001af8 <HAL_SPI_MspInit+0x88>)
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001aaa:	613b      	str	r3, [r7, #16]
 8001aac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <HAL_SPI_MspInit+0x88>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	4a10      	ldr	r2, [pc, #64]	; (8001af8 <HAL_SPI_MspInit+0x88>)
 8001ab8:	f043 0302 	orr.w	r3, r3, #2
 8001abc:	6313      	str	r3, [r2, #48]	; 0x30
 8001abe:	4b0e      	ldr	r3, [pc, #56]	; (8001af8 <HAL_SPI_MspInit+0x88>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001aca:	2318      	movs	r3, #24
 8001acc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ada:	2305      	movs	r3, #5
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ade:	f107 0314 	add.w	r3, r7, #20
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4805      	ldr	r0, [pc, #20]	; (8001afc <HAL_SPI_MspInit+0x8c>)
 8001ae6:	f000 ff91 	bl	8002a0c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001aea:	bf00      	nop
 8001aec:	3728      	adds	r7, #40	; 0x28
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40013000 	.word	0x40013000
 8001af8:	40023800 	.word	0x40023800
 8001afc:	40020400 	.word	0x40020400

08001b00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a0e      	ldr	r2, [pc, #56]	; (8001b48 <HAL_TIM_Base_MspInit+0x48>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d115      	bne.n	8001b3e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	60fb      	str	r3, [r7, #12]
 8001b16:	4b0d      	ldr	r3, [pc, #52]	; (8001b4c <HAL_TIM_Base_MspInit+0x4c>)
 8001b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1a:	4a0c      	ldr	r2, [pc, #48]	; (8001b4c <HAL_TIM_Base_MspInit+0x4c>)
 8001b1c:	f043 0320 	orr.w	r3, r3, #32
 8001b20:	6413      	str	r3, [r2, #64]	; 0x40
 8001b22:	4b0a      	ldr	r3, [pc, #40]	; (8001b4c <HAL_TIM_Base_MspInit+0x4c>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b26:	f003 0320 	and.w	r3, r3, #32
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2100      	movs	r1, #0
 8001b32:	2037      	movs	r0, #55	; 0x37
 8001b34:	f000 fea1 	bl	800287a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001b38:	2037      	movs	r0, #55	; 0x37
 8001b3a:	f000 feba 	bl	80028b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001b3e:	bf00      	nop
 8001b40:	3710      	adds	r7, #16
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40001400 	.word	0x40001400
 8001b4c:	40023800 	.word	0x40023800

08001b50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b092      	sub	sp, #72	; 0x48
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b58:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4aa1      	ldr	r2, [pc, #644]	; (8001df4 <HAL_UART_MspInit+0x2a4>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d135      	bne.n	8001bde <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	633b      	str	r3, [r7, #48]	; 0x30
 8001b76:	4ba0      	ldr	r3, [pc, #640]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7a:	4a9f      	ldr	r2, [pc, #636]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001b7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001b80:	6413      	str	r3, [r2, #64]	; 0x40
 8001b82:	4b9d      	ldr	r3, [pc, #628]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b8a:	633b      	str	r3, [r7, #48]	; 0x30
 8001b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b92:	4b99      	ldr	r3, [pc, #612]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b96:	4a98      	ldr	r2, [pc, #608]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001b98:	f043 0304 	orr.w	r3, r3, #4
 8001b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b9e:	4b96      	ldr	r3, [pc, #600]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	f003 0304 	and.w	r3, r3, #4
 8001ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001baa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001bae:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001bbc:	2308      	movs	r3, #8
 8001bbe:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bc0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	488d      	ldr	r0, [pc, #564]	; (8001dfc <HAL_UART_MspInit+0x2ac>)
 8001bc8:	f000 ff20 	bl	8002a0c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001bcc:	2200      	movs	r2, #0
 8001bce:	2100      	movs	r1, #0
 8001bd0:	2034      	movs	r0, #52	; 0x34
 8001bd2:	f000 fe52 	bl	800287a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001bd6:	2034      	movs	r0, #52	; 0x34
 8001bd8:	f000 fe6b 	bl	80028b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001bdc:	e106      	b.n	8001dec <HAL_UART_MspInit+0x29c>
  else if(huart->Instance==UART5)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a87      	ldr	r2, [pc, #540]	; (8001e00 <HAL_UART_MspInit+0x2b0>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d14b      	bne.n	8001c80 <HAL_UART_MspInit+0x130>
    __HAL_RCC_UART5_CLK_ENABLE();
 8001be8:	2300      	movs	r3, #0
 8001bea:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bec:	4b82      	ldr	r3, [pc, #520]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf0:	4a81      	ldr	r2, [pc, #516]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001bf2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001bf6:	6413      	str	r3, [r2, #64]	; 0x40
 8001bf8:	4b7f      	ldr	r3, [pc, #508]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c00:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c04:	2300      	movs	r3, #0
 8001c06:	627b      	str	r3, [r7, #36]	; 0x24
 8001c08:	4b7b      	ldr	r3, [pc, #492]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0c:	4a7a      	ldr	r2, [pc, #488]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001c0e:	f043 0304 	orr.w	r3, r3, #4
 8001c12:	6313      	str	r3, [r2, #48]	; 0x30
 8001c14:	4b78      	ldr	r3, [pc, #480]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c18:	f003 0304 	and.w	r3, r3, #4
 8001c1c:	627b      	str	r3, [r7, #36]	; 0x24
 8001c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c20:	2300      	movs	r3, #0
 8001c22:	623b      	str	r3, [r7, #32]
 8001c24:	4b74      	ldr	r3, [pc, #464]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c28:	4a73      	ldr	r2, [pc, #460]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001c2a:	f043 0308 	orr.w	r3, r3, #8
 8001c2e:	6313      	str	r3, [r2, #48]	; 0x30
 8001c30:	4b71      	ldr	r3, [pc, #452]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c34:	f003 0308 	and.w	r3, r3, #8
 8001c38:	623b      	str	r3, [r7, #32]
 8001c3a:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001c3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c40:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c42:	2302      	movs	r3, #2
 8001c44:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001c4e:	2308      	movs	r3, #8
 8001c50:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c52:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c56:	4619      	mov	r1, r3
 8001c58:	4868      	ldr	r0, [pc, #416]	; (8001dfc <HAL_UART_MspInit+0x2ac>)
 8001c5a:	f000 fed7 	bl	8002a0c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c5e:	2304      	movs	r3, #4
 8001c60:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c62:	2302      	movs	r3, #2
 8001c64:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c66:	2300      	movs	r3, #0
 8001c68:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001c6e:	2308      	movs	r3, #8
 8001c70:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c72:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c76:	4619      	mov	r1, r3
 8001c78:	4862      	ldr	r0, [pc, #392]	; (8001e04 <HAL_UART_MspInit+0x2b4>)
 8001c7a:	f000 fec7 	bl	8002a0c <HAL_GPIO_Init>
}
 8001c7e:	e0b5      	b.n	8001dec <HAL_UART_MspInit+0x29c>
  else if(huart->Instance==USART1)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a60      	ldr	r2, [pc, #384]	; (8001e08 <HAL_UART_MspInit+0x2b8>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d12c      	bne.n	8001ce4 <HAL_UART_MspInit+0x194>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61fb      	str	r3, [r7, #28]
 8001c8e:	4b5a      	ldr	r3, [pc, #360]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c92:	4a59      	ldr	r2, [pc, #356]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001c94:	f043 0310 	orr.w	r3, r3, #16
 8001c98:	6453      	str	r3, [r2, #68]	; 0x44
 8001c9a:	4b57      	ldr	r3, [pc, #348]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c9e:	f003 0310 	and.w	r3, r3, #16
 8001ca2:	61fb      	str	r3, [r7, #28]
 8001ca4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	61bb      	str	r3, [r7, #24]
 8001caa:	4b53      	ldr	r3, [pc, #332]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	4a52      	ldr	r2, [pc, #328]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001cb0:	f043 0302 	orr.w	r3, r3, #2
 8001cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb6:	4b50      	ldr	r3, [pc, #320]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	f003 0302 	and.w	r3, r3, #2
 8001cbe:	61bb      	str	r3, [r7, #24]
 8001cc0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cc2:	23c0      	movs	r3, #192	; 0xc0
 8001cc4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001cd2:	2307      	movs	r3, #7
 8001cd4:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001cda:	4619      	mov	r1, r3
 8001cdc:	484b      	ldr	r0, [pc, #300]	; (8001e0c <HAL_UART_MspInit+0x2bc>)
 8001cde:	f000 fe95 	bl	8002a0c <HAL_GPIO_Init>
}
 8001ce2:	e083      	b.n	8001dec <HAL_UART_MspInit+0x29c>
  else if(huart->Instance==USART2)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a49      	ldr	r2, [pc, #292]	; (8001e10 <HAL_UART_MspInit+0x2c0>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d144      	bne.n	8001d78 <HAL_UART_MspInit+0x228>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	617b      	str	r3, [r7, #20]
 8001cf2:	4b41      	ldr	r3, [pc, #260]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf6:	4a40      	ldr	r2, [pc, #256]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001cf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cfc:	6413      	str	r3, [r2, #64]	; 0x40
 8001cfe:	4b3e      	ldr	r3, [pc, #248]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d06:	617b      	str	r3, [r7, #20]
 8001d08:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	613b      	str	r3, [r7, #16]
 8001d0e:	4b3a      	ldr	r3, [pc, #232]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d12:	4a39      	ldr	r2, [pc, #228]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001d14:	f043 0308 	orr.w	r3, r3, #8
 8001d18:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1a:	4b37      	ldr	r3, [pc, #220]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	f003 0308 	and.w	r3, r3, #8
 8001d22:	613b      	str	r3, [r7, #16]
 8001d24:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001d26:	2320      	movs	r3, #32
 8001d28:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d32:	2303      	movs	r3, #3
 8001d34:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d36:	2307      	movs	r3, #7
 8001d38:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d3a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4830      	ldr	r0, [pc, #192]	; (8001e04 <HAL_UART_MspInit+0x2b4>)
 8001d42:	f000 fe63 	bl	8002a0c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d46:	2340      	movs	r3, #64	; 0x40
 8001d48:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d52:	2303      	movs	r3, #3
 8001d54:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d56:	2307      	movs	r3, #7
 8001d58:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d5a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4828      	ldr	r0, [pc, #160]	; (8001e04 <HAL_UART_MspInit+0x2b4>)
 8001d62:	f000 fe53 	bl	8002a0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001d66:	2200      	movs	r2, #0
 8001d68:	2100      	movs	r1, #0
 8001d6a:	2026      	movs	r0, #38	; 0x26
 8001d6c:	f000 fd85 	bl	800287a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d70:	2026      	movs	r0, #38	; 0x26
 8001d72:	f000 fd9e 	bl	80028b2 <HAL_NVIC_EnableIRQ>
}
 8001d76:	e039      	b.n	8001dec <HAL_UART_MspInit+0x29c>
  else if(huart->Instance==USART3)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a25      	ldr	r2, [pc, #148]	; (8001e14 <HAL_UART_MspInit+0x2c4>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d134      	bne.n	8001dec <HAL_UART_MspInit+0x29c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	60fb      	str	r3, [r7, #12]
 8001d86:	4b1c      	ldr	r3, [pc, #112]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8a:	4a1b      	ldr	r2, [pc, #108]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001d8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d90:	6413      	str	r3, [r2, #64]	; 0x40
 8001d92:	4b19      	ldr	r3, [pc, #100]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60bb      	str	r3, [r7, #8]
 8001da2:	4b15      	ldr	r3, [pc, #84]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4a14      	ldr	r2, [pc, #80]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001da8:	f043 0308 	orr.w	r3, r3, #8
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4b12      	ldr	r3, [pc, #72]	; (8001df8 <HAL_UART_MspInit+0x2a8>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f003 0308 	and.w	r3, r3, #8
 8001db6:	60bb      	str	r3, [r7, #8]
 8001db8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001dba:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001dbe:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001dcc:	2307      	movs	r3, #7
 8001dce:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dd0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	480b      	ldr	r0, [pc, #44]	; (8001e04 <HAL_UART_MspInit+0x2b4>)
 8001dd8:	f000 fe18 	bl	8002a0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	2100      	movs	r1, #0
 8001de0:	2027      	movs	r0, #39	; 0x27
 8001de2:	f000 fd4a 	bl	800287a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001de6:	2027      	movs	r0, #39	; 0x27
 8001de8:	f000 fd63 	bl	80028b2 <HAL_NVIC_EnableIRQ>
}
 8001dec:	bf00      	nop
 8001dee:	3748      	adds	r7, #72	; 0x48
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40004c00 	.word	0x40004c00
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	40020800 	.word	0x40020800
 8001e00:	40005000 	.word	0x40005000
 8001e04:	40020c00 	.word	0x40020c00
 8001e08:	40011000 	.word	0x40011000
 8001e0c:	40020400 	.word	0x40020400
 8001e10:	40004400 	.word	0x40004400
 8001e14:	40004800 	.word	0x40004800

08001e18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001e1c:	f003 fae8 	bl	80053f0 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e20:	e7fe      	b.n	8001e20 <NMI_Handler+0x8>

08001e22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e22:	b480      	push	{r7}
 8001e24:	af00      	add	r7, sp, #0
	 * 	To keep the program running, maybe I can make a fault_cnt here,
	     every time entering xxxFault_Handler(), fault_cnt++ and return.
	     Once fault_cnt++ exceeds a threshold, do softreset or while(1).
	 */
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e26:	e7fe      	b.n	8001e26 <HardFault_Handler+0x4>

08001e28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e2c:	e7fe      	b.n	8001e2c <MemManage_Handler+0x4>

08001e2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e32:	e7fe      	b.n	8001e32 <BusFault_Handler+0x4>

08001e34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e38:	e7fe      	b.n	8001e38 <UsageFault_Handler+0x4>

08001e3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e56:	b480      	push	{r7}
 8001e58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e5a:	bf00      	nop
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e68:	f000 fbe8 	bl	800263c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e6c:	bf00      	nop
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e74:	4802      	ldr	r0, [pc, #8]	; (8001e80 <USART2_IRQHandler+0x10>)
 8001e76:	f003 ff41 	bl	8005cfc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	20000888 	.word	0x20000888

08001e84 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001e88:	4802      	ldr	r0, [pc, #8]	; (8001e94 <USART3_IRQHandler+0x10>)
 8001e8a:	f003 ff37 	bl	8005cfc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	200006c4 	.word	0x200006c4

08001e98 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001e9c:	4802      	ldr	r0, [pc, #8]	; (8001ea8 <UART4_IRQHandler+0x10>)
 8001e9e:	f003 ff2d 	bl	8005cfc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	200007ec 	.word	0x200007ec

08001eac <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001eb0:	4802      	ldr	r0, [pc, #8]	; (8001ebc <TIM7_IRQHandler+0x10>)
 8001eb2:	f003 fc01 	bl	80056b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	200008cc 	.word	0x200008cc

08001ec0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001ec4:	4802      	ldr	r0, [pc, #8]	; (8001ed0 <OTG_FS_IRQHandler+0x10>)
 8001ec6:	f001 fe0b 	bl	8003ae0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20001de8 	.word	0x20001de8

08001ed4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
	return 1;
 8001ed8:	2301      	movs	r3, #1
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <_kill>:

int _kill(int pid, int sig)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001eee:	f009 fa29 	bl	800b344 <__errno>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2216      	movs	r2, #22
 8001ef6:	601a      	str	r2, [r3, #0]
	return -1;
 8001ef8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <_exit>:

void _exit (int status)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f7ff ffe7 	bl	8001ee4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f16:	e7fe      	b.n	8001f16 <_exit+0x12>

08001f18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f24:	2300      	movs	r3, #0
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	e00a      	b.n	8001f40 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f2a:	f3af 8000 	nop.w
 8001f2e:	4601      	mov	r1, r0
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	1c5a      	adds	r2, r3, #1
 8001f34:	60ba      	str	r2, [r7, #8]
 8001f36:	b2ca      	uxtb	r2, r1
 8001f38:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	617b      	str	r3, [r7, #20]
 8001f40:	697a      	ldr	r2, [r7, #20]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	dbf0      	blt.n	8001f2a <_read+0x12>
	}

return len;
 8001f48:	687b      	ldr	r3, [r7, #4]
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3718      	adds	r7, #24
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b086      	sub	sp, #24
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	60f8      	str	r0, [r7, #12]
 8001f5a:	60b9      	str	r1, [r7, #8]
 8001f5c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f5e:	2300      	movs	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]
 8001f62:	e009      	b.n	8001f78 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	1c5a      	adds	r2, r3, #1
 8001f68:	60ba      	str	r2, [r7, #8]
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	3301      	adds	r3, #1
 8001f76:	617b      	str	r3, [r7, #20]
 8001f78:	697a      	ldr	r2, [r7, #20]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	dbf1      	blt.n	8001f64 <_write+0x12>
	}
	return len;
 8001f80:	687b      	ldr	r3, [r7, #4]
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3718      	adds	r7, #24
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <_close>:

int _close(int file)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	b083      	sub	sp, #12
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]
	return -1;
 8001f92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
 8001faa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fb2:	605a      	str	r2, [r3, #4]
	return 0;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <_isatty>:

int _isatty(int file)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b083      	sub	sp, #12
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
	return 1;
 8001fca:	2301      	movs	r3, #1
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b085      	sub	sp, #20
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
	return 0;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
	...

08001ff4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ffc:	4a14      	ldr	r2, [pc, #80]	; (8002050 <_sbrk+0x5c>)
 8001ffe:	4b15      	ldr	r3, [pc, #84]	; (8002054 <_sbrk+0x60>)
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002008:	4b13      	ldr	r3, [pc, #76]	; (8002058 <_sbrk+0x64>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d102      	bne.n	8002016 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002010:	4b11      	ldr	r3, [pc, #68]	; (8002058 <_sbrk+0x64>)
 8002012:	4a12      	ldr	r2, [pc, #72]	; (800205c <_sbrk+0x68>)
 8002014:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002016:	4b10      	ldr	r3, [pc, #64]	; (8002058 <_sbrk+0x64>)
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4413      	add	r3, r2
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	429a      	cmp	r2, r3
 8002022:	d207      	bcs.n	8002034 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002024:	f009 f98e 	bl	800b344 <__errno>
 8002028:	4603      	mov	r3, r0
 800202a:	220c      	movs	r2, #12
 800202c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800202e:	f04f 33ff 	mov.w	r3, #4294967295
 8002032:	e009      	b.n	8002048 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002034:	4b08      	ldr	r3, [pc, #32]	; (8002058 <_sbrk+0x64>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800203a:	4b07      	ldr	r3, [pc, #28]	; (8002058 <_sbrk+0x64>)
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4413      	add	r3, r2
 8002042:	4a05      	ldr	r2, [pc, #20]	; (8002058 <_sbrk+0x64>)
 8002044:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002046:	68fb      	ldr	r3, [r7, #12]
}
 8002048:	4618      	mov	r0, r3
 800204a:	3718      	adds	r7, #24
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	20020000 	.word	0x20020000
 8002054:	00000400 	.word	0x00000400
 8002058:	200003c8 	.word	0x200003c8
 800205c:	20002200 	.word	0x20002200

08002060 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002064:	4b06      	ldr	r3, [pc, #24]	; (8002080 <SystemInit+0x20>)
 8002066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800206a:	4a05      	ldr	r2, [pc, #20]	; (8002080 <SystemInit+0x20>)
 800206c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002070:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	e000ed00 	.word	0xe000ed00

08002084 <user_main>:
uint8_t bufdata[200] = {0}, result_bufdata[200] = {0};
uint8_t abufdata;
uint8_t data[] = {0x5A, 0x0D, 0x0A};
extern float P;
extern float r;
void user_main(void){
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
	
	HAL_UART_Transmit_IT(&huart3, (uint8_t *)data, 3);
 8002088:	2203      	movs	r2, #3
 800208a:	4905      	ldr	r1, [pc, #20]	; (80020a0 <user_main+0x1c>)
 800208c:	4805      	ldr	r0, [pc, #20]	; (80020a4 <user_main+0x20>)
 800208e:	f003 fdc0 	bl	8005c12 <HAL_UART_Transmit_IT>
//
	HAL_UART_Receive_IT(&huart3, (uint8_t *)&abufdata, 1);
 8002092:	2201      	movs	r2, #1
 8002094:	4904      	ldr	r1, [pc, #16]	; (80020a8 <user_main+0x24>)
 8002096:	4803      	ldr	r0, [pc, #12]	; (80020a4 <user_main+0x20>)
 8002098:	f003 fe00 	bl	8005c9c <HAL_UART_Receive_IT>

}
 800209c:	bf00      	nop
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	20000008 	.word	0x20000008
 80020a4:	200006c4 	.word	0x200006c4
 80020a8:	20000498 	.word	0x20000498

080020ac <EXPLOR_read>:

void EXPLOR_read(void){
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0


//	HAL_UART_Transmit_IT(&huart3, data, strlen(data));
	HAL_Delay(3000);
 80020b0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80020b4:	f000 fae2 	bl	800267c <HAL_Delay>
//	HAL_UART_Transmit(&huart3, (uint8_t *)&data, 5, 100);
	HAL_UART_Transmit_IT(&huart3, (uint8_t *)data, 3);
 80020b8:	2203      	movs	r2, #3
 80020ba:	4905      	ldr	r1, [pc, #20]	; (80020d0 <EXPLOR_read+0x24>)
 80020bc:	4805      	ldr	r0, [pc, #20]	; (80020d4 <EXPLOR_read+0x28>)
 80020be:	f003 fda8 	bl	8005c12 <HAL_UART_Transmit_IT>
//
	HAL_UART_Receive_IT(&huart3, (uint8_t *)&abufdata, 1);
 80020c2:	2201      	movs	r2, #1
 80020c4:	4904      	ldr	r1, [pc, #16]	; (80020d8 <EXPLOR_read+0x2c>)
 80020c6:	4803      	ldr	r0, [pc, #12]	; (80020d4 <EXPLOR_read+0x28>)
 80020c8:	f003 fde8 	bl	8005c9c <HAL_UART_Receive_IT>

}
 80020cc:	bf00      	nop
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	20000008 	.word	0x20000008
 80020d4:	200006c4 	.word	0x200006c4
 80020d8:	20000498 	.word	0x20000498

080020dc <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 80020dc:	b5b0      	push	{r4, r5, r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7fe fa1c 	bl	8000524 <__aeabi_i2d>
 80020ec:	4604      	mov	r4, r0
 80020ee:	460d      	mov	r5, r1
 80020f0:	6838      	ldr	r0, [r7, #0]
 80020f2:	f7fe fa17 	bl	8000524 <__aeabi_i2d>
 80020f6:	4602      	mov	r2, r0
 80020f8:	460b      	mov	r3, r1
 80020fa:	ec43 2b11 	vmov	d1, r2, r3
 80020fe:	ec45 4b10 	vmov	d0, r4, r5
 8002102:	f008 f969 	bl	800a3d8 <pow>
 8002106:	eeb0 7a40 	vmov.f32	s14, s0
 800210a:	eef0 7a60 	vmov.f32	s15, s1
    }
 800210e:	eeb0 0a47 	vmov.f32	s0, s14
 8002112:	eef0 0a67 	vmov.f32	s1, s15
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bdb0      	pop	{r4, r5, r7, pc}
 800211c:	0000      	movs	r0, r0
	...

08002120 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002120:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002124:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8002128:	af04      	add	r7, sp, #16
 800212a:	1d3b      	adds	r3, r7, #4
 800212c:	6018      	str	r0, [r3, #0]

	bufdata[cnt++] = abufdata;
 800212e:	4b33      	ldr	r3, [pc, #204]	; (80021fc <HAL_UART_RxCpltCallback+0xdc>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	1c5a      	adds	r2, r3, #1
 8002134:	4931      	ldr	r1, [pc, #196]	; (80021fc <HAL_UART_RxCpltCallback+0xdc>)
 8002136:	600a      	str	r2, [r1, #0]
 8002138:	4a31      	ldr	r2, [pc, #196]	; (8002200 <HAL_UART_RxCpltCallback+0xe0>)
 800213a:	7811      	ldrb	r1, [r2, #0]
 800213c:	4a31      	ldr	r2, [pc, #196]	; (8002204 <HAL_UART_RxCpltCallback+0xe4>)
 800213e:	54d1      	strb	r1, [r2, r3]

	char DEBUG_cmd[300] = "";
 8002140:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	3304      	adds	r3, #4
 800214a:	f44f 7294 	mov.w	r2, #296	; 0x128
 800214e:	2100      	movs	r1, #0
 8002150:	4618      	mov	r0, r3
 8002152:	f009 f921 	bl	800b398 <memset>
	char DEBUG_temp[300] = "";
 8002156:	f107 030c 	add.w	r3, r7, #12
 800215a:	2200      	movs	r2, #0
 800215c:	601a      	str	r2, [r3, #0]
 800215e:	3304      	adds	r3, #4
 8002160:	f44f 7294 	mov.w	r2, #296	; 0x128
 8002164:	2100      	movs	r1, #0
 8002166:	4618      	mov	r0, r3
 8002168:	f009 f916 	bl	800b398 <memset>
	float C1 = 0, y=0,result=0;
 800216c:	f04f 0300 	mov.w	r3, #0
 8002170:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
 8002174:	f04f 0300 	mov.w	r3, #0
 8002178:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
 800217c:	f04f 0300 	mov.w	r3, #0
 8002180:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
//	sprintf(DEBUG_cmd, "%d \r\n",cnt);
//	CDC_Transmit_FS((uint8_t*)DEBUG_cmd, strlen(DEBUG_cmd));
	if((bufdata[cnt-1] == 0x0A) && (bufdata[cnt-2] == 0x0D)){
 8002184:	4b1d      	ldr	r3, [pc, #116]	; (80021fc <HAL_UART_RxCpltCallback+0xdc>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	3b01      	subs	r3, #1
 800218a:	4a1e      	ldr	r2, [pc, #120]	; (8002204 <HAL_UART_RxCpltCallback+0xe4>)
 800218c:	5cd3      	ldrb	r3, [r2, r3]
 800218e:	2b0a      	cmp	r3, #10
 8002190:	f040 817f 	bne.w	8002492 <HAL_UART_RxCpltCallback+0x372>
 8002194:	4b19      	ldr	r3, [pc, #100]	; (80021fc <HAL_UART_RxCpltCallback+0xdc>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	3b02      	subs	r3, #2
 800219a:	4a1a      	ldr	r2, [pc, #104]	; (8002204 <HAL_UART_RxCpltCallback+0xe4>)
 800219c:	5cd3      	ldrb	r3, [r2, r3]
 800219e:	2b0d      	cmp	r3, #13
 80021a0:	f040 8177 	bne.w	8002492 <HAL_UART_RxCpltCallback+0x372>
		sprintf(DEBUG_cmd, "%d \r\n", cnt);
 80021a4:	4b15      	ldr	r3, [pc, #84]	; (80021fc <HAL_UART_RxCpltCallback+0xdc>)
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80021ac:	4916      	ldr	r1, [pc, #88]	; (8002208 <HAL_UART_RxCpltCallback+0xe8>)
 80021ae:	4618      	mov	r0, r3
 80021b0:	f009 fd64 	bl	800bc7c <siprintf>
		int co2=0;
 80021b4:	2300      	movs	r3, #0
 80021b6:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
		for(int i=3;i<cnt-2;i++){
 80021ba:	2303      	movs	r3, #3
 80021bc:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
 80021c0:	4b0e      	ldr	r3, [pc, #56]	; (80021fc <HAL_UART_RxCpltCallback+0xdc>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	3b02      	subs	r3, #2
 80021c6:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
 80021ca:	429a      	cmp	r2, r3
 80021cc:	da1e      	bge.n	800220c <HAL_UART_RxCpltCallback+0xec>
			co2 = co2*10+ (bufdata[i]-48);
 80021ce:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 80021d2:	4613      	mov	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	4619      	mov	r1, r3
 80021dc:	4a09      	ldr	r2, [pc, #36]	; (8002204 <HAL_UART_RxCpltCallback+0xe4>)
 80021de:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
 80021e2:	4413      	add	r3, r2
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	3b30      	subs	r3, #48	; 0x30
 80021e8:	440b      	add	r3, r1
 80021ea:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
		for(int i=3;i<cnt-2;i++){
 80021ee:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
 80021f2:	3301      	adds	r3, #1
 80021f4:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
 80021f8:	e7e2      	b.n	80021c0 <HAL_UART_RxCpltCallback+0xa0>
 80021fa:	bf00      	nop
 80021fc:	200003cc 	.word	0x200003cc
 8002200:	20000498 	.word	0x20000498
 8002204:	200003d0 	.word	0x200003d0
 8002208:	0800e144 	.word	0x0800e144
		}
		C1 = co2;
 800220c:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 8002210:	ee07 3a90 	vmov	s15, r3
 8002214:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002218:	edc7 7a9b 	vstr	s15, [r7, #620]	; 0x26c
		y = (2.811 * pow(10,-38)* pow(C1,6) - 9.817 * pow(10,-32) * pow(C1,5) + 1.304 * pow(10,-25) * pow(C1,4) - 8.126 * pow(10,-20)*pow(C1,3) + 2.311 * pow(10,-14) * pow(C1,2)- 2.195 * pow(10,-9) * C1 - 1.471 * pow(10,-3));
 800221c:	f06f 0125 	mvn.w	r1, #37	; 0x25
 8002220:	200a      	movs	r0, #10
 8002222:	f7ff ff5b 	bl	80020dc <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8002226:	ec51 0b10 	vmov	r0, r1, d0
 800222a:	a3a7      	add	r3, pc, #668	; (adr r3, 80024c8 <HAL_UART_RxCpltCallback+0x3a8>)
 800222c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002230:	f7fe f9e2 	bl	80005f8 <__aeabi_dmul>
 8002234:	4602      	mov	r2, r0
 8002236:	460b      	mov	r3, r1
 8002238:	4614      	mov	r4, r2
 800223a:	461d      	mov	r5, r3
 800223c:	2006      	movs	r0, #6
 800223e:	ed97 0a9b 	vldr	s0, [r7, #620]	; 0x26c
 8002242:	f000 f95d 	bl	8002500 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8002246:	ec53 2b10 	vmov	r2, r3, d0
 800224a:	4620      	mov	r0, r4
 800224c:	4629      	mov	r1, r5
 800224e:	f7fe f9d3 	bl	80005f8 <__aeabi_dmul>
 8002252:	4602      	mov	r2, r0
 8002254:	460b      	mov	r3, r1
 8002256:	4614      	mov	r4, r2
 8002258:	461d      	mov	r5, r3
 800225a:	f06f 011f 	mvn.w	r1, #31
 800225e:	200a      	movs	r0, #10
 8002260:	f7ff ff3c 	bl	80020dc <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8002264:	ec51 0b10 	vmov	r0, r1, d0
 8002268:	a399      	add	r3, pc, #612	; (adr r3, 80024d0 <HAL_UART_RxCpltCallback+0x3b0>)
 800226a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800226e:	f7fe f9c3 	bl	80005f8 <__aeabi_dmul>
 8002272:	4602      	mov	r2, r0
 8002274:	460b      	mov	r3, r1
 8002276:	4690      	mov	r8, r2
 8002278:	4699      	mov	r9, r3
 800227a:	2005      	movs	r0, #5
 800227c:	ed97 0a9b 	vldr	s0, [r7, #620]	; 0x26c
 8002280:	f000 f93e 	bl	8002500 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8002284:	ec53 2b10 	vmov	r2, r3, d0
 8002288:	4640      	mov	r0, r8
 800228a:	4649      	mov	r1, r9
 800228c:	f7fe f9b4 	bl	80005f8 <__aeabi_dmul>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	4620      	mov	r0, r4
 8002296:	4629      	mov	r1, r5
 8002298:	f7fd fff6 	bl	8000288 <__aeabi_dsub>
 800229c:	4602      	mov	r2, r0
 800229e:	460b      	mov	r3, r1
 80022a0:	4614      	mov	r4, r2
 80022a2:	461d      	mov	r5, r3
 80022a4:	f06f 0118 	mvn.w	r1, #24
 80022a8:	200a      	movs	r0, #10
 80022aa:	f7ff ff17 	bl	80020dc <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80022ae:	ec51 0b10 	vmov	r0, r1, d0
 80022b2:	a389      	add	r3, pc, #548	; (adr r3, 80024d8 <HAL_UART_RxCpltCallback+0x3b8>)
 80022b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b8:	f7fe f99e 	bl	80005f8 <__aeabi_dmul>
 80022bc:	4602      	mov	r2, r0
 80022be:	460b      	mov	r3, r1
 80022c0:	4690      	mov	r8, r2
 80022c2:	4699      	mov	r9, r3
 80022c4:	2004      	movs	r0, #4
 80022c6:	ed97 0a9b 	vldr	s0, [r7, #620]	; 0x26c
 80022ca:	f000 f919 	bl	8002500 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80022ce:	ec53 2b10 	vmov	r2, r3, d0
 80022d2:	4640      	mov	r0, r8
 80022d4:	4649      	mov	r1, r9
 80022d6:	f7fe f98f 	bl	80005f8 <__aeabi_dmul>
 80022da:	4602      	mov	r2, r0
 80022dc:	460b      	mov	r3, r1
 80022de:	4620      	mov	r0, r4
 80022e0:	4629      	mov	r1, r5
 80022e2:	f7fd ffd3 	bl	800028c <__adddf3>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	4614      	mov	r4, r2
 80022ec:	461d      	mov	r5, r3
 80022ee:	f06f 0113 	mvn.w	r1, #19
 80022f2:	200a      	movs	r0, #10
 80022f4:	f7ff fef2 	bl	80020dc <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80022f8:	ec51 0b10 	vmov	r0, r1, d0
 80022fc:	a378      	add	r3, pc, #480	; (adr r3, 80024e0 <HAL_UART_RxCpltCallback+0x3c0>)
 80022fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002302:	f7fe f979 	bl	80005f8 <__aeabi_dmul>
 8002306:	4602      	mov	r2, r0
 8002308:	460b      	mov	r3, r1
 800230a:	4690      	mov	r8, r2
 800230c:	4699      	mov	r9, r3
 800230e:	2003      	movs	r0, #3
 8002310:	ed97 0a9b 	vldr	s0, [r7, #620]	; 0x26c
 8002314:	f000 f8f4 	bl	8002500 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8002318:	ec53 2b10 	vmov	r2, r3, d0
 800231c:	4640      	mov	r0, r8
 800231e:	4649      	mov	r1, r9
 8002320:	f7fe f96a 	bl	80005f8 <__aeabi_dmul>
 8002324:	4602      	mov	r2, r0
 8002326:	460b      	mov	r3, r1
 8002328:	4620      	mov	r0, r4
 800232a:	4629      	mov	r1, r5
 800232c:	f7fd ffac 	bl	8000288 <__aeabi_dsub>
 8002330:	4602      	mov	r2, r0
 8002332:	460b      	mov	r3, r1
 8002334:	4614      	mov	r4, r2
 8002336:	461d      	mov	r5, r3
 8002338:	f06f 010d 	mvn.w	r1, #13
 800233c:	200a      	movs	r0, #10
 800233e:	f7ff fecd 	bl	80020dc <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8002342:	ec51 0b10 	vmov	r0, r1, d0
 8002346:	a368      	add	r3, pc, #416	; (adr r3, 80024e8 <HAL_UART_RxCpltCallback+0x3c8>)
 8002348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800234c:	f7fe f954 	bl	80005f8 <__aeabi_dmul>
 8002350:	4602      	mov	r2, r0
 8002352:	460b      	mov	r3, r1
 8002354:	4690      	mov	r8, r2
 8002356:	4699      	mov	r9, r3
 8002358:	2002      	movs	r0, #2
 800235a:	ed97 0a9b 	vldr	s0, [r7, #620]	; 0x26c
 800235e:	f000 f8cf 	bl	8002500 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8002362:	ec53 2b10 	vmov	r2, r3, d0
 8002366:	4640      	mov	r0, r8
 8002368:	4649      	mov	r1, r9
 800236a:	f7fe f945 	bl	80005f8 <__aeabi_dmul>
 800236e:	4602      	mov	r2, r0
 8002370:	460b      	mov	r3, r1
 8002372:	4620      	mov	r0, r4
 8002374:	4629      	mov	r1, r5
 8002376:	f7fd ff89 	bl	800028c <__adddf3>
 800237a:	4602      	mov	r2, r0
 800237c:	460b      	mov	r3, r1
 800237e:	4614      	mov	r4, r2
 8002380:	461d      	mov	r5, r3
 8002382:	f06f 0108 	mvn.w	r1, #8
 8002386:	200a      	movs	r0, #10
 8002388:	f7ff fea8 	bl	80020dc <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800238c:	ec51 0b10 	vmov	r0, r1, d0
 8002390:	a357      	add	r3, pc, #348	; (adr r3, 80024f0 <HAL_UART_RxCpltCallback+0x3d0>)
 8002392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002396:	f7fe f92f 	bl	80005f8 <__aeabi_dmul>
 800239a:	4602      	mov	r2, r0
 800239c:	460b      	mov	r3, r1
 800239e:	4690      	mov	r8, r2
 80023a0:	4699      	mov	r9, r3
 80023a2:	f8d7 026c 	ldr.w	r0, [r7, #620]	; 0x26c
 80023a6:	f7fe f8cf 	bl	8000548 <__aeabi_f2d>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	4640      	mov	r0, r8
 80023b0:	4649      	mov	r1, r9
 80023b2:	f7fe f921 	bl	80005f8 <__aeabi_dmul>
 80023b6:	4602      	mov	r2, r0
 80023b8:	460b      	mov	r3, r1
 80023ba:	4620      	mov	r0, r4
 80023bc:	4629      	mov	r1, r5
 80023be:	f7fd ff63 	bl	8000288 <__aeabi_dsub>
 80023c2:	4602      	mov	r2, r0
 80023c4:	460b      	mov	r3, r1
 80023c6:	4614      	mov	r4, r2
 80023c8:	461d      	mov	r5, r3
 80023ca:	f06f 0102 	mvn.w	r1, #2
 80023ce:	200a      	movs	r0, #10
 80023d0:	f7ff fe84 	bl	80020dc <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80023d4:	ec51 0b10 	vmov	r0, r1, d0
 80023d8:	a347      	add	r3, pc, #284	; (adr r3, 80024f8 <HAL_UART_RxCpltCallback+0x3d8>)
 80023da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023de:	f7fe f90b 	bl	80005f8 <__aeabi_dmul>
 80023e2:	4602      	mov	r2, r0
 80023e4:	460b      	mov	r3, r1
 80023e6:	4620      	mov	r0, r4
 80023e8:	4629      	mov	r1, r5
 80023ea:	f7fd ff4d 	bl	8000288 <__aeabi_dsub>
 80023ee:	4602      	mov	r2, r0
 80023f0:	460b      	mov	r3, r1
 80023f2:	4610      	mov	r0, r2
 80023f4:	4619      	mov	r1, r3
 80023f6:	f7fe fbd7 	bl	8000ba8 <__aeabi_d2f>
 80023fa:	4603      	mov	r3, r0
 80023fc:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
		result = C1/(1+y*(1013-(1013+P)));
 8002400:	4b29      	ldr	r3, [pc, #164]	; (80024a8 <HAL_UART_RxCpltCallback+0x388>)
 8002402:	edd3 7a00 	vldr	s15, [r3]
 8002406:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80024ac <HAL_UART_RxCpltCallback+0x38c>
 800240a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800240e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80024ac <HAL_UART_RxCpltCallback+0x38c>
 8002412:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002416:	edd7 7a9a 	vldr	s15, [r7, #616]	; 0x268
 800241a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800241e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002422:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002426:	edd7 6a9b 	vldr	s13, [r7, #620]	; 0x26c
 800242a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800242e:	edc7 7a99 	vstr	s15, [r7, #612]	; 0x264
		r=result;
 8002432:	4a1f      	ldr	r2, [pc, #124]	; (80024b0 <HAL_UART_RxCpltCallback+0x390>)
 8002434:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
 8002438:	6013      	str	r3, [r2, #0]
//		sprintf(DEBUG_cmd, " %d %d %d\r\n", cnt, bufdata[0],bufdata[1]);
		sprintf(DEBUG_cmd, "%f,%f,%f\r\n ", C1/100,y,result/100);
 800243a:	edd7 7a9b 	vldr	s15, [r7, #620]	; 0x26c
 800243e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80024b4 <HAL_UART_RxCpltCallback+0x394>
 8002442:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002446:	ee16 0a90 	vmov	r0, s13
 800244a:	f7fe f87d 	bl	8000548 <__aeabi_f2d>
 800244e:	4680      	mov	r8, r0
 8002450:	4689      	mov	r9, r1
 8002452:	f8d7 0268 	ldr.w	r0, [r7, #616]	; 0x268
 8002456:	f7fe f877 	bl	8000548 <__aeabi_f2d>
 800245a:	4604      	mov	r4, r0
 800245c:	460d      	mov	r5, r1
 800245e:	edd7 7a99 	vldr	s15, [r7, #612]	; 0x264
 8002462:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80024b4 <HAL_UART_RxCpltCallback+0x394>
 8002466:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800246a:	ee16 0a90 	vmov	r0, s13
 800246e:	f7fe f86b 	bl	8000548 <__aeabi_f2d>
 8002472:	4602      	mov	r2, r0
 8002474:	460b      	mov	r3, r1
 8002476:	f507 709c 	add.w	r0, r7, #312	; 0x138
 800247a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800247e:	e9cd 4500 	strd	r4, r5, [sp]
 8002482:	4642      	mov	r2, r8
 8002484:	464b      	mov	r3, r9
 8002486:	490c      	ldr	r1, [pc, #48]	; (80024b8 <HAL_UART_RxCpltCallback+0x398>)
 8002488:	f009 fbf8 	bl	800bc7c <siprintf>
//		CDC_Transmit_FS((uint8_t*)DEBUG_cmd, strlen(DEBUG_cmd));
//		for(int i=0;i<cnt;i++){
//			result_bufdata[i] = bufdata[i];
//		}

		cnt = 0;
 800248c:	4b0b      	ldr	r3, [pc, #44]	; (80024bc <HAL_UART_RxCpltCallback+0x39c>)
 800248e:	2200      	movs	r2, #0
 8002490:	601a      	str	r2, [r3, #0]
	}



	HAL_UART_Receive_IT(&huart3, (uint8_t *)&abufdata, 1);
 8002492:	2201      	movs	r2, #1
 8002494:	490a      	ldr	r1, [pc, #40]	; (80024c0 <HAL_UART_RxCpltCallback+0x3a0>)
 8002496:	480b      	ldr	r0, [pc, #44]	; (80024c4 <HAL_UART_RxCpltCallback+0x3a4>)
 8002498:	f003 fc00 	bl	8005c9c <HAL_UART_Receive_IT>
}
 800249c:	bf00      	nop
 800249e:	f507 771e 	add.w	r7, r7, #632	; 0x278
 80024a2:	46bd      	mov	sp, r7
 80024a4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80024a8:	2000037c 	.word	0x2000037c
 80024ac:	447d4000 	.word	0x447d4000
 80024b0:	2000075c 	.word	0x2000075c
 80024b4:	42c80000 	.word	0x42c80000
 80024b8:	0800e14c 	.word	0x0800e14c
 80024bc:	200003cc 	.word	0x200003cc
 80024c0:	20000498 	.word	0x20000498
 80024c4:	200006c4 	.word	0x200006c4
 80024c8:	916872b0 	.word	0x916872b0
 80024cc:	40067ced 	.word	0x40067ced
 80024d0:	d2f1a9fc 	.word	0xd2f1a9fc
 80024d4:	4023a24d 	.word	0x4023a24d
 80024d8:	1a9fbe77 	.word	0x1a9fbe77
 80024dc:	3ff4dd2f 	.word	0x3ff4dd2f
 80024e0:	126e978d 	.word	0x126e978d
 80024e4:	40204083 	.word	0x40204083
 80024e8:	916872b0 	.word	0x916872b0
 80024ec:	40027ced 	.word	0x40027ced
 80024f0:	28f5c28f 	.word	0x28f5c28f
 80024f4:	40018f5c 	.word	0x40018f5c
 80024f8:	4bc6a7f0 	.word	0x4bc6a7f0
 80024fc:	3ff78937 	.word	0x3ff78937

08002500 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8002500:	b5b0      	push	{r4, r5, r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	ed87 0a01 	vstr	s0, [r7, #4]
 800250a:	6038      	str	r0, [r7, #0]
      return pow(__type(__x), __type(__y));
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f7fe f81b 	bl	8000548 <__aeabi_f2d>
 8002512:	4604      	mov	r4, r0
 8002514:	460d      	mov	r5, r1
 8002516:	6838      	ldr	r0, [r7, #0]
 8002518:	f7fe f804 	bl	8000524 <__aeabi_i2d>
 800251c:	4602      	mov	r2, r0
 800251e:	460b      	mov	r3, r1
 8002520:	ec43 2b11 	vmov	d1, r2, r3
 8002524:	ec45 4b10 	vmov	d0, r4, r5
 8002528:	f007 ff56 	bl	800a3d8 <pow>
 800252c:	eeb0 7a40 	vmov.f32	s14, s0
 8002530:	eef0 7a60 	vmov.f32	s15, s1
    }
 8002534:	eeb0 0a47 	vmov.f32	s0, s14
 8002538:	eef0 0a67 	vmov.f32	s1, s15
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002544 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002544:	f8df d034 	ldr.w	sp, [pc, #52]	; 800257c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002548:	480d      	ldr	r0, [pc, #52]	; (8002580 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800254a:	490e      	ldr	r1, [pc, #56]	; (8002584 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800254c:	4a0e      	ldr	r2, [pc, #56]	; (8002588 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800254e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002550:	e002      	b.n	8002558 <LoopCopyDataInit>

08002552 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002552:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002554:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002556:	3304      	adds	r3, #4

08002558 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002558:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800255a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800255c:	d3f9      	bcc.n	8002552 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800255e:	4a0b      	ldr	r2, [pc, #44]	; (800258c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002560:	4c0b      	ldr	r4, [pc, #44]	; (8002590 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002562:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002564:	e001      	b.n	800256a <LoopFillZerobss>

08002566 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002566:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002568:	3204      	adds	r2, #4

0800256a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800256a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800256c:	d3fb      	bcc.n	8002566 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800256e:	f7ff fd77 	bl	8002060 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002572:	f008 feed 	bl	800b350 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002576:	f7fe fce3 	bl	8000f40 <main>
  bx  lr    
 800257a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800257c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002580:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002584:	20000358 	.word	0x20000358
  ldr r2, =_sidata
 8002588:	0800e5dc 	.word	0x0800e5dc
  ldr r2, =_sbss
 800258c:	20000358 	.word	0x20000358
  ldr r4, =_ebss
 8002590:	20002200 	.word	0x20002200

08002594 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002594:	e7fe      	b.n	8002594 <ADC_IRQHandler>
	...

08002598 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800259c:	4b0e      	ldr	r3, [pc, #56]	; (80025d8 <HAL_Init+0x40>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a0d      	ldr	r2, [pc, #52]	; (80025d8 <HAL_Init+0x40>)
 80025a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025a8:	4b0b      	ldr	r3, [pc, #44]	; (80025d8 <HAL_Init+0x40>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a0a      	ldr	r2, [pc, #40]	; (80025d8 <HAL_Init+0x40>)
 80025ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025b4:	4b08      	ldr	r3, [pc, #32]	; (80025d8 <HAL_Init+0x40>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a07      	ldr	r2, [pc, #28]	; (80025d8 <HAL_Init+0x40>)
 80025ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025c0:	2003      	movs	r0, #3
 80025c2:	f000 f94f 	bl	8002864 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025c6:	200f      	movs	r0, #15
 80025c8:	f000 f808 	bl	80025dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025cc:	f7ff f9e0 	bl	8001990 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	40023c00 	.word	0x40023c00

080025dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025e4:	4b12      	ldr	r3, [pc, #72]	; (8002630 <HAL_InitTick+0x54>)
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	4b12      	ldr	r3, [pc, #72]	; (8002634 <HAL_InitTick+0x58>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	4619      	mov	r1, r3
 80025ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80025f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025fa:	4618      	mov	r0, r3
 80025fc:	f000 f967 	bl	80028ce <HAL_SYSTICK_Config>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e00e      	b.n	8002628 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2b0f      	cmp	r3, #15
 800260e:	d80a      	bhi.n	8002626 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002610:	2200      	movs	r2, #0
 8002612:	6879      	ldr	r1, [r7, #4]
 8002614:	f04f 30ff 	mov.w	r0, #4294967295
 8002618:	f000 f92f 	bl	800287a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800261c:	4a06      	ldr	r2, [pc, #24]	; (8002638 <HAL_InitTick+0x5c>)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002622:	2300      	movs	r3, #0
 8002624:	e000      	b.n	8002628 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
}
 8002628:	4618      	mov	r0, r3
 800262a:	3708      	adds	r7, #8
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	20000004 	.word	0x20000004
 8002634:	20000010 	.word	0x20000010
 8002638:	2000000c 	.word	0x2000000c

0800263c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002640:	4b06      	ldr	r3, [pc, #24]	; (800265c <HAL_IncTick+0x20>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	461a      	mov	r2, r3
 8002646:	4b06      	ldr	r3, [pc, #24]	; (8002660 <HAL_IncTick+0x24>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4413      	add	r3, r2
 800264c:	4a04      	ldr	r2, [pc, #16]	; (8002660 <HAL_IncTick+0x24>)
 800264e:	6013      	str	r3, [r2, #0]
}
 8002650:	bf00      	nop
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	20000010 	.word	0x20000010
 8002660:	20000914 	.word	0x20000914

08002664 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  return uwTick;
 8002668:	4b03      	ldr	r3, [pc, #12]	; (8002678 <HAL_GetTick+0x14>)
 800266a:	681b      	ldr	r3, [r3, #0]
}
 800266c:	4618      	mov	r0, r3
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	20000914 	.word	0x20000914

0800267c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002684:	f7ff ffee 	bl	8002664 <HAL_GetTick>
 8002688:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002694:	d005      	beq.n	80026a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002696:	4b0a      	ldr	r3, [pc, #40]	; (80026c0 <HAL_Delay+0x44>)
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	461a      	mov	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	4413      	add	r3, r2
 80026a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026a2:	bf00      	nop
 80026a4:	f7ff ffde 	bl	8002664 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	68fa      	ldr	r2, [r7, #12]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d8f7      	bhi.n	80026a4 <HAL_Delay+0x28>
  {
  }
}
 80026b4:	bf00      	nop
 80026b6:	bf00      	nop
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	20000010 	.word	0x20000010

080026c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f003 0307 	and.w	r3, r3, #7
 80026d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026d4:	4b0c      	ldr	r3, [pc, #48]	; (8002708 <__NVIC_SetPriorityGrouping+0x44>)
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026da:	68ba      	ldr	r2, [r7, #8]
 80026dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026e0:	4013      	ands	r3, r2
 80026e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026f6:	4a04      	ldr	r2, [pc, #16]	; (8002708 <__NVIC_SetPriorityGrouping+0x44>)
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	60d3      	str	r3, [r2, #12]
}
 80026fc:	bf00      	nop
 80026fe:	3714      	adds	r7, #20
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr
 8002708:	e000ed00 	.word	0xe000ed00

0800270c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002710:	4b04      	ldr	r3, [pc, #16]	; (8002724 <__NVIC_GetPriorityGrouping+0x18>)
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	0a1b      	lsrs	r3, r3, #8
 8002716:	f003 0307 	and.w	r3, r3, #7
}
 800271a:	4618      	mov	r0, r3
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr
 8002724:	e000ed00 	.word	0xe000ed00

08002728 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002736:	2b00      	cmp	r3, #0
 8002738:	db0b      	blt.n	8002752 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800273a:	79fb      	ldrb	r3, [r7, #7]
 800273c:	f003 021f 	and.w	r2, r3, #31
 8002740:	4907      	ldr	r1, [pc, #28]	; (8002760 <__NVIC_EnableIRQ+0x38>)
 8002742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002746:	095b      	lsrs	r3, r3, #5
 8002748:	2001      	movs	r0, #1
 800274a:	fa00 f202 	lsl.w	r2, r0, r2
 800274e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002752:	bf00      	nop
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	e000e100 	.word	0xe000e100

08002764 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	6039      	str	r1, [r7, #0]
 800276e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002774:	2b00      	cmp	r3, #0
 8002776:	db0a      	blt.n	800278e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	b2da      	uxtb	r2, r3
 800277c:	490c      	ldr	r1, [pc, #48]	; (80027b0 <__NVIC_SetPriority+0x4c>)
 800277e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002782:	0112      	lsls	r2, r2, #4
 8002784:	b2d2      	uxtb	r2, r2
 8002786:	440b      	add	r3, r1
 8002788:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800278c:	e00a      	b.n	80027a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	b2da      	uxtb	r2, r3
 8002792:	4908      	ldr	r1, [pc, #32]	; (80027b4 <__NVIC_SetPriority+0x50>)
 8002794:	79fb      	ldrb	r3, [r7, #7]
 8002796:	f003 030f 	and.w	r3, r3, #15
 800279a:	3b04      	subs	r3, #4
 800279c:	0112      	lsls	r2, r2, #4
 800279e:	b2d2      	uxtb	r2, r2
 80027a0:	440b      	add	r3, r1
 80027a2:	761a      	strb	r2, [r3, #24]
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000e100 	.word	0xe000e100
 80027b4:	e000ed00 	.word	0xe000ed00

080027b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b089      	sub	sp, #36	; 0x24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	60b9      	str	r1, [r7, #8]
 80027c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f003 0307 	and.w	r3, r3, #7
 80027ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	f1c3 0307 	rsb	r3, r3, #7
 80027d2:	2b04      	cmp	r3, #4
 80027d4:	bf28      	it	cs
 80027d6:	2304      	movcs	r3, #4
 80027d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	3304      	adds	r3, #4
 80027de:	2b06      	cmp	r3, #6
 80027e0:	d902      	bls.n	80027e8 <NVIC_EncodePriority+0x30>
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	3b03      	subs	r3, #3
 80027e6:	e000      	b.n	80027ea <NVIC_EncodePriority+0x32>
 80027e8:	2300      	movs	r3, #0
 80027ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027ec:	f04f 32ff 	mov.w	r2, #4294967295
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	43da      	mvns	r2, r3
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	401a      	ands	r2, r3
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002800:	f04f 31ff 	mov.w	r1, #4294967295
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	fa01 f303 	lsl.w	r3, r1, r3
 800280a:	43d9      	mvns	r1, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002810:	4313      	orrs	r3, r2
         );
}
 8002812:	4618      	mov	r0, r3
 8002814:	3724      	adds	r7, #36	; 0x24
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
	...

08002820 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	3b01      	subs	r3, #1
 800282c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002830:	d301      	bcc.n	8002836 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002832:	2301      	movs	r3, #1
 8002834:	e00f      	b.n	8002856 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002836:	4a0a      	ldr	r2, [pc, #40]	; (8002860 <SysTick_Config+0x40>)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	3b01      	subs	r3, #1
 800283c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800283e:	210f      	movs	r1, #15
 8002840:	f04f 30ff 	mov.w	r0, #4294967295
 8002844:	f7ff ff8e 	bl	8002764 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002848:	4b05      	ldr	r3, [pc, #20]	; (8002860 <SysTick_Config+0x40>)
 800284a:	2200      	movs	r2, #0
 800284c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800284e:	4b04      	ldr	r3, [pc, #16]	; (8002860 <SysTick_Config+0x40>)
 8002850:	2207      	movs	r2, #7
 8002852:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002854:	2300      	movs	r3, #0
}
 8002856:	4618      	mov	r0, r3
 8002858:	3708      	adds	r7, #8
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	e000e010 	.word	0xe000e010

08002864 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f7ff ff29 	bl	80026c4 <__NVIC_SetPriorityGrouping>
}
 8002872:	bf00      	nop
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800287a:	b580      	push	{r7, lr}
 800287c:	b086      	sub	sp, #24
 800287e:	af00      	add	r7, sp, #0
 8002880:	4603      	mov	r3, r0
 8002882:	60b9      	str	r1, [r7, #8]
 8002884:	607a      	str	r2, [r7, #4]
 8002886:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002888:	2300      	movs	r3, #0
 800288a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800288c:	f7ff ff3e 	bl	800270c <__NVIC_GetPriorityGrouping>
 8002890:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	68b9      	ldr	r1, [r7, #8]
 8002896:	6978      	ldr	r0, [r7, #20]
 8002898:	f7ff ff8e 	bl	80027b8 <NVIC_EncodePriority>
 800289c:	4602      	mov	r2, r0
 800289e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028a2:	4611      	mov	r1, r2
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7ff ff5d 	bl	8002764 <__NVIC_SetPriority>
}
 80028aa:	bf00      	nop
 80028ac:	3718      	adds	r7, #24
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}

080028b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028b2:	b580      	push	{r7, lr}
 80028b4:	b082      	sub	sp, #8
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	4603      	mov	r3, r0
 80028ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff ff31 	bl	8002728 <__NVIC_EnableIRQ>
}
 80028c6:	bf00      	nop
 80028c8:	3708      	adds	r7, #8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b082      	sub	sp, #8
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7ff ffa2 	bl	8002820 <SysTick_Config>
 80028dc:	4603      	mov	r3, r0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b084      	sub	sp, #16
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028f2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80028f4:	f7ff feb6 	bl	8002664 <HAL_GetTick>
 80028f8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002900:	b2db      	uxtb	r3, r3
 8002902:	2b02      	cmp	r3, #2
 8002904:	d008      	beq.n	8002918 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2280      	movs	r2, #128	; 0x80
 800290a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2200      	movs	r2, #0
 8002910:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e052      	b.n	80029be <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 0216 	bic.w	r2, r2, #22
 8002926:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	695a      	ldr	r2, [r3, #20]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002936:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293c:	2b00      	cmp	r3, #0
 800293e:	d103      	bne.n	8002948 <HAL_DMA_Abort+0x62>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002944:	2b00      	cmp	r3, #0
 8002946:	d007      	beq.n	8002958 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 0208 	bic.w	r2, r2, #8
 8002956:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 0201 	bic.w	r2, r2, #1
 8002966:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002968:	e013      	b.n	8002992 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800296a:	f7ff fe7b 	bl	8002664 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b05      	cmp	r3, #5
 8002976:	d90c      	bls.n	8002992 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2220      	movs	r2, #32
 800297c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2203      	movs	r2, #3
 8002982:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e015      	b.n	80029be <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0301 	and.w	r3, r3, #1
 800299c:	2b00      	cmp	r3, #0
 800299e:	d1e4      	bne.n	800296a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029a4:	223f      	movs	r2, #63	; 0x3f
 80029a6:	409a      	lsls	r2, r3
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2201      	movs	r2, #1
 80029b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}

080029c6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029c6:	b480      	push	{r7}
 80029c8:	b083      	sub	sp, #12
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d004      	beq.n	80029e4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2280      	movs	r2, #128	; 0x80
 80029de:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e00c      	b.n	80029fe <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2205      	movs	r2, #5
 80029e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f022 0201 	bic.w	r2, r2, #1
 80029fa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
	...

08002a0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b089      	sub	sp, #36	; 0x24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a16:	2300      	movs	r3, #0
 8002a18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a22:	2300      	movs	r3, #0
 8002a24:	61fb      	str	r3, [r7, #28]
 8002a26:	e16b      	b.n	8002d00 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a28:	2201      	movs	r2, #1
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	697a      	ldr	r2, [r7, #20]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a3c:	693a      	ldr	r2, [r7, #16]
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	f040 815a 	bne.w	8002cfa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f003 0303 	and.w	r3, r3, #3
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d005      	beq.n	8002a5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d130      	bne.n	8002ac0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	2203      	movs	r2, #3
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	43db      	mvns	r3, r3
 8002a70:	69ba      	ldr	r2, [r7, #24]
 8002a72:	4013      	ands	r3, r2
 8002a74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	68da      	ldr	r2, [r3, #12]
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a82:	69ba      	ldr	r2, [r7, #24]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a94:	2201      	movs	r2, #1
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	43db      	mvns	r3, r3
 8002a9e:	69ba      	ldr	r2, [r7, #24]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	091b      	lsrs	r3, r3, #4
 8002aaa:	f003 0201 	and.w	r2, r3, #1
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	69ba      	ldr	r2, [r7, #24]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f003 0303 	and.w	r3, r3, #3
 8002ac8:	2b03      	cmp	r3, #3
 8002aca:	d017      	beq.n	8002afc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	2203      	movs	r2, #3
 8002ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8002adc:	43db      	mvns	r3, r3
 8002ade:	69ba      	ldr	r2, [r7, #24]
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	689a      	ldr	r2, [r3, #8]
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f003 0303 	and.w	r3, r3, #3
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d123      	bne.n	8002b50 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	08da      	lsrs	r2, r3, #3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	3208      	adds	r2, #8
 8002b10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b14:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	f003 0307 	and.w	r3, r3, #7
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	220f      	movs	r2, #15
 8002b20:	fa02 f303 	lsl.w	r3, r2, r3
 8002b24:	43db      	mvns	r3, r3
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4013      	ands	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	691a      	ldr	r2, [r3, #16]
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	f003 0307 	and.w	r3, r3, #7
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	08da      	lsrs	r2, r3, #3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	3208      	adds	r2, #8
 8002b4a:	69b9      	ldr	r1, [r7, #24]
 8002b4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	005b      	lsls	r3, r3, #1
 8002b5a:	2203      	movs	r2, #3
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	43db      	mvns	r3, r3
 8002b62:	69ba      	ldr	r2, [r7, #24]
 8002b64:	4013      	ands	r3, r2
 8002b66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f003 0203 	and.w	r2, r3, #3
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	f000 80b4 	beq.w	8002cfa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b92:	2300      	movs	r3, #0
 8002b94:	60fb      	str	r3, [r7, #12]
 8002b96:	4b60      	ldr	r3, [pc, #384]	; (8002d18 <HAL_GPIO_Init+0x30c>)
 8002b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b9a:	4a5f      	ldr	r2, [pc, #380]	; (8002d18 <HAL_GPIO_Init+0x30c>)
 8002b9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ba0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ba2:	4b5d      	ldr	r3, [pc, #372]	; (8002d18 <HAL_GPIO_Init+0x30c>)
 8002ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002baa:	60fb      	str	r3, [r7, #12]
 8002bac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bae:	4a5b      	ldr	r2, [pc, #364]	; (8002d1c <HAL_GPIO_Init+0x310>)
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	089b      	lsrs	r3, r3, #2
 8002bb4:	3302      	adds	r3, #2
 8002bb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	f003 0303 	and.w	r3, r3, #3
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	220f      	movs	r2, #15
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	69ba      	ldr	r2, [r7, #24]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a52      	ldr	r2, [pc, #328]	; (8002d20 <HAL_GPIO_Init+0x314>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d02b      	beq.n	8002c32 <HAL_GPIO_Init+0x226>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a51      	ldr	r2, [pc, #324]	; (8002d24 <HAL_GPIO_Init+0x318>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d025      	beq.n	8002c2e <HAL_GPIO_Init+0x222>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a50      	ldr	r2, [pc, #320]	; (8002d28 <HAL_GPIO_Init+0x31c>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d01f      	beq.n	8002c2a <HAL_GPIO_Init+0x21e>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a4f      	ldr	r2, [pc, #316]	; (8002d2c <HAL_GPIO_Init+0x320>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d019      	beq.n	8002c26 <HAL_GPIO_Init+0x21a>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a4e      	ldr	r2, [pc, #312]	; (8002d30 <HAL_GPIO_Init+0x324>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d013      	beq.n	8002c22 <HAL_GPIO_Init+0x216>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a4d      	ldr	r2, [pc, #308]	; (8002d34 <HAL_GPIO_Init+0x328>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d00d      	beq.n	8002c1e <HAL_GPIO_Init+0x212>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a4c      	ldr	r2, [pc, #304]	; (8002d38 <HAL_GPIO_Init+0x32c>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d007      	beq.n	8002c1a <HAL_GPIO_Init+0x20e>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a4b      	ldr	r2, [pc, #300]	; (8002d3c <HAL_GPIO_Init+0x330>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d101      	bne.n	8002c16 <HAL_GPIO_Init+0x20a>
 8002c12:	2307      	movs	r3, #7
 8002c14:	e00e      	b.n	8002c34 <HAL_GPIO_Init+0x228>
 8002c16:	2308      	movs	r3, #8
 8002c18:	e00c      	b.n	8002c34 <HAL_GPIO_Init+0x228>
 8002c1a:	2306      	movs	r3, #6
 8002c1c:	e00a      	b.n	8002c34 <HAL_GPIO_Init+0x228>
 8002c1e:	2305      	movs	r3, #5
 8002c20:	e008      	b.n	8002c34 <HAL_GPIO_Init+0x228>
 8002c22:	2304      	movs	r3, #4
 8002c24:	e006      	b.n	8002c34 <HAL_GPIO_Init+0x228>
 8002c26:	2303      	movs	r3, #3
 8002c28:	e004      	b.n	8002c34 <HAL_GPIO_Init+0x228>
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	e002      	b.n	8002c34 <HAL_GPIO_Init+0x228>
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e000      	b.n	8002c34 <HAL_GPIO_Init+0x228>
 8002c32:	2300      	movs	r3, #0
 8002c34:	69fa      	ldr	r2, [r7, #28]
 8002c36:	f002 0203 	and.w	r2, r2, #3
 8002c3a:	0092      	lsls	r2, r2, #2
 8002c3c:	4093      	lsls	r3, r2
 8002c3e:	69ba      	ldr	r2, [r7, #24]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c44:	4935      	ldr	r1, [pc, #212]	; (8002d1c <HAL_GPIO_Init+0x310>)
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	089b      	lsrs	r3, r3, #2
 8002c4a:	3302      	adds	r3, #2
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c52:	4b3b      	ldr	r3, [pc, #236]	; (8002d40 <HAL_GPIO_Init+0x334>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d003      	beq.n	8002c76 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c76:	4a32      	ldr	r2, [pc, #200]	; (8002d40 <HAL_GPIO_Init+0x334>)
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002c7c:	4b30      	ldr	r3, [pc, #192]	; (8002d40 <HAL_GPIO_Init+0x334>)
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	43db      	mvns	r3, r3
 8002c86:	69ba      	ldr	r2, [r7, #24]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d003      	beq.n	8002ca0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ca0:	4a27      	ldr	r2, [pc, #156]	; (8002d40 <HAL_GPIO_Init+0x334>)
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ca6:	4b26      	ldr	r3, [pc, #152]	; (8002d40 <HAL_GPIO_Init+0x334>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	43db      	mvns	r3, r3
 8002cb0:	69ba      	ldr	r2, [r7, #24]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d003      	beq.n	8002cca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002cc2:	69ba      	ldr	r2, [r7, #24]
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cca:	4a1d      	ldr	r2, [pc, #116]	; (8002d40 <HAL_GPIO_Init+0x334>)
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cd0:	4b1b      	ldr	r3, [pc, #108]	; (8002d40 <HAL_GPIO_Init+0x334>)
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	43db      	mvns	r3, r3
 8002cda:	69ba      	ldr	r2, [r7, #24]
 8002cdc:	4013      	ands	r3, r2
 8002cde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d003      	beq.n	8002cf4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002cf4:	4a12      	ldr	r2, [pc, #72]	; (8002d40 <HAL_GPIO_Init+0x334>)
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	61fb      	str	r3, [r7, #28]
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	2b0f      	cmp	r3, #15
 8002d04:	f67f ae90 	bls.w	8002a28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d08:	bf00      	nop
 8002d0a:	bf00      	nop
 8002d0c:	3724      	adds	r7, #36	; 0x24
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	40013800 	.word	0x40013800
 8002d20:	40020000 	.word	0x40020000
 8002d24:	40020400 	.word	0x40020400
 8002d28:	40020800 	.word	0x40020800
 8002d2c:	40020c00 	.word	0x40020c00
 8002d30:	40021000 	.word	0x40021000
 8002d34:	40021400 	.word	0x40021400
 8002d38:	40021800 	.word	0x40021800
 8002d3c:	40021c00 	.word	0x40021c00
 8002d40:	40013c00 	.word	0x40013c00

08002d44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	807b      	strh	r3, [r7, #2]
 8002d50:	4613      	mov	r3, r2
 8002d52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d54:	787b      	ldrb	r3, [r7, #1]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d003      	beq.n	8002d62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d5a:	887a      	ldrh	r2, [r7, #2]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d60:	e003      	b.n	8002d6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d62:	887b      	ldrh	r3, [r7, #2]
 8002d64:	041a      	lsls	r2, r3, #16
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	619a      	str	r2, [r3, #24]
}
 8002d6a:	bf00      	nop
 8002d6c:	370c      	adds	r7, #12
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
	...

08002d78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e12b      	b.n	8002fe2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d106      	bne.n	8002da4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f7fe fe1e 	bl	80019e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2224      	movs	r2, #36	; 0x24
 8002da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f022 0201 	bic.w	r2, r2, #1
 8002dba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dda:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ddc:	f002 fae0 	bl	80053a0 <HAL_RCC_GetPCLK1Freq>
 8002de0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	4a81      	ldr	r2, [pc, #516]	; (8002fec <HAL_I2C_Init+0x274>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d807      	bhi.n	8002dfc <HAL_I2C_Init+0x84>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	4a80      	ldr	r2, [pc, #512]	; (8002ff0 <HAL_I2C_Init+0x278>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	bf94      	ite	ls
 8002df4:	2301      	movls	r3, #1
 8002df6:	2300      	movhi	r3, #0
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	e006      	b.n	8002e0a <HAL_I2C_Init+0x92>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	4a7d      	ldr	r2, [pc, #500]	; (8002ff4 <HAL_I2C_Init+0x27c>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	bf94      	ite	ls
 8002e04:	2301      	movls	r3, #1
 8002e06:	2300      	movhi	r3, #0
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e0e7      	b.n	8002fe2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	4a78      	ldr	r2, [pc, #480]	; (8002ff8 <HAL_I2C_Init+0x280>)
 8002e16:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1a:	0c9b      	lsrs	r3, r3, #18
 8002e1c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68ba      	ldr	r2, [r7, #8]
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	4a6a      	ldr	r2, [pc, #424]	; (8002fec <HAL_I2C_Init+0x274>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d802      	bhi.n	8002e4c <HAL_I2C_Init+0xd4>
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	e009      	b.n	8002e60 <HAL_I2C_Init+0xe8>
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e52:	fb02 f303 	mul.w	r3, r2, r3
 8002e56:	4a69      	ldr	r2, [pc, #420]	; (8002ffc <HAL_I2C_Init+0x284>)
 8002e58:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5c:	099b      	lsrs	r3, r3, #6
 8002e5e:	3301      	adds	r3, #1
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	6812      	ldr	r2, [r2, #0]
 8002e64:	430b      	orrs	r3, r1
 8002e66:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	69db      	ldr	r3, [r3, #28]
 8002e6e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e72:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	495c      	ldr	r1, [pc, #368]	; (8002fec <HAL_I2C_Init+0x274>)
 8002e7c:	428b      	cmp	r3, r1
 8002e7e:	d819      	bhi.n	8002eb4 <HAL_I2C_Init+0x13c>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	1e59      	subs	r1, r3, #1
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e8e:	1c59      	adds	r1, r3, #1
 8002e90:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002e94:	400b      	ands	r3, r1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00a      	beq.n	8002eb0 <HAL_I2C_Init+0x138>
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	1e59      	subs	r1, r3, #1
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	005b      	lsls	r3, r3, #1
 8002ea4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eae:	e051      	b.n	8002f54 <HAL_I2C_Init+0x1dc>
 8002eb0:	2304      	movs	r3, #4
 8002eb2:	e04f      	b.n	8002f54 <HAL_I2C_Init+0x1dc>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d111      	bne.n	8002ee0 <HAL_I2C_Init+0x168>
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	1e58      	subs	r0, r3, #1
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6859      	ldr	r1, [r3, #4]
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	440b      	add	r3, r1
 8002eca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ece:	3301      	adds	r3, #1
 8002ed0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	bf0c      	ite	eq
 8002ed8:	2301      	moveq	r3, #1
 8002eda:	2300      	movne	r3, #0
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	e012      	b.n	8002f06 <HAL_I2C_Init+0x18e>
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	1e58      	subs	r0, r3, #1
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6859      	ldr	r1, [r3, #4]
 8002ee8:	460b      	mov	r3, r1
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	0099      	lsls	r1, r3, #2
 8002ef0:	440b      	add	r3, r1
 8002ef2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	bf0c      	ite	eq
 8002f00:	2301      	moveq	r3, #1
 8002f02:	2300      	movne	r3, #0
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <HAL_I2C_Init+0x196>
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e022      	b.n	8002f54 <HAL_I2C_Init+0x1dc>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10e      	bne.n	8002f34 <HAL_I2C_Init+0x1bc>
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	1e58      	subs	r0, r3, #1
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6859      	ldr	r1, [r3, #4]
 8002f1e:	460b      	mov	r3, r1
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	440b      	add	r3, r1
 8002f24:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f28:	3301      	adds	r3, #1
 8002f2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f32:	e00f      	b.n	8002f54 <HAL_I2C_Init+0x1dc>
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	1e58      	subs	r0, r3, #1
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6859      	ldr	r1, [r3, #4]
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	440b      	add	r3, r1
 8002f42:	0099      	lsls	r1, r3, #2
 8002f44:	440b      	add	r3, r1
 8002f46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f50:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f54:	6879      	ldr	r1, [r7, #4]
 8002f56:	6809      	ldr	r1, [r1, #0]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	69da      	ldr	r2, [r3, #28]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a1b      	ldr	r3, [r3, #32]
 8002f6e:	431a      	orrs	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	430a      	orrs	r2, r1
 8002f76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f82:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	6911      	ldr	r1, [r2, #16]
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	68d2      	ldr	r2, [r2, #12]
 8002f8e:	4311      	orrs	r1, r2
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	6812      	ldr	r2, [r2, #0]
 8002f94:	430b      	orrs	r3, r1
 8002f96:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	695a      	ldr	r2, [r3, #20]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	699b      	ldr	r3, [r3, #24]
 8002faa:	431a      	orrs	r2, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0201 	orr.w	r2, r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2220      	movs	r2, #32
 8002fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3710      	adds	r7, #16
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	000186a0 	.word	0x000186a0
 8002ff0:	001e847f 	.word	0x001e847f
 8002ff4:	003d08ff 	.word	0x003d08ff
 8002ff8:	431bde83 	.word	0x431bde83
 8002ffc:	10624dd3 	.word	0x10624dd3

08003000 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b08c      	sub	sp, #48	; 0x30
 8003004:	af02      	add	r7, sp, #8
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	607a      	str	r2, [r7, #4]
 800300a:	461a      	mov	r2, r3
 800300c:	460b      	mov	r3, r1
 800300e:	817b      	strh	r3, [r7, #10]
 8003010:	4613      	mov	r3, r2
 8003012:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003014:	f7ff fb26 	bl	8002664 <HAL_GetTick>
 8003018:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b20      	cmp	r3, #32
 8003024:	f040 820b 	bne.w	800343e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800302a:	9300      	str	r3, [sp, #0]
 800302c:	2319      	movs	r3, #25
 800302e:	2201      	movs	r2, #1
 8003030:	497c      	ldr	r1, [pc, #496]	; (8003224 <HAL_I2C_Master_Receive+0x224>)
 8003032:	68f8      	ldr	r0, [r7, #12]
 8003034:	f000 fad8 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800303e:	2302      	movs	r3, #2
 8003040:	e1fe      	b.n	8003440 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003048:	2b01      	cmp	r3, #1
 800304a:	d101      	bne.n	8003050 <HAL_I2C_Master_Receive+0x50>
 800304c:	2302      	movs	r3, #2
 800304e:	e1f7      	b.n	8003440 <HAL_I2C_Master_Receive+0x440>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2201      	movs	r2, #1
 8003054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b01      	cmp	r3, #1
 8003064:	d007      	beq.n	8003076 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f042 0201 	orr.w	r2, r2, #1
 8003074:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003084:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2222      	movs	r2, #34	; 0x22
 800308a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2210      	movs	r2, #16
 8003092:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	893a      	ldrh	r2, [r7, #8]
 80030a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ac:	b29a      	uxth	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	4a5c      	ldr	r2, [pc, #368]	; (8003228 <HAL_I2C_Master_Receive+0x228>)
 80030b6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030b8:	8979      	ldrh	r1, [r7, #10]
 80030ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030be:	68f8      	ldr	r0, [r7, #12]
 80030c0:	f000 f9c4 	bl	800344c <I2C_MasterRequestRead>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e1b8      	b.n	8003440 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d113      	bne.n	80030fe <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030d6:	2300      	movs	r3, #0
 80030d8:	623b      	str	r3, [r7, #32]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	623b      	str	r3, [r7, #32]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	623b      	str	r3, [r7, #32]
 80030ea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030fa:	601a      	str	r2, [r3, #0]
 80030fc:	e18c      	b.n	8003418 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003102:	2b01      	cmp	r3, #1
 8003104:	d11b      	bne.n	800313e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003114:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003116:	2300      	movs	r3, #0
 8003118:	61fb      	str	r3, [r7, #28]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	695b      	ldr	r3, [r3, #20]
 8003120:	61fb      	str	r3, [r7, #28]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	61fb      	str	r3, [r7, #28]
 800312a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800313a:	601a      	str	r2, [r3, #0]
 800313c:	e16c      	b.n	8003418 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003142:	2b02      	cmp	r3, #2
 8003144:	d11b      	bne.n	800317e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003154:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003164:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003166:	2300      	movs	r3, #0
 8003168:	61bb      	str	r3, [r7, #24]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	61bb      	str	r3, [r7, #24]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	61bb      	str	r3, [r7, #24]
 800317a:	69bb      	ldr	r3, [r7, #24]
 800317c:	e14c      	b.n	8003418 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800318c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800318e:	2300      	movs	r3, #0
 8003190:	617b      	str	r3, [r7, #20]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	695b      	ldr	r3, [r3, #20]
 8003198:	617b      	str	r3, [r7, #20]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	617b      	str	r3, [r7, #20]
 80031a2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80031a4:	e138      	b.n	8003418 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031aa:	2b03      	cmp	r3, #3
 80031ac:	f200 80f1 	bhi.w	8003392 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d123      	bne.n	8003200 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80031bc:	68f8      	ldr	r0, [r7, #12]
 80031be:	f000 fae9 	bl	8003794 <I2C_WaitOnRXNEFlagUntilTimeout>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d001      	beq.n	80031cc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e139      	b.n	8003440 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	691a      	ldr	r2, [r3, #16]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d6:	b2d2      	uxtb	r2, r2
 80031d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031de:	1c5a      	adds	r2, r3, #1
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e8:	3b01      	subs	r3, #1
 80031ea:	b29a      	uxth	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	3b01      	subs	r3, #1
 80031f8:	b29a      	uxth	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031fe:	e10b      	b.n	8003418 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003204:	2b02      	cmp	r3, #2
 8003206:	d14e      	bne.n	80032a6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800320e:	2200      	movs	r2, #0
 8003210:	4906      	ldr	r1, [pc, #24]	; (800322c <HAL_I2C_Master_Receive+0x22c>)
 8003212:	68f8      	ldr	r0, [r7, #12]
 8003214:	f000 f9e8 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d008      	beq.n	8003230 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e10e      	b.n	8003440 <HAL_I2C_Master_Receive+0x440>
 8003222:	bf00      	nop
 8003224:	00100002 	.word	0x00100002
 8003228:	ffff0000 	.word	0xffff0000
 800322c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800323e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	691a      	ldr	r2, [r3, #16]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324a:	b2d2      	uxtb	r2, r2
 800324c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003252:	1c5a      	adds	r2, r3, #1
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800325c:	3b01      	subs	r3, #1
 800325e:	b29a      	uxth	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003268:	b29b      	uxth	r3, r3
 800326a:	3b01      	subs	r3, #1
 800326c:	b29a      	uxth	r2, r3
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	691a      	ldr	r2, [r3, #16]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800327c:	b2d2      	uxtb	r2, r2
 800327e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003284:	1c5a      	adds	r2, r3, #1
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800328e:	3b01      	subs	r3, #1
 8003290:	b29a      	uxth	r2, r3
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800329a:	b29b      	uxth	r3, r3
 800329c:	3b01      	subs	r3, #1
 800329e:	b29a      	uxth	r2, r3
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80032a4:	e0b8      	b.n	8003418 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a8:	9300      	str	r3, [sp, #0]
 80032aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ac:	2200      	movs	r2, #0
 80032ae:	4966      	ldr	r1, [pc, #408]	; (8003448 <HAL_I2C_Master_Receive+0x448>)
 80032b0:	68f8      	ldr	r0, [r7, #12]
 80032b2:	f000 f999 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e0bf      	b.n	8003440 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	691a      	ldr	r2, [r3, #16]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032da:	b2d2      	uxtb	r2, r2
 80032dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e2:	1c5a      	adds	r2, r3, #1
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ec:	3b01      	subs	r3, #1
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	3b01      	subs	r3, #1
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003304:	9300      	str	r3, [sp, #0]
 8003306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003308:	2200      	movs	r2, #0
 800330a:	494f      	ldr	r1, [pc, #316]	; (8003448 <HAL_I2C_Master_Receive+0x448>)
 800330c:	68f8      	ldr	r0, [r7, #12]
 800330e:	f000 f96b 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e091      	b.n	8003440 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800332a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	691a      	ldr	r2, [r3, #16]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003336:	b2d2      	uxtb	r2, r2
 8003338:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333e:	1c5a      	adds	r2, r3, #1
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003348:	3b01      	subs	r3, #1
 800334a:	b29a      	uxth	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003354:	b29b      	uxth	r3, r3
 8003356:	3b01      	subs	r3, #1
 8003358:	b29a      	uxth	r2, r3
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	691a      	ldr	r2, [r3, #16]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003368:	b2d2      	uxtb	r2, r2
 800336a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003370:	1c5a      	adds	r2, r3, #1
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800337a:	3b01      	subs	r3, #1
 800337c:	b29a      	uxth	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003386:	b29b      	uxth	r3, r3
 8003388:	3b01      	subs	r3, #1
 800338a:	b29a      	uxth	r2, r3
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003390:	e042      	b.n	8003418 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003392:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003394:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003396:	68f8      	ldr	r0, [r7, #12]
 8003398:	f000 f9fc 	bl	8003794 <I2C_WaitOnRXNEFlagUntilTimeout>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e04c      	b.n	8003440 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	691a      	ldr	r2, [r3, #16]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b0:	b2d2      	uxtb	r2, r2
 80033b2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b8:	1c5a      	adds	r2, r3, #1
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033c2:	3b01      	subs	r3, #1
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	3b01      	subs	r3, #1
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	f003 0304 	and.w	r3, r3, #4
 80033e2:	2b04      	cmp	r3, #4
 80033e4:	d118      	bne.n	8003418 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	691a      	ldr	r2, [r3, #16]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f0:	b2d2      	uxtb	r2, r2
 80033f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f8:	1c5a      	adds	r2, r3, #1
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003402:	3b01      	subs	r3, #1
 8003404:	b29a      	uxth	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800340e:	b29b      	uxth	r3, r3
 8003410:	3b01      	subs	r3, #1
 8003412:	b29a      	uxth	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800341c:	2b00      	cmp	r3, #0
 800341e:	f47f aec2 	bne.w	80031a6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2220      	movs	r2, #32
 8003426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800343a:	2300      	movs	r3, #0
 800343c:	e000      	b.n	8003440 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800343e:	2302      	movs	r3, #2
  }
}
 8003440:	4618      	mov	r0, r3
 8003442:	3728      	adds	r7, #40	; 0x28
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	00010004 	.word	0x00010004

0800344c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b088      	sub	sp, #32
 8003450:	af02      	add	r7, sp, #8
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	607a      	str	r2, [r7, #4]
 8003456:	603b      	str	r3, [r7, #0]
 8003458:	460b      	mov	r3, r1
 800345a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003460:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003470:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	2b08      	cmp	r3, #8
 8003476:	d006      	beq.n	8003486 <I2C_MasterRequestRead+0x3a>
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d003      	beq.n	8003486 <I2C_MasterRequestRead+0x3a>
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003484:	d108      	bne.n	8003498 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003494:	601a      	str	r2, [r3, #0]
 8003496:	e00b      	b.n	80034b0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349c:	2b11      	cmp	r3, #17
 800349e:	d107      	bne.n	80034b0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	9300      	str	r3, [sp, #0]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80034bc:	68f8      	ldr	r0, [r7, #12]
 80034be:	f000 f893 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d00d      	beq.n	80034e4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034d6:	d103      	bne.n	80034e0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e079      	b.n	80035d8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	691b      	ldr	r3, [r3, #16]
 80034e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80034ec:	d108      	bne.n	8003500 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80034ee:	897b      	ldrh	r3, [r7, #10]
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	f043 0301 	orr.w	r3, r3, #1
 80034f6:	b2da      	uxtb	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	611a      	str	r2, [r3, #16]
 80034fe:	e05f      	b.n	80035c0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003500:	897b      	ldrh	r3, [r7, #10]
 8003502:	11db      	asrs	r3, r3, #7
 8003504:	b2db      	uxtb	r3, r3
 8003506:	f003 0306 	and.w	r3, r3, #6
 800350a:	b2db      	uxtb	r3, r3
 800350c:	f063 030f 	orn	r3, r3, #15
 8003510:	b2da      	uxtb	r2, r3
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	4930      	ldr	r1, [pc, #192]	; (80035e0 <I2C_MasterRequestRead+0x194>)
 800351e:	68f8      	ldr	r0, [r7, #12]
 8003520:	f000 f8b9 	bl	8003696 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d001      	beq.n	800352e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e054      	b.n	80035d8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800352e:	897b      	ldrh	r3, [r7, #10]
 8003530:	b2da      	uxtb	r2, r3
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	4929      	ldr	r1, [pc, #164]	; (80035e4 <I2C_MasterRequestRead+0x198>)
 800353e:	68f8      	ldr	r0, [r7, #12]
 8003540:	f000 f8a9 	bl	8003696 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d001      	beq.n	800354e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e044      	b.n	80035d8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800354e:	2300      	movs	r3, #0
 8003550:	613b      	str	r3, [r7, #16]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	695b      	ldr	r3, [r3, #20]
 8003558:	613b      	str	r3, [r7, #16]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	699b      	ldr	r3, [r3, #24]
 8003560:	613b      	str	r3, [r7, #16]
 8003562:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003572:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003580:	68f8      	ldr	r0, [r7, #12]
 8003582:	f000 f831 	bl	80035e8 <I2C_WaitOnFlagUntilTimeout>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00d      	beq.n	80035a8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003596:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800359a:	d103      	bne.n	80035a4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035a2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e017      	b.n	80035d8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80035a8:	897b      	ldrh	r3, [r7, #10]
 80035aa:	11db      	asrs	r3, r3, #7
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	f003 0306 	and.w	r3, r3, #6
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	f063 030e 	orn	r3, r3, #14
 80035b8:	b2da      	uxtb	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	4907      	ldr	r1, [pc, #28]	; (80035e4 <I2C_MasterRequestRead+0x198>)
 80035c6:	68f8      	ldr	r0, [r7, #12]
 80035c8:	f000 f865 	bl	8003696 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d001      	beq.n	80035d6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e000      	b.n	80035d8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80035d6:	2300      	movs	r3, #0
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3718      	adds	r7, #24
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	00010008 	.word	0x00010008
 80035e4:	00010002 	.word	0x00010002

080035e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	603b      	str	r3, [r7, #0]
 80035f4:	4613      	mov	r3, r2
 80035f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035f8:	e025      	b.n	8003646 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003600:	d021      	beq.n	8003646 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003602:	f7ff f82f 	bl	8002664 <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	683a      	ldr	r2, [r7, #0]
 800360e:	429a      	cmp	r2, r3
 8003610:	d302      	bcc.n	8003618 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d116      	bne.n	8003646 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2200      	movs	r2, #0
 800361c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2220      	movs	r2, #32
 8003622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003632:	f043 0220 	orr.w	r2, r3, #32
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e023      	b.n	800368e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	0c1b      	lsrs	r3, r3, #16
 800364a:	b2db      	uxtb	r3, r3
 800364c:	2b01      	cmp	r3, #1
 800364e:	d10d      	bne.n	800366c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	43da      	mvns	r2, r3
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	4013      	ands	r3, r2
 800365c:	b29b      	uxth	r3, r3
 800365e:	2b00      	cmp	r3, #0
 8003660:	bf0c      	ite	eq
 8003662:	2301      	moveq	r3, #1
 8003664:	2300      	movne	r3, #0
 8003666:	b2db      	uxtb	r3, r3
 8003668:	461a      	mov	r2, r3
 800366a:	e00c      	b.n	8003686 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	699b      	ldr	r3, [r3, #24]
 8003672:	43da      	mvns	r2, r3
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	4013      	ands	r3, r2
 8003678:	b29b      	uxth	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	bf0c      	ite	eq
 800367e:	2301      	moveq	r3, #1
 8003680:	2300      	movne	r3, #0
 8003682:	b2db      	uxtb	r3, r3
 8003684:	461a      	mov	r2, r3
 8003686:	79fb      	ldrb	r3, [r7, #7]
 8003688:	429a      	cmp	r2, r3
 800368a:	d0b6      	beq.n	80035fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3710      	adds	r7, #16
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b084      	sub	sp, #16
 800369a:	af00      	add	r7, sp, #0
 800369c:	60f8      	str	r0, [r7, #12]
 800369e:	60b9      	str	r1, [r7, #8]
 80036a0:	607a      	str	r2, [r7, #4]
 80036a2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036a4:	e051      	b.n	800374a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036b4:	d123      	bne.n	80036fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036c4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80036ce:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2220      	movs	r2, #32
 80036da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ea:	f043 0204 	orr.w	r2, r3, #4
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e046      	b.n	800378c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003704:	d021      	beq.n	800374a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003706:	f7fe ffad 	bl	8002664 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	429a      	cmp	r2, r3
 8003714:	d302      	bcc.n	800371c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d116      	bne.n	800374a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2220      	movs	r2, #32
 8003726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003736:	f043 0220 	orr.w	r2, r3, #32
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e020      	b.n	800378c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	0c1b      	lsrs	r3, r3, #16
 800374e:	b2db      	uxtb	r3, r3
 8003750:	2b01      	cmp	r3, #1
 8003752:	d10c      	bne.n	800376e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	43da      	mvns	r2, r3
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	4013      	ands	r3, r2
 8003760:	b29b      	uxth	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	bf14      	ite	ne
 8003766:	2301      	movne	r3, #1
 8003768:	2300      	moveq	r3, #0
 800376a:	b2db      	uxtb	r3, r3
 800376c:	e00b      	b.n	8003786 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	43da      	mvns	r2, r3
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	4013      	ands	r3, r2
 800377a:	b29b      	uxth	r3, r3
 800377c:	2b00      	cmp	r3, #0
 800377e:	bf14      	ite	ne
 8003780:	2301      	movne	r3, #1
 8003782:	2300      	moveq	r3, #0
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b00      	cmp	r3, #0
 8003788:	d18d      	bne.n	80036a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3710      	adds	r7, #16
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80037a0:	e042      	b.n	8003828 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	695b      	ldr	r3, [r3, #20]
 80037a8:	f003 0310 	and.w	r3, r3, #16
 80037ac:	2b10      	cmp	r3, #16
 80037ae:	d119      	bne.n	80037e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f06f 0210 	mvn.w	r2, #16
 80037b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2200      	movs	r2, #0
 80037be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2220      	movs	r2, #32
 80037c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e029      	b.n	8003838 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037e4:	f7fe ff3e 	bl	8002664 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	68ba      	ldr	r2, [r7, #8]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d302      	bcc.n	80037fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d116      	bne.n	8003828 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2200      	movs	r2, #0
 80037fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003814:	f043 0220 	orr.w	r2, r3, #32
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e007      	b.n	8003838 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003832:	2b40      	cmp	r3, #64	; 0x40
 8003834:	d1b5      	bne.n	80037a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003836:	2300      	movs	r3, #0
}
 8003838:	4618      	mov	r0, r3
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003840:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003842:	b08f      	sub	sp, #60	; 0x3c
 8003844:	af0a      	add	r7, sp, #40	; 0x28
 8003846:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e10f      	b.n	8003a72 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800385e:	b2db      	uxtb	r3, r3
 8003860:	2b00      	cmp	r3, #0
 8003862:	d106      	bne.n	8003872 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f006 fa9f 	bl	8009db0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2203      	movs	r2, #3
 8003876:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800387e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003882:	2b00      	cmp	r3, #0
 8003884:	d102      	bne.n	800388c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4618      	mov	r0, r3
 8003892:	f003 f992 	bl	8006bba <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	603b      	str	r3, [r7, #0]
 800389c:	687e      	ldr	r6, [r7, #4]
 800389e:	466d      	mov	r5, sp
 80038a0:	f106 0410 	add.w	r4, r6, #16
 80038a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038ac:	e894 0003 	ldmia.w	r4, {r0, r1}
 80038b0:	e885 0003 	stmia.w	r5, {r0, r1}
 80038b4:	1d33      	adds	r3, r6, #4
 80038b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038b8:	6838      	ldr	r0, [r7, #0]
 80038ba:	f003 f869 	bl	8006990 <USB_CoreInit>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d005      	beq.n	80038d0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2202      	movs	r2, #2
 80038c8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e0d0      	b.n	8003a72 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2100      	movs	r1, #0
 80038d6:	4618      	mov	r0, r3
 80038d8:	f003 f980 	bl	8006bdc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038dc:	2300      	movs	r3, #0
 80038de:	73fb      	strb	r3, [r7, #15]
 80038e0:	e04a      	b.n	8003978 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80038e2:	7bfa      	ldrb	r2, [r7, #15]
 80038e4:	6879      	ldr	r1, [r7, #4]
 80038e6:	4613      	mov	r3, r2
 80038e8:	00db      	lsls	r3, r3, #3
 80038ea:	1a9b      	subs	r3, r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	440b      	add	r3, r1
 80038f0:	333d      	adds	r3, #61	; 0x3d
 80038f2:	2201      	movs	r2, #1
 80038f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80038f6:	7bfa      	ldrb	r2, [r7, #15]
 80038f8:	6879      	ldr	r1, [r7, #4]
 80038fa:	4613      	mov	r3, r2
 80038fc:	00db      	lsls	r3, r3, #3
 80038fe:	1a9b      	subs	r3, r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	440b      	add	r3, r1
 8003904:	333c      	adds	r3, #60	; 0x3c
 8003906:	7bfa      	ldrb	r2, [r7, #15]
 8003908:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800390a:	7bfa      	ldrb	r2, [r7, #15]
 800390c:	7bfb      	ldrb	r3, [r7, #15]
 800390e:	b298      	uxth	r0, r3
 8003910:	6879      	ldr	r1, [r7, #4]
 8003912:	4613      	mov	r3, r2
 8003914:	00db      	lsls	r3, r3, #3
 8003916:	1a9b      	subs	r3, r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	440b      	add	r3, r1
 800391c:	3342      	adds	r3, #66	; 0x42
 800391e:	4602      	mov	r2, r0
 8003920:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003922:	7bfa      	ldrb	r2, [r7, #15]
 8003924:	6879      	ldr	r1, [r7, #4]
 8003926:	4613      	mov	r3, r2
 8003928:	00db      	lsls	r3, r3, #3
 800392a:	1a9b      	subs	r3, r3, r2
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	440b      	add	r3, r1
 8003930:	333f      	adds	r3, #63	; 0x3f
 8003932:	2200      	movs	r2, #0
 8003934:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003936:	7bfa      	ldrb	r2, [r7, #15]
 8003938:	6879      	ldr	r1, [r7, #4]
 800393a:	4613      	mov	r3, r2
 800393c:	00db      	lsls	r3, r3, #3
 800393e:	1a9b      	subs	r3, r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	440b      	add	r3, r1
 8003944:	3344      	adds	r3, #68	; 0x44
 8003946:	2200      	movs	r2, #0
 8003948:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800394a:	7bfa      	ldrb	r2, [r7, #15]
 800394c:	6879      	ldr	r1, [r7, #4]
 800394e:	4613      	mov	r3, r2
 8003950:	00db      	lsls	r3, r3, #3
 8003952:	1a9b      	subs	r3, r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	440b      	add	r3, r1
 8003958:	3348      	adds	r3, #72	; 0x48
 800395a:	2200      	movs	r2, #0
 800395c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800395e:	7bfa      	ldrb	r2, [r7, #15]
 8003960:	6879      	ldr	r1, [r7, #4]
 8003962:	4613      	mov	r3, r2
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	1a9b      	subs	r3, r3, r2
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	440b      	add	r3, r1
 800396c:	3350      	adds	r3, #80	; 0x50
 800396e:	2200      	movs	r2, #0
 8003970:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003972:	7bfb      	ldrb	r3, [r7, #15]
 8003974:	3301      	adds	r3, #1
 8003976:	73fb      	strb	r3, [r7, #15]
 8003978:	7bfa      	ldrb	r2, [r7, #15]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	429a      	cmp	r2, r3
 8003980:	d3af      	bcc.n	80038e2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003982:	2300      	movs	r3, #0
 8003984:	73fb      	strb	r3, [r7, #15]
 8003986:	e044      	b.n	8003a12 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003988:	7bfa      	ldrb	r2, [r7, #15]
 800398a:	6879      	ldr	r1, [r7, #4]
 800398c:	4613      	mov	r3, r2
 800398e:	00db      	lsls	r3, r3, #3
 8003990:	1a9b      	subs	r3, r3, r2
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	440b      	add	r3, r1
 8003996:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800399a:	2200      	movs	r2, #0
 800399c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800399e:	7bfa      	ldrb	r2, [r7, #15]
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	4613      	mov	r3, r2
 80039a4:	00db      	lsls	r3, r3, #3
 80039a6:	1a9b      	subs	r3, r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	440b      	add	r3, r1
 80039ac:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80039b0:	7bfa      	ldrb	r2, [r7, #15]
 80039b2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80039b4:	7bfa      	ldrb	r2, [r7, #15]
 80039b6:	6879      	ldr	r1, [r7, #4]
 80039b8:	4613      	mov	r3, r2
 80039ba:	00db      	lsls	r3, r3, #3
 80039bc:	1a9b      	subs	r3, r3, r2
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	440b      	add	r3, r1
 80039c2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80039c6:	2200      	movs	r2, #0
 80039c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80039ca:	7bfa      	ldrb	r2, [r7, #15]
 80039cc:	6879      	ldr	r1, [r7, #4]
 80039ce:	4613      	mov	r3, r2
 80039d0:	00db      	lsls	r3, r3, #3
 80039d2:	1a9b      	subs	r3, r3, r2
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	440b      	add	r3, r1
 80039d8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80039e0:	7bfa      	ldrb	r2, [r7, #15]
 80039e2:	6879      	ldr	r1, [r7, #4]
 80039e4:	4613      	mov	r3, r2
 80039e6:	00db      	lsls	r3, r3, #3
 80039e8:	1a9b      	subs	r3, r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	440b      	add	r3, r1
 80039ee:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80039f2:	2200      	movs	r2, #0
 80039f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80039f6:	7bfa      	ldrb	r2, [r7, #15]
 80039f8:	6879      	ldr	r1, [r7, #4]
 80039fa:	4613      	mov	r3, r2
 80039fc:	00db      	lsls	r3, r3, #3
 80039fe:	1a9b      	subs	r3, r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	440b      	add	r3, r1
 8003a04:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003a08:	2200      	movs	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a0c:	7bfb      	ldrb	r3, [r7, #15]
 8003a0e:	3301      	adds	r3, #1
 8003a10:	73fb      	strb	r3, [r7, #15]
 8003a12:	7bfa      	ldrb	r2, [r7, #15]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d3b5      	bcc.n	8003988 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	603b      	str	r3, [r7, #0]
 8003a22:	687e      	ldr	r6, [r7, #4]
 8003a24:	466d      	mov	r5, sp
 8003a26:	f106 0410 	add.w	r4, r6, #16
 8003a2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a32:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003a36:	e885 0003 	stmia.w	r5, {r0, r1}
 8003a3a:	1d33      	adds	r3, r6, #4
 8003a3c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a3e:	6838      	ldr	r0, [r7, #0]
 8003a40:	f003 f918 	bl	8006c74 <USB_DevInit>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d005      	beq.n	8003a56 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2202      	movs	r2, #2
 8003a4e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e00d      	b.n	8003a72 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2201      	movs	r2, #1
 8003a62:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f004 f994 	bl	8007d98 <USB_DevDisconnect>

  return HAL_OK;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3714      	adds	r7, #20
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003a7a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	b084      	sub	sp, #16
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d101      	bne.n	8003a96 <HAL_PCD_Start+0x1c>
 8003a92:	2302      	movs	r3, #2
 8003a94:	e020      	b.n	8003ad8 <HAL_PCD_Start+0x5e>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d109      	bne.n	8003aba <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d005      	beq.n	8003aba <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f003 f86a 	bl	8006b98 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f004 f944 	bl	8007d56 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3710      	adds	r7, #16
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}

08003ae0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003ae0:	b590      	push	{r4, r7, lr}
 8003ae2:	b08d      	sub	sp, #52	; 0x34
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003aee:	6a3b      	ldr	r3, [r7, #32]
 8003af0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4618      	mov	r0, r3
 8003af8:	f004 fa02 	bl	8007f00 <USB_GetMode>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f040 839d 	bne.w	800423e <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f004 f966 	bl	8007dda <USB_ReadInterrupts>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	f000 8393 	beq.w	800423c <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f004 f95d 	bl	8007dda <USB_ReadInterrupts>
 8003b20:	4603      	mov	r3, r0
 8003b22:	f003 0302 	and.w	r3, r3, #2
 8003b26:	2b02      	cmp	r3, #2
 8003b28:	d107      	bne.n	8003b3a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	695a      	ldr	r2, [r3, #20]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f002 0202 	and.w	r2, r2, #2
 8003b38:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f004 f94b 	bl	8007dda <USB_ReadInterrupts>
 8003b44:	4603      	mov	r3, r0
 8003b46:	f003 0310 	and.w	r3, r3, #16
 8003b4a:	2b10      	cmp	r3, #16
 8003b4c:	d161      	bne.n	8003c12 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	699a      	ldr	r2, [r3, #24]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f022 0210 	bic.w	r2, r2, #16
 8003b5c:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8003b5e:	6a3b      	ldr	r3, [r7, #32]
 8003b60:	6a1b      	ldr	r3, [r3, #32]
 8003b62:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	f003 020f 	and.w	r2, r3, #15
 8003b6a:	4613      	mov	r3, r2
 8003b6c:	00db      	lsls	r3, r3, #3
 8003b6e:	1a9b      	subs	r3, r3, r2
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	4413      	add	r3, r2
 8003b7a:	3304      	adds	r3, #4
 8003b7c:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	0c5b      	lsrs	r3, r3, #17
 8003b82:	f003 030f 	and.w	r3, r3, #15
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d124      	bne.n	8003bd4 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003b8a:	69ba      	ldr	r2, [r7, #24]
 8003b8c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003b90:	4013      	ands	r3, r2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d035      	beq.n	8003c02 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	091b      	lsrs	r3, r3, #4
 8003b9e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003ba0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	6a38      	ldr	r0, [r7, #32]
 8003baa:	f003 ff82 	bl	8007ab2 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	68da      	ldr	r2, [r3, #12]
 8003bb2:	69bb      	ldr	r3, [r7, #24]
 8003bb4:	091b      	lsrs	r3, r3, #4
 8003bb6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bba:	441a      	add	r2, r3
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	699a      	ldr	r2, [r3, #24]
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	091b      	lsrs	r3, r3, #4
 8003bc8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bcc:	441a      	add	r2, r3
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	619a      	str	r2, [r3, #24]
 8003bd2:	e016      	b.n	8003c02 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	0c5b      	lsrs	r3, r3, #17
 8003bd8:	f003 030f 	and.w	r3, r3, #15
 8003bdc:	2b06      	cmp	r3, #6
 8003bde:	d110      	bne.n	8003c02 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003be6:	2208      	movs	r2, #8
 8003be8:	4619      	mov	r1, r3
 8003bea:	6a38      	ldr	r0, [r7, #32]
 8003bec:	f003 ff61 	bl	8007ab2 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	699a      	ldr	r2, [r3, #24]
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	091b      	lsrs	r3, r3, #4
 8003bf8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bfc:	441a      	add	r2, r3
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	699a      	ldr	r2, [r3, #24]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f042 0210 	orr.w	r2, r2, #16
 8003c10:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4618      	mov	r0, r3
 8003c18:	f004 f8df 	bl	8007dda <USB_ReadInterrupts>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c22:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003c26:	d16e      	bne.n	8003d06 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4618      	mov	r0, r3
 8003c32:	f004 f8e5 	bl	8007e00 <USB_ReadDevAllOutEpInterrupt>
 8003c36:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003c38:	e062      	b.n	8003d00 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c3c:	f003 0301 	and.w	r3, r3, #1
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d057      	beq.n	8003cf4 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c4a:	b2d2      	uxtb	r2, r2
 8003c4c:	4611      	mov	r1, r2
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f004 f90a 	bl	8007e68 <USB_ReadDevOutEPInterrupt>
 8003c54:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00c      	beq.n	8003c7a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c62:	015a      	lsls	r2, r3, #5
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	4413      	add	r3, r2
 8003c68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	2301      	movs	r3, #1
 8003c70:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003c72:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 fdb1 	bl	80047dc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	f003 0308 	and.w	r3, r3, #8
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d00c      	beq.n	8003c9e <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c86:	015a      	lsls	r2, r3, #5
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	4413      	add	r3, r2
 8003c8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c90:	461a      	mov	r2, r3
 8003c92:	2308      	movs	r3, #8
 8003c94:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003c96:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 feab 	bl	80049f4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	f003 0310 	and.w	r3, r3, #16
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d008      	beq.n	8003cba <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003caa:	015a      	lsls	r2, r3, #5
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	4413      	add	r3, r2
 8003cb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	2310      	movs	r3, #16
 8003cb8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	f003 0320 	and.w	r3, r3, #32
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d008      	beq.n	8003cd6 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc6:	015a      	lsls	r2, r3, #5
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	4413      	add	r3, r2
 8003ccc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	2320      	movs	r3, #32
 8003cd4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d009      	beq.n	8003cf4 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce2:	015a      	lsls	r2, r3, #5
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cec:	461a      	mov	r2, r3
 8003cee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003cf2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cfc:	085b      	lsrs	r3, r3, #1
 8003cfe:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d199      	bne.n	8003c3a <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f004 f865 	bl	8007dda <USB_ReadInterrupts>
 8003d10:	4603      	mov	r3, r0
 8003d12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d16:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003d1a:	f040 80c0 	bne.w	8003e9e <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f004 f886 	bl	8007e34 <USB_ReadDevAllInEpInterrupt>
 8003d28:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003d2e:	e0b2      	b.n	8003e96 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d32:	f003 0301 	and.w	r3, r3, #1
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f000 80a7 	beq.w	8003e8a <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d42:	b2d2      	uxtb	r2, r2
 8003d44:	4611      	mov	r1, r2
 8003d46:	4618      	mov	r0, r3
 8003d48:	f004 f8ac 	bl	8007ea4 <USB_ReadDevInEPInterrupt>
 8003d4c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	f003 0301 	and.w	r3, r3, #1
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d057      	beq.n	8003e08 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5a:	f003 030f 	and.w	r3, r3, #15
 8003d5e:	2201      	movs	r2, #1
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	43db      	mvns	r3, r3
 8003d72:	69f9      	ldr	r1, [r7, #28]
 8003d74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003d78:	4013      	ands	r3, r2
 8003d7a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7e:	015a      	lsls	r2, r3, #5
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	4413      	add	r3, r2
 8003d84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d88:	461a      	mov	r2, r3
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d132      	bne.n	8003dfc <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003d96:	6879      	ldr	r1, [r7, #4]
 8003d98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d9a:	4613      	mov	r3, r2
 8003d9c:	00db      	lsls	r3, r3, #3
 8003d9e:	1a9b      	subs	r3, r3, r2
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	440b      	add	r3, r1
 8003da4:	3348      	adds	r3, #72	; 0x48
 8003da6:	6819      	ldr	r1, [r3, #0]
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dac:	4613      	mov	r3, r2
 8003dae:	00db      	lsls	r3, r3, #3
 8003db0:	1a9b      	subs	r3, r3, r2
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	4403      	add	r3, r0
 8003db6:	3344      	adds	r3, #68	; 0x44
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4419      	add	r1, r3
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	00db      	lsls	r3, r3, #3
 8003dc4:	1a9b      	subs	r3, r3, r2
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	4403      	add	r3, r0
 8003dca:	3348      	adds	r3, #72	; 0x48
 8003dcc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d113      	bne.n	8003dfc <HAL_PCD_IRQHandler+0x31c>
 8003dd4:	6879      	ldr	r1, [r7, #4]
 8003dd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dd8:	4613      	mov	r3, r2
 8003dda:	00db      	lsls	r3, r3, #3
 8003ddc:	1a9b      	subs	r3, r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	440b      	add	r3, r1
 8003de2:	3350      	adds	r3, #80	; 0x50
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d108      	bne.n	8003dfc <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6818      	ldr	r0, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003df4:	461a      	mov	r2, r3
 8003df6:	2101      	movs	r1, #1
 8003df8:	f004 f8b4 	bl	8007f64 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	4619      	mov	r1, r3
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f006 f855 	bl	8009eb2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	f003 0308 	and.w	r3, r3, #8
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d008      	beq.n	8003e24 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e14:	015a      	lsls	r2, r3, #5
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	4413      	add	r3, r2
 8003e1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e1e:	461a      	mov	r2, r3
 8003e20:	2308      	movs	r3, #8
 8003e22:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	f003 0310 	and.w	r3, r3, #16
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d008      	beq.n	8003e40 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e30:	015a      	lsls	r2, r3, #5
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	4413      	add	r3, r2
 8003e36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	2310      	movs	r3, #16
 8003e3e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d008      	beq.n	8003e5c <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4c:	015a      	lsls	r2, r3, #5
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	4413      	add	r3, r2
 8003e52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e56:	461a      	mov	r2, r3
 8003e58:	2340      	movs	r3, #64	; 0x40
 8003e5a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d008      	beq.n	8003e78 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e68:	015a      	lsls	r2, r3, #5
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e72:	461a      	mov	r2, r3
 8003e74:	2302      	movs	r3, #2
 8003e76:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d003      	beq.n	8003e8a <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003e82:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f000 fc1b 	bl	80046c0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e92:	085b      	lsrs	r3, r3, #1
 8003e94:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	f47f af49 	bne.w	8003d30 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f003 ff99 	bl	8007dda <USB_ReadInterrupts>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003eae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003eb2:	d122      	bne.n	8003efa <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	69fa      	ldr	r2, [r7, #28]
 8003ebe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ec2:	f023 0301 	bic.w	r3, r3, #1
 8003ec6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d108      	bne.n	8003ee4 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003eda:	2100      	movs	r1, #0
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	f000 fe27 	bl	8004b30 <HAL_PCDEx_LPM_Callback>
 8003ee2:	e002      	b.n	8003eea <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f006 f85b 	bl	8009fa0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	695a      	ldr	r2, [r3, #20]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003ef8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4618      	mov	r0, r3
 8003f00:	f003 ff6b 	bl	8007dda <USB_ReadInterrupts>
 8003f04:	4603      	mov	r3, r0
 8003f06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f0e:	d112      	bne.n	8003f36 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	f003 0301 	and.w	r3, r3, #1
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d102      	bne.n	8003f26 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f006 f817 	bl	8009f54 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	695a      	ldr	r2, [r3, #20]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003f34:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f003 ff4d 	bl	8007dda <USB_ReadInterrupts>
 8003f40:	4603      	mov	r3, r0
 8003f42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f4a:	f040 80c7 	bne.w	80040dc <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	69fa      	ldr	r2, [r7, #28]
 8003f58:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f5c:	f023 0301 	bic.w	r3, r3, #1
 8003f60:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2110      	movs	r1, #16
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f002 ffe7 	bl	8006f3c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f6e:	2300      	movs	r3, #0
 8003f70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f72:	e056      	b.n	8004022 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003f74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f76:	015a      	lsls	r2, r3, #5
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f80:	461a      	mov	r2, r3
 8003f82:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003f86:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f8a:	015a      	lsls	r2, r3, #5
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	4413      	add	r3, r2
 8003f90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f98:	0151      	lsls	r1, r2, #5
 8003f9a:	69fa      	ldr	r2, [r7, #28]
 8003f9c:	440a      	add	r2, r1
 8003f9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003fa2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003fa6:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003faa:	015a      	lsls	r2, r3, #5
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	4413      	add	r3, r2
 8003fb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003fb8:	0151      	lsls	r1, r2, #5
 8003fba:	69fa      	ldr	r2, [r7, #28]
 8003fbc:	440a      	add	r2, r1
 8003fbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003fc2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003fc6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fca:	015a      	lsls	r2, r3, #5
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	4413      	add	r3, r2
 8003fd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003fda:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fde:	015a      	lsls	r2, r3, #5
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	4413      	add	r3, r2
 8003fe4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003fec:	0151      	lsls	r1, r2, #5
 8003fee:	69fa      	ldr	r2, [r7, #28]
 8003ff0:	440a      	add	r2, r1
 8003ff2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003ff6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003ffa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ffe:	015a      	lsls	r2, r3, #5
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	4413      	add	r3, r2
 8004004:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800400c:	0151      	lsls	r1, r2, #5
 800400e:	69fa      	ldr	r2, [r7, #28]
 8004010:	440a      	add	r2, r1
 8004012:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004016:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800401a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800401c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800401e:	3301      	adds	r3, #1
 8004020:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004028:	429a      	cmp	r2, r3
 800402a:	d3a3      	bcc.n	8003f74 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004032:	69db      	ldr	r3, [r3, #28]
 8004034:	69fa      	ldr	r2, [r7, #28]
 8004036:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800403a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800403e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004044:	2b00      	cmp	r3, #0
 8004046:	d016      	beq.n	8004076 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800404e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004052:	69fa      	ldr	r2, [r7, #28]
 8004054:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004058:	f043 030b 	orr.w	r3, r3, #11
 800405c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004066:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004068:	69fa      	ldr	r2, [r7, #28]
 800406a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800406e:	f043 030b 	orr.w	r3, r3, #11
 8004072:	6453      	str	r3, [r2, #68]	; 0x44
 8004074:	e015      	b.n	80040a2 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800407c:	695b      	ldr	r3, [r3, #20]
 800407e:	69fa      	ldr	r2, [r7, #28]
 8004080:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004084:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004088:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800408c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	69fa      	ldr	r2, [r7, #28]
 8004098:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800409c:	f043 030b 	orr.w	r3, r3, #11
 80040a0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	69fa      	ldr	r2, [r7, #28]
 80040ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040b0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80040b4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6818      	ldr	r0, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80040c6:	461a      	mov	r2, r3
 80040c8:	f003 ff4c 	bl	8007f64 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	695a      	ldr	r2, [r3, #20]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80040da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4618      	mov	r0, r3
 80040e2:	f003 fe7a 	bl	8007dda <USB_ReadInterrupts>
 80040e6:	4603      	mov	r3, r0
 80040e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040f0:	d124      	bne.n	800413c <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f003 ff10 	bl	8007f1c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4618      	mov	r0, r3
 8004102:	f002 ff78 	bl	8006ff6 <USB_GetDevSpeed>
 8004106:	4603      	mov	r3, r0
 8004108:	461a      	mov	r2, r3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681c      	ldr	r4, [r3, #0]
 8004112:	f001 f939 	bl	8005388 <HAL_RCC_GetHCLKFreq>
 8004116:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800411c:	b2db      	uxtb	r3, r3
 800411e:	461a      	mov	r2, r3
 8004120:	4620      	mov	r0, r4
 8004122:	f002 fc97 	bl	8006a54 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f005 feeb 	bl	8009f02 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	695a      	ldr	r2, [r3, #20]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800413a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4618      	mov	r0, r3
 8004142:	f003 fe4a 	bl	8007dda <USB_ReadInterrupts>
 8004146:	4603      	mov	r3, r0
 8004148:	f003 0308 	and.w	r3, r3, #8
 800414c:	2b08      	cmp	r3, #8
 800414e:	d10a      	bne.n	8004166 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f005 fec8 	bl	8009ee6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	695a      	ldr	r2, [r3, #20]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f002 0208 	and.w	r2, r2, #8
 8004164:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4618      	mov	r0, r3
 800416c:	f003 fe35 	bl	8007dda <USB_ReadInterrupts>
 8004170:	4603      	mov	r3, r0
 8004172:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004176:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800417a:	d10f      	bne.n	800419c <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800417c:	2300      	movs	r3, #0
 800417e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004182:	b2db      	uxtb	r3, r3
 8004184:	4619      	mov	r1, r3
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f005 ff2a 	bl	8009fe0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	695a      	ldr	r2, [r3, #20]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800419a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f003 fe1a 	bl	8007dda <USB_ReadInterrupts>
 80041a6:	4603      	mov	r3, r0
 80041a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041ac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80041b0:	d10f      	bne.n	80041d2 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80041b2:	2300      	movs	r3, #0
 80041b4:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80041b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	4619      	mov	r1, r3
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f005 fefd 	bl	8009fbc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	695a      	ldr	r2, [r3, #20]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80041d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4618      	mov	r0, r3
 80041d8:	f003 fdff 	bl	8007dda <USB_ReadInterrupts>
 80041dc:	4603      	mov	r3, r0
 80041de:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80041e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041e6:	d10a      	bne.n	80041fe <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f005 ff0b 	bl	800a004 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	695a      	ldr	r2, [r3, #20]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80041fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4618      	mov	r0, r3
 8004204:	f003 fde9 	bl	8007dda <USB_ReadInterrupts>
 8004208:	4603      	mov	r3, r0
 800420a:	f003 0304 	and.w	r3, r3, #4
 800420e:	2b04      	cmp	r3, #4
 8004210:	d115      	bne.n	800423e <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	f003 0304 	and.w	r3, r3, #4
 8004220:	2b00      	cmp	r3, #0
 8004222:	d002      	beq.n	800422a <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f005 fefb 	bl	800a020 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	6859      	ldr	r1, [r3, #4]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	430a      	orrs	r2, r1
 8004238:	605a      	str	r2, [r3, #4]
 800423a:	e000      	b.n	800423e <HAL_PCD_IRQHandler+0x75e>
      return;
 800423c:	bf00      	nop
    }
  }
}
 800423e:	3734      	adds	r7, #52	; 0x34
 8004240:	46bd      	mov	sp, r7
 8004242:	bd90      	pop	{r4, r7, pc}

08004244 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	460b      	mov	r3, r1
 800424e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004256:	2b01      	cmp	r3, #1
 8004258:	d101      	bne.n	800425e <HAL_PCD_SetAddress+0x1a>
 800425a:	2302      	movs	r3, #2
 800425c:	e013      	b.n	8004286 <HAL_PCD_SetAddress+0x42>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2201      	movs	r2, #1
 8004262:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	78fa      	ldrb	r2, [r7, #3]
 800426a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	78fa      	ldrb	r2, [r7, #3]
 8004274:	4611      	mov	r1, r2
 8004276:	4618      	mov	r0, r3
 8004278:	f003 fd47 	bl	8007d0a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004284:	2300      	movs	r3, #0
}
 8004286:	4618      	mov	r0, r3
 8004288:	3708      	adds	r7, #8
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b084      	sub	sp, #16
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
 8004296:	4608      	mov	r0, r1
 8004298:	4611      	mov	r1, r2
 800429a:	461a      	mov	r2, r3
 800429c:	4603      	mov	r3, r0
 800429e:	70fb      	strb	r3, [r7, #3]
 80042a0:	460b      	mov	r3, r1
 80042a2:	803b      	strh	r3, [r7, #0]
 80042a4:	4613      	mov	r3, r2
 80042a6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80042a8:	2300      	movs	r3, #0
 80042aa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80042ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	da0f      	bge.n	80042d4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042b4:	78fb      	ldrb	r3, [r7, #3]
 80042b6:	f003 020f 	and.w	r2, r3, #15
 80042ba:	4613      	mov	r3, r2
 80042bc:	00db      	lsls	r3, r3, #3
 80042be:	1a9b      	subs	r3, r3, r2
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	3338      	adds	r3, #56	; 0x38
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	4413      	add	r3, r2
 80042c8:	3304      	adds	r3, #4
 80042ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2201      	movs	r2, #1
 80042d0:	705a      	strb	r2, [r3, #1]
 80042d2:	e00f      	b.n	80042f4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042d4:	78fb      	ldrb	r3, [r7, #3]
 80042d6:	f003 020f 	and.w	r2, r3, #15
 80042da:	4613      	mov	r3, r2
 80042dc:	00db      	lsls	r3, r3, #3
 80042de:	1a9b      	subs	r3, r3, r2
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	4413      	add	r3, r2
 80042ea:	3304      	adds	r3, #4
 80042ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80042f4:	78fb      	ldrb	r3, [r7, #3]
 80042f6:	f003 030f 	and.w	r3, r3, #15
 80042fa:	b2da      	uxtb	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004300:	883a      	ldrh	r2, [r7, #0]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	78ba      	ldrb	r2, [r7, #2]
 800430a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	785b      	ldrb	r3, [r3, #1]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d004      	beq.n	800431e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	781b      	ldrb	r3, [r3, #0]
 8004318:	b29a      	uxth	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800431e:	78bb      	ldrb	r3, [r7, #2]
 8004320:	2b02      	cmp	r3, #2
 8004322:	d102      	bne.n	800432a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004330:	2b01      	cmp	r3, #1
 8004332:	d101      	bne.n	8004338 <HAL_PCD_EP_Open+0xaa>
 8004334:	2302      	movs	r3, #2
 8004336:	e00e      	b.n	8004356 <HAL_PCD_EP_Open+0xc8>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	68f9      	ldr	r1, [r7, #12]
 8004346:	4618      	mov	r0, r3
 8004348:	f002 fe7a 	bl	8007040 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004354:	7afb      	ldrb	r3, [r7, #11]
}
 8004356:	4618      	mov	r0, r3
 8004358:	3710      	adds	r7, #16
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}

0800435e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800435e:	b580      	push	{r7, lr}
 8004360:	b084      	sub	sp, #16
 8004362:	af00      	add	r7, sp, #0
 8004364:	6078      	str	r0, [r7, #4]
 8004366:	460b      	mov	r3, r1
 8004368:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800436a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800436e:	2b00      	cmp	r3, #0
 8004370:	da0f      	bge.n	8004392 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004372:	78fb      	ldrb	r3, [r7, #3]
 8004374:	f003 020f 	and.w	r2, r3, #15
 8004378:	4613      	mov	r3, r2
 800437a:	00db      	lsls	r3, r3, #3
 800437c:	1a9b      	subs	r3, r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	3338      	adds	r3, #56	; 0x38
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	4413      	add	r3, r2
 8004386:	3304      	adds	r3, #4
 8004388:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2201      	movs	r2, #1
 800438e:	705a      	strb	r2, [r3, #1]
 8004390:	e00f      	b.n	80043b2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004392:	78fb      	ldrb	r3, [r7, #3]
 8004394:	f003 020f 	and.w	r2, r3, #15
 8004398:	4613      	mov	r3, r2
 800439a:	00db      	lsls	r3, r3, #3
 800439c:	1a9b      	subs	r3, r3, r2
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	4413      	add	r3, r2
 80043a8:	3304      	adds	r3, #4
 80043aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80043b2:	78fb      	ldrb	r3, [r7, #3]
 80043b4:	f003 030f 	and.w	r3, r3, #15
 80043b8:	b2da      	uxtb	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d101      	bne.n	80043cc <HAL_PCD_EP_Close+0x6e>
 80043c8:	2302      	movs	r3, #2
 80043ca:	e00e      	b.n	80043ea <HAL_PCD_EP_Close+0x8c>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68f9      	ldr	r1, [r7, #12]
 80043da:	4618      	mov	r0, r3
 80043dc:	f002 feb8 	bl	8007150 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80043e8:	2300      	movs	r3, #0
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3710      	adds	r7, #16
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}

080043f2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80043f2:	b580      	push	{r7, lr}
 80043f4:	b086      	sub	sp, #24
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	60f8      	str	r0, [r7, #12]
 80043fa:	607a      	str	r2, [r7, #4]
 80043fc:	603b      	str	r3, [r7, #0]
 80043fe:	460b      	mov	r3, r1
 8004400:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004402:	7afb      	ldrb	r3, [r7, #11]
 8004404:	f003 020f 	and.w	r2, r3, #15
 8004408:	4613      	mov	r3, r2
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	1a9b      	subs	r3, r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004414:	68fa      	ldr	r2, [r7, #12]
 8004416:	4413      	add	r3, r2
 8004418:	3304      	adds	r3, #4
 800441a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	683a      	ldr	r2, [r7, #0]
 8004426:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	2200      	movs	r2, #0
 800442c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	2200      	movs	r2, #0
 8004432:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004434:	7afb      	ldrb	r3, [r7, #11]
 8004436:	f003 030f 	and.w	r3, r3, #15
 800443a:	b2da      	uxtb	r2, r3
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	2b01      	cmp	r3, #1
 8004446:	d102      	bne.n	800444e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800444e:	7afb      	ldrb	r3, [r7, #11]
 8004450:	f003 030f 	and.w	r3, r3, #15
 8004454:	2b00      	cmp	r3, #0
 8004456:	d109      	bne.n	800446c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6818      	ldr	r0, [r3, #0]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	691b      	ldr	r3, [r3, #16]
 8004460:	b2db      	uxtb	r3, r3
 8004462:	461a      	mov	r2, r3
 8004464:	6979      	ldr	r1, [r7, #20]
 8004466:	f003 f993 	bl	8007790 <USB_EP0StartXfer>
 800446a:	e008      	b.n	800447e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6818      	ldr	r0, [r3, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	b2db      	uxtb	r3, r3
 8004476:	461a      	mov	r2, r3
 8004478:	6979      	ldr	r1, [r7, #20]
 800447a:	f002 ff45 	bl	8007308 <USB_EPStartXfer>
  }

  return HAL_OK;
 800447e:	2300      	movs	r3, #0
}
 8004480:	4618      	mov	r0, r3
 8004482:	3718      	adds	r7, #24
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}

08004488 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	460b      	mov	r3, r1
 8004492:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004494:	78fb      	ldrb	r3, [r7, #3]
 8004496:	f003 020f 	and.w	r2, r3, #15
 800449a:	6879      	ldr	r1, [r7, #4]
 800449c:	4613      	mov	r3, r2
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	1a9b      	subs	r3, r3, r2
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	440b      	add	r3, r1
 80044a6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80044aa:	681b      	ldr	r3, [r3, #0]
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b086      	sub	sp, #24
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	607a      	str	r2, [r7, #4]
 80044c2:	603b      	str	r3, [r7, #0]
 80044c4:	460b      	mov	r3, r1
 80044c6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044c8:	7afb      	ldrb	r3, [r7, #11]
 80044ca:	f003 020f 	and.w	r2, r3, #15
 80044ce:	4613      	mov	r3, r2
 80044d0:	00db      	lsls	r3, r3, #3
 80044d2:	1a9b      	subs	r3, r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	3338      	adds	r3, #56	; 0x38
 80044d8:	68fa      	ldr	r2, [r7, #12]
 80044da:	4413      	add	r3, r2
 80044dc:	3304      	adds	r3, #4
 80044de:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	683a      	ldr	r2, [r7, #0]
 80044ea:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	2200      	movs	r2, #0
 80044f0:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	2201      	movs	r2, #1
 80044f6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044f8:	7afb      	ldrb	r3, [r7, #11]
 80044fa:	f003 030f 	and.w	r3, r3, #15
 80044fe:	b2da      	uxtb	r2, r3
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	691b      	ldr	r3, [r3, #16]
 8004508:	2b01      	cmp	r3, #1
 800450a:	d102      	bne.n	8004512 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004512:	7afb      	ldrb	r3, [r7, #11]
 8004514:	f003 030f 	and.w	r3, r3, #15
 8004518:	2b00      	cmp	r3, #0
 800451a:	d109      	bne.n	8004530 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6818      	ldr	r0, [r3, #0]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	691b      	ldr	r3, [r3, #16]
 8004524:	b2db      	uxtb	r3, r3
 8004526:	461a      	mov	r2, r3
 8004528:	6979      	ldr	r1, [r7, #20]
 800452a:	f003 f931 	bl	8007790 <USB_EP0StartXfer>
 800452e:	e008      	b.n	8004542 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6818      	ldr	r0, [r3, #0]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	691b      	ldr	r3, [r3, #16]
 8004538:	b2db      	uxtb	r3, r3
 800453a:	461a      	mov	r2, r3
 800453c:	6979      	ldr	r1, [r7, #20]
 800453e:	f002 fee3 	bl	8007308 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004542:	2300      	movs	r3, #0
}
 8004544:	4618      	mov	r0, r3
 8004546:	3718      	adds	r7, #24
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	460b      	mov	r3, r1
 8004556:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004558:	78fb      	ldrb	r3, [r7, #3]
 800455a:	f003 020f 	and.w	r2, r3, #15
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	429a      	cmp	r2, r3
 8004564:	d901      	bls.n	800456a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e050      	b.n	800460c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800456a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800456e:	2b00      	cmp	r3, #0
 8004570:	da0f      	bge.n	8004592 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004572:	78fb      	ldrb	r3, [r7, #3]
 8004574:	f003 020f 	and.w	r2, r3, #15
 8004578:	4613      	mov	r3, r2
 800457a:	00db      	lsls	r3, r3, #3
 800457c:	1a9b      	subs	r3, r3, r2
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	3338      	adds	r3, #56	; 0x38
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	4413      	add	r3, r2
 8004586:	3304      	adds	r3, #4
 8004588:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2201      	movs	r2, #1
 800458e:	705a      	strb	r2, [r3, #1]
 8004590:	e00d      	b.n	80045ae <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004592:	78fa      	ldrb	r2, [r7, #3]
 8004594:	4613      	mov	r3, r2
 8004596:	00db      	lsls	r3, r3, #3
 8004598:	1a9b      	subs	r3, r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	4413      	add	r3, r2
 80045a4:	3304      	adds	r3, #4
 80045a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2201      	movs	r2, #1
 80045b2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80045b4:	78fb      	ldrb	r3, [r7, #3]
 80045b6:	f003 030f 	and.w	r3, r3, #15
 80045ba:	b2da      	uxtb	r2, r3
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d101      	bne.n	80045ce <HAL_PCD_EP_SetStall+0x82>
 80045ca:	2302      	movs	r3, #2
 80045cc:	e01e      	b.n	800460c <HAL_PCD_EP_SetStall+0xc0>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68f9      	ldr	r1, [r7, #12]
 80045dc:	4618      	mov	r0, r3
 80045de:	f003 fac0 	bl	8007b62 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80045e2:	78fb      	ldrb	r3, [r7, #3]
 80045e4:	f003 030f 	and.w	r3, r3, #15
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d10a      	bne.n	8004602 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6818      	ldr	r0, [r3, #0]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	691b      	ldr	r3, [r3, #16]
 80045f4:	b2d9      	uxtb	r1, r3
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80045fc:	461a      	mov	r2, r3
 80045fe:	f003 fcb1 	bl	8007f64 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800460a:	2300      	movs	r3, #0
}
 800460c:	4618      	mov	r0, r3
 800460e:	3710      	adds	r7, #16
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	460b      	mov	r3, r1
 800461e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004620:	78fb      	ldrb	r3, [r7, #3]
 8004622:	f003 020f 	and.w	r2, r3, #15
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	429a      	cmp	r2, r3
 800462c:	d901      	bls.n	8004632 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e042      	b.n	80046b8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004632:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004636:	2b00      	cmp	r3, #0
 8004638:	da0f      	bge.n	800465a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800463a:	78fb      	ldrb	r3, [r7, #3]
 800463c:	f003 020f 	and.w	r2, r3, #15
 8004640:	4613      	mov	r3, r2
 8004642:	00db      	lsls	r3, r3, #3
 8004644:	1a9b      	subs	r3, r3, r2
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	3338      	adds	r3, #56	; 0x38
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	4413      	add	r3, r2
 800464e:	3304      	adds	r3, #4
 8004650:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2201      	movs	r2, #1
 8004656:	705a      	strb	r2, [r3, #1]
 8004658:	e00f      	b.n	800467a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800465a:	78fb      	ldrb	r3, [r7, #3]
 800465c:	f003 020f 	and.w	r2, r3, #15
 8004660:	4613      	mov	r3, r2
 8004662:	00db      	lsls	r3, r3, #3
 8004664:	1a9b      	subs	r3, r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	4413      	add	r3, r2
 8004670:	3304      	adds	r3, #4
 8004672:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2200      	movs	r2, #0
 8004678:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004680:	78fb      	ldrb	r3, [r7, #3]
 8004682:	f003 030f 	and.w	r3, r3, #15
 8004686:	b2da      	uxtb	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004692:	2b01      	cmp	r3, #1
 8004694:	d101      	bne.n	800469a <HAL_PCD_EP_ClrStall+0x86>
 8004696:	2302      	movs	r3, #2
 8004698:	e00e      	b.n	80046b8 <HAL_PCD_EP_ClrStall+0xa4>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2201      	movs	r2, #1
 800469e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68f9      	ldr	r1, [r7, #12]
 80046a8:	4618      	mov	r0, r3
 80046aa:	f003 fac8 	bl	8007c3e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80046b6:	2300      	movs	r3, #0
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3710      	adds	r7, #16
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}

080046c0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b08a      	sub	sp, #40	; 0x28
 80046c4:	af02      	add	r7, sp, #8
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	4613      	mov	r3, r2
 80046d8:	00db      	lsls	r3, r3, #3
 80046da:	1a9b      	subs	r3, r3, r2
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	3338      	adds	r3, #56	; 0x38
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	4413      	add	r3, r2
 80046e4:	3304      	adds	r3, #4
 80046e6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	699a      	ldr	r2, [r3, #24]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	695b      	ldr	r3, [r3, #20]
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d901      	bls.n	80046f8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e06c      	b.n	80047d2 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	695a      	ldr	r2, [r3, #20]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	699b      	ldr	r3, [r3, #24]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	69fa      	ldr	r2, [r7, #28]
 800470a:	429a      	cmp	r2, r3
 800470c:	d902      	bls.n	8004714 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	3303      	adds	r3, #3
 8004718:	089b      	lsrs	r3, r3, #2
 800471a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800471c:	e02b      	b.n	8004776 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	695a      	ldr	r2, [r3, #20]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	699b      	ldr	r3, [r3, #24]
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	69fa      	ldr	r2, [r7, #28]
 8004730:	429a      	cmp	r2, r3
 8004732:	d902      	bls.n	800473a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	3303      	adds	r3, #3
 800473e:	089b      	lsrs	r3, r3, #2
 8004740:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	68d9      	ldr	r1, [r3, #12]
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	b2da      	uxtb	r2, r3
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004752:	b2db      	uxtb	r3, r3
 8004754:	9300      	str	r3, [sp, #0]
 8004756:	4603      	mov	r3, r0
 8004758:	6978      	ldr	r0, [r7, #20]
 800475a:	f003 f96c 	bl	8007a36 <USB_WritePacket>

    ep->xfer_buff  += len;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	68da      	ldr	r2, [r3, #12]
 8004762:	69fb      	ldr	r3, [r7, #28]
 8004764:	441a      	add	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	699a      	ldr	r2, [r3, #24]
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	441a      	add	r2, r3
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	015a      	lsls	r2, r3, #5
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	4413      	add	r3, r2
 800477e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	b29b      	uxth	r3, r3
 8004786:	69ba      	ldr	r2, [r7, #24]
 8004788:	429a      	cmp	r2, r3
 800478a:	d809      	bhi.n	80047a0 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	699a      	ldr	r2, [r3, #24]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004794:	429a      	cmp	r2, r3
 8004796:	d203      	bcs.n	80047a0 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	695b      	ldr	r3, [r3, #20]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d1be      	bne.n	800471e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	695a      	ldr	r2, [r3, #20]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	699b      	ldr	r3, [r3, #24]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d811      	bhi.n	80047d0 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	f003 030f 	and.w	r3, r3, #15
 80047b2:	2201      	movs	r2, #1
 80047b4:	fa02 f303 	lsl.w	r3, r2, r3
 80047b8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	43db      	mvns	r3, r3
 80047c6:	6939      	ldr	r1, [r7, #16]
 80047c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80047cc:	4013      	ands	r3, r2
 80047ce:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3720      	adds	r7, #32
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
	...

080047dc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b086      	sub	sp, #24
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	333c      	adds	r3, #60	; 0x3c
 80047f4:	3304      	adds	r3, #4
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	015a      	lsls	r2, r3, #5
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	4413      	add	r3, r2
 8004802:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	691b      	ldr	r3, [r3, #16]
 800480e:	2b01      	cmp	r3, #1
 8004810:	f040 80a0 	bne.w	8004954 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	f003 0308 	and.w	r3, r3, #8
 800481a:	2b00      	cmp	r3, #0
 800481c:	d015      	beq.n	800484a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	4a72      	ldr	r2, [pc, #456]	; (80049ec <PCD_EP_OutXfrComplete_int+0x210>)
 8004822:	4293      	cmp	r3, r2
 8004824:	f240 80dd 	bls.w	80049e2 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800482e:	2b00      	cmp	r3, #0
 8004830:	f000 80d7 	beq.w	80049e2 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	015a      	lsls	r2, r3, #5
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	4413      	add	r3, r2
 800483c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004840:	461a      	mov	r2, r3
 8004842:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004846:	6093      	str	r3, [r2, #8]
 8004848:	e0cb      	b.n	80049e2 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	f003 0320 	and.w	r3, r3, #32
 8004850:	2b00      	cmp	r3, #0
 8004852:	d009      	beq.n	8004868 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	015a      	lsls	r2, r3, #5
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	4413      	add	r3, r2
 800485c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004860:	461a      	mov	r2, r3
 8004862:	2320      	movs	r3, #32
 8004864:	6093      	str	r3, [r2, #8]
 8004866:	e0bc      	b.n	80049e2 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800486e:	2b00      	cmp	r3, #0
 8004870:	f040 80b7 	bne.w	80049e2 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	4a5d      	ldr	r2, [pc, #372]	; (80049ec <PCD_EP_OutXfrComplete_int+0x210>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d90f      	bls.n	800489c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00a      	beq.n	800489c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	015a      	lsls	r2, r3, #5
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	4413      	add	r3, r2
 800488e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004892:	461a      	mov	r2, r3
 8004894:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004898:	6093      	str	r3, [r2, #8]
 800489a:	e0a2      	b.n	80049e2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800489c:	6879      	ldr	r1, [r7, #4]
 800489e:	683a      	ldr	r2, [r7, #0]
 80048a0:	4613      	mov	r3, r2
 80048a2:	00db      	lsls	r3, r3, #3
 80048a4:	1a9b      	subs	r3, r3, r2
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	440b      	add	r3, r1
 80048aa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80048ae:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	0159      	lsls	r1, r3, #5
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	440b      	add	r3, r1
 80048b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80048c2:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	683a      	ldr	r2, [r7, #0]
 80048c8:	4613      	mov	r3, r2
 80048ca:	00db      	lsls	r3, r3, #3
 80048cc:	1a9b      	subs	r3, r3, r2
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	4403      	add	r3, r0
 80048d2:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80048d6:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80048d8:	6879      	ldr	r1, [r7, #4]
 80048da:	683a      	ldr	r2, [r7, #0]
 80048dc:	4613      	mov	r3, r2
 80048de:	00db      	lsls	r3, r3, #3
 80048e0:	1a9b      	subs	r3, r3, r2
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	440b      	add	r3, r1
 80048e6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80048ea:	6819      	ldr	r1, [r3, #0]
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	683a      	ldr	r2, [r7, #0]
 80048f0:	4613      	mov	r3, r2
 80048f2:	00db      	lsls	r3, r3, #3
 80048f4:	1a9b      	subs	r3, r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	4403      	add	r3, r0
 80048fa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4419      	add	r1, r3
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	683a      	ldr	r2, [r7, #0]
 8004906:	4613      	mov	r3, r2
 8004908:	00db      	lsls	r3, r3, #3
 800490a:	1a9b      	subs	r3, r3, r2
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	4403      	add	r3, r0
 8004910:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004914:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d114      	bne.n	8004946 <PCD_EP_OutXfrComplete_int+0x16a>
 800491c:	6879      	ldr	r1, [r7, #4]
 800491e:	683a      	ldr	r2, [r7, #0]
 8004920:	4613      	mov	r3, r2
 8004922:	00db      	lsls	r3, r3, #3
 8004924:	1a9b      	subs	r3, r3, r2
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	440b      	add	r3, r1
 800492a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d108      	bne.n	8004946 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6818      	ldr	r0, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800493e:	461a      	mov	r2, r3
 8004940:	2101      	movs	r1, #1
 8004942:	f003 fb0f 	bl	8007f64 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	b2db      	uxtb	r3, r3
 800494a:	4619      	mov	r1, r3
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f005 fa95 	bl	8009e7c <HAL_PCD_DataOutStageCallback>
 8004952:	e046      	b.n	80049e2 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	4a26      	ldr	r2, [pc, #152]	; (80049f0 <PCD_EP_OutXfrComplete_int+0x214>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d124      	bne.n	80049a6 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00a      	beq.n	800497c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	015a      	lsls	r2, r3, #5
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	4413      	add	r3, r2
 800496e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004972:	461a      	mov	r2, r3
 8004974:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004978:	6093      	str	r3, [r2, #8]
 800497a:	e032      	b.n	80049e2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	f003 0320 	and.w	r3, r3, #32
 8004982:	2b00      	cmp	r3, #0
 8004984:	d008      	beq.n	8004998 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	015a      	lsls	r2, r3, #5
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	4413      	add	r3, r2
 800498e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004992:	461a      	mov	r2, r3
 8004994:	2320      	movs	r3, #32
 8004996:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	b2db      	uxtb	r3, r3
 800499c:	4619      	mov	r1, r3
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f005 fa6c 	bl	8009e7c <HAL_PCD_DataOutStageCallback>
 80049a4:	e01d      	b.n	80049e2 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d114      	bne.n	80049d6 <PCD_EP_OutXfrComplete_int+0x1fa>
 80049ac:	6879      	ldr	r1, [r7, #4]
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	4613      	mov	r3, r2
 80049b2:	00db      	lsls	r3, r3, #3
 80049b4:	1a9b      	subs	r3, r3, r2
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	440b      	add	r3, r1
 80049ba:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d108      	bne.n	80049d6 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6818      	ldr	r0, [r3, #0]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80049ce:	461a      	mov	r2, r3
 80049d0:	2100      	movs	r1, #0
 80049d2:	f003 fac7 	bl	8007f64 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	4619      	mov	r1, r3
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f005 fa4d 	bl	8009e7c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80049e2:	2300      	movs	r3, #0
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3718      	adds	r7, #24
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	4f54300a 	.word	0x4f54300a
 80049f0:	4f54310a 	.word	0x4f54310a

080049f4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	333c      	adds	r3, #60	; 0x3c
 8004a0c:	3304      	adds	r3, #4
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	015a      	lsls	r2, r3, #5
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	4413      	add	r3, r2
 8004a1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	4a15      	ldr	r2, [pc, #84]	; (8004a7c <PCD_EP_OutSetupPacket_int+0x88>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d90e      	bls.n	8004a48 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d009      	beq.n	8004a48 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	015a      	lsls	r2, r3, #5
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a40:	461a      	mov	r2, r3
 8004a42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a46:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f005 fa05 	bl	8009e58 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	4a0a      	ldr	r2, [pc, #40]	; (8004a7c <PCD_EP_OutSetupPacket_int+0x88>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d90c      	bls.n	8004a70 <PCD_EP_OutSetupPacket_int+0x7c>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d108      	bne.n	8004a70 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6818      	ldr	r0, [r3, #0]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004a68:	461a      	mov	r2, r3
 8004a6a:	2101      	movs	r1, #1
 8004a6c:	f003 fa7a 	bl	8007f64 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3718      	adds	r7, #24
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	4f54300a 	.word	0x4f54300a

08004a80 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	460b      	mov	r3, r1
 8004a8a:	70fb      	strb	r3, [r7, #3]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a96:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004a98:	78fb      	ldrb	r3, [r7, #3]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d107      	bne.n	8004aae <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004a9e:	883b      	ldrh	r3, [r7, #0]
 8004aa0:	0419      	lsls	r1, r3, #16
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	629a      	str	r2, [r3, #40]	; 0x28
 8004aac:	e028      	b.n	8004b00 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ab4:	0c1b      	lsrs	r3, r3, #16
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	4413      	add	r3, r2
 8004aba:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004abc:	2300      	movs	r3, #0
 8004abe:	73fb      	strb	r3, [r7, #15]
 8004ac0:	e00d      	b.n	8004ade <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	7bfb      	ldrb	r3, [r7, #15]
 8004ac8:	3340      	adds	r3, #64	; 0x40
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	4413      	add	r3, r2
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	0c1b      	lsrs	r3, r3, #16
 8004ad2:	68ba      	ldr	r2, [r7, #8]
 8004ad4:	4413      	add	r3, r2
 8004ad6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ad8:	7bfb      	ldrb	r3, [r7, #15]
 8004ada:	3301      	adds	r3, #1
 8004adc:	73fb      	strb	r3, [r7, #15]
 8004ade:	7bfa      	ldrb	r2, [r7, #15]
 8004ae0:	78fb      	ldrb	r3, [r7, #3]
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d3ec      	bcc.n	8004ac2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004ae8:	883b      	ldrh	r3, [r7, #0]
 8004aea:	0418      	lsls	r0, r3, #16
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6819      	ldr	r1, [r3, #0]
 8004af0:	78fb      	ldrb	r3, [r7, #3]
 8004af2:	3b01      	subs	r3, #1
 8004af4:	68ba      	ldr	r2, [r7, #8]
 8004af6:	4302      	orrs	r2, r0
 8004af8:	3340      	adds	r3, #64	; 0x40
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	440b      	add	r3, r1
 8004afe:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr

08004b0e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004b0e:	b480      	push	{r7}
 8004b10:	b083      	sub	sp, #12
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	6078      	str	r0, [r7, #4]
 8004b16:	460b      	mov	r3, r1
 8004b18:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	887a      	ldrh	r2, [r7, #2]
 8004b20:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	460b      	mov	r3, r1
 8004b3a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004b3c:	bf00      	nop
 8004b3e:	370c      	adds	r7, #12
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr

08004b48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b086      	sub	sp, #24
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d101      	bne.n	8004b5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e264      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d075      	beq.n	8004c52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b66:	4ba3      	ldr	r3, [pc, #652]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f003 030c 	and.w	r3, r3, #12
 8004b6e:	2b04      	cmp	r3, #4
 8004b70:	d00c      	beq.n	8004b8c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b72:	4ba0      	ldr	r3, [pc, #640]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b7a:	2b08      	cmp	r3, #8
 8004b7c:	d112      	bne.n	8004ba4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b7e:	4b9d      	ldr	r3, [pc, #628]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b8a:	d10b      	bne.n	8004ba4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b8c:	4b99      	ldr	r3, [pc, #612]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d05b      	beq.n	8004c50 <HAL_RCC_OscConfig+0x108>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d157      	bne.n	8004c50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e23f      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bac:	d106      	bne.n	8004bbc <HAL_RCC_OscConfig+0x74>
 8004bae:	4b91      	ldr	r3, [pc, #580]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a90      	ldr	r2, [pc, #576]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bb8:	6013      	str	r3, [r2, #0]
 8004bba:	e01d      	b.n	8004bf8 <HAL_RCC_OscConfig+0xb0>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004bc4:	d10c      	bne.n	8004be0 <HAL_RCC_OscConfig+0x98>
 8004bc6:	4b8b      	ldr	r3, [pc, #556]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a8a      	ldr	r2, [pc, #552]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004bcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004bd0:	6013      	str	r3, [r2, #0]
 8004bd2:	4b88      	ldr	r3, [pc, #544]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a87      	ldr	r2, [pc, #540]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004bd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bdc:	6013      	str	r3, [r2, #0]
 8004bde:	e00b      	b.n	8004bf8 <HAL_RCC_OscConfig+0xb0>
 8004be0:	4b84      	ldr	r3, [pc, #528]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a83      	ldr	r2, [pc, #524]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004be6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bea:	6013      	str	r3, [r2, #0]
 8004bec:	4b81      	ldr	r3, [pc, #516]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a80      	ldr	r2, [pc, #512]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004bf2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bf6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d013      	beq.n	8004c28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c00:	f7fd fd30 	bl	8002664 <HAL_GetTick>
 8004c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c06:	e008      	b.n	8004c1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c08:	f7fd fd2c 	bl	8002664 <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	2b64      	cmp	r3, #100	; 0x64
 8004c14:	d901      	bls.n	8004c1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c16:	2303      	movs	r3, #3
 8004c18:	e204      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c1a:	4b76      	ldr	r3, [pc, #472]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d0f0      	beq.n	8004c08 <HAL_RCC_OscConfig+0xc0>
 8004c26:	e014      	b.n	8004c52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c28:	f7fd fd1c 	bl	8002664 <HAL_GetTick>
 8004c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c2e:	e008      	b.n	8004c42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c30:	f7fd fd18 	bl	8002664 <HAL_GetTick>
 8004c34:	4602      	mov	r2, r0
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	2b64      	cmp	r3, #100	; 0x64
 8004c3c:	d901      	bls.n	8004c42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e1f0      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c42:	4b6c      	ldr	r3, [pc, #432]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d1f0      	bne.n	8004c30 <HAL_RCC_OscConfig+0xe8>
 8004c4e:	e000      	b.n	8004c52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 0302 	and.w	r3, r3, #2
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d063      	beq.n	8004d26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c5e:	4b65      	ldr	r3, [pc, #404]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	f003 030c 	and.w	r3, r3, #12
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d00b      	beq.n	8004c82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c6a:	4b62      	ldr	r3, [pc, #392]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c72:	2b08      	cmp	r3, #8
 8004c74:	d11c      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c76:	4b5f      	ldr	r3, [pc, #380]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d116      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c82:	4b5c      	ldr	r3, [pc, #368]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0302 	and.w	r3, r3, #2
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d005      	beq.n	8004c9a <HAL_RCC_OscConfig+0x152>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d001      	beq.n	8004c9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e1c4      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c9a:	4b56      	ldr	r3, [pc, #344]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	00db      	lsls	r3, r3, #3
 8004ca8:	4952      	ldr	r1, [pc, #328]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004caa:	4313      	orrs	r3, r2
 8004cac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cae:	e03a      	b.n	8004d26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d020      	beq.n	8004cfa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cb8:	4b4f      	ldr	r3, [pc, #316]	; (8004df8 <HAL_RCC_OscConfig+0x2b0>)
 8004cba:	2201      	movs	r2, #1
 8004cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cbe:	f7fd fcd1 	bl	8002664 <HAL_GetTick>
 8004cc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cc4:	e008      	b.n	8004cd8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004cc6:	f7fd fccd 	bl	8002664 <HAL_GetTick>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	2b02      	cmp	r3, #2
 8004cd2:	d901      	bls.n	8004cd8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e1a5      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cd8:	4b46      	ldr	r3, [pc, #280]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 0302 	and.w	r3, r3, #2
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d0f0      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ce4:	4b43      	ldr	r3, [pc, #268]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	00db      	lsls	r3, r3, #3
 8004cf2:	4940      	ldr	r1, [pc, #256]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	600b      	str	r3, [r1, #0]
 8004cf8:	e015      	b.n	8004d26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cfa:	4b3f      	ldr	r3, [pc, #252]	; (8004df8 <HAL_RCC_OscConfig+0x2b0>)
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d00:	f7fd fcb0 	bl	8002664 <HAL_GetTick>
 8004d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d06:	e008      	b.n	8004d1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d08:	f7fd fcac 	bl	8002664 <HAL_GetTick>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d901      	bls.n	8004d1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004d16:	2303      	movs	r3, #3
 8004d18:	e184      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d1a:	4b36      	ldr	r3, [pc, #216]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 0302 	and.w	r3, r3, #2
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d1f0      	bne.n	8004d08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0308 	and.w	r3, r3, #8
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d030      	beq.n	8004d94 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	695b      	ldr	r3, [r3, #20]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d016      	beq.n	8004d68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d3a:	4b30      	ldr	r3, [pc, #192]	; (8004dfc <HAL_RCC_OscConfig+0x2b4>)
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d40:	f7fd fc90 	bl	8002664 <HAL_GetTick>
 8004d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d46:	e008      	b.n	8004d5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d48:	f7fd fc8c 	bl	8002664 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d901      	bls.n	8004d5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	e164      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d5a:	4b26      	ldr	r3, [pc, #152]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004d5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d5e:	f003 0302 	and.w	r3, r3, #2
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d0f0      	beq.n	8004d48 <HAL_RCC_OscConfig+0x200>
 8004d66:	e015      	b.n	8004d94 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d68:	4b24      	ldr	r3, [pc, #144]	; (8004dfc <HAL_RCC_OscConfig+0x2b4>)
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d6e:	f7fd fc79 	bl	8002664 <HAL_GetTick>
 8004d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d74:	e008      	b.n	8004d88 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d76:	f7fd fc75 	bl	8002664 <HAL_GetTick>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d901      	bls.n	8004d88 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e14d      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d88:	4b1a      	ldr	r3, [pc, #104]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004d8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d8c:	f003 0302 	and.w	r3, r3, #2
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d1f0      	bne.n	8004d76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 0304 	and.w	r3, r3, #4
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	f000 80a0 	beq.w	8004ee2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004da2:	2300      	movs	r3, #0
 8004da4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004da6:	4b13      	ldr	r3, [pc, #76]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d10f      	bne.n	8004dd2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004db2:	2300      	movs	r3, #0
 8004db4:	60bb      	str	r3, [r7, #8]
 8004db6:	4b0f      	ldr	r3, [pc, #60]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dba:	4a0e      	ldr	r2, [pc, #56]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004dbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004dc0:	6413      	str	r3, [r2, #64]	; 0x40
 8004dc2:	4b0c      	ldr	r3, [pc, #48]	; (8004df4 <HAL_RCC_OscConfig+0x2ac>)
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dca:	60bb      	str	r3, [r7, #8]
 8004dcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dd2:	4b0b      	ldr	r3, [pc, #44]	; (8004e00 <HAL_RCC_OscConfig+0x2b8>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d121      	bne.n	8004e22 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004dde:	4b08      	ldr	r3, [pc, #32]	; (8004e00 <HAL_RCC_OscConfig+0x2b8>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a07      	ldr	r2, [pc, #28]	; (8004e00 <HAL_RCC_OscConfig+0x2b8>)
 8004de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004de8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004dea:	f7fd fc3b 	bl	8002664 <HAL_GetTick>
 8004dee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004df0:	e011      	b.n	8004e16 <HAL_RCC_OscConfig+0x2ce>
 8004df2:	bf00      	nop
 8004df4:	40023800 	.word	0x40023800
 8004df8:	42470000 	.word	0x42470000
 8004dfc:	42470e80 	.word	0x42470e80
 8004e00:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e04:	f7fd fc2e 	bl	8002664 <HAL_GetTick>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	d901      	bls.n	8004e16 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e106      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e16:	4b85      	ldr	r3, [pc, #532]	; (800502c <HAL_RCC_OscConfig+0x4e4>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d0f0      	beq.n	8004e04 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d106      	bne.n	8004e38 <HAL_RCC_OscConfig+0x2f0>
 8004e2a:	4b81      	ldr	r3, [pc, #516]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e2e:	4a80      	ldr	r2, [pc, #512]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004e30:	f043 0301 	orr.w	r3, r3, #1
 8004e34:	6713      	str	r3, [r2, #112]	; 0x70
 8004e36:	e01c      	b.n	8004e72 <HAL_RCC_OscConfig+0x32a>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	2b05      	cmp	r3, #5
 8004e3e:	d10c      	bne.n	8004e5a <HAL_RCC_OscConfig+0x312>
 8004e40:	4b7b      	ldr	r3, [pc, #492]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e44:	4a7a      	ldr	r2, [pc, #488]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004e46:	f043 0304 	orr.w	r3, r3, #4
 8004e4a:	6713      	str	r3, [r2, #112]	; 0x70
 8004e4c:	4b78      	ldr	r3, [pc, #480]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e50:	4a77      	ldr	r2, [pc, #476]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004e52:	f043 0301 	orr.w	r3, r3, #1
 8004e56:	6713      	str	r3, [r2, #112]	; 0x70
 8004e58:	e00b      	b.n	8004e72 <HAL_RCC_OscConfig+0x32a>
 8004e5a:	4b75      	ldr	r3, [pc, #468]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004e5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e5e:	4a74      	ldr	r2, [pc, #464]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004e60:	f023 0301 	bic.w	r3, r3, #1
 8004e64:	6713      	str	r3, [r2, #112]	; 0x70
 8004e66:	4b72      	ldr	r3, [pc, #456]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e6a:	4a71      	ldr	r2, [pc, #452]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004e6c:	f023 0304 	bic.w	r3, r3, #4
 8004e70:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d015      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e7a:	f7fd fbf3 	bl	8002664 <HAL_GetTick>
 8004e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e80:	e00a      	b.n	8004e98 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e82:	f7fd fbef 	bl	8002664 <HAL_GetTick>
 8004e86:	4602      	mov	r2, r0
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d901      	bls.n	8004e98 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e0c5      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e98:	4b65      	ldr	r3, [pc, #404]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e9c:	f003 0302 	and.w	r3, r3, #2
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d0ee      	beq.n	8004e82 <HAL_RCC_OscConfig+0x33a>
 8004ea4:	e014      	b.n	8004ed0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ea6:	f7fd fbdd 	bl	8002664 <HAL_GetTick>
 8004eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004eac:	e00a      	b.n	8004ec4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004eae:	f7fd fbd9 	bl	8002664 <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d901      	bls.n	8004ec4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	e0af      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ec4:	4b5a      	ldr	r3, [pc, #360]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004ec6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d1ee      	bne.n	8004eae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ed0:	7dfb      	ldrb	r3, [r7, #23]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d105      	bne.n	8004ee2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ed6:	4b56      	ldr	r3, [pc, #344]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eda:	4a55      	ldr	r2, [pc, #340]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004edc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ee0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	699b      	ldr	r3, [r3, #24]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	f000 809b 	beq.w	8005022 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004eec:	4b50      	ldr	r3, [pc, #320]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f003 030c 	and.w	r3, r3, #12
 8004ef4:	2b08      	cmp	r3, #8
 8004ef6:	d05c      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	699b      	ldr	r3, [r3, #24]
 8004efc:	2b02      	cmp	r3, #2
 8004efe:	d141      	bne.n	8004f84 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f00:	4b4c      	ldr	r3, [pc, #304]	; (8005034 <HAL_RCC_OscConfig+0x4ec>)
 8004f02:	2200      	movs	r2, #0
 8004f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f06:	f7fd fbad 	bl	8002664 <HAL_GetTick>
 8004f0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f0c:	e008      	b.n	8004f20 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f0e:	f7fd fba9 	bl	8002664 <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	2b02      	cmp	r3, #2
 8004f1a:	d901      	bls.n	8004f20 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e081      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f20:	4b43      	ldr	r3, [pc, #268]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1f0      	bne.n	8004f0e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	69da      	ldr	r2, [r3, #28]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a1b      	ldr	r3, [r3, #32]
 8004f34:	431a      	orrs	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3a:	019b      	lsls	r3, r3, #6
 8004f3c:	431a      	orrs	r2, r3
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f42:	085b      	lsrs	r3, r3, #1
 8004f44:	3b01      	subs	r3, #1
 8004f46:	041b      	lsls	r3, r3, #16
 8004f48:	431a      	orrs	r2, r3
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f4e:	061b      	lsls	r3, r3, #24
 8004f50:	4937      	ldr	r1, [pc, #220]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f56:	4b37      	ldr	r3, [pc, #220]	; (8005034 <HAL_RCC_OscConfig+0x4ec>)
 8004f58:	2201      	movs	r2, #1
 8004f5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f5c:	f7fd fb82 	bl	8002664 <HAL_GetTick>
 8004f60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f62:	e008      	b.n	8004f76 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f64:	f7fd fb7e 	bl	8002664 <HAL_GetTick>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	2b02      	cmp	r3, #2
 8004f70:	d901      	bls.n	8004f76 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004f72:	2303      	movs	r3, #3
 8004f74:	e056      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f76:	4b2e      	ldr	r3, [pc, #184]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d0f0      	beq.n	8004f64 <HAL_RCC_OscConfig+0x41c>
 8004f82:	e04e      	b.n	8005022 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f84:	4b2b      	ldr	r3, [pc, #172]	; (8005034 <HAL_RCC_OscConfig+0x4ec>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f8a:	f7fd fb6b 	bl	8002664 <HAL_GetTick>
 8004f8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f90:	e008      	b.n	8004fa4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f92:	f7fd fb67 	bl	8002664 <HAL_GetTick>
 8004f96:	4602      	mov	r2, r0
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d901      	bls.n	8004fa4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e03f      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fa4:	4b22      	ldr	r3, [pc, #136]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d1f0      	bne.n	8004f92 <HAL_RCC_OscConfig+0x44a>
 8004fb0:	e037      	b.n	8005022 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d101      	bne.n	8004fbe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e032      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004fbe:	4b1c      	ldr	r3, [pc, #112]	; (8005030 <HAL_RCC_OscConfig+0x4e8>)
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d028      	beq.n	800501e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d121      	bne.n	800501e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d11a      	bne.n	800501e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fe8:	68fa      	ldr	r2, [r7, #12]
 8004fea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004fee:	4013      	ands	r3, r2
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ff4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d111      	bne.n	800501e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005004:	085b      	lsrs	r3, r3, #1
 8005006:	3b01      	subs	r3, #1
 8005008:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800500a:	429a      	cmp	r2, r3
 800500c:	d107      	bne.n	800501e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005018:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800501a:	429a      	cmp	r2, r3
 800501c:	d001      	beq.n	8005022 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e000      	b.n	8005024 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005022:	2300      	movs	r3, #0
}
 8005024:	4618      	mov	r0, r3
 8005026:	3718      	adds	r7, #24
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}
 800502c:	40007000 	.word	0x40007000
 8005030:	40023800 	.word	0x40023800
 8005034:	42470060 	.word	0x42470060

08005038 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d101      	bne.n	800504c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e0cc      	b.n	80051e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800504c:	4b68      	ldr	r3, [pc, #416]	; (80051f0 <HAL_RCC_ClockConfig+0x1b8>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0307 	and.w	r3, r3, #7
 8005054:	683a      	ldr	r2, [r7, #0]
 8005056:	429a      	cmp	r2, r3
 8005058:	d90c      	bls.n	8005074 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800505a:	4b65      	ldr	r3, [pc, #404]	; (80051f0 <HAL_RCC_ClockConfig+0x1b8>)
 800505c:	683a      	ldr	r2, [r7, #0]
 800505e:	b2d2      	uxtb	r2, r2
 8005060:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005062:	4b63      	ldr	r3, [pc, #396]	; (80051f0 <HAL_RCC_ClockConfig+0x1b8>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0307 	and.w	r3, r3, #7
 800506a:	683a      	ldr	r2, [r7, #0]
 800506c:	429a      	cmp	r2, r3
 800506e:	d001      	beq.n	8005074 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e0b8      	b.n	80051e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 0302 	and.w	r3, r3, #2
 800507c:	2b00      	cmp	r3, #0
 800507e:	d020      	beq.n	80050c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 0304 	and.w	r3, r3, #4
 8005088:	2b00      	cmp	r3, #0
 800508a:	d005      	beq.n	8005098 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800508c:	4b59      	ldr	r3, [pc, #356]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	4a58      	ldr	r2, [pc, #352]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 8005092:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005096:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0308 	and.w	r3, r3, #8
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d005      	beq.n	80050b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050a4:	4b53      	ldr	r3, [pc, #332]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	4a52      	ldr	r2, [pc, #328]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80050aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80050ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050b0:	4b50      	ldr	r3, [pc, #320]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	494d      	ldr	r1, [pc, #308]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80050be:	4313      	orrs	r3, r2
 80050c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 0301 	and.w	r3, r3, #1
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d044      	beq.n	8005158 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d107      	bne.n	80050e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050d6:	4b47      	ldr	r3, [pc, #284]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d119      	bne.n	8005116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e07f      	b.n	80051e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d003      	beq.n	80050f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80050f2:	2b03      	cmp	r3, #3
 80050f4:	d107      	bne.n	8005106 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050f6:	4b3f      	ldr	r3, [pc, #252]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d109      	bne.n	8005116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e06f      	b.n	80051e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005106:	4b3b      	ldr	r3, [pc, #236]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0302 	and.w	r3, r3, #2
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e067      	b.n	80051e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005116:	4b37      	ldr	r3, [pc, #220]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	f023 0203 	bic.w	r2, r3, #3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	4934      	ldr	r1, [pc, #208]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 8005124:	4313      	orrs	r3, r2
 8005126:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005128:	f7fd fa9c 	bl	8002664 <HAL_GetTick>
 800512c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800512e:	e00a      	b.n	8005146 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005130:	f7fd fa98 	bl	8002664 <HAL_GetTick>
 8005134:	4602      	mov	r2, r0
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	1ad3      	subs	r3, r2, r3
 800513a:	f241 3288 	movw	r2, #5000	; 0x1388
 800513e:	4293      	cmp	r3, r2
 8005140:	d901      	bls.n	8005146 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e04f      	b.n	80051e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005146:	4b2b      	ldr	r3, [pc, #172]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f003 020c 	and.w	r2, r3, #12
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	429a      	cmp	r2, r3
 8005156:	d1eb      	bne.n	8005130 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005158:	4b25      	ldr	r3, [pc, #148]	; (80051f0 <HAL_RCC_ClockConfig+0x1b8>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0307 	and.w	r3, r3, #7
 8005160:	683a      	ldr	r2, [r7, #0]
 8005162:	429a      	cmp	r2, r3
 8005164:	d20c      	bcs.n	8005180 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005166:	4b22      	ldr	r3, [pc, #136]	; (80051f0 <HAL_RCC_ClockConfig+0x1b8>)
 8005168:	683a      	ldr	r2, [r7, #0]
 800516a:	b2d2      	uxtb	r2, r2
 800516c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800516e:	4b20      	ldr	r3, [pc, #128]	; (80051f0 <HAL_RCC_ClockConfig+0x1b8>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 0307 	and.w	r3, r3, #7
 8005176:	683a      	ldr	r2, [r7, #0]
 8005178:	429a      	cmp	r2, r3
 800517a:	d001      	beq.n	8005180 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e032      	b.n	80051e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0304 	and.w	r3, r3, #4
 8005188:	2b00      	cmp	r3, #0
 800518a:	d008      	beq.n	800519e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800518c:	4b19      	ldr	r3, [pc, #100]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	4916      	ldr	r1, [pc, #88]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 800519a:	4313      	orrs	r3, r2
 800519c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0308 	and.w	r3, r3, #8
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d009      	beq.n	80051be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80051aa:	4b12      	ldr	r3, [pc, #72]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	691b      	ldr	r3, [r3, #16]
 80051b6:	00db      	lsls	r3, r3, #3
 80051b8:	490e      	ldr	r1, [pc, #56]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80051ba:	4313      	orrs	r3, r2
 80051bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80051be:	f000 f82d 	bl	800521c <HAL_RCC_GetSysClockFreq>
 80051c2:	4602      	mov	r2, r0
 80051c4:	4b0b      	ldr	r3, [pc, #44]	; (80051f4 <HAL_RCC_ClockConfig+0x1bc>)
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	091b      	lsrs	r3, r3, #4
 80051ca:	f003 030f 	and.w	r3, r3, #15
 80051ce:	490a      	ldr	r1, [pc, #40]	; (80051f8 <HAL_RCC_ClockConfig+0x1c0>)
 80051d0:	5ccb      	ldrb	r3, [r1, r3]
 80051d2:	fa22 f303 	lsr.w	r3, r2, r3
 80051d6:	4a09      	ldr	r2, [pc, #36]	; (80051fc <HAL_RCC_ClockConfig+0x1c4>)
 80051d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80051da:	4b09      	ldr	r3, [pc, #36]	; (8005200 <HAL_RCC_ClockConfig+0x1c8>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4618      	mov	r0, r3
 80051e0:	f7fd f9fc 	bl	80025dc <HAL_InitTick>

  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	40023c00 	.word	0x40023c00
 80051f4:	40023800 	.word	0x40023800
 80051f8:	0800e190 	.word	0x0800e190
 80051fc:	20000004 	.word	0x20000004
 8005200:	2000000c 	.word	0x2000000c

08005204 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8005204:	b480      	push	{r7}
 8005206:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8005208:	4b03      	ldr	r3, [pc, #12]	; (8005218 <HAL_RCC_EnableCSS+0x14>)
 800520a:	2201      	movs	r2, #1
 800520c:	601a      	str	r2, [r3, #0]
}
 800520e:	bf00      	nop
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr
 8005218:	4247004c 	.word	0x4247004c

0800521c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800521c:	b5b0      	push	{r4, r5, r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005222:	2100      	movs	r1, #0
 8005224:	6079      	str	r1, [r7, #4]
 8005226:	2100      	movs	r1, #0
 8005228:	60f9      	str	r1, [r7, #12]
 800522a:	2100      	movs	r1, #0
 800522c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800522e:	2100      	movs	r1, #0
 8005230:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005232:	4952      	ldr	r1, [pc, #328]	; (800537c <HAL_RCC_GetSysClockFreq+0x160>)
 8005234:	6889      	ldr	r1, [r1, #8]
 8005236:	f001 010c 	and.w	r1, r1, #12
 800523a:	2908      	cmp	r1, #8
 800523c:	d00d      	beq.n	800525a <HAL_RCC_GetSysClockFreq+0x3e>
 800523e:	2908      	cmp	r1, #8
 8005240:	f200 8094 	bhi.w	800536c <HAL_RCC_GetSysClockFreq+0x150>
 8005244:	2900      	cmp	r1, #0
 8005246:	d002      	beq.n	800524e <HAL_RCC_GetSysClockFreq+0x32>
 8005248:	2904      	cmp	r1, #4
 800524a:	d003      	beq.n	8005254 <HAL_RCC_GetSysClockFreq+0x38>
 800524c:	e08e      	b.n	800536c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800524e:	4b4c      	ldr	r3, [pc, #304]	; (8005380 <HAL_RCC_GetSysClockFreq+0x164>)
 8005250:	60bb      	str	r3, [r7, #8]
       break;
 8005252:	e08e      	b.n	8005372 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005254:	4b4b      	ldr	r3, [pc, #300]	; (8005384 <HAL_RCC_GetSysClockFreq+0x168>)
 8005256:	60bb      	str	r3, [r7, #8]
      break;
 8005258:	e08b      	b.n	8005372 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800525a:	4948      	ldr	r1, [pc, #288]	; (800537c <HAL_RCC_GetSysClockFreq+0x160>)
 800525c:	6849      	ldr	r1, [r1, #4]
 800525e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005262:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005264:	4945      	ldr	r1, [pc, #276]	; (800537c <HAL_RCC_GetSysClockFreq+0x160>)
 8005266:	6849      	ldr	r1, [r1, #4]
 8005268:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800526c:	2900      	cmp	r1, #0
 800526e:	d024      	beq.n	80052ba <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005270:	4942      	ldr	r1, [pc, #264]	; (800537c <HAL_RCC_GetSysClockFreq+0x160>)
 8005272:	6849      	ldr	r1, [r1, #4]
 8005274:	0989      	lsrs	r1, r1, #6
 8005276:	4608      	mov	r0, r1
 8005278:	f04f 0100 	mov.w	r1, #0
 800527c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005280:	f04f 0500 	mov.w	r5, #0
 8005284:	ea00 0204 	and.w	r2, r0, r4
 8005288:	ea01 0305 	and.w	r3, r1, r5
 800528c:	493d      	ldr	r1, [pc, #244]	; (8005384 <HAL_RCC_GetSysClockFreq+0x168>)
 800528e:	fb01 f003 	mul.w	r0, r1, r3
 8005292:	2100      	movs	r1, #0
 8005294:	fb01 f102 	mul.w	r1, r1, r2
 8005298:	1844      	adds	r4, r0, r1
 800529a:	493a      	ldr	r1, [pc, #232]	; (8005384 <HAL_RCC_GetSysClockFreq+0x168>)
 800529c:	fba2 0101 	umull	r0, r1, r2, r1
 80052a0:	1863      	adds	r3, r4, r1
 80052a2:	4619      	mov	r1, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	461a      	mov	r2, r3
 80052a8:	f04f 0300 	mov.w	r3, #0
 80052ac:	f7fb fccc 	bl	8000c48 <__aeabi_uldivmod>
 80052b0:	4602      	mov	r2, r0
 80052b2:	460b      	mov	r3, r1
 80052b4:	4613      	mov	r3, r2
 80052b6:	60fb      	str	r3, [r7, #12]
 80052b8:	e04a      	b.n	8005350 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052ba:	4b30      	ldr	r3, [pc, #192]	; (800537c <HAL_RCC_GetSysClockFreq+0x160>)
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	099b      	lsrs	r3, r3, #6
 80052c0:	461a      	mov	r2, r3
 80052c2:	f04f 0300 	mov.w	r3, #0
 80052c6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80052ca:	f04f 0100 	mov.w	r1, #0
 80052ce:	ea02 0400 	and.w	r4, r2, r0
 80052d2:	ea03 0501 	and.w	r5, r3, r1
 80052d6:	4620      	mov	r0, r4
 80052d8:	4629      	mov	r1, r5
 80052da:	f04f 0200 	mov.w	r2, #0
 80052de:	f04f 0300 	mov.w	r3, #0
 80052e2:	014b      	lsls	r3, r1, #5
 80052e4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80052e8:	0142      	lsls	r2, r0, #5
 80052ea:	4610      	mov	r0, r2
 80052ec:	4619      	mov	r1, r3
 80052ee:	1b00      	subs	r0, r0, r4
 80052f0:	eb61 0105 	sbc.w	r1, r1, r5
 80052f4:	f04f 0200 	mov.w	r2, #0
 80052f8:	f04f 0300 	mov.w	r3, #0
 80052fc:	018b      	lsls	r3, r1, #6
 80052fe:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005302:	0182      	lsls	r2, r0, #6
 8005304:	1a12      	subs	r2, r2, r0
 8005306:	eb63 0301 	sbc.w	r3, r3, r1
 800530a:	f04f 0000 	mov.w	r0, #0
 800530e:	f04f 0100 	mov.w	r1, #0
 8005312:	00d9      	lsls	r1, r3, #3
 8005314:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005318:	00d0      	lsls	r0, r2, #3
 800531a:	4602      	mov	r2, r0
 800531c:	460b      	mov	r3, r1
 800531e:	1912      	adds	r2, r2, r4
 8005320:	eb45 0303 	adc.w	r3, r5, r3
 8005324:	f04f 0000 	mov.w	r0, #0
 8005328:	f04f 0100 	mov.w	r1, #0
 800532c:	0299      	lsls	r1, r3, #10
 800532e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005332:	0290      	lsls	r0, r2, #10
 8005334:	4602      	mov	r2, r0
 8005336:	460b      	mov	r3, r1
 8005338:	4610      	mov	r0, r2
 800533a:	4619      	mov	r1, r3
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	461a      	mov	r2, r3
 8005340:	f04f 0300 	mov.w	r3, #0
 8005344:	f7fb fc80 	bl	8000c48 <__aeabi_uldivmod>
 8005348:	4602      	mov	r2, r0
 800534a:	460b      	mov	r3, r1
 800534c:	4613      	mov	r3, r2
 800534e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005350:	4b0a      	ldr	r3, [pc, #40]	; (800537c <HAL_RCC_GetSysClockFreq+0x160>)
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	0c1b      	lsrs	r3, r3, #16
 8005356:	f003 0303 	and.w	r3, r3, #3
 800535a:	3301      	adds	r3, #1
 800535c:	005b      	lsls	r3, r3, #1
 800535e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005360:	68fa      	ldr	r2, [r7, #12]
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	fbb2 f3f3 	udiv	r3, r2, r3
 8005368:	60bb      	str	r3, [r7, #8]
      break;
 800536a:	e002      	b.n	8005372 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800536c:	4b04      	ldr	r3, [pc, #16]	; (8005380 <HAL_RCC_GetSysClockFreq+0x164>)
 800536e:	60bb      	str	r3, [r7, #8]
      break;
 8005370:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005372:	68bb      	ldr	r3, [r7, #8]
}
 8005374:	4618      	mov	r0, r3
 8005376:	3710      	adds	r7, #16
 8005378:	46bd      	mov	sp, r7
 800537a:	bdb0      	pop	{r4, r5, r7, pc}
 800537c:	40023800 	.word	0x40023800
 8005380:	00f42400 	.word	0x00f42400
 8005384:	017d7840 	.word	0x017d7840

08005388 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005388:	b480      	push	{r7}
 800538a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800538c:	4b03      	ldr	r3, [pc, #12]	; (800539c <HAL_RCC_GetHCLKFreq+0x14>)
 800538e:	681b      	ldr	r3, [r3, #0]
}
 8005390:	4618      	mov	r0, r3
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	20000004 	.word	0x20000004

080053a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80053a4:	f7ff fff0 	bl	8005388 <HAL_RCC_GetHCLKFreq>
 80053a8:	4602      	mov	r2, r0
 80053aa:	4b05      	ldr	r3, [pc, #20]	; (80053c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	0a9b      	lsrs	r3, r3, #10
 80053b0:	f003 0307 	and.w	r3, r3, #7
 80053b4:	4903      	ldr	r1, [pc, #12]	; (80053c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053b6:	5ccb      	ldrb	r3, [r1, r3]
 80053b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053bc:	4618      	mov	r0, r3
 80053be:	bd80      	pop	{r7, pc}
 80053c0:	40023800 	.word	0x40023800
 80053c4:	0800e1a0 	.word	0x0800e1a0

080053c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80053cc:	f7ff ffdc 	bl	8005388 <HAL_RCC_GetHCLKFreq>
 80053d0:	4602      	mov	r2, r0
 80053d2:	4b05      	ldr	r3, [pc, #20]	; (80053e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	0b5b      	lsrs	r3, r3, #13
 80053d8:	f003 0307 	and.w	r3, r3, #7
 80053dc:	4903      	ldr	r1, [pc, #12]	; (80053ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80053de:	5ccb      	ldrb	r3, [r1, r3]
 80053e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	40023800 	.word	0x40023800
 80053ec:	0800e1a0 	.word	0x0800e1a0

080053f0 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 80053f4:	4b06      	ldr	r3, [pc, #24]	; (8005410 <HAL_RCC_NMI_IRQHandler+0x20>)
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053fc:	2b80      	cmp	r3, #128	; 0x80
 80053fe:	d104      	bne.n	800540a <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8005400:	f000 f80a 	bl	8005418 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8005404:	4b03      	ldr	r3, [pc, #12]	; (8005414 <HAL_RCC_NMI_IRQHandler+0x24>)
 8005406:	2280      	movs	r2, #128	; 0x80
 8005408:	701a      	strb	r2, [r3, #0]
  }
}
 800540a:	bf00      	nop
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	40023800 	.word	0x40023800
 8005414:	4002380e 	.word	0x4002380e

08005418 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8005418:	b480      	push	{r7}
 800541a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800541c:	bf00      	nop
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr

08005426 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005426:	b580      	push	{r7, lr}
 8005428:	b082      	sub	sp, #8
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d101      	bne.n	8005438 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e07b      	b.n	8005530 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543c:	2b00      	cmp	r3, #0
 800543e:	d108      	bne.n	8005452 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005448:	d009      	beq.n	800545e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	61da      	str	r2, [r3, #28]
 8005450:	e005      	b.n	800545e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800546a:	b2db      	uxtb	r3, r3
 800546c:	2b00      	cmp	r3, #0
 800546e:	d106      	bne.n	800547e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f7fc faf9 	bl	8001a70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2202      	movs	r2, #2
 8005482:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005494:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80054a6:	431a      	orrs	r2, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054b0:	431a      	orrs	r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	f003 0302 	and.w	r3, r3, #2
 80054ba:	431a      	orrs	r2, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	695b      	ldr	r3, [r3, #20]
 80054c0:	f003 0301 	and.w	r3, r3, #1
 80054c4:	431a      	orrs	r2, r3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	699b      	ldr	r3, [r3, #24]
 80054ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054ce:	431a      	orrs	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	69db      	ldr	r3, [r3, #28]
 80054d4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80054d8:	431a      	orrs	r2, r3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a1b      	ldr	r3, [r3, #32]
 80054de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054e2:	ea42 0103 	orr.w	r1, r2, r3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ea:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	430a      	orrs	r2, r1
 80054f4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	699b      	ldr	r3, [r3, #24]
 80054fa:	0c1b      	lsrs	r3, r3, #16
 80054fc:	f003 0104 	and.w	r1, r3, #4
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005504:	f003 0210 	and.w	r2, r3, #16
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	430a      	orrs	r2, r1
 800550e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	69da      	ldr	r2, [r3, #28]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800551e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2201      	movs	r2, #1
 800552a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	3708      	adds	r7, #8
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b082      	sub	sp, #8
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d101      	bne.n	800554a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e041      	b.n	80055ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2b00      	cmp	r3, #0
 8005554:	d106      	bne.n	8005564 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f7fc face 	bl	8001b00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2202      	movs	r2, #2
 8005568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	3304      	adds	r3, #4
 8005574:	4619      	mov	r1, r3
 8005576:	4610      	mov	r0, r2
 8005578:	f000 f9ce 	bl	8005918 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3708      	adds	r7, #8
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
	...

080055d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055d8:	b480      	push	{r7}
 80055da:	b085      	sub	sp, #20
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d001      	beq.n	80055f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e04e      	b.n	800568e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2202      	movs	r2, #2
 80055f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68da      	ldr	r2, [r3, #12]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f042 0201 	orr.w	r2, r2, #1
 8005606:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a23      	ldr	r2, [pc, #140]	; (800569c <HAL_TIM_Base_Start_IT+0xc4>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d022      	beq.n	8005658 <HAL_TIM_Base_Start_IT+0x80>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800561a:	d01d      	beq.n	8005658 <HAL_TIM_Base_Start_IT+0x80>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a1f      	ldr	r2, [pc, #124]	; (80056a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d018      	beq.n	8005658 <HAL_TIM_Base_Start_IT+0x80>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a1e      	ldr	r2, [pc, #120]	; (80056a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d013      	beq.n	8005658 <HAL_TIM_Base_Start_IT+0x80>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a1c      	ldr	r2, [pc, #112]	; (80056a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d00e      	beq.n	8005658 <HAL_TIM_Base_Start_IT+0x80>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a1b      	ldr	r2, [pc, #108]	; (80056ac <HAL_TIM_Base_Start_IT+0xd4>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d009      	beq.n	8005658 <HAL_TIM_Base_Start_IT+0x80>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a19      	ldr	r2, [pc, #100]	; (80056b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d004      	beq.n	8005658 <HAL_TIM_Base_Start_IT+0x80>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a18      	ldr	r2, [pc, #96]	; (80056b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d111      	bne.n	800567c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f003 0307 	and.w	r3, r3, #7
 8005662:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2b06      	cmp	r3, #6
 8005668:	d010      	beq.n	800568c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f042 0201 	orr.w	r2, r2, #1
 8005678:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800567a:	e007      	b.n	800568c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f042 0201 	orr.w	r2, r2, #1
 800568a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3714      	adds	r7, #20
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	40010000 	.word	0x40010000
 80056a0:	40000400 	.word	0x40000400
 80056a4:	40000800 	.word	0x40000800
 80056a8:	40000c00 	.word	0x40000c00
 80056ac:	40010400 	.word	0x40010400
 80056b0:	40014000 	.word	0x40014000
 80056b4:	40001800 	.word	0x40001800

080056b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	f003 0302 	and.w	r3, r3, #2
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d122      	bne.n	8005714 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	f003 0302 	and.w	r3, r3, #2
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d11b      	bne.n	8005714 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f06f 0202 	mvn.w	r2, #2
 80056e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2201      	movs	r2, #1
 80056ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	699b      	ldr	r3, [r3, #24]
 80056f2:	f003 0303 	and.w	r3, r3, #3
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d003      	beq.n	8005702 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f8ee 	bl	80058dc <HAL_TIM_IC_CaptureCallback>
 8005700:	e005      	b.n	800570e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 f8e0 	bl	80058c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 f8f1 	bl	80058f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	f003 0304 	and.w	r3, r3, #4
 800571e:	2b04      	cmp	r3, #4
 8005720:	d122      	bne.n	8005768 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	f003 0304 	and.w	r3, r3, #4
 800572c:	2b04      	cmp	r3, #4
 800572e:	d11b      	bne.n	8005768 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f06f 0204 	mvn.w	r2, #4
 8005738:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2202      	movs	r2, #2
 800573e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	699b      	ldr	r3, [r3, #24]
 8005746:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800574a:	2b00      	cmp	r3, #0
 800574c:	d003      	beq.n	8005756 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 f8c4 	bl	80058dc <HAL_TIM_IC_CaptureCallback>
 8005754:	e005      	b.n	8005762 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f000 f8b6 	bl	80058c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 f8c7 	bl	80058f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	f003 0308 	and.w	r3, r3, #8
 8005772:	2b08      	cmp	r3, #8
 8005774:	d122      	bne.n	80057bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	f003 0308 	and.w	r3, r3, #8
 8005780:	2b08      	cmp	r3, #8
 8005782:	d11b      	bne.n	80057bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f06f 0208 	mvn.w	r2, #8
 800578c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2204      	movs	r2, #4
 8005792:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	69db      	ldr	r3, [r3, #28]
 800579a:	f003 0303 	and.w	r3, r3, #3
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d003      	beq.n	80057aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f89a 	bl	80058dc <HAL_TIM_IC_CaptureCallback>
 80057a8:	e005      	b.n	80057b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 f88c 	bl	80058c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 f89d 	bl	80058f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	691b      	ldr	r3, [r3, #16]
 80057c2:	f003 0310 	and.w	r3, r3, #16
 80057c6:	2b10      	cmp	r3, #16
 80057c8:	d122      	bne.n	8005810 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	f003 0310 	and.w	r3, r3, #16
 80057d4:	2b10      	cmp	r3, #16
 80057d6:	d11b      	bne.n	8005810 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f06f 0210 	mvn.w	r2, #16
 80057e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2208      	movs	r2, #8
 80057e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	69db      	ldr	r3, [r3, #28]
 80057ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d003      	beq.n	80057fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f000 f870 	bl	80058dc <HAL_TIM_IC_CaptureCallback>
 80057fc:	e005      	b.n	800580a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 f862 	bl	80058c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 f873 	bl	80058f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	f003 0301 	and.w	r3, r3, #1
 800581a:	2b01      	cmp	r3, #1
 800581c:	d10e      	bne.n	800583c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	2b01      	cmp	r3, #1
 800582a:	d107      	bne.n	800583c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f06f 0201 	mvn.w	r2, #1
 8005834:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7fc f894 	bl	8001964 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005846:	2b80      	cmp	r3, #128	; 0x80
 8005848:	d10e      	bne.n	8005868 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005854:	2b80      	cmp	r3, #128	; 0x80
 8005856:	d107      	bne.n	8005868 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 f97e 	bl	8005b64 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005872:	2b40      	cmp	r3, #64	; 0x40
 8005874:	d10e      	bne.n	8005894 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005880:	2b40      	cmp	r3, #64	; 0x40
 8005882:	d107      	bne.n	8005894 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800588c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 f838 	bl	8005904 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	f003 0320 	and.w	r3, r3, #32
 800589e:	2b20      	cmp	r3, #32
 80058a0:	d10e      	bne.n	80058c0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	68db      	ldr	r3, [r3, #12]
 80058a8:	f003 0320 	and.w	r3, r3, #32
 80058ac:	2b20      	cmp	r3, #32
 80058ae:	d107      	bne.n	80058c0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f06f 0220 	mvn.w	r2, #32
 80058b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 f948 	bl	8005b50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058c0:	bf00      	nop
 80058c2:	3708      	adds	r7, #8
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80058d0:	bf00      	nop
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058e4:	bf00      	nop
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058f8:	bf00      	nop
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr

08005904 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005918:	b480      	push	{r7}
 800591a:	b085      	sub	sp, #20
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a40      	ldr	r2, [pc, #256]	; (8005a2c <TIM_Base_SetConfig+0x114>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d013      	beq.n	8005958 <TIM_Base_SetConfig+0x40>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005936:	d00f      	beq.n	8005958 <TIM_Base_SetConfig+0x40>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4a3d      	ldr	r2, [pc, #244]	; (8005a30 <TIM_Base_SetConfig+0x118>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d00b      	beq.n	8005958 <TIM_Base_SetConfig+0x40>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a3c      	ldr	r2, [pc, #240]	; (8005a34 <TIM_Base_SetConfig+0x11c>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d007      	beq.n	8005958 <TIM_Base_SetConfig+0x40>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a3b      	ldr	r2, [pc, #236]	; (8005a38 <TIM_Base_SetConfig+0x120>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d003      	beq.n	8005958 <TIM_Base_SetConfig+0x40>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a3a      	ldr	r2, [pc, #232]	; (8005a3c <TIM_Base_SetConfig+0x124>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d108      	bne.n	800596a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800595e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	68fa      	ldr	r2, [r7, #12]
 8005966:	4313      	orrs	r3, r2
 8005968:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a2f      	ldr	r2, [pc, #188]	; (8005a2c <TIM_Base_SetConfig+0x114>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d02b      	beq.n	80059ca <TIM_Base_SetConfig+0xb2>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005978:	d027      	beq.n	80059ca <TIM_Base_SetConfig+0xb2>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a2c      	ldr	r2, [pc, #176]	; (8005a30 <TIM_Base_SetConfig+0x118>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d023      	beq.n	80059ca <TIM_Base_SetConfig+0xb2>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a2b      	ldr	r2, [pc, #172]	; (8005a34 <TIM_Base_SetConfig+0x11c>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d01f      	beq.n	80059ca <TIM_Base_SetConfig+0xb2>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a2a      	ldr	r2, [pc, #168]	; (8005a38 <TIM_Base_SetConfig+0x120>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d01b      	beq.n	80059ca <TIM_Base_SetConfig+0xb2>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a29      	ldr	r2, [pc, #164]	; (8005a3c <TIM_Base_SetConfig+0x124>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d017      	beq.n	80059ca <TIM_Base_SetConfig+0xb2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a28      	ldr	r2, [pc, #160]	; (8005a40 <TIM_Base_SetConfig+0x128>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d013      	beq.n	80059ca <TIM_Base_SetConfig+0xb2>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a27      	ldr	r2, [pc, #156]	; (8005a44 <TIM_Base_SetConfig+0x12c>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d00f      	beq.n	80059ca <TIM_Base_SetConfig+0xb2>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a26      	ldr	r2, [pc, #152]	; (8005a48 <TIM_Base_SetConfig+0x130>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d00b      	beq.n	80059ca <TIM_Base_SetConfig+0xb2>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a25      	ldr	r2, [pc, #148]	; (8005a4c <TIM_Base_SetConfig+0x134>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d007      	beq.n	80059ca <TIM_Base_SetConfig+0xb2>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a24      	ldr	r2, [pc, #144]	; (8005a50 <TIM_Base_SetConfig+0x138>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d003      	beq.n	80059ca <TIM_Base_SetConfig+0xb2>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a23      	ldr	r2, [pc, #140]	; (8005a54 <TIM_Base_SetConfig+0x13c>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d108      	bne.n	80059dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	68fa      	ldr	r2, [r7, #12]
 80059d8:	4313      	orrs	r3, r2
 80059da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	695b      	ldr	r3, [r3, #20]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	689a      	ldr	r2, [r3, #8]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a0a      	ldr	r2, [pc, #40]	; (8005a2c <TIM_Base_SetConfig+0x114>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d003      	beq.n	8005a10 <TIM_Base_SetConfig+0xf8>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a0c      	ldr	r2, [pc, #48]	; (8005a3c <TIM_Base_SetConfig+0x124>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d103      	bne.n	8005a18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	691a      	ldr	r2, [r3, #16]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	615a      	str	r2, [r3, #20]
}
 8005a1e:	bf00      	nop
 8005a20:	3714      	adds	r7, #20
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	40010000 	.word	0x40010000
 8005a30:	40000400 	.word	0x40000400
 8005a34:	40000800 	.word	0x40000800
 8005a38:	40000c00 	.word	0x40000c00
 8005a3c:	40010400 	.word	0x40010400
 8005a40:	40014000 	.word	0x40014000
 8005a44:	40014400 	.word	0x40014400
 8005a48:	40014800 	.word	0x40014800
 8005a4c:	40001800 	.word	0x40001800
 8005a50:	40001c00 	.word	0x40001c00
 8005a54:	40002000 	.word	0x40002000

08005a58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b085      	sub	sp, #20
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d101      	bne.n	8005a70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a6c:	2302      	movs	r3, #2
 8005a6e:	e05a      	b.n	8005b26 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2202      	movs	r2, #2
 8005a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a21      	ldr	r2, [pc, #132]	; (8005b34 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d022      	beq.n	8005afa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005abc:	d01d      	beq.n	8005afa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a1d      	ldr	r2, [pc, #116]	; (8005b38 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d018      	beq.n	8005afa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a1b      	ldr	r2, [pc, #108]	; (8005b3c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d013      	beq.n	8005afa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a1a      	ldr	r2, [pc, #104]	; (8005b40 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d00e      	beq.n	8005afa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a18      	ldr	r2, [pc, #96]	; (8005b44 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d009      	beq.n	8005afa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a17      	ldr	r2, [pc, #92]	; (8005b48 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d004      	beq.n	8005afa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a15      	ldr	r2, [pc, #84]	; (8005b4c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d10c      	bne.n	8005b14 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	68ba      	ldr	r2, [r7, #8]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	68ba      	ldr	r2, [r7, #8]
 8005b12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3714      	adds	r7, #20
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr
 8005b32:	bf00      	nop
 8005b34:	40010000 	.word	0x40010000
 8005b38:	40000400 	.word	0x40000400
 8005b3c:	40000800 	.word	0x40000800
 8005b40:	40000c00 	.word	0x40000c00
 8005b44:	40010400 	.word	0x40010400
 8005b48:	40014000 	.word	0x40014000
 8005b4c:	40001800 	.word	0x40001800

08005b50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b58:	bf00      	nop
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d101      	bne.n	8005b8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e03f      	b.n	8005c0a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d106      	bne.n	8005ba4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f7fb ffd6 	bl	8001b50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2224      	movs	r2, #36	; 0x24
 8005ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68da      	ldr	r2, [r3, #12]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005bba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f000 fd1f 	bl	8006600 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	691a      	ldr	r2, [r3, #16]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005bd0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	695a      	ldr	r2, [r3, #20]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005be0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68da      	ldr	r2, [r3, #12]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005bf0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2220      	movs	r2, #32
 8005bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2220      	movs	r2, #32
 8005c04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c08:	2300      	movs	r3, #0
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3708      	adds	r7, #8
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}

08005c12 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c12:	b480      	push	{r7}
 8005c14:	b085      	sub	sp, #20
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	60f8      	str	r0, [r7, #12]
 8005c1a:	60b9      	str	r1, [r7, #8]
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	2b20      	cmp	r3, #32
 8005c2a:	d130      	bne.n	8005c8e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d002      	beq.n	8005c38 <HAL_UART_Transmit_IT+0x26>
 8005c32:	88fb      	ldrh	r3, [r7, #6]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d101      	bne.n	8005c3c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e029      	b.n	8005c90 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d101      	bne.n	8005c4a <HAL_UART_Transmit_IT+0x38>
 8005c46:	2302      	movs	r3, #2
 8005c48:	e022      	b.n	8005c90 <HAL_UART_Transmit_IT+0x7e>
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	68ba      	ldr	r2, [r7, #8]
 8005c56:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	88fa      	ldrh	r2, [r7, #6]
 8005c5c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	88fa      	ldrh	r2, [r7, #6]
 8005c62:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2221      	movs	r2, #33	; 0x21
 8005c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	68da      	ldr	r2, [r3, #12]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005c88:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	e000      	b.n	8005c90 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005c8e:	2302      	movs	r3, #2
  }
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3714      	adds	r7, #20
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	4613      	mov	r3, r2
 8005ca8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	2b20      	cmp	r3, #32
 8005cb4:	d11d      	bne.n	8005cf2 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d002      	beq.n	8005cc2 <HAL_UART_Receive_IT+0x26>
 8005cbc:	88fb      	ldrh	r3, [r7, #6]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d101      	bne.n	8005cc6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e016      	b.n	8005cf4 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d101      	bne.n	8005cd4 <HAL_UART_Receive_IT+0x38>
 8005cd0:	2302      	movs	r3, #2
 8005cd2:	e00f      	b.n	8005cf4 <HAL_UART_Receive_IT+0x58>
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005ce2:	88fb      	ldrh	r3, [r7, #6]
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	68b9      	ldr	r1, [r7, #8]
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	f000 fab5 	bl	8006258 <UART_Start_Receive_IT>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	e000      	b.n	8005cf4 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005cf2:	2302      	movs	r3, #2
  }
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3710      	adds	r7, #16
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}

08005cfc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b0ba      	sub	sp, #232	; 0xe8
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	695b      	ldr	r3, [r3, #20]
 8005d1e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005d22:	2300      	movs	r3, #0
 8005d24:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d32:	f003 030f 	and.w	r3, r3, #15
 8005d36:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005d3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d10f      	bne.n	8005d62 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d46:	f003 0320 	and.w	r3, r3, #32
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d009      	beq.n	8005d62 <HAL_UART_IRQHandler+0x66>
 8005d4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d52:	f003 0320 	and.w	r3, r3, #32
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d003      	beq.n	8005d62 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 fb95 	bl	800648a <UART_Receive_IT>
      return;
 8005d60:	e256      	b.n	8006210 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005d62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	f000 80de 	beq.w	8005f28 <HAL_UART_IRQHandler+0x22c>
 8005d6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d70:	f003 0301 	and.w	r3, r3, #1
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d106      	bne.n	8005d86 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005d78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d7c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	f000 80d1 	beq.w	8005f28 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005d86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00b      	beq.n	8005daa <HAL_UART_IRQHandler+0xae>
 8005d92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d005      	beq.n	8005daa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005da2:	f043 0201 	orr.w	r2, r3, #1
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dae:	f003 0304 	and.w	r3, r3, #4
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d00b      	beq.n	8005dce <HAL_UART_IRQHandler+0xd2>
 8005db6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dba:	f003 0301 	and.w	r3, r3, #1
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d005      	beq.n	8005dce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dc6:	f043 0202 	orr.w	r2, r3, #2
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dd2:	f003 0302 	and.w	r3, r3, #2
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d00b      	beq.n	8005df2 <HAL_UART_IRQHandler+0xf6>
 8005dda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dde:	f003 0301 	and.w	r3, r3, #1
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d005      	beq.n	8005df2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dea:	f043 0204 	orr.w	r2, r3, #4
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005df6:	f003 0308 	and.w	r3, r3, #8
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d011      	beq.n	8005e22 <HAL_UART_IRQHandler+0x126>
 8005dfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e02:	f003 0320 	and.w	r3, r3, #32
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d105      	bne.n	8005e16 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e0e:	f003 0301 	and.w	r3, r3, #1
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d005      	beq.n	8005e22 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e1a:	f043 0208 	orr.w	r2, r3, #8
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	f000 81ed 	beq.w	8006206 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e30:	f003 0320 	and.w	r3, r3, #32
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d008      	beq.n	8005e4a <HAL_UART_IRQHandler+0x14e>
 8005e38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e3c:	f003 0320 	and.w	r3, r3, #32
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d002      	beq.n	8005e4a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f000 fb20 	bl	800648a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	695b      	ldr	r3, [r3, #20]
 8005e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e54:	2b40      	cmp	r3, #64	; 0x40
 8005e56:	bf0c      	ite	eq
 8005e58:	2301      	moveq	r3, #1
 8005e5a:	2300      	movne	r3, #0
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e66:	f003 0308 	and.w	r3, r3, #8
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d103      	bne.n	8005e76 <HAL_UART_IRQHandler+0x17a>
 8005e6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d04f      	beq.n	8005f16 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f000 fa28 	bl	80062cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	695b      	ldr	r3, [r3, #20]
 8005e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e86:	2b40      	cmp	r3, #64	; 0x40
 8005e88:	d141      	bne.n	8005f0e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	3314      	adds	r3, #20
 8005e90:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e94:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005e98:	e853 3f00 	ldrex	r3, [r3]
 8005e9c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005ea0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005ea4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ea8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	3314      	adds	r3, #20
 8005eb2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005eb6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005eba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ebe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005ec2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005ec6:	e841 2300 	strex	r3, r2, [r1]
 8005eca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005ece:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1d9      	bne.n	8005e8a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d013      	beq.n	8005f06 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ee2:	4a7d      	ldr	r2, [pc, #500]	; (80060d8 <HAL_UART_IRQHandler+0x3dc>)
 8005ee4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eea:	4618      	mov	r0, r3
 8005eec:	f7fc fd6b 	bl	80029c6 <HAL_DMA_Abort_IT>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d016      	beq.n	8005f24 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005efa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f00:	4610      	mov	r0, r2
 8005f02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f04:	e00e      	b.n	8005f24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 f990 	bl	800622c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f0c:	e00a      	b.n	8005f24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 f98c 	bl	800622c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f14:	e006      	b.n	8005f24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f988 	bl	800622c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005f22:	e170      	b.n	8006206 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f24:	bf00      	nop
    return;
 8005f26:	e16e      	b.n	8006206 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	f040 814a 	bne.w	80061c6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f36:	f003 0310 	and.w	r3, r3, #16
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f000 8143 	beq.w	80061c6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005f40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f44:	f003 0310 	and.w	r3, r3, #16
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	f000 813c 	beq.w	80061c6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f4e:	2300      	movs	r3, #0
 8005f50:	60bb      	str	r3, [r7, #8]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	60bb      	str	r3, [r7, #8]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	60bb      	str	r3, [r7, #8]
 8005f62:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	695b      	ldr	r3, [r3, #20]
 8005f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f6e:	2b40      	cmp	r3, #64	; 0x40
 8005f70:	f040 80b4 	bne.w	80060dc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005f80:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	f000 8140 	beq.w	800620a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005f8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005f92:	429a      	cmp	r2, r3
 8005f94:	f080 8139 	bcs.w	800620a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005f9e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa4:	69db      	ldr	r3, [r3, #28]
 8005fa6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005faa:	f000 8088 	beq.w	80060be <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	330c      	adds	r3, #12
 8005fb4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005fbc:	e853 3f00 	ldrex	r3, [r3]
 8005fc0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005fc4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005fc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fcc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	330c      	adds	r3, #12
 8005fd6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005fda:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005fde:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005fe6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005fea:	e841 2300 	strex	r3, r2, [r1]
 8005fee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005ff2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1d9      	bne.n	8005fae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	3314      	adds	r3, #20
 8006000:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006002:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006004:	e853 3f00 	ldrex	r3, [r3]
 8006008:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800600a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800600c:	f023 0301 	bic.w	r3, r3, #1
 8006010:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	3314      	adds	r3, #20
 800601a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800601e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006022:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006024:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006026:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800602a:	e841 2300 	strex	r3, r2, [r1]
 800602e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006030:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006032:	2b00      	cmp	r3, #0
 8006034:	d1e1      	bne.n	8005ffa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	3314      	adds	r3, #20
 800603c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800603e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006040:	e853 3f00 	ldrex	r3, [r3]
 8006044:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006046:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006048:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800604c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	3314      	adds	r3, #20
 8006056:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800605a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800605c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800605e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006060:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006062:	e841 2300 	strex	r3, r2, [r1]
 8006066:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006068:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1e3      	bne.n	8006036 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2220      	movs	r2, #32
 8006072:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	330c      	adds	r3, #12
 8006082:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006084:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006086:	e853 3f00 	ldrex	r3, [r3]
 800608a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800608c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800608e:	f023 0310 	bic.w	r3, r3, #16
 8006092:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	330c      	adds	r3, #12
 800609c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80060a0:	65ba      	str	r2, [r7, #88]	; 0x58
 80060a2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80060a6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80060a8:	e841 2300 	strex	r3, r2, [r1]
 80060ac:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80060ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d1e3      	bne.n	800607c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b8:	4618      	mov	r0, r3
 80060ba:	f7fc fc14 	bl	80028e6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	1ad3      	subs	r3, r2, r3
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	4619      	mov	r1, r3
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f000 f8b6 	bl	8006240 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80060d4:	e099      	b.n	800620a <HAL_UART_IRQHandler+0x50e>
 80060d6:	bf00      	nop
 80060d8:	08006393 	.word	0x08006393
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	1ad3      	subs	r3, r2, r3
 80060e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060f0:	b29b      	uxth	r3, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	f000 808b 	beq.w	800620e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80060f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	f000 8086 	beq.w	800620e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	330c      	adds	r3, #12
 8006108:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800610a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800610c:	e853 3f00 	ldrex	r3, [r3]
 8006110:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006114:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006118:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	330c      	adds	r3, #12
 8006122:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006126:	647a      	str	r2, [r7, #68]	; 0x44
 8006128:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800612a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800612c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800612e:	e841 2300 	strex	r3, r2, [r1]
 8006132:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006134:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006136:	2b00      	cmp	r3, #0
 8006138:	d1e3      	bne.n	8006102 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	3314      	adds	r3, #20
 8006140:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006144:	e853 3f00 	ldrex	r3, [r3]
 8006148:	623b      	str	r3, [r7, #32]
   return(result);
 800614a:	6a3b      	ldr	r3, [r7, #32]
 800614c:	f023 0301 	bic.w	r3, r3, #1
 8006150:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	3314      	adds	r3, #20
 800615a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800615e:	633a      	str	r2, [r7, #48]	; 0x30
 8006160:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006162:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006164:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006166:	e841 2300 	strex	r3, r2, [r1]
 800616a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800616c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800616e:	2b00      	cmp	r3, #0
 8006170:	d1e3      	bne.n	800613a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2220      	movs	r2, #32
 8006176:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	330c      	adds	r3, #12
 8006186:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	e853 3f00 	ldrex	r3, [r3]
 800618e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f023 0310 	bic.w	r3, r3, #16
 8006196:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	330c      	adds	r3, #12
 80061a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80061a4:	61fa      	str	r2, [r7, #28]
 80061a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061a8:	69b9      	ldr	r1, [r7, #24]
 80061aa:	69fa      	ldr	r2, [r7, #28]
 80061ac:	e841 2300 	strex	r3, r2, [r1]
 80061b0:	617b      	str	r3, [r7, #20]
   return(result);
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d1e3      	bne.n	8006180 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80061bc:	4619      	mov	r1, r3
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 f83e 	bl	8006240 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80061c4:	e023      	b.n	800620e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80061c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d009      	beq.n	80061e6 <HAL_UART_IRQHandler+0x4ea>
 80061d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d003      	beq.n	80061e6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f000 f8eb 	bl	80063ba <UART_Transmit_IT>
    return;
 80061e4:	e014      	b.n	8006210 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80061e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00e      	beq.n	8006210 <HAL_UART_IRQHandler+0x514>
 80061f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d008      	beq.n	8006210 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f000 f92b 	bl	800645a <UART_EndTransmit_IT>
    return;
 8006204:	e004      	b.n	8006210 <HAL_UART_IRQHandler+0x514>
    return;
 8006206:	bf00      	nop
 8006208:	e002      	b.n	8006210 <HAL_UART_IRQHandler+0x514>
      return;
 800620a:	bf00      	nop
 800620c:	e000      	b.n	8006210 <HAL_UART_IRQHandler+0x514>
      return;
 800620e:	bf00      	nop
  }
}
 8006210:	37e8      	adds	r7, #232	; 0xe8
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop

08006218 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	460b      	mov	r3, r1
 800624a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800624c:	bf00      	nop
 800624e:	370c      	adds	r7, #12
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006258:	b480      	push	{r7}
 800625a:	b085      	sub	sp, #20
 800625c:	af00      	add	r7, sp, #0
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	60b9      	str	r1, [r7, #8]
 8006262:	4613      	mov	r3, r2
 8006264:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	68ba      	ldr	r2, [r7, #8]
 800626a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	88fa      	ldrh	r2, [r7, #6]
 8006270:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	88fa      	ldrh	r2, [r7, #6]
 8006276:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2200      	movs	r2, #0
 800627c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2222      	movs	r2, #34	; 0x22
 8006282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2200      	movs	r2, #0
 800628a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68da      	ldr	r2, [r3, #12]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800629c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	695a      	ldr	r2, [r3, #20]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f042 0201 	orr.w	r2, r2, #1
 80062ac:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68da      	ldr	r2, [r3, #12]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f042 0220 	orr.w	r2, r2, #32
 80062bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80062be:	2300      	movs	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3714      	adds	r7, #20
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b095      	sub	sp, #84	; 0x54
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	330c      	adds	r3, #12
 80062da:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062de:	e853 3f00 	ldrex	r3, [r3]
 80062e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80062e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80062ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	330c      	adds	r3, #12
 80062f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80062f4:	643a      	str	r2, [r7, #64]	; 0x40
 80062f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80062fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80062fc:	e841 2300 	strex	r3, r2, [r1]
 8006300:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006304:	2b00      	cmp	r3, #0
 8006306:	d1e5      	bne.n	80062d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	3314      	adds	r3, #20
 800630e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006310:	6a3b      	ldr	r3, [r7, #32]
 8006312:	e853 3f00 	ldrex	r3, [r3]
 8006316:	61fb      	str	r3, [r7, #28]
   return(result);
 8006318:	69fb      	ldr	r3, [r7, #28]
 800631a:	f023 0301 	bic.w	r3, r3, #1
 800631e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	3314      	adds	r3, #20
 8006326:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006328:	62fa      	str	r2, [r7, #44]	; 0x2c
 800632a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800632e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006330:	e841 2300 	strex	r3, r2, [r1]
 8006334:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1e5      	bne.n	8006308 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006340:	2b01      	cmp	r3, #1
 8006342:	d119      	bne.n	8006378 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	330c      	adds	r3, #12
 800634a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	e853 3f00 	ldrex	r3, [r3]
 8006352:	60bb      	str	r3, [r7, #8]
   return(result);
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	f023 0310 	bic.w	r3, r3, #16
 800635a:	647b      	str	r3, [r7, #68]	; 0x44
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	330c      	adds	r3, #12
 8006362:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006364:	61ba      	str	r2, [r7, #24]
 8006366:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006368:	6979      	ldr	r1, [r7, #20]
 800636a:	69ba      	ldr	r2, [r7, #24]
 800636c:	e841 2300 	strex	r3, r2, [r1]
 8006370:	613b      	str	r3, [r7, #16]
   return(result);
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d1e5      	bne.n	8006344 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2220      	movs	r2, #32
 800637c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006386:	bf00      	nop
 8006388:	3754      	adds	r7, #84	; 0x54
 800638a:	46bd      	mov	sp, r7
 800638c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006390:	4770      	bx	lr

08006392 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006392:	b580      	push	{r7, lr}
 8006394:	b084      	sub	sp, #16
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800639e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2200      	movs	r2, #0
 80063a4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063ac:	68f8      	ldr	r0, [r7, #12]
 80063ae:	f7ff ff3d 	bl	800622c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063b2:	bf00      	nop
 80063b4:	3710      	adds	r7, #16
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}

080063ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80063ba:	b480      	push	{r7}
 80063bc:	b085      	sub	sp, #20
 80063be:	af00      	add	r7, sp, #0
 80063c0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	2b21      	cmp	r3, #33	; 0x21
 80063cc:	d13e      	bne.n	800644c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063d6:	d114      	bne.n	8006402 <UART_Transmit_IT+0x48>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	691b      	ldr	r3, [r3, #16]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d110      	bne.n	8006402 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6a1b      	ldr	r3, [r3, #32]
 80063e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	881b      	ldrh	r3, [r3, #0]
 80063ea:	461a      	mov	r2, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6a1b      	ldr	r3, [r3, #32]
 80063fa:	1c9a      	adds	r2, r3, #2
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	621a      	str	r2, [r3, #32]
 8006400:	e008      	b.n	8006414 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6a1b      	ldr	r3, [r3, #32]
 8006406:	1c59      	adds	r1, r3, #1
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	6211      	str	r1, [r2, #32]
 800640c:	781a      	ldrb	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006418:	b29b      	uxth	r3, r3
 800641a:	3b01      	subs	r3, #1
 800641c:	b29b      	uxth	r3, r3
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	4619      	mov	r1, r3
 8006422:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006424:	2b00      	cmp	r3, #0
 8006426:	d10f      	bne.n	8006448 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	68da      	ldr	r2, [r3, #12]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006436:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68da      	ldr	r2, [r3, #12]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006446:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006448:	2300      	movs	r3, #0
 800644a:	e000      	b.n	800644e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800644c:	2302      	movs	r3, #2
  }
}
 800644e:	4618      	mov	r0, r3
 8006450:	3714      	adds	r7, #20
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr

0800645a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800645a:	b580      	push	{r7, lr}
 800645c:	b082      	sub	sp, #8
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	68da      	ldr	r2, [r3, #12]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006470:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2220      	movs	r2, #32
 8006476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f7ff fecc 	bl	8006218 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006480:	2300      	movs	r3, #0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800648a:	b580      	push	{r7, lr}
 800648c:	b08c      	sub	sp, #48	; 0x30
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006498:	b2db      	uxtb	r3, r3
 800649a:	2b22      	cmp	r3, #34	; 0x22
 800649c:	f040 80ab 	bne.w	80065f6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064a8:	d117      	bne.n	80064da <UART_Receive_IT+0x50>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	691b      	ldr	r3, [r3, #16]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d113      	bne.n	80064da <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80064b2:	2300      	movs	r3, #0
 80064b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064ba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064c8:	b29a      	uxth	r2, r3
 80064ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064cc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064d2:	1c9a      	adds	r2, r3, #2
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	629a      	str	r2, [r3, #40]	; 0x28
 80064d8:	e026      	b.n	8006528 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064de:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80064e0:	2300      	movs	r3, #0
 80064e2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064ec:	d007      	beq.n	80064fe <UART_Receive_IT+0x74>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d10a      	bne.n	800650c <UART_Receive_IT+0x82>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	691b      	ldr	r3, [r3, #16]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d106      	bne.n	800650c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	b2da      	uxtb	r2, r3
 8006506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006508:	701a      	strb	r2, [r3, #0]
 800650a:	e008      	b.n	800651e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	b2db      	uxtb	r3, r3
 8006514:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006518:	b2da      	uxtb	r2, r3
 800651a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800651c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006522:	1c5a      	adds	r2, r3, #1
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800652c:	b29b      	uxth	r3, r3
 800652e:	3b01      	subs	r3, #1
 8006530:	b29b      	uxth	r3, r3
 8006532:	687a      	ldr	r2, [r7, #4]
 8006534:	4619      	mov	r1, r3
 8006536:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006538:	2b00      	cmp	r3, #0
 800653a:	d15a      	bne.n	80065f2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68da      	ldr	r2, [r3, #12]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f022 0220 	bic.w	r2, r2, #32
 800654a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	68da      	ldr	r2, [r3, #12]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800655a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	695a      	ldr	r2, [r3, #20]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f022 0201 	bic.w	r2, r2, #1
 800656a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2220      	movs	r2, #32
 8006570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006578:	2b01      	cmp	r3, #1
 800657a:	d135      	bne.n	80065e8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	330c      	adds	r3, #12
 8006588:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	e853 3f00 	ldrex	r3, [r3]
 8006590:	613b      	str	r3, [r7, #16]
   return(result);
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	f023 0310 	bic.w	r3, r3, #16
 8006598:	627b      	str	r3, [r7, #36]	; 0x24
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	330c      	adds	r3, #12
 80065a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065a2:	623a      	str	r2, [r7, #32]
 80065a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a6:	69f9      	ldr	r1, [r7, #28]
 80065a8:	6a3a      	ldr	r2, [r7, #32]
 80065aa:	e841 2300 	strex	r3, r2, [r1]
 80065ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80065b0:	69bb      	ldr	r3, [r7, #24]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d1e5      	bne.n	8006582 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f003 0310 	and.w	r3, r3, #16
 80065c0:	2b10      	cmp	r3, #16
 80065c2:	d10a      	bne.n	80065da <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80065c4:	2300      	movs	r3, #0
 80065c6:	60fb      	str	r3, [r7, #12]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	60fb      	str	r3, [r7, #12]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	60fb      	str	r3, [r7, #12]
 80065d8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80065de:	4619      	mov	r1, r3
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f7ff fe2d 	bl	8006240 <HAL_UARTEx_RxEventCallback>
 80065e6:	e002      	b.n	80065ee <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f7fb fd99 	bl	8002120 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80065ee:	2300      	movs	r3, #0
 80065f0:	e002      	b.n	80065f8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80065f2:	2300      	movs	r3, #0
 80065f4:	e000      	b.n	80065f8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80065f6:	2302      	movs	r3, #2
  }
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3730      	adds	r7, #48	; 0x30
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}

08006600 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006604:	b09f      	sub	sp, #124	; 0x7c
 8006606:	af00      	add	r7, sp, #0
 8006608:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800660a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006614:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006616:	68d9      	ldr	r1, [r3, #12]
 8006618:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800661a:	681a      	ldr	r2, [r3, #0]
 800661c:	ea40 0301 	orr.w	r3, r0, r1
 8006620:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006622:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006624:	689a      	ldr	r2, [r3, #8]
 8006626:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006628:	691b      	ldr	r3, [r3, #16]
 800662a:	431a      	orrs	r2, r3
 800662c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800662e:	695b      	ldr	r3, [r3, #20]
 8006630:	431a      	orrs	r2, r3
 8006632:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006634:	69db      	ldr	r3, [r3, #28]
 8006636:	4313      	orrs	r3, r2
 8006638:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800663a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006644:	f021 010c 	bic.w	r1, r1, #12
 8006648:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800664e:	430b      	orrs	r3, r1
 8006650:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006652:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	695b      	ldr	r3, [r3, #20]
 8006658:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800665c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800665e:	6999      	ldr	r1, [r3, #24]
 8006660:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	ea40 0301 	orr.w	r3, r0, r1
 8006668:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800666a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800666c:	681a      	ldr	r2, [r3, #0]
 800666e:	4bc5      	ldr	r3, [pc, #788]	; (8006984 <UART_SetConfig+0x384>)
 8006670:	429a      	cmp	r2, r3
 8006672:	d004      	beq.n	800667e <UART_SetConfig+0x7e>
 8006674:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	4bc3      	ldr	r3, [pc, #780]	; (8006988 <UART_SetConfig+0x388>)
 800667a:	429a      	cmp	r2, r3
 800667c:	d103      	bne.n	8006686 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800667e:	f7fe fea3 	bl	80053c8 <HAL_RCC_GetPCLK2Freq>
 8006682:	6778      	str	r0, [r7, #116]	; 0x74
 8006684:	e002      	b.n	800668c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006686:	f7fe fe8b 	bl	80053a0 <HAL_RCC_GetPCLK1Freq>
 800668a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800668c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800668e:	69db      	ldr	r3, [r3, #28]
 8006690:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006694:	f040 80b6 	bne.w	8006804 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006698:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800669a:	461c      	mov	r4, r3
 800669c:	f04f 0500 	mov.w	r5, #0
 80066a0:	4622      	mov	r2, r4
 80066a2:	462b      	mov	r3, r5
 80066a4:	1891      	adds	r1, r2, r2
 80066a6:	6439      	str	r1, [r7, #64]	; 0x40
 80066a8:	415b      	adcs	r3, r3
 80066aa:	647b      	str	r3, [r7, #68]	; 0x44
 80066ac:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80066b0:	1912      	adds	r2, r2, r4
 80066b2:	eb45 0303 	adc.w	r3, r5, r3
 80066b6:	f04f 0000 	mov.w	r0, #0
 80066ba:	f04f 0100 	mov.w	r1, #0
 80066be:	00d9      	lsls	r1, r3, #3
 80066c0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80066c4:	00d0      	lsls	r0, r2, #3
 80066c6:	4602      	mov	r2, r0
 80066c8:	460b      	mov	r3, r1
 80066ca:	1911      	adds	r1, r2, r4
 80066cc:	6639      	str	r1, [r7, #96]	; 0x60
 80066ce:	416b      	adcs	r3, r5
 80066d0:	667b      	str	r3, [r7, #100]	; 0x64
 80066d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	461a      	mov	r2, r3
 80066d8:	f04f 0300 	mov.w	r3, #0
 80066dc:	1891      	adds	r1, r2, r2
 80066de:	63b9      	str	r1, [r7, #56]	; 0x38
 80066e0:	415b      	adcs	r3, r3
 80066e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80066e8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80066ec:	f7fa faac 	bl	8000c48 <__aeabi_uldivmod>
 80066f0:	4602      	mov	r2, r0
 80066f2:	460b      	mov	r3, r1
 80066f4:	4ba5      	ldr	r3, [pc, #660]	; (800698c <UART_SetConfig+0x38c>)
 80066f6:	fba3 2302 	umull	r2, r3, r3, r2
 80066fa:	095b      	lsrs	r3, r3, #5
 80066fc:	011e      	lsls	r6, r3, #4
 80066fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006700:	461c      	mov	r4, r3
 8006702:	f04f 0500 	mov.w	r5, #0
 8006706:	4622      	mov	r2, r4
 8006708:	462b      	mov	r3, r5
 800670a:	1891      	adds	r1, r2, r2
 800670c:	6339      	str	r1, [r7, #48]	; 0x30
 800670e:	415b      	adcs	r3, r3
 8006710:	637b      	str	r3, [r7, #52]	; 0x34
 8006712:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006716:	1912      	adds	r2, r2, r4
 8006718:	eb45 0303 	adc.w	r3, r5, r3
 800671c:	f04f 0000 	mov.w	r0, #0
 8006720:	f04f 0100 	mov.w	r1, #0
 8006724:	00d9      	lsls	r1, r3, #3
 8006726:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800672a:	00d0      	lsls	r0, r2, #3
 800672c:	4602      	mov	r2, r0
 800672e:	460b      	mov	r3, r1
 8006730:	1911      	adds	r1, r2, r4
 8006732:	65b9      	str	r1, [r7, #88]	; 0x58
 8006734:	416b      	adcs	r3, r5
 8006736:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006738:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	461a      	mov	r2, r3
 800673e:	f04f 0300 	mov.w	r3, #0
 8006742:	1891      	adds	r1, r2, r2
 8006744:	62b9      	str	r1, [r7, #40]	; 0x28
 8006746:	415b      	adcs	r3, r3
 8006748:	62fb      	str	r3, [r7, #44]	; 0x2c
 800674a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800674e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006752:	f7fa fa79 	bl	8000c48 <__aeabi_uldivmod>
 8006756:	4602      	mov	r2, r0
 8006758:	460b      	mov	r3, r1
 800675a:	4b8c      	ldr	r3, [pc, #560]	; (800698c <UART_SetConfig+0x38c>)
 800675c:	fba3 1302 	umull	r1, r3, r3, r2
 8006760:	095b      	lsrs	r3, r3, #5
 8006762:	2164      	movs	r1, #100	; 0x64
 8006764:	fb01 f303 	mul.w	r3, r1, r3
 8006768:	1ad3      	subs	r3, r2, r3
 800676a:	00db      	lsls	r3, r3, #3
 800676c:	3332      	adds	r3, #50	; 0x32
 800676e:	4a87      	ldr	r2, [pc, #540]	; (800698c <UART_SetConfig+0x38c>)
 8006770:	fba2 2303 	umull	r2, r3, r2, r3
 8006774:	095b      	lsrs	r3, r3, #5
 8006776:	005b      	lsls	r3, r3, #1
 8006778:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800677c:	441e      	add	r6, r3
 800677e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006780:	4618      	mov	r0, r3
 8006782:	f04f 0100 	mov.w	r1, #0
 8006786:	4602      	mov	r2, r0
 8006788:	460b      	mov	r3, r1
 800678a:	1894      	adds	r4, r2, r2
 800678c:	623c      	str	r4, [r7, #32]
 800678e:	415b      	adcs	r3, r3
 8006790:	627b      	str	r3, [r7, #36]	; 0x24
 8006792:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006796:	1812      	adds	r2, r2, r0
 8006798:	eb41 0303 	adc.w	r3, r1, r3
 800679c:	f04f 0400 	mov.w	r4, #0
 80067a0:	f04f 0500 	mov.w	r5, #0
 80067a4:	00dd      	lsls	r5, r3, #3
 80067a6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80067aa:	00d4      	lsls	r4, r2, #3
 80067ac:	4622      	mov	r2, r4
 80067ae:	462b      	mov	r3, r5
 80067b0:	1814      	adds	r4, r2, r0
 80067b2:	653c      	str	r4, [r7, #80]	; 0x50
 80067b4:	414b      	adcs	r3, r1
 80067b6:	657b      	str	r3, [r7, #84]	; 0x54
 80067b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	461a      	mov	r2, r3
 80067be:	f04f 0300 	mov.w	r3, #0
 80067c2:	1891      	adds	r1, r2, r2
 80067c4:	61b9      	str	r1, [r7, #24]
 80067c6:	415b      	adcs	r3, r3
 80067c8:	61fb      	str	r3, [r7, #28]
 80067ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067ce:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80067d2:	f7fa fa39 	bl	8000c48 <__aeabi_uldivmod>
 80067d6:	4602      	mov	r2, r0
 80067d8:	460b      	mov	r3, r1
 80067da:	4b6c      	ldr	r3, [pc, #432]	; (800698c <UART_SetConfig+0x38c>)
 80067dc:	fba3 1302 	umull	r1, r3, r3, r2
 80067e0:	095b      	lsrs	r3, r3, #5
 80067e2:	2164      	movs	r1, #100	; 0x64
 80067e4:	fb01 f303 	mul.w	r3, r1, r3
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	00db      	lsls	r3, r3, #3
 80067ec:	3332      	adds	r3, #50	; 0x32
 80067ee:	4a67      	ldr	r2, [pc, #412]	; (800698c <UART_SetConfig+0x38c>)
 80067f0:	fba2 2303 	umull	r2, r3, r2, r3
 80067f4:	095b      	lsrs	r3, r3, #5
 80067f6:	f003 0207 	and.w	r2, r3, #7
 80067fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4432      	add	r2, r6
 8006800:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006802:	e0b9      	b.n	8006978 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006804:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006806:	461c      	mov	r4, r3
 8006808:	f04f 0500 	mov.w	r5, #0
 800680c:	4622      	mov	r2, r4
 800680e:	462b      	mov	r3, r5
 8006810:	1891      	adds	r1, r2, r2
 8006812:	6139      	str	r1, [r7, #16]
 8006814:	415b      	adcs	r3, r3
 8006816:	617b      	str	r3, [r7, #20]
 8006818:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800681c:	1912      	adds	r2, r2, r4
 800681e:	eb45 0303 	adc.w	r3, r5, r3
 8006822:	f04f 0000 	mov.w	r0, #0
 8006826:	f04f 0100 	mov.w	r1, #0
 800682a:	00d9      	lsls	r1, r3, #3
 800682c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006830:	00d0      	lsls	r0, r2, #3
 8006832:	4602      	mov	r2, r0
 8006834:	460b      	mov	r3, r1
 8006836:	eb12 0804 	adds.w	r8, r2, r4
 800683a:	eb43 0905 	adc.w	r9, r3, r5
 800683e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	4618      	mov	r0, r3
 8006844:	f04f 0100 	mov.w	r1, #0
 8006848:	f04f 0200 	mov.w	r2, #0
 800684c:	f04f 0300 	mov.w	r3, #0
 8006850:	008b      	lsls	r3, r1, #2
 8006852:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006856:	0082      	lsls	r2, r0, #2
 8006858:	4640      	mov	r0, r8
 800685a:	4649      	mov	r1, r9
 800685c:	f7fa f9f4 	bl	8000c48 <__aeabi_uldivmod>
 8006860:	4602      	mov	r2, r0
 8006862:	460b      	mov	r3, r1
 8006864:	4b49      	ldr	r3, [pc, #292]	; (800698c <UART_SetConfig+0x38c>)
 8006866:	fba3 2302 	umull	r2, r3, r3, r2
 800686a:	095b      	lsrs	r3, r3, #5
 800686c:	011e      	lsls	r6, r3, #4
 800686e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006870:	4618      	mov	r0, r3
 8006872:	f04f 0100 	mov.w	r1, #0
 8006876:	4602      	mov	r2, r0
 8006878:	460b      	mov	r3, r1
 800687a:	1894      	adds	r4, r2, r2
 800687c:	60bc      	str	r4, [r7, #8]
 800687e:	415b      	adcs	r3, r3
 8006880:	60fb      	str	r3, [r7, #12]
 8006882:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006886:	1812      	adds	r2, r2, r0
 8006888:	eb41 0303 	adc.w	r3, r1, r3
 800688c:	f04f 0400 	mov.w	r4, #0
 8006890:	f04f 0500 	mov.w	r5, #0
 8006894:	00dd      	lsls	r5, r3, #3
 8006896:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800689a:	00d4      	lsls	r4, r2, #3
 800689c:	4622      	mov	r2, r4
 800689e:	462b      	mov	r3, r5
 80068a0:	1814      	adds	r4, r2, r0
 80068a2:	64bc      	str	r4, [r7, #72]	; 0x48
 80068a4:	414b      	adcs	r3, r1
 80068a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	4618      	mov	r0, r3
 80068ae:	f04f 0100 	mov.w	r1, #0
 80068b2:	f04f 0200 	mov.w	r2, #0
 80068b6:	f04f 0300 	mov.w	r3, #0
 80068ba:	008b      	lsls	r3, r1, #2
 80068bc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80068c0:	0082      	lsls	r2, r0, #2
 80068c2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80068c6:	f7fa f9bf 	bl	8000c48 <__aeabi_uldivmod>
 80068ca:	4602      	mov	r2, r0
 80068cc:	460b      	mov	r3, r1
 80068ce:	4b2f      	ldr	r3, [pc, #188]	; (800698c <UART_SetConfig+0x38c>)
 80068d0:	fba3 1302 	umull	r1, r3, r3, r2
 80068d4:	095b      	lsrs	r3, r3, #5
 80068d6:	2164      	movs	r1, #100	; 0x64
 80068d8:	fb01 f303 	mul.w	r3, r1, r3
 80068dc:	1ad3      	subs	r3, r2, r3
 80068de:	011b      	lsls	r3, r3, #4
 80068e0:	3332      	adds	r3, #50	; 0x32
 80068e2:	4a2a      	ldr	r2, [pc, #168]	; (800698c <UART_SetConfig+0x38c>)
 80068e4:	fba2 2303 	umull	r2, r3, r2, r3
 80068e8:	095b      	lsrs	r3, r3, #5
 80068ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80068ee:	441e      	add	r6, r3
 80068f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068f2:	4618      	mov	r0, r3
 80068f4:	f04f 0100 	mov.w	r1, #0
 80068f8:	4602      	mov	r2, r0
 80068fa:	460b      	mov	r3, r1
 80068fc:	1894      	adds	r4, r2, r2
 80068fe:	603c      	str	r4, [r7, #0]
 8006900:	415b      	adcs	r3, r3
 8006902:	607b      	str	r3, [r7, #4]
 8006904:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006908:	1812      	adds	r2, r2, r0
 800690a:	eb41 0303 	adc.w	r3, r1, r3
 800690e:	f04f 0400 	mov.w	r4, #0
 8006912:	f04f 0500 	mov.w	r5, #0
 8006916:	00dd      	lsls	r5, r3, #3
 8006918:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800691c:	00d4      	lsls	r4, r2, #3
 800691e:	4622      	mov	r2, r4
 8006920:	462b      	mov	r3, r5
 8006922:	eb12 0a00 	adds.w	sl, r2, r0
 8006926:	eb43 0b01 	adc.w	fp, r3, r1
 800692a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	4618      	mov	r0, r3
 8006930:	f04f 0100 	mov.w	r1, #0
 8006934:	f04f 0200 	mov.w	r2, #0
 8006938:	f04f 0300 	mov.w	r3, #0
 800693c:	008b      	lsls	r3, r1, #2
 800693e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006942:	0082      	lsls	r2, r0, #2
 8006944:	4650      	mov	r0, sl
 8006946:	4659      	mov	r1, fp
 8006948:	f7fa f97e 	bl	8000c48 <__aeabi_uldivmod>
 800694c:	4602      	mov	r2, r0
 800694e:	460b      	mov	r3, r1
 8006950:	4b0e      	ldr	r3, [pc, #56]	; (800698c <UART_SetConfig+0x38c>)
 8006952:	fba3 1302 	umull	r1, r3, r3, r2
 8006956:	095b      	lsrs	r3, r3, #5
 8006958:	2164      	movs	r1, #100	; 0x64
 800695a:	fb01 f303 	mul.w	r3, r1, r3
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	011b      	lsls	r3, r3, #4
 8006962:	3332      	adds	r3, #50	; 0x32
 8006964:	4a09      	ldr	r2, [pc, #36]	; (800698c <UART_SetConfig+0x38c>)
 8006966:	fba2 2303 	umull	r2, r3, r2, r3
 800696a:	095b      	lsrs	r3, r3, #5
 800696c:	f003 020f 	and.w	r2, r3, #15
 8006970:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4432      	add	r2, r6
 8006976:	609a      	str	r2, [r3, #8]
}
 8006978:	bf00      	nop
 800697a:	377c      	adds	r7, #124	; 0x7c
 800697c:	46bd      	mov	sp, r7
 800697e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006982:	bf00      	nop
 8006984:	40011000 	.word	0x40011000
 8006988:	40011400 	.word	0x40011400
 800698c:	51eb851f 	.word	0x51eb851f

08006990 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006990:	b084      	sub	sp, #16
 8006992:	b580      	push	{r7, lr}
 8006994:	b084      	sub	sp, #16
 8006996:	af00      	add	r7, sp, #0
 8006998:	6078      	str	r0, [r7, #4]
 800699a:	f107 001c 	add.w	r0, r7, #28
 800699e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80069a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d122      	bne.n	80069ee <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80069bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	68db      	ldr	r3, [r3, #12]
 80069c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80069d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d105      	bne.n	80069e2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f001 fb1c 	bl	8008020 <USB_CoreReset>
 80069e8:	4603      	mov	r3, r0
 80069ea:	73fb      	strb	r3, [r7, #15]
 80069ec:	e01a      	b.n	8006a24 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f001 fb10 	bl	8008020 <USB_CoreReset>
 8006a00:	4603      	mov	r3, r0
 8006a02:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006a04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d106      	bne.n	8006a18 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a0e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	639a      	str	r2, [r3, #56]	; 0x38
 8006a16:	e005      	b.n	8006a24 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a1c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d10b      	bne.n	8006a42 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	f043 0206 	orr.w	r2, r3, #6
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	f043 0220 	orr.w	r2, r3, #32
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006a42:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	3710      	adds	r7, #16
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006a4e:	b004      	add	sp, #16
 8006a50:	4770      	bx	lr
	...

08006a54 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b087      	sub	sp, #28
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	60f8      	str	r0, [r7, #12]
 8006a5c:	60b9      	str	r1, [r7, #8]
 8006a5e:	4613      	mov	r3, r2
 8006a60:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006a62:	79fb      	ldrb	r3, [r7, #7]
 8006a64:	2b02      	cmp	r3, #2
 8006a66:	d165      	bne.n	8006b34 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	4a41      	ldr	r2, [pc, #260]	; (8006b70 <USB_SetTurnaroundTime+0x11c>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d906      	bls.n	8006a7e <USB_SetTurnaroundTime+0x2a>
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	4a40      	ldr	r2, [pc, #256]	; (8006b74 <USB_SetTurnaroundTime+0x120>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d202      	bcs.n	8006a7e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006a78:	230f      	movs	r3, #15
 8006a7a:	617b      	str	r3, [r7, #20]
 8006a7c:	e062      	b.n	8006b44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	4a3c      	ldr	r2, [pc, #240]	; (8006b74 <USB_SetTurnaroundTime+0x120>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d306      	bcc.n	8006a94 <USB_SetTurnaroundTime+0x40>
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	4a3b      	ldr	r2, [pc, #236]	; (8006b78 <USB_SetTurnaroundTime+0x124>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d202      	bcs.n	8006a94 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006a8e:	230e      	movs	r3, #14
 8006a90:	617b      	str	r3, [r7, #20]
 8006a92:	e057      	b.n	8006b44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	4a38      	ldr	r2, [pc, #224]	; (8006b78 <USB_SetTurnaroundTime+0x124>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d306      	bcc.n	8006aaa <USB_SetTurnaroundTime+0x56>
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	4a37      	ldr	r2, [pc, #220]	; (8006b7c <USB_SetTurnaroundTime+0x128>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d202      	bcs.n	8006aaa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006aa4:	230d      	movs	r3, #13
 8006aa6:	617b      	str	r3, [r7, #20]
 8006aa8:	e04c      	b.n	8006b44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	4a33      	ldr	r2, [pc, #204]	; (8006b7c <USB_SetTurnaroundTime+0x128>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d306      	bcc.n	8006ac0 <USB_SetTurnaroundTime+0x6c>
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	4a32      	ldr	r2, [pc, #200]	; (8006b80 <USB_SetTurnaroundTime+0x12c>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d802      	bhi.n	8006ac0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006aba:	230c      	movs	r3, #12
 8006abc:	617b      	str	r3, [r7, #20]
 8006abe:	e041      	b.n	8006b44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	4a2f      	ldr	r2, [pc, #188]	; (8006b80 <USB_SetTurnaroundTime+0x12c>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d906      	bls.n	8006ad6 <USB_SetTurnaroundTime+0x82>
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	4a2e      	ldr	r2, [pc, #184]	; (8006b84 <USB_SetTurnaroundTime+0x130>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d802      	bhi.n	8006ad6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006ad0:	230b      	movs	r3, #11
 8006ad2:	617b      	str	r3, [r7, #20]
 8006ad4:	e036      	b.n	8006b44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	4a2a      	ldr	r2, [pc, #168]	; (8006b84 <USB_SetTurnaroundTime+0x130>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d906      	bls.n	8006aec <USB_SetTurnaroundTime+0x98>
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	4a29      	ldr	r2, [pc, #164]	; (8006b88 <USB_SetTurnaroundTime+0x134>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d802      	bhi.n	8006aec <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006ae6:	230a      	movs	r3, #10
 8006ae8:	617b      	str	r3, [r7, #20]
 8006aea:	e02b      	b.n	8006b44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	4a26      	ldr	r2, [pc, #152]	; (8006b88 <USB_SetTurnaroundTime+0x134>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d906      	bls.n	8006b02 <USB_SetTurnaroundTime+0xae>
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	4a25      	ldr	r2, [pc, #148]	; (8006b8c <USB_SetTurnaroundTime+0x138>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d202      	bcs.n	8006b02 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006afc:	2309      	movs	r3, #9
 8006afe:	617b      	str	r3, [r7, #20]
 8006b00:	e020      	b.n	8006b44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	4a21      	ldr	r2, [pc, #132]	; (8006b8c <USB_SetTurnaroundTime+0x138>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d306      	bcc.n	8006b18 <USB_SetTurnaroundTime+0xc4>
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	4a20      	ldr	r2, [pc, #128]	; (8006b90 <USB_SetTurnaroundTime+0x13c>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d802      	bhi.n	8006b18 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006b12:	2308      	movs	r3, #8
 8006b14:	617b      	str	r3, [r7, #20]
 8006b16:	e015      	b.n	8006b44 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	4a1d      	ldr	r2, [pc, #116]	; (8006b90 <USB_SetTurnaroundTime+0x13c>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d906      	bls.n	8006b2e <USB_SetTurnaroundTime+0xda>
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	4a1c      	ldr	r2, [pc, #112]	; (8006b94 <USB_SetTurnaroundTime+0x140>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d202      	bcs.n	8006b2e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006b28:	2307      	movs	r3, #7
 8006b2a:	617b      	str	r3, [r7, #20]
 8006b2c:	e00a      	b.n	8006b44 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006b2e:	2306      	movs	r3, #6
 8006b30:	617b      	str	r3, [r7, #20]
 8006b32:	e007      	b.n	8006b44 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006b34:	79fb      	ldrb	r3, [r7, #7]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d102      	bne.n	8006b40 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006b3a:	2309      	movs	r3, #9
 8006b3c:	617b      	str	r3, [r7, #20]
 8006b3e:	e001      	b.n	8006b44 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006b40:	2309      	movs	r3, #9
 8006b42:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	68db      	ldr	r3, [r3, #12]
 8006b48:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	68da      	ldr	r2, [r3, #12]
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	029b      	lsls	r3, r3, #10
 8006b58:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006b5c:	431a      	orrs	r2, r3
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006b62:	2300      	movs	r3, #0
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	371c      	adds	r7, #28
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr
 8006b70:	00d8acbf 	.word	0x00d8acbf
 8006b74:	00e4e1c0 	.word	0x00e4e1c0
 8006b78:	00f42400 	.word	0x00f42400
 8006b7c:	01067380 	.word	0x01067380
 8006b80:	011a499f 	.word	0x011a499f
 8006b84:	01312cff 	.word	0x01312cff
 8006b88:	014ca43f 	.word	0x014ca43f
 8006b8c:	016e3600 	.word	0x016e3600
 8006b90:	01a6ab1f 	.word	0x01a6ab1f
 8006b94:	01e84800 	.word	0x01e84800

08006b98 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	f043 0201 	orr.w	r2, r3, #1
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006bac:	2300      	movs	r3, #0
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	370c      	adds	r7, #12
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr

08006bba <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006bba:	b480      	push	{r7}
 8006bbc:	b083      	sub	sp, #12
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	f023 0201 	bic.w	r2, r3, #1
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006bce:	2300      	movs	r3, #0
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b084      	sub	sp, #16
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	460b      	mov	r3, r1
 8006be6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006be8:	2300      	movs	r3, #0
 8006bea:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006bf8:	78fb      	ldrb	r3, [r7, #3]
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d115      	bne.n	8006c2a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	68db      	ldr	r3, [r3, #12]
 8006c02:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006c0a:	2001      	movs	r0, #1
 8006c0c:	f7fb fd36 	bl	800267c <HAL_Delay>
      ms++;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	3301      	adds	r3, #1
 8006c14:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f001 f972 	bl	8007f00 <USB_GetMode>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d01e      	beq.n	8006c60 <USB_SetCurrentMode+0x84>
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2b31      	cmp	r3, #49	; 0x31
 8006c26:	d9f0      	bls.n	8006c0a <USB_SetCurrentMode+0x2e>
 8006c28:	e01a      	b.n	8006c60 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006c2a:	78fb      	ldrb	r3, [r7, #3]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d115      	bne.n	8006c5c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006c3c:	2001      	movs	r0, #1
 8006c3e:	f7fb fd1d 	bl	800267c <HAL_Delay>
      ms++;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	3301      	adds	r3, #1
 8006c46:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f001 f959 	bl	8007f00 <USB_GetMode>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d005      	beq.n	8006c60 <USB_SetCurrentMode+0x84>
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2b31      	cmp	r3, #49	; 0x31
 8006c58:	d9f0      	bls.n	8006c3c <USB_SetCurrentMode+0x60>
 8006c5a:	e001      	b.n	8006c60 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	e005      	b.n	8006c6c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2b32      	cmp	r3, #50	; 0x32
 8006c64:	d101      	bne.n	8006c6a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e000      	b.n	8006c6c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3710      	adds	r7, #16
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006c74:	b084      	sub	sp, #16
 8006c76:	b580      	push	{r7, lr}
 8006c78:	b086      	sub	sp, #24
 8006c7a:	af00      	add	r7, sp, #0
 8006c7c:	6078      	str	r0, [r7, #4]
 8006c7e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006c82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006c86:	2300      	movs	r3, #0
 8006c88:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006c8e:	2300      	movs	r3, #0
 8006c90:	613b      	str	r3, [r7, #16]
 8006c92:	e009      	b.n	8006ca8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	3340      	adds	r3, #64	; 0x40
 8006c9a:	009b      	lsls	r3, r3, #2
 8006c9c:	4413      	add	r3, r2
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	613b      	str	r3, [r7, #16]
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	2b0e      	cmp	r3, #14
 8006cac:	d9f2      	bls.n	8006c94 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006cae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d11c      	bne.n	8006cee <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006cc2:	f043 0302 	orr.w	r3, r3, #2
 8006cc6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ccc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ce4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	639a      	str	r2, [r3, #56]	; 0x38
 8006cec:	e00b      	b.n	8006d06 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cfe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006d0c:	461a      	mov	r2, r3
 8006d0e:	2300      	movs	r3, #0
 8006d10:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d18:	4619      	mov	r1, r3
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d20:	461a      	mov	r2, r3
 8006d22:	680b      	ldr	r3, [r1, #0]
 8006d24:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d10c      	bne.n	8006d46 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d104      	bne.n	8006d3c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006d32:	2100      	movs	r1, #0
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f000 f945 	bl	8006fc4 <USB_SetDevSpeed>
 8006d3a:	e008      	b.n	8006d4e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006d3c:	2101      	movs	r1, #1
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 f940 	bl	8006fc4 <USB_SetDevSpeed>
 8006d44:	e003      	b.n	8006d4e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006d46:	2103      	movs	r1, #3
 8006d48:	6878      	ldr	r0, [r7, #4]
 8006d4a:	f000 f93b 	bl	8006fc4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006d4e:	2110      	movs	r1, #16
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 f8f3 	bl	8006f3c <USB_FlushTxFifo>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d001      	beq.n	8006d60 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	f000 f90f 	bl	8006f84 <USB_FlushRxFifo>
 8006d66:	4603      	mov	r3, r0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d001      	beq.n	8006d70 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d76:	461a      	mov	r2, r3
 8006d78:	2300      	movs	r3, #0
 8006d7a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d82:	461a      	mov	r2, r3
 8006d84:	2300      	movs	r3, #0
 8006d86:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d8e:	461a      	mov	r2, r3
 8006d90:	2300      	movs	r3, #0
 8006d92:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d94:	2300      	movs	r3, #0
 8006d96:	613b      	str	r3, [r7, #16]
 8006d98:	e043      	b.n	8006e22 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	015a      	lsls	r2, r3, #5
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	4413      	add	r3, r2
 8006da2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006dac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006db0:	d118      	bne.n	8006de4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d10a      	bne.n	8006dce <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	015a      	lsls	r2, r3, #5
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	4413      	add	r3, r2
 8006dc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006dca:	6013      	str	r3, [r2, #0]
 8006dcc:	e013      	b.n	8006df6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	015a      	lsls	r2, r3, #5
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	4413      	add	r3, r2
 8006dd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dda:	461a      	mov	r2, r3
 8006ddc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006de0:	6013      	str	r3, [r2, #0]
 8006de2:	e008      	b.n	8006df6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	015a      	lsls	r2, r3, #5
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	4413      	add	r3, r2
 8006dec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006df0:	461a      	mov	r2, r3
 8006df2:	2300      	movs	r3, #0
 8006df4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	015a      	lsls	r2, r3, #5
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	4413      	add	r3, r2
 8006dfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e02:	461a      	mov	r2, r3
 8006e04:	2300      	movs	r3, #0
 8006e06:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	015a      	lsls	r2, r3, #5
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	4413      	add	r3, r2
 8006e10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e14:	461a      	mov	r2, r3
 8006e16:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006e1a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	3301      	adds	r3, #1
 8006e20:	613b      	str	r3, [r7, #16]
 8006e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e24:	693a      	ldr	r2, [r7, #16]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d3b7      	bcc.n	8006d9a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	613b      	str	r3, [r7, #16]
 8006e2e:	e043      	b.n	8006eb8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	015a      	lsls	r2, r3, #5
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	4413      	add	r3, r2
 8006e38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e42:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e46:	d118      	bne.n	8006e7a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d10a      	bne.n	8006e64 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	015a      	lsls	r2, r3, #5
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	4413      	add	r3, r2
 8006e56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006e60:	6013      	str	r3, [r2, #0]
 8006e62:	e013      	b.n	8006e8c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	015a      	lsls	r2, r3, #5
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	4413      	add	r3, r2
 8006e6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e70:	461a      	mov	r2, r3
 8006e72:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006e76:	6013      	str	r3, [r2, #0]
 8006e78:	e008      	b.n	8006e8c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006e7a:	693b      	ldr	r3, [r7, #16]
 8006e7c:	015a      	lsls	r2, r3, #5
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	4413      	add	r3, r2
 8006e82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e86:	461a      	mov	r2, r3
 8006e88:	2300      	movs	r3, #0
 8006e8a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	015a      	lsls	r2, r3, #5
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	4413      	add	r3, r2
 8006e94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e98:	461a      	mov	r2, r3
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	015a      	lsls	r2, r3, #5
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	4413      	add	r3, r2
 8006ea6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006eaa:	461a      	mov	r2, r3
 8006eac:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006eb0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	3301      	adds	r3, #1
 8006eb6:	613b      	str	r3, [r7, #16]
 8006eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eba:	693a      	ldr	r2, [r7, #16]
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	d3b7      	bcc.n	8006e30 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ec6:	691b      	ldr	r3, [r3, #16]
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ece:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ed2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006ee0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d105      	bne.n	8006ef4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	699b      	ldr	r3, [r3, #24]
 8006eec:	f043 0210 	orr.w	r2, r3, #16
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	699a      	ldr	r2, [r3, #24]
 8006ef8:	4b0f      	ldr	r3, [pc, #60]	; (8006f38 <USB_DevInit+0x2c4>)
 8006efa:	4313      	orrs	r3, r2
 8006efc:	687a      	ldr	r2, [r7, #4]
 8006efe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006f00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d005      	beq.n	8006f12 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	699b      	ldr	r3, [r3, #24]
 8006f0a:	f043 0208 	orr.w	r2, r3, #8
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006f12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f14:	2b01      	cmp	r3, #1
 8006f16:	d107      	bne.n	8006f28 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	699b      	ldr	r3, [r3, #24]
 8006f1c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006f20:	f043 0304 	orr.w	r3, r3, #4
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006f28:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3718      	adds	r7, #24
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006f34:	b004      	add	sp, #16
 8006f36:	4770      	bx	lr
 8006f38:	803c3800 	.word	0x803c3800

08006f3c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b085      	sub	sp, #20
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
 8006f44:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006f46:	2300      	movs	r3, #0
 8006f48:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	019b      	lsls	r3, r3, #6
 8006f4e:	f043 0220 	orr.w	r2, r3, #32
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	3301      	adds	r3, #1
 8006f5a:	60fb      	str	r3, [r7, #12]
 8006f5c:	4a08      	ldr	r2, [pc, #32]	; (8006f80 <USB_FlushTxFifo+0x44>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d901      	bls.n	8006f66 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8006f62:	2303      	movs	r3, #3
 8006f64:	e006      	b.n	8006f74 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	691b      	ldr	r3, [r3, #16]
 8006f6a:	f003 0320 	and.w	r3, r3, #32
 8006f6e:	2b20      	cmp	r3, #32
 8006f70:	d0f1      	beq.n	8006f56 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006f72:	2300      	movs	r3, #0
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3714      	adds	r7, #20
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr
 8006f80:	00030d40 	.word	0x00030d40

08006f84 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b085      	sub	sp, #20
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2210      	movs	r2, #16
 8006f94:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	3301      	adds	r3, #1
 8006f9a:	60fb      	str	r3, [r7, #12]
 8006f9c:	4a08      	ldr	r2, [pc, #32]	; (8006fc0 <USB_FlushRxFifo+0x3c>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d901      	bls.n	8006fa6 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	e006      	b.n	8006fb4 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	691b      	ldr	r3, [r3, #16]
 8006faa:	f003 0310 	and.w	r3, r3, #16
 8006fae:	2b10      	cmp	r3, #16
 8006fb0:	d0f1      	beq.n	8006f96 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006fb2:	2300      	movs	r3, #0
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3714      	adds	r7, #20
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr
 8006fc0:	00030d40 	.word	0x00030d40

08006fc4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b085      	sub	sp, #20
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	460b      	mov	r3, r1
 8006fce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	78fb      	ldrb	r3, [r7, #3]
 8006fde:	68f9      	ldr	r1, [r7, #12]
 8006fe0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006fe8:	2300      	movs	r3, #0
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3714      	adds	r7, #20
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr

08006ff6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006ff6:	b480      	push	{r7}
 8006ff8:	b087      	sub	sp, #28
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	f003 0306 	and.w	r3, r3, #6
 800700e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d102      	bne.n	800701c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007016:	2300      	movs	r3, #0
 8007018:	75fb      	strb	r3, [r7, #23]
 800701a:	e00a      	b.n	8007032 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2b02      	cmp	r3, #2
 8007020:	d002      	beq.n	8007028 <USB_GetDevSpeed+0x32>
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2b06      	cmp	r3, #6
 8007026:	d102      	bne.n	800702e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007028:	2302      	movs	r3, #2
 800702a:	75fb      	strb	r3, [r7, #23]
 800702c:	e001      	b.n	8007032 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800702e:	230f      	movs	r3, #15
 8007030:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007032:	7dfb      	ldrb	r3, [r7, #23]
}
 8007034:	4618      	mov	r0, r3
 8007036:	371c      	adds	r7, #28
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007040:	b480      	push	{r7}
 8007042:	b085      	sub	sp, #20
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
 8007048:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	785b      	ldrb	r3, [r3, #1]
 8007058:	2b01      	cmp	r3, #1
 800705a:	d13a      	bne.n	80070d2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007062:	69da      	ldr	r2, [r3, #28]
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	781b      	ldrb	r3, [r3, #0]
 8007068:	f003 030f 	and.w	r3, r3, #15
 800706c:	2101      	movs	r1, #1
 800706e:	fa01 f303 	lsl.w	r3, r1, r3
 8007072:	b29b      	uxth	r3, r3
 8007074:	68f9      	ldr	r1, [r7, #12]
 8007076:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800707a:	4313      	orrs	r3, r2
 800707c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	015a      	lsls	r2, r3, #5
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	4413      	add	r3, r2
 8007086:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007090:	2b00      	cmp	r3, #0
 8007092:	d155      	bne.n	8007140 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	015a      	lsls	r2, r3, #5
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	4413      	add	r3, r2
 800709c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070a0:	681a      	ldr	r2, [r3, #0]
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	78db      	ldrb	r3, [r3, #3]
 80070ae:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80070b0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	059b      	lsls	r3, r3, #22
 80070b6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80070b8:	4313      	orrs	r3, r2
 80070ba:	68ba      	ldr	r2, [r7, #8]
 80070bc:	0151      	lsls	r1, r2, #5
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	440a      	add	r2, r1
 80070c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070ce:	6013      	str	r3, [r2, #0]
 80070d0:	e036      	b.n	8007140 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070d8:	69da      	ldr	r2, [r3, #28]
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	781b      	ldrb	r3, [r3, #0]
 80070de:	f003 030f 	and.w	r3, r3, #15
 80070e2:	2101      	movs	r1, #1
 80070e4:	fa01 f303 	lsl.w	r3, r1, r3
 80070e8:	041b      	lsls	r3, r3, #16
 80070ea:	68f9      	ldr	r1, [r7, #12]
 80070ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80070f0:	4313      	orrs	r3, r2
 80070f2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	015a      	lsls	r2, r3, #5
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	4413      	add	r3, r2
 80070fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007106:	2b00      	cmp	r3, #0
 8007108:	d11a      	bne.n	8007140 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	015a      	lsls	r2, r3, #5
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	4413      	add	r3, r2
 8007112:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	689b      	ldr	r3, [r3, #8]
 800711c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	78db      	ldrb	r3, [r3, #3]
 8007124:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007126:	430b      	orrs	r3, r1
 8007128:	4313      	orrs	r3, r2
 800712a:	68ba      	ldr	r2, [r7, #8]
 800712c:	0151      	lsls	r1, r2, #5
 800712e:	68fa      	ldr	r2, [r7, #12]
 8007130:	440a      	add	r2, r1
 8007132:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007136:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800713a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800713e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007140:	2300      	movs	r3, #0
}
 8007142:	4618      	mov	r0, r3
 8007144:	3714      	adds	r7, #20
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr
	...

08007150 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007150:	b480      	push	{r7}
 8007152:	b085      	sub	sp, #20
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	785b      	ldrb	r3, [r3, #1]
 8007168:	2b01      	cmp	r3, #1
 800716a:	d161      	bne.n	8007230 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	015a      	lsls	r2, r3, #5
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	4413      	add	r3, r2
 8007174:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800717e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007182:	d11f      	bne.n	80071c4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	015a      	lsls	r2, r3, #5
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	4413      	add	r3, r2
 800718c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	68ba      	ldr	r2, [r7, #8]
 8007194:	0151      	lsls	r1, r2, #5
 8007196:	68fa      	ldr	r2, [r7, #12]
 8007198:	440a      	add	r2, r1
 800719a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800719e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80071a2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	015a      	lsls	r2, r3, #5
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	4413      	add	r3, r2
 80071ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68ba      	ldr	r2, [r7, #8]
 80071b4:	0151      	lsls	r1, r2, #5
 80071b6:	68fa      	ldr	r2, [r7, #12]
 80071b8:	440a      	add	r2, r1
 80071ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071be:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80071c2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	781b      	ldrb	r3, [r3, #0]
 80071d0:	f003 030f 	and.w	r3, r3, #15
 80071d4:	2101      	movs	r1, #1
 80071d6:	fa01 f303 	lsl.w	r3, r1, r3
 80071da:	b29b      	uxth	r3, r3
 80071dc:	43db      	mvns	r3, r3
 80071de:	68f9      	ldr	r1, [r7, #12]
 80071e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80071e4:	4013      	ands	r3, r2
 80071e6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071ee:	69da      	ldr	r2, [r3, #28]
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	781b      	ldrb	r3, [r3, #0]
 80071f4:	f003 030f 	and.w	r3, r3, #15
 80071f8:	2101      	movs	r1, #1
 80071fa:	fa01 f303 	lsl.w	r3, r1, r3
 80071fe:	b29b      	uxth	r3, r3
 8007200:	43db      	mvns	r3, r3
 8007202:	68f9      	ldr	r1, [r7, #12]
 8007204:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007208:	4013      	ands	r3, r2
 800720a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	015a      	lsls	r2, r3, #5
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	4413      	add	r3, r2
 8007214:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007218:	681a      	ldr	r2, [r3, #0]
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	0159      	lsls	r1, r3, #5
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	440b      	add	r3, r1
 8007222:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007226:	4619      	mov	r1, r3
 8007228:	4b35      	ldr	r3, [pc, #212]	; (8007300 <USB_DeactivateEndpoint+0x1b0>)
 800722a:	4013      	ands	r3, r2
 800722c:	600b      	str	r3, [r1, #0]
 800722e:	e060      	b.n	80072f2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	015a      	lsls	r2, r3, #5
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	4413      	add	r3, r2
 8007238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007242:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007246:	d11f      	bne.n	8007288 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	015a      	lsls	r2, r3, #5
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	4413      	add	r3, r2
 8007250:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	68ba      	ldr	r2, [r7, #8]
 8007258:	0151      	lsls	r1, r2, #5
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	440a      	add	r2, r1
 800725e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007262:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007266:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	015a      	lsls	r2, r3, #5
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	4413      	add	r3, r2
 8007270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	68ba      	ldr	r2, [r7, #8]
 8007278:	0151      	lsls	r1, r2, #5
 800727a:	68fa      	ldr	r2, [r7, #12]
 800727c:	440a      	add	r2, r1
 800727e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007282:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007286:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800728e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	f003 030f 	and.w	r3, r3, #15
 8007298:	2101      	movs	r1, #1
 800729a:	fa01 f303 	lsl.w	r3, r1, r3
 800729e:	041b      	lsls	r3, r3, #16
 80072a0:	43db      	mvns	r3, r3
 80072a2:	68f9      	ldr	r1, [r7, #12]
 80072a4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80072a8:	4013      	ands	r3, r2
 80072aa:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072b2:	69da      	ldr	r2, [r3, #28]
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	781b      	ldrb	r3, [r3, #0]
 80072b8:	f003 030f 	and.w	r3, r3, #15
 80072bc:	2101      	movs	r1, #1
 80072be:	fa01 f303 	lsl.w	r3, r1, r3
 80072c2:	041b      	lsls	r3, r3, #16
 80072c4:	43db      	mvns	r3, r3
 80072c6:	68f9      	ldr	r1, [r7, #12]
 80072c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80072cc:	4013      	ands	r3, r2
 80072ce:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	015a      	lsls	r2, r3, #5
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	4413      	add	r3, r2
 80072d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072dc:	681a      	ldr	r2, [r3, #0]
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	0159      	lsls	r1, r3, #5
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	440b      	add	r3, r1
 80072e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072ea:	4619      	mov	r1, r3
 80072ec:	4b05      	ldr	r3, [pc, #20]	; (8007304 <USB_DeactivateEndpoint+0x1b4>)
 80072ee:	4013      	ands	r3, r2
 80072f0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80072f2:	2300      	movs	r3, #0
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3714      	adds	r7, #20
 80072f8:	46bd      	mov	sp, r7
 80072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fe:	4770      	bx	lr
 8007300:	ec337800 	.word	0xec337800
 8007304:	eff37800 	.word	0xeff37800

08007308 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b08a      	sub	sp, #40	; 0x28
 800730c:	af02      	add	r7, sp, #8
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	4613      	mov	r3, r2
 8007314:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	781b      	ldrb	r3, [r3, #0]
 800731e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	785b      	ldrb	r3, [r3, #1]
 8007324:	2b01      	cmp	r3, #1
 8007326:	f040 815c 	bne.w	80075e2 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	695b      	ldr	r3, [r3, #20]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d132      	bne.n	8007398 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007332:	69bb      	ldr	r3, [r7, #24]
 8007334:	015a      	lsls	r2, r3, #5
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	4413      	add	r3, r2
 800733a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800733e:	691b      	ldr	r3, [r3, #16]
 8007340:	69ba      	ldr	r2, [r7, #24]
 8007342:	0151      	lsls	r1, r2, #5
 8007344:	69fa      	ldr	r2, [r7, #28]
 8007346:	440a      	add	r2, r1
 8007348:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800734c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007350:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007354:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	015a      	lsls	r2, r3, #5
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	4413      	add	r3, r2
 800735e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	69ba      	ldr	r2, [r7, #24]
 8007366:	0151      	lsls	r1, r2, #5
 8007368:	69fa      	ldr	r2, [r7, #28]
 800736a:	440a      	add	r2, r1
 800736c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007370:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007374:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007376:	69bb      	ldr	r3, [r7, #24]
 8007378:	015a      	lsls	r2, r3, #5
 800737a:	69fb      	ldr	r3, [r7, #28]
 800737c:	4413      	add	r3, r2
 800737e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007382:	691b      	ldr	r3, [r3, #16]
 8007384:	69ba      	ldr	r2, [r7, #24]
 8007386:	0151      	lsls	r1, r2, #5
 8007388:	69fa      	ldr	r2, [r7, #28]
 800738a:	440a      	add	r2, r1
 800738c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007390:	0cdb      	lsrs	r3, r3, #19
 8007392:	04db      	lsls	r3, r3, #19
 8007394:	6113      	str	r3, [r2, #16]
 8007396:	e074      	b.n	8007482 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007398:	69bb      	ldr	r3, [r7, #24]
 800739a:	015a      	lsls	r2, r3, #5
 800739c:	69fb      	ldr	r3, [r7, #28]
 800739e:	4413      	add	r3, r2
 80073a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073a4:	691b      	ldr	r3, [r3, #16]
 80073a6:	69ba      	ldr	r2, [r7, #24]
 80073a8:	0151      	lsls	r1, r2, #5
 80073aa:	69fa      	ldr	r2, [r7, #28]
 80073ac:	440a      	add	r2, r1
 80073ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073b2:	0cdb      	lsrs	r3, r3, #19
 80073b4:	04db      	lsls	r3, r3, #19
 80073b6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80073b8:	69bb      	ldr	r3, [r7, #24]
 80073ba:	015a      	lsls	r2, r3, #5
 80073bc:	69fb      	ldr	r3, [r7, #28]
 80073be:	4413      	add	r3, r2
 80073c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073c4:	691b      	ldr	r3, [r3, #16]
 80073c6:	69ba      	ldr	r2, [r7, #24]
 80073c8:	0151      	lsls	r1, r2, #5
 80073ca:	69fa      	ldr	r2, [r7, #28]
 80073cc:	440a      	add	r2, r1
 80073ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073d2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80073d6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80073da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	015a      	lsls	r2, r3, #5
 80073e0:	69fb      	ldr	r3, [r7, #28]
 80073e2:	4413      	add	r3, r2
 80073e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073e8:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	6959      	ldr	r1, [r3, #20]
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	440b      	add	r3, r1
 80073f4:	1e59      	subs	r1, r3, #1
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80073fe:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007400:	4b9d      	ldr	r3, [pc, #628]	; (8007678 <USB_EPStartXfer+0x370>)
 8007402:	400b      	ands	r3, r1
 8007404:	69b9      	ldr	r1, [r7, #24]
 8007406:	0148      	lsls	r0, r1, #5
 8007408:	69f9      	ldr	r1, [r7, #28]
 800740a:	4401      	add	r1, r0
 800740c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007410:	4313      	orrs	r3, r2
 8007412:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007414:	69bb      	ldr	r3, [r7, #24]
 8007416:	015a      	lsls	r2, r3, #5
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	4413      	add	r3, r2
 800741c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007420:	691a      	ldr	r2, [r3, #16]
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	695b      	ldr	r3, [r3, #20]
 8007426:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800742a:	69b9      	ldr	r1, [r7, #24]
 800742c:	0148      	lsls	r0, r1, #5
 800742e:	69f9      	ldr	r1, [r7, #28]
 8007430:	4401      	add	r1, r0
 8007432:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007436:	4313      	orrs	r3, r2
 8007438:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	78db      	ldrb	r3, [r3, #3]
 800743e:	2b01      	cmp	r3, #1
 8007440:	d11f      	bne.n	8007482 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007442:	69bb      	ldr	r3, [r7, #24]
 8007444:	015a      	lsls	r2, r3, #5
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	4413      	add	r3, r2
 800744a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800744e:	691b      	ldr	r3, [r3, #16]
 8007450:	69ba      	ldr	r2, [r7, #24]
 8007452:	0151      	lsls	r1, r2, #5
 8007454:	69fa      	ldr	r2, [r7, #28]
 8007456:	440a      	add	r2, r1
 8007458:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800745c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007460:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	015a      	lsls	r2, r3, #5
 8007466:	69fb      	ldr	r3, [r7, #28]
 8007468:	4413      	add	r3, r2
 800746a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800746e:	691b      	ldr	r3, [r3, #16]
 8007470:	69ba      	ldr	r2, [r7, #24]
 8007472:	0151      	lsls	r1, r2, #5
 8007474:	69fa      	ldr	r2, [r7, #28]
 8007476:	440a      	add	r2, r1
 8007478:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800747c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007480:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007482:	79fb      	ldrb	r3, [r7, #7]
 8007484:	2b01      	cmp	r3, #1
 8007486:	d14b      	bne.n	8007520 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	691b      	ldr	r3, [r3, #16]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d009      	beq.n	80074a4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	015a      	lsls	r2, r3, #5
 8007494:	69fb      	ldr	r3, [r7, #28]
 8007496:	4413      	add	r3, r2
 8007498:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800749c:	461a      	mov	r2, r3
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	691b      	ldr	r3, [r3, #16]
 80074a2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	78db      	ldrb	r3, [r3, #3]
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d128      	bne.n	80074fe <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80074ac:	69fb      	ldr	r3, [r7, #28]
 80074ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d110      	bne.n	80074de <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80074bc:	69bb      	ldr	r3, [r7, #24]
 80074be:	015a      	lsls	r2, r3, #5
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	4413      	add	r3, r2
 80074c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	69ba      	ldr	r2, [r7, #24]
 80074cc:	0151      	lsls	r1, r2, #5
 80074ce:	69fa      	ldr	r2, [r7, #28]
 80074d0:	440a      	add	r2, r1
 80074d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074d6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80074da:	6013      	str	r3, [r2, #0]
 80074dc:	e00f      	b.n	80074fe <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80074de:	69bb      	ldr	r3, [r7, #24]
 80074e0:	015a      	lsls	r2, r3, #5
 80074e2:	69fb      	ldr	r3, [r7, #28]
 80074e4:	4413      	add	r3, r2
 80074e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	69ba      	ldr	r2, [r7, #24]
 80074ee:	0151      	lsls	r1, r2, #5
 80074f0:	69fa      	ldr	r2, [r7, #28]
 80074f2:	440a      	add	r2, r1
 80074f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074fc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	015a      	lsls	r2, r3, #5
 8007502:	69fb      	ldr	r3, [r7, #28]
 8007504:	4413      	add	r3, r2
 8007506:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	69ba      	ldr	r2, [r7, #24]
 800750e:	0151      	lsls	r1, r2, #5
 8007510:	69fa      	ldr	r2, [r7, #28]
 8007512:	440a      	add	r2, r1
 8007514:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007518:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800751c:	6013      	str	r3, [r2, #0]
 800751e:	e12f      	b.n	8007780 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007520:	69bb      	ldr	r3, [r7, #24]
 8007522:	015a      	lsls	r2, r3, #5
 8007524:	69fb      	ldr	r3, [r7, #28]
 8007526:	4413      	add	r3, r2
 8007528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	69ba      	ldr	r2, [r7, #24]
 8007530:	0151      	lsls	r1, r2, #5
 8007532:	69fa      	ldr	r2, [r7, #28]
 8007534:	440a      	add	r2, r1
 8007536:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800753a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800753e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	78db      	ldrb	r3, [r3, #3]
 8007544:	2b01      	cmp	r3, #1
 8007546:	d015      	beq.n	8007574 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	695b      	ldr	r3, [r3, #20]
 800754c:	2b00      	cmp	r3, #0
 800754e:	f000 8117 	beq.w	8007780 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007552:	69fb      	ldr	r3, [r7, #28]
 8007554:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007558:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	781b      	ldrb	r3, [r3, #0]
 800755e:	f003 030f 	and.w	r3, r3, #15
 8007562:	2101      	movs	r1, #1
 8007564:	fa01 f303 	lsl.w	r3, r1, r3
 8007568:	69f9      	ldr	r1, [r7, #28]
 800756a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800756e:	4313      	orrs	r3, r2
 8007570:	634b      	str	r3, [r1, #52]	; 0x34
 8007572:	e105      	b.n	8007780 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007574:	69fb      	ldr	r3, [r7, #28]
 8007576:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007580:	2b00      	cmp	r3, #0
 8007582:	d110      	bne.n	80075a6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007584:	69bb      	ldr	r3, [r7, #24]
 8007586:	015a      	lsls	r2, r3, #5
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	4413      	add	r3, r2
 800758c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	69ba      	ldr	r2, [r7, #24]
 8007594:	0151      	lsls	r1, r2, #5
 8007596:	69fa      	ldr	r2, [r7, #28]
 8007598:	440a      	add	r2, r1
 800759a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800759e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80075a2:	6013      	str	r3, [r2, #0]
 80075a4:	e00f      	b.n	80075c6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80075a6:	69bb      	ldr	r3, [r7, #24]
 80075a8:	015a      	lsls	r2, r3, #5
 80075aa:	69fb      	ldr	r3, [r7, #28]
 80075ac:	4413      	add	r3, r2
 80075ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	69ba      	ldr	r2, [r7, #24]
 80075b6:	0151      	lsls	r1, r2, #5
 80075b8:	69fa      	ldr	r2, [r7, #28]
 80075ba:	440a      	add	r2, r1
 80075bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80075c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075c4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	68d9      	ldr	r1, [r3, #12]
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	781a      	ldrb	r2, [r3, #0]
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	695b      	ldr	r3, [r3, #20]
 80075d2:	b298      	uxth	r0, r3
 80075d4:	79fb      	ldrb	r3, [r7, #7]
 80075d6:	9300      	str	r3, [sp, #0]
 80075d8:	4603      	mov	r3, r0
 80075da:	68f8      	ldr	r0, [r7, #12]
 80075dc:	f000 fa2b 	bl	8007a36 <USB_WritePacket>
 80075e0:	e0ce      	b.n	8007780 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80075e2:	69bb      	ldr	r3, [r7, #24]
 80075e4:	015a      	lsls	r2, r3, #5
 80075e6:	69fb      	ldr	r3, [r7, #28]
 80075e8:	4413      	add	r3, r2
 80075ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075ee:	691b      	ldr	r3, [r3, #16]
 80075f0:	69ba      	ldr	r2, [r7, #24]
 80075f2:	0151      	lsls	r1, r2, #5
 80075f4:	69fa      	ldr	r2, [r7, #28]
 80075f6:	440a      	add	r2, r1
 80075f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075fc:	0cdb      	lsrs	r3, r3, #19
 80075fe:	04db      	lsls	r3, r3, #19
 8007600:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007602:	69bb      	ldr	r3, [r7, #24]
 8007604:	015a      	lsls	r2, r3, #5
 8007606:	69fb      	ldr	r3, [r7, #28]
 8007608:	4413      	add	r3, r2
 800760a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800760e:	691b      	ldr	r3, [r3, #16]
 8007610:	69ba      	ldr	r2, [r7, #24]
 8007612:	0151      	lsls	r1, r2, #5
 8007614:	69fa      	ldr	r2, [r7, #28]
 8007616:	440a      	add	r2, r1
 8007618:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800761c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007620:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007624:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	695b      	ldr	r3, [r3, #20]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d126      	bne.n	800767c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800762e:	69bb      	ldr	r3, [r7, #24]
 8007630:	015a      	lsls	r2, r3, #5
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	4413      	add	r3, r2
 8007636:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800763a:	691a      	ldr	r2, [r3, #16]
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007644:	69b9      	ldr	r1, [r7, #24]
 8007646:	0148      	lsls	r0, r1, #5
 8007648:	69f9      	ldr	r1, [r7, #28]
 800764a:	4401      	add	r1, r0
 800764c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007650:	4313      	orrs	r3, r2
 8007652:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007654:	69bb      	ldr	r3, [r7, #24]
 8007656:	015a      	lsls	r2, r3, #5
 8007658:	69fb      	ldr	r3, [r7, #28]
 800765a:	4413      	add	r3, r2
 800765c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	69ba      	ldr	r2, [r7, #24]
 8007664:	0151      	lsls	r1, r2, #5
 8007666:	69fa      	ldr	r2, [r7, #28]
 8007668:	440a      	add	r2, r1
 800766a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800766e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007672:	6113      	str	r3, [r2, #16]
 8007674:	e036      	b.n	80076e4 <USB_EPStartXfer+0x3dc>
 8007676:	bf00      	nop
 8007678:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	695a      	ldr	r2, [r3, #20]
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	4413      	add	r3, r2
 8007686:	1e5a      	subs	r2, r3, #1
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	689b      	ldr	r3, [r3, #8]
 800768c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007690:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007692:	69bb      	ldr	r3, [r7, #24]
 8007694:	015a      	lsls	r2, r3, #5
 8007696:	69fb      	ldr	r3, [r7, #28]
 8007698:	4413      	add	r3, r2
 800769a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800769e:	691a      	ldr	r2, [r3, #16]
 80076a0:	8afb      	ldrh	r3, [r7, #22]
 80076a2:	04d9      	lsls	r1, r3, #19
 80076a4:	4b39      	ldr	r3, [pc, #228]	; (800778c <USB_EPStartXfer+0x484>)
 80076a6:	400b      	ands	r3, r1
 80076a8:	69b9      	ldr	r1, [r7, #24]
 80076aa:	0148      	lsls	r0, r1, #5
 80076ac:	69f9      	ldr	r1, [r7, #28]
 80076ae:	4401      	add	r1, r0
 80076b0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80076b4:	4313      	orrs	r3, r2
 80076b6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	015a      	lsls	r2, r3, #5
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	4413      	add	r3, r2
 80076c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076c4:	691a      	ldr	r2, [r3, #16]
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	8af9      	ldrh	r1, [r7, #22]
 80076cc:	fb01 f303 	mul.w	r3, r1, r3
 80076d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076d4:	69b9      	ldr	r1, [r7, #24]
 80076d6:	0148      	lsls	r0, r1, #5
 80076d8:	69f9      	ldr	r1, [r7, #28]
 80076da:	4401      	add	r1, r0
 80076dc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80076e0:	4313      	orrs	r3, r2
 80076e2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80076e4:	79fb      	ldrb	r3, [r7, #7]
 80076e6:	2b01      	cmp	r3, #1
 80076e8:	d10d      	bne.n	8007706 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	68db      	ldr	r3, [r3, #12]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d009      	beq.n	8007706 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	68d9      	ldr	r1, [r3, #12]
 80076f6:	69bb      	ldr	r3, [r7, #24]
 80076f8:	015a      	lsls	r2, r3, #5
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	4413      	add	r3, r2
 80076fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007702:	460a      	mov	r2, r1
 8007704:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	78db      	ldrb	r3, [r3, #3]
 800770a:	2b01      	cmp	r3, #1
 800770c:	d128      	bne.n	8007760 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800770e:	69fb      	ldr	r3, [r7, #28]
 8007710:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800771a:	2b00      	cmp	r3, #0
 800771c:	d110      	bne.n	8007740 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800771e:	69bb      	ldr	r3, [r7, #24]
 8007720:	015a      	lsls	r2, r3, #5
 8007722:	69fb      	ldr	r3, [r7, #28]
 8007724:	4413      	add	r3, r2
 8007726:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	69ba      	ldr	r2, [r7, #24]
 800772e:	0151      	lsls	r1, r2, #5
 8007730:	69fa      	ldr	r2, [r7, #28]
 8007732:	440a      	add	r2, r1
 8007734:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007738:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800773c:	6013      	str	r3, [r2, #0]
 800773e:	e00f      	b.n	8007760 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007740:	69bb      	ldr	r3, [r7, #24]
 8007742:	015a      	lsls	r2, r3, #5
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	4413      	add	r3, r2
 8007748:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	69ba      	ldr	r2, [r7, #24]
 8007750:	0151      	lsls	r1, r2, #5
 8007752:	69fa      	ldr	r2, [r7, #28]
 8007754:	440a      	add	r2, r1
 8007756:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800775a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800775e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007760:	69bb      	ldr	r3, [r7, #24]
 8007762:	015a      	lsls	r2, r3, #5
 8007764:	69fb      	ldr	r3, [r7, #28]
 8007766:	4413      	add	r3, r2
 8007768:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	69ba      	ldr	r2, [r7, #24]
 8007770:	0151      	lsls	r1, r2, #5
 8007772:	69fa      	ldr	r2, [r7, #28]
 8007774:	440a      	add	r2, r1
 8007776:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800777a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800777e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007780:	2300      	movs	r3, #0
}
 8007782:	4618      	mov	r0, r3
 8007784:	3720      	adds	r7, #32
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
 800778a:	bf00      	nop
 800778c:	1ff80000 	.word	0x1ff80000

08007790 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007790:	b480      	push	{r7}
 8007792:	b087      	sub	sp, #28
 8007794:	af00      	add	r7, sp, #0
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	60b9      	str	r1, [r7, #8]
 800779a:	4613      	mov	r3, r2
 800779c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	785b      	ldrb	r3, [r3, #1]
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	f040 80cd 	bne.w	800794c <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	695b      	ldr	r3, [r3, #20]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d132      	bne.n	8007820 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	015a      	lsls	r2, r3, #5
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	4413      	add	r3, r2
 80077c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077c6:	691b      	ldr	r3, [r3, #16]
 80077c8:	693a      	ldr	r2, [r7, #16]
 80077ca:	0151      	lsls	r1, r2, #5
 80077cc:	697a      	ldr	r2, [r7, #20]
 80077ce:	440a      	add	r2, r1
 80077d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077d4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80077d8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80077dc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	015a      	lsls	r2, r3, #5
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	4413      	add	r3, r2
 80077e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077ea:	691b      	ldr	r3, [r3, #16]
 80077ec:	693a      	ldr	r2, [r7, #16]
 80077ee:	0151      	lsls	r1, r2, #5
 80077f0:	697a      	ldr	r2, [r7, #20]
 80077f2:	440a      	add	r2, r1
 80077f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077f8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80077fc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	015a      	lsls	r2, r3, #5
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	4413      	add	r3, r2
 8007806:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800780a:	691b      	ldr	r3, [r3, #16]
 800780c:	693a      	ldr	r2, [r7, #16]
 800780e:	0151      	lsls	r1, r2, #5
 8007810:	697a      	ldr	r2, [r7, #20]
 8007812:	440a      	add	r2, r1
 8007814:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007818:	0cdb      	lsrs	r3, r3, #19
 800781a:	04db      	lsls	r3, r3, #19
 800781c:	6113      	str	r3, [r2, #16]
 800781e:	e04e      	b.n	80078be <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	015a      	lsls	r2, r3, #5
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	4413      	add	r3, r2
 8007828:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800782c:	691b      	ldr	r3, [r3, #16]
 800782e:	693a      	ldr	r2, [r7, #16]
 8007830:	0151      	lsls	r1, r2, #5
 8007832:	697a      	ldr	r2, [r7, #20]
 8007834:	440a      	add	r2, r1
 8007836:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800783a:	0cdb      	lsrs	r3, r3, #19
 800783c:	04db      	lsls	r3, r3, #19
 800783e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	015a      	lsls	r2, r3, #5
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	4413      	add	r3, r2
 8007848:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	693a      	ldr	r2, [r7, #16]
 8007850:	0151      	lsls	r1, r2, #5
 8007852:	697a      	ldr	r2, [r7, #20]
 8007854:	440a      	add	r2, r1
 8007856:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800785a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800785e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007862:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	695a      	ldr	r2, [r3, #20]
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	429a      	cmp	r2, r3
 800786e:	d903      	bls.n	8007878 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	689a      	ldr	r2, [r3, #8]
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	015a      	lsls	r2, r3, #5
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	4413      	add	r3, r2
 8007880:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007884:	691b      	ldr	r3, [r3, #16]
 8007886:	693a      	ldr	r2, [r7, #16]
 8007888:	0151      	lsls	r1, r2, #5
 800788a:	697a      	ldr	r2, [r7, #20]
 800788c:	440a      	add	r2, r1
 800788e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007892:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007896:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	015a      	lsls	r2, r3, #5
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	4413      	add	r3, r2
 80078a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078a4:	691a      	ldr	r2, [r3, #16]
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	695b      	ldr	r3, [r3, #20]
 80078aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078ae:	6939      	ldr	r1, [r7, #16]
 80078b0:	0148      	lsls	r0, r1, #5
 80078b2:	6979      	ldr	r1, [r7, #20]
 80078b4:	4401      	add	r1, r0
 80078b6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80078ba:	4313      	orrs	r3, r2
 80078bc:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80078be:	79fb      	ldrb	r3, [r7, #7]
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d11e      	bne.n	8007902 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	691b      	ldr	r3, [r3, #16]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d009      	beq.n	80078e0 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	015a      	lsls	r2, r3, #5
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	4413      	add	r3, r2
 80078d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078d8:	461a      	mov	r2, r3
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	691b      	ldr	r3, [r3, #16]
 80078de:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	015a      	lsls	r2, r3, #5
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	4413      	add	r3, r2
 80078e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	693a      	ldr	r2, [r7, #16]
 80078f0:	0151      	lsls	r1, r2, #5
 80078f2:	697a      	ldr	r2, [r7, #20]
 80078f4:	440a      	add	r2, r1
 80078f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078fa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80078fe:	6013      	str	r3, [r2, #0]
 8007900:	e092      	b.n	8007a28 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	015a      	lsls	r2, r3, #5
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	4413      	add	r3, r2
 800790a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	693a      	ldr	r2, [r7, #16]
 8007912:	0151      	lsls	r1, r2, #5
 8007914:	697a      	ldr	r2, [r7, #20]
 8007916:	440a      	add	r2, r1
 8007918:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800791c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007920:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	695b      	ldr	r3, [r3, #20]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d07e      	beq.n	8007a28 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007930:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	781b      	ldrb	r3, [r3, #0]
 8007936:	f003 030f 	and.w	r3, r3, #15
 800793a:	2101      	movs	r1, #1
 800793c:	fa01 f303 	lsl.w	r3, r1, r3
 8007940:	6979      	ldr	r1, [r7, #20]
 8007942:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007946:	4313      	orrs	r3, r2
 8007948:	634b      	str	r3, [r1, #52]	; 0x34
 800794a:	e06d      	b.n	8007a28 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	015a      	lsls	r2, r3, #5
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	4413      	add	r3, r2
 8007954:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007958:	691b      	ldr	r3, [r3, #16]
 800795a:	693a      	ldr	r2, [r7, #16]
 800795c:	0151      	lsls	r1, r2, #5
 800795e:	697a      	ldr	r2, [r7, #20]
 8007960:	440a      	add	r2, r1
 8007962:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007966:	0cdb      	lsrs	r3, r3, #19
 8007968:	04db      	lsls	r3, r3, #19
 800796a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	015a      	lsls	r2, r3, #5
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	4413      	add	r3, r2
 8007974:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007978:	691b      	ldr	r3, [r3, #16]
 800797a:	693a      	ldr	r2, [r7, #16]
 800797c:	0151      	lsls	r1, r2, #5
 800797e:	697a      	ldr	r2, [r7, #20]
 8007980:	440a      	add	r2, r1
 8007982:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007986:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800798a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800798e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	695b      	ldr	r3, [r3, #20]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d003      	beq.n	80079a0 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	689a      	ldr	r2, [r3, #8]
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	015a      	lsls	r2, r3, #5
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	4413      	add	r3, r2
 80079a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079ac:	691b      	ldr	r3, [r3, #16]
 80079ae:	693a      	ldr	r2, [r7, #16]
 80079b0:	0151      	lsls	r1, r2, #5
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	440a      	add	r2, r1
 80079b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80079ba:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80079be:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	015a      	lsls	r2, r3, #5
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	4413      	add	r3, r2
 80079c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079cc:	691a      	ldr	r2, [r3, #16]
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079d6:	6939      	ldr	r1, [r7, #16]
 80079d8:	0148      	lsls	r0, r1, #5
 80079da:	6979      	ldr	r1, [r7, #20]
 80079dc:	4401      	add	r1, r0
 80079de:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80079e2:	4313      	orrs	r3, r2
 80079e4:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80079e6:	79fb      	ldrb	r3, [r7, #7]
 80079e8:	2b01      	cmp	r3, #1
 80079ea:	d10d      	bne.n	8007a08 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d009      	beq.n	8007a08 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	68d9      	ldr	r1, [r3, #12]
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	015a      	lsls	r2, r3, #5
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	4413      	add	r3, r2
 8007a00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a04:	460a      	mov	r2, r1
 8007a06:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	015a      	lsls	r2, r3, #5
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	4413      	add	r3, r2
 8007a10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	693a      	ldr	r2, [r7, #16]
 8007a18:	0151      	lsls	r1, r2, #5
 8007a1a:	697a      	ldr	r2, [r7, #20]
 8007a1c:	440a      	add	r2, r1
 8007a1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a22:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007a26:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007a28:	2300      	movs	r3, #0
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	371c      	adds	r7, #28
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr

08007a36 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007a36:	b480      	push	{r7}
 8007a38:	b089      	sub	sp, #36	; 0x24
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	60f8      	str	r0, [r7, #12]
 8007a3e:	60b9      	str	r1, [r7, #8]
 8007a40:	4611      	mov	r1, r2
 8007a42:	461a      	mov	r2, r3
 8007a44:	460b      	mov	r3, r1
 8007a46:	71fb      	strb	r3, [r7, #7]
 8007a48:	4613      	mov	r3, r2
 8007a4a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007a54:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d123      	bne.n	8007aa4 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007a5c:	88bb      	ldrh	r3, [r7, #4]
 8007a5e:	3303      	adds	r3, #3
 8007a60:	089b      	lsrs	r3, r3, #2
 8007a62:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007a64:	2300      	movs	r3, #0
 8007a66:	61bb      	str	r3, [r7, #24]
 8007a68:	e018      	b.n	8007a9c <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007a6a:	79fb      	ldrb	r3, [r7, #7]
 8007a6c:	031a      	lsls	r2, r3, #12
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	4413      	add	r3, r2
 8007a72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a76:	461a      	mov	r2, r3
 8007a78:	69fb      	ldr	r3, [r7, #28]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007a7e:	69fb      	ldr	r3, [r7, #28]
 8007a80:	3301      	adds	r3, #1
 8007a82:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007a84:	69fb      	ldr	r3, [r7, #28]
 8007a86:	3301      	adds	r3, #1
 8007a88:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007a8a:	69fb      	ldr	r3, [r7, #28]
 8007a8c:	3301      	adds	r3, #1
 8007a8e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	3301      	adds	r3, #1
 8007a94:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007a96:	69bb      	ldr	r3, [r7, #24]
 8007a98:	3301      	adds	r3, #1
 8007a9a:	61bb      	str	r3, [r7, #24]
 8007a9c:	69ba      	ldr	r2, [r7, #24]
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d3e2      	bcc.n	8007a6a <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007aa4:	2300      	movs	r3, #0
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3724      	adds	r7, #36	; 0x24
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr

08007ab2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007ab2:	b480      	push	{r7}
 8007ab4:	b08b      	sub	sp, #44	; 0x2c
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	60f8      	str	r0, [r7, #12]
 8007aba:	60b9      	str	r1, [r7, #8]
 8007abc:	4613      	mov	r3, r2
 8007abe:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007ac8:	88fb      	ldrh	r3, [r7, #6]
 8007aca:	089b      	lsrs	r3, r3, #2
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007ad0:	88fb      	ldrh	r3, [r7, #6]
 8007ad2:	f003 0303 	and.w	r3, r3, #3
 8007ad6:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007ad8:	2300      	movs	r3, #0
 8007ada:	623b      	str	r3, [r7, #32]
 8007adc:	e014      	b.n	8007b08 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007ade:	69bb      	ldr	r3, [r7, #24]
 8007ae0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae8:	601a      	str	r2, [r3, #0]
    pDest++;
 8007aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aec:	3301      	adds	r3, #1
 8007aee:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af2:	3301      	adds	r3, #1
 8007af4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af8:	3301      	adds	r3, #1
 8007afa:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007afe:	3301      	adds	r3, #1
 8007b00:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007b02:	6a3b      	ldr	r3, [r7, #32]
 8007b04:	3301      	adds	r3, #1
 8007b06:	623b      	str	r3, [r7, #32]
 8007b08:	6a3a      	ldr	r2, [r7, #32]
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d3e6      	bcc.n	8007ade <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007b10:	8bfb      	ldrh	r3, [r7, #30]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d01e      	beq.n	8007b54 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007b16:	2300      	movs	r3, #0
 8007b18:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007b1a:	69bb      	ldr	r3, [r7, #24]
 8007b1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b20:	461a      	mov	r2, r3
 8007b22:	f107 0310 	add.w	r3, r7, #16
 8007b26:	6812      	ldr	r2, [r2, #0]
 8007b28:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007b2a:	693a      	ldr	r2, [r7, #16]
 8007b2c:	6a3b      	ldr	r3, [r7, #32]
 8007b2e:	b2db      	uxtb	r3, r3
 8007b30:	00db      	lsls	r3, r3, #3
 8007b32:	fa22 f303 	lsr.w	r3, r2, r3
 8007b36:	b2da      	uxtb	r2, r3
 8007b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b3a:	701a      	strb	r2, [r3, #0]
      i++;
 8007b3c:	6a3b      	ldr	r3, [r7, #32]
 8007b3e:	3301      	adds	r3, #1
 8007b40:	623b      	str	r3, [r7, #32]
      pDest++;
 8007b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b44:	3301      	adds	r3, #1
 8007b46:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007b48:	8bfb      	ldrh	r3, [r7, #30]
 8007b4a:	3b01      	subs	r3, #1
 8007b4c:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007b4e:	8bfb      	ldrh	r3, [r7, #30]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d1ea      	bne.n	8007b2a <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	372c      	adds	r7, #44	; 0x2c
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b60:	4770      	bx	lr

08007b62 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007b62:	b480      	push	{r7}
 8007b64:	b085      	sub	sp, #20
 8007b66:	af00      	add	r7, sp, #0
 8007b68:	6078      	str	r0, [r7, #4]
 8007b6a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	781b      	ldrb	r3, [r3, #0]
 8007b74:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	785b      	ldrb	r3, [r3, #1]
 8007b7a:	2b01      	cmp	r3, #1
 8007b7c:	d12c      	bne.n	8007bd8 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	015a      	lsls	r2, r3, #5
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	4413      	add	r3, r2
 8007b86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	db12      	blt.n	8007bb6 <USB_EPSetStall+0x54>
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d00f      	beq.n	8007bb6 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	015a      	lsls	r2, r3, #5
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	4413      	add	r3, r2
 8007b9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	68ba      	ldr	r2, [r7, #8]
 8007ba6:	0151      	lsls	r1, r2, #5
 8007ba8:	68fa      	ldr	r2, [r7, #12]
 8007baa:	440a      	add	r2, r1
 8007bac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007bb0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007bb4:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	015a      	lsls	r2, r3, #5
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	4413      	add	r3, r2
 8007bbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	68ba      	ldr	r2, [r7, #8]
 8007bc6:	0151      	lsls	r1, r2, #5
 8007bc8:	68fa      	ldr	r2, [r7, #12]
 8007bca:	440a      	add	r2, r1
 8007bcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007bd0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007bd4:	6013      	str	r3, [r2, #0]
 8007bd6:	e02b      	b.n	8007c30 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	015a      	lsls	r2, r3, #5
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	4413      	add	r3, r2
 8007be0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	db12      	blt.n	8007c10 <USB_EPSetStall+0xae>
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d00f      	beq.n	8007c10 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	015a      	lsls	r2, r3, #5
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	4413      	add	r3, r2
 8007bf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	68ba      	ldr	r2, [r7, #8]
 8007c00:	0151      	lsls	r1, r2, #5
 8007c02:	68fa      	ldr	r2, [r7, #12]
 8007c04:	440a      	add	r2, r1
 8007c06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c0a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007c0e:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	015a      	lsls	r2, r3, #5
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	4413      	add	r3, r2
 8007c18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	68ba      	ldr	r2, [r7, #8]
 8007c20:	0151      	lsls	r1, r2, #5
 8007c22:	68fa      	ldr	r2, [r7, #12]
 8007c24:	440a      	add	r2, r1
 8007c26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c2a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007c2e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007c30:	2300      	movs	r3, #0
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3714      	adds	r7, #20
 8007c36:	46bd      	mov	sp, r7
 8007c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3c:	4770      	bx	lr

08007c3e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007c3e:	b480      	push	{r7}
 8007c40:	b085      	sub	sp, #20
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	6078      	str	r0, [r7, #4]
 8007c46:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	781b      	ldrb	r3, [r3, #0]
 8007c50:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	785b      	ldrb	r3, [r3, #1]
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d128      	bne.n	8007cac <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	015a      	lsls	r2, r3, #5
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	4413      	add	r3, r2
 8007c62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	68ba      	ldr	r2, [r7, #8]
 8007c6a:	0151      	lsls	r1, r2, #5
 8007c6c:	68fa      	ldr	r2, [r7, #12]
 8007c6e:	440a      	add	r2, r1
 8007c70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c74:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007c78:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	78db      	ldrb	r3, [r3, #3]
 8007c7e:	2b03      	cmp	r3, #3
 8007c80:	d003      	beq.n	8007c8a <USB_EPClearStall+0x4c>
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	78db      	ldrb	r3, [r3, #3]
 8007c86:	2b02      	cmp	r3, #2
 8007c88:	d138      	bne.n	8007cfc <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	015a      	lsls	r2, r3, #5
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	4413      	add	r3, r2
 8007c92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	68ba      	ldr	r2, [r7, #8]
 8007c9a:	0151      	lsls	r1, r2, #5
 8007c9c:	68fa      	ldr	r2, [r7, #12]
 8007c9e:	440a      	add	r2, r1
 8007ca0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ca4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ca8:	6013      	str	r3, [r2, #0]
 8007caa:	e027      	b.n	8007cfc <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	015a      	lsls	r2, r3, #5
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	4413      	add	r3, r2
 8007cb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	68ba      	ldr	r2, [r7, #8]
 8007cbc:	0151      	lsls	r1, r2, #5
 8007cbe:	68fa      	ldr	r2, [r7, #12]
 8007cc0:	440a      	add	r2, r1
 8007cc2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007cc6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007cca:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	78db      	ldrb	r3, [r3, #3]
 8007cd0:	2b03      	cmp	r3, #3
 8007cd2:	d003      	beq.n	8007cdc <USB_EPClearStall+0x9e>
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	78db      	ldrb	r3, [r3, #3]
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d10f      	bne.n	8007cfc <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	015a      	lsls	r2, r3, #5
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	4413      	add	r3, r2
 8007ce4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68ba      	ldr	r2, [r7, #8]
 8007cec:	0151      	lsls	r1, r2, #5
 8007cee:	68fa      	ldr	r2, [r7, #12]
 8007cf0:	440a      	add	r2, r1
 8007cf2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007cf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007cfa:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007cfc:	2300      	movs	r3, #0
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3714      	adds	r7, #20
 8007d02:	46bd      	mov	sp, r7
 8007d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d08:	4770      	bx	lr

08007d0a <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007d0a:	b480      	push	{r7}
 8007d0c:	b085      	sub	sp, #20
 8007d0e:	af00      	add	r7, sp, #0
 8007d10:	6078      	str	r0, [r7, #4]
 8007d12:	460b      	mov	r3, r1
 8007d14:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	68fa      	ldr	r2, [r7, #12]
 8007d24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d28:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007d2c:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d34:	681a      	ldr	r2, [r3, #0]
 8007d36:	78fb      	ldrb	r3, [r7, #3]
 8007d38:	011b      	lsls	r3, r3, #4
 8007d3a:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007d3e:	68f9      	ldr	r1, [r7, #12]
 8007d40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d44:	4313      	orrs	r3, r2
 8007d46:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007d48:	2300      	movs	r3, #0
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3714      	adds	r7, #20
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d54:	4770      	bx	lr

08007d56 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007d56:	b480      	push	{r7}
 8007d58:	b085      	sub	sp, #20
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	68fa      	ldr	r2, [r7, #12]
 8007d6c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007d70:	f023 0303 	bic.w	r3, r3, #3
 8007d74:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	68fa      	ldr	r2, [r7, #12]
 8007d80:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d84:	f023 0302 	bic.w	r3, r3, #2
 8007d88:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007d8a:	2300      	movs	r3, #0
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3714      	adds	r7, #20
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr

08007d98 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b085      	sub	sp, #20
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	68fa      	ldr	r2, [r7, #12]
 8007dae:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007db2:	f023 0303 	bic.w	r3, r3, #3
 8007db6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	68fa      	ldr	r2, [r7, #12]
 8007dc2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007dc6:	f043 0302 	orr.w	r3, r3, #2
 8007dca:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007dcc:	2300      	movs	r3, #0
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3714      	adds	r7, #20
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd8:	4770      	bx	lr

08007dda <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007dda:	b480      	push	{r7}
 8007ddc:	b085      	sub	sp, #20
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	695b      	ldr	r3, [r3, #20]
 8007de6:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	699b      	ldr	r3, [r3, #24]
 8007dec:	68fa      	ldr	r2, [r7, #12]
 8007dee:	4013      	ands	r3, r2
 8007df0:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007df2:	68fb      	ldr	r3, [r7, #12]
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3714      	adds	r7, #20
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b085      	sub	sp, #20
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e12:	699b      	ldr	r3, [r3, #24]
 8007e14:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e1c:	69db      	ldr	r3, [r3, #28]
 8007e1e:	68ba      	ldr	r2, [r7, #8]
 8007e20:	4013      	ands	r3, r2
 8007e22:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	0c1b      	lsrs	r3, r3, #16
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	3714      	adds	r7, #20
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr

08007e34 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b085      	sub	sp, #20
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e46:	699b      	ldr	r3, [r3, #24]
 8007e48:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e50:	69db      	ldr	r3, [r3, #28]
 8007e52:	68ba      	ldr	r2, [r7, #8]
 8007e54:	4013      	ands	r3, r2
 8007e56:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	b29b      	uxth	r3, r3
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3714      	adds	r7, #20
 8007e60:	46bd      	mov	sp, r7
 8007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e66:	4770      	bx	lr

08007e68 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b085      	sub	sp, #20
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	460b      	mov	r3, r1
 8007e72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007e78:	78fb      	ldrb	r3, [r7, #3]
 8007e7a:	015a      	lsls	r2, r3, #5
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	4413      	add	r3, r2
 8007e80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e8e:	695b      	ldr	r3, [r3, #20]
 8007e90:	68ba      	ldr	r2, [r7, #8]
 8007e92:	4013      	ands	r3, r2
 8007e94:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007e96:	68bb      	ldr	r3, [r7, #8]
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3714      	adds	r7, #20
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr

08007ea4 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b087      	sub	sp, #28
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	460b      	mov	r3, r1
 8007eae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007eba:	691b      	ldr	r3, [r3, #16]
 8007ebc:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ec6:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007ec8:	78fb      	ldrb	r3, [r7, #3]
 8007eca:	f003 030f 	and.w	r3, r3, #15
 8007ece:	68fa      	ldr	r2, [r7, #12]
 8007ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8007ed4:	01db      	lsls	r3, r3, #7
 8007ed6:	b2db      	uxtb	r3, r3
 8007ed8:	693a      	ldr	r2, [r7, #16]
 8007eda:	4313      	orrs	r3, r2
 8007edc:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007ede:	78fb      	ldrb	r3, [r7, #3]
 8007ee0:	015a      	lsls	r2, r3, #5
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	4413      	add	r3, r2
 8007ee6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007eea:	689b      	ldr	r3, [r3, #8]
 8007eec:	693a      	ldr	r2, [r7, #16]
 8007eee:	4013      	ands	r3, r2
 8007ef0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007ef2:	68bb      	ldr	r3, [r7, #8]
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	371c      	adds	r7, #28
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr

08007f00 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b083      	sub	sp, #12
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	695b      	ldr	r3, [r3, #20]
 8007f0c:	f003 0301 	and.w	r3, r3, #1
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	370c      	adds	r7, #12
 8007f14:	46bd      	mov	sp, r7
 8007f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1a:	4770      	bx	lr

08007f1c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b085      	sub	sp, #20
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	68fa      	ldr	r2, [r7, #12]
 8007f32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f36:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007f3a:	f023 0307 	bic.w	r3, r3, #7
 8007f3e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f46:	685b      	ldr	r3, [r3, #4]
 8007f48:	68fa      	ldr	r2, [r7, #12]
 8007f4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007f4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f52:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f54:	2300      	movs	r3, #0
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3714      	adds	r7, #20
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f60:	4770      	bx	lr
	...

08007f64 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b087      	sub	sp, #28
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	460b      	mov	r3, r1
 8007f6e:	607a      	str	r2, [r7, #4]
 8007f70:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	333c      	adds	r3, #60	; 0x3c
 8007f7a:	3304      	adds	r3, #4
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	4a26      	ldr	r2, [pc, #152]	; (800801c <USB_EP0_OutStart+0xb8>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d90a      	bls.n	8007f9e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f88:	697b      	ldr	r3, [r7, #20]
 8007f8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007f94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007f98:	d101      	bne.n	8007f9e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	e037      	b.n	800800e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fb0:	691b      	ldr	r3, [r3, #16]
 8007fb2:	697a      	ldr	r2, [r7, #20]
 8007fb4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007fb8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007fbc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	697a      	ldr	r2, [r7, #20]
 8007fc8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007fcc:	f043 0318 	orr.w	r3, r3, #24
 8007fd0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007fd8:	691b      	ldr	r3, [r3, #16]
 8007fda:	697a      	ldr	r2, [r7, #20]
 8007fdc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007fe0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007fe4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007fe6:	7afb      	ldrb	r3, [r7, #11]
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d10f      	bne.n	800800c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	697a      	ldr	r2, [r7, #20]
 8008002:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008006:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800800a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800800c:	2300      	movs	r3, #0
}
 800800e:	4618      	mov	r0, r3
 8008010:	371c      	adds	r7, #28
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr
 800801a:	bf00      	nop
 800801c:	4f54300a 	.word	0x4f54300a

08008020 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008020:	b480      	push	{r7}
 8008022:	b085      	sub	sp, #20
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008028:	2300      	movs	r3, #0
 800802a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	3301      	adds	r3, #1
 8008030:	60fb      	str	r3, [r7, #12]
 8008032:	4a13      	ldr	r2, [pc, #76]	; (8008080 <USB_CoreReset+0x60>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d901      	bls.n	800803c <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8008038:	2303      	movs	r3, #3
 800803a:	e01a      	b.n	8008072 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	691b      	ldr	r3, [r3, #16]
 8008040:	2b00      	cmp	r3, #0
 8008042:	daf3      	bge.n	800802c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008044:	2300      	movs	r3, #0
 8008046:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	691b      	ldr	r3, [r3, #16]
 800804c:	f043 0201 	orr.w	r2, r3, #1
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	3301      	adds	r3, #1
 8008058:	60fb      	str	r3, [r7, #12]
 800805a:	4a09      	ldr	r2, [pc, #36]	; (8008080 <USB_CoreReset+0x60>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d901      	bls.n	8008064 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8008060:	2303      	movs	r3, #3
 8008062:	e006      	b.n	8008072 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	691b      	ldr	r3, [r3, #16]
 8008068:	f003 0301 	and.w	r3, r3, #1
 800806c:	2b01      	cmp	r3, #1
 800806e:	d0f1      	beq.n	8008054 <USB_CoreReset+0x34>

  return HAL_OK;
 8008070:	2300      	movs	r3, #0
}
 8008072:	4618      	mov	r0, r3
 8008074:	3714      	adds	r7, #20
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	00030d40 	.word	0x00030d40

08008084 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b084      	sub	sp, #16
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	460b      	mov	r3, r1
 800808e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008090:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008094:	f002 f95c 	bl	800a350 <USBD_static_malloc>
 8008098:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d105      	bne.n	80080ac <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2200      	movs	r2, #0
 80080a4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80080a8:	2302      	movs	r3, #2
 80080aa:	e066      	b.n	800817a <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	68fa      	ldr	r2, [r7, #12]
 80080b0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	7c1b      	ldrb	r3, [r3, #16]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d119      	bne.n	80080f0 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80080bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80080c0:	2202      	movs	r2, #2
 80080c2:	2181      	movs	r1, #129	; 0x81
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f002 f820 	bl	800a10a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2201      	movs	r2, #1
 80080ce:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80080d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80080d4:	2202      	movs	r2, #2
 80080d6:	2101      	movs	r1, #1
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f002 f816 	bl	800a10a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2201      	movs	r2, #1
 80080e2:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2210      	movs	r2, #16
 80080ea:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80080ee:	e016      	b.n	800811e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80080f0:	2340      	movs	r3, #64	; 0x40
 80080f2:	2202      	movs	r2, #2
 80080f4:	2181      	movs	r1, #129	; 0x81
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f002 f807 	bl	800a10a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2201      	movs	r2, #1
 8008100:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008102:	2340      	movs	r3, #64	; 0x40
 8008104:	2202      	movs	r2, #2
 8008106:	2101      	movs	r1, #1
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f001 fffe 	bl	800a10a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2201      	movs	r2, #1
 8008112:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2210      	movs	r2, #16
 800811a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800811e:	2308      	movs	r3, #8
 8008120:	2203      	movs	r2, #3
 8008122:	2182      	movs	r1, #130	; 0x82
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f001 fff0 	bl	800a10a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2201      	movs	r2, #1
 800812e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2200      	movs	r2, #0
 8008140:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2200      	movs	r2, #0
 8008148:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	7c1b      	ldrb	r3, [r3, #16]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d109      	bne.n	8008168 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800815a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800815e:	2101      	movs	r1, #1
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f002 f8c1 	bl	800a2e8 <USBD_LL_PrepareReceive>
 8008166:	e007      	b.n	8008178 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800816e:	2340      	movs	r3, #64	; 0x40
 8008170:	2101      	movs	r1, #1
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f002 f8b8 	bl	800a2e8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008178:	2300      	movs	r3, #0
}
 800817a:	4618      	mov	r0, r3
 800817c:	3710      	adds	r7, #16
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}

08008182 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008182:	b580      	push	{r7, lr}
 8008184:	b082      	sub	sp, #8
 8008186:	af00      	add	r7, sp, #0
 8008188:	6078      	str	r0, [r7, #4]
 800818a:	460b      	mov	r3, r1
 800818c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800818e:	2181      	movs	r1, #129	; 0x81
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f001 ffe0 	bl	800a156 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2200      	movs	r2, #0
 800819a:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800819c:	2101      	movs	r1, #1
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f001 ffd9 	bl	800a156 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2200      	movs	r2, #0
 80081a8:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80081ac:	2182      	movs	r1, #130	; 0x82
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f001 ffd1 	bl	800a156 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2200      	movs	r2, #0
 80081b8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00e      	beq.n	80081ec <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80081de:	4618      	mov	r0, r3
 80081e0:	f002 f8c4 	bl	800a36c <USBD_static_free>
    pdev->pClassData = NULL;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2200      	movs	r2, #0
 80081e8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3708      	adds	r7, #8
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}
	...

080081f8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b086      	sub	sp, #24
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
 8008200:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008208:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800820a:	2300      	movs	r3, #0
 800820c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800820e:	2300      	movs	r3, #0
 8008210:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008212:	2300      	movs	r3, #0
 8008214:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008216:	693b      	ldr	r3, [r7, #16]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d101      	bne.n	8008220 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800821c:	2303      	movs	r3, #3
 800821e:	e0af      	b.n	8008380 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	781b      	ldrb	r3, [r3, #0]
 8008224:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008228:	2b00      	cmp	r3, #0
 800822a:	d03f      	beq.n	80082ac <USBD_CDC_Setup+0xb4>
 800822c:	2b20      	cmp	r3, #32
 800822e:	f040 809f 	bne.w	8008370 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	88db      	ldrh	r3, [r3, #6]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d02e      	beq.n	8008298 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	b25b      	sxtb	r3, r3
 8008240:	2b00      	cmp	r3, #0
 8008242:	da16      	bge.n	8008272 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	683a      	ldr	r2, [r7, #0]
 800824e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8008250:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008252:	683a      	ldr	r2, [r7, #0]
 8008254:	88d2      	ldrh	r2, [r2, #6]
 8008256:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	88db      	ldrh	r3, [r3, #6]
 800825c:	2b07      	cmp	r3, #7
 800825e:	bf28      	it	cs
 8008260:	2307      	movcs	r3, #7
 8008262:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	89fa      	ldrh	r2, [r7, #14]
 8008268:	4619      	mov	r1, r3
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f001 fb19 	bl	80098a2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8008270:	e085      	b.n	800837e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	785a      	ldrb	r2, [r3, #1]
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	88db      	ldrh	r3, [r3, #6]
 8008280:	b2da      	uxtb	r2, r3
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008288:	6939      	ldr	r1, [r7, #16]
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	88db      	ldrh	r3, [r3, #6]
 800828e:	461a      	mov	r2, r3
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f001 fb32 	bl	80098fa <USBD_CtlPrepareRx>
      break;
 8008296:	e072      	b.n	800837e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	683a      	ldr	r2, [r7, #0]
 80082a2:	7850      	ldrb	r0, [r2, #1]
 80082a4:	2200      	movs	r2, #0
 80082a6:	6839      	ldr	r1, [r7, #0]
 80082a8:	4798      	blx	r3
      break;
 80082aa:	e068      	b.n	800837e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	785b      	ldrb	r3, [r3, #1]
 80082b0:	2b0b      	cmp	r3, #11
 80082b2:	d852      	bhi.n	800835a <USBD_CDC_Setup+0x162>
 80082b4:	a201      	add	r2, pc, #4	; (adr r2, 80082bc <USBD_CDC_Setup+0xc4>)
 80082b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082ba:	bf00      	nop
 80082bc:	080082ed 	.word	0x080082ed
 80082c0:	08008369 	.word	0x08008369
 80082c4:	0800835b 	.word	0x0800835b
 80082c8:	0800835b 	.word	0x0800835b
 80082cc:	0800835b 	.word	0x0800835b
 80082d0:	0800835b 	.word	0x0800835b
 80082d4:	0800835b 	.word	0x0800835b
 80082d8:	0800835b 	.word	0x0800835b
 80082dc:	0800835b 	.word	0x0800835b
 80082e0:	0800835b 	.word	0x0800835b
 80082e4:	08008317 	.word	0x08008317
 80082e8:	08008341 	.word	0x08008341
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082f2:	b2db      	uxtb	r3, r3
 80082f4:	2b03      	cmp	r3, #3
 80082f6:	d107      	bne.n	8008308 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80082f8:	f107 030a 	add.w	r3, r7, #10
 80082fc:	2202      	movs	r2, #2
 80082fe:	4619      	mov	r1, r3
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f001 face 	bl	80098a2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008306:	e032      	b.n	800836e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008308:	6839      	ldr	r1, [r7, #0]
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f001 fa58 	bl	80097c0 <USBD_CtlError>
            ret = USBD_FAIL;
 8008310:	2303      	movs	r3, #3
 8008312:	75fb      	strb	r3, [r7, #23]
          break;
 8008314:	e02b      	b.n	800836e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800831c:	b2db      	uxtb	r3, r3
 800831e:	2b03      	cmp	r3, #3
 8008320:	d107      	bne.n	8008332 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008322:	f107 030d 	add.w	r3, r7, #13
 8008326:	2201      	movs	r2, #1
 8008328:	4619      	mov	r1, r3
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f001 fab9 	bl	80098a2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008330:	e01d      	b.n	800836e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008332:	6839      	ldr	r1, [r7, #0]
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f001 fa43 	bl	80097c0 <USBD_CtlError>
            ret = USBD_FAIL;
 800833a:	2303      	movs	r3, #3
 800833c:	75fb      	strb	r3, [r7, #23]
          break;
 800833e:	e016      	b.n	800836e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008346:	b2db      	uxtb	r3, r3
 8008348:	2b03      	cmp	r3, #3
 800834a:	d00f      	beq.n	800836c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800834c:	6839      	ldr	r1, [r7, #0]
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f001 fa36 	bl	80097c0 <USBD_CtlError>
            ret = USBD_FAIL;
 8008354:	2303      	movs	r3, #3
 8008356:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008358:	e008      	b.n	800836c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800835a:	6839      	ldr	r1, [r7, #0]
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f001 fa2f 	bl	80097c0 <USBD_CtlError>
          ret = USBD_FAIL;
 8008362:	2303      	movs	r3, #3
 8008364:	75fb      	strb	r3, [r7, #23]
          break;
 8008366:	e002      	b.n	800836e <USBD_CDC_Setup+0x176>
          break;
 8008368:	bf00      	nop
 800836a:	e008      	b.n	800837e <USBD_CDC_Setup+0x186>
          break;
 800836c:	bf00      	nop
      }
      break;
 800836e:	e006      	b.n	800837e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8008370:	6839      	ldr	r1, [r7, #0]
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f001 fa24 	bl	80097c0 <USBD_CtlError>
      ret = USBD_FAIL;
 8008378:	2303      	movs	r3, #3
 800837a:	75fb      	strb	r3, [r7, #23]
      break;
 800837c:	bf00      	nop
  }

  return (uint8_t)ret;
 800837e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008380:	4618      	mov	r0, r3
 8008382:	3718      	adds	r7, #24
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}

08008388 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b084      	sub	sp, #16
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	460b      	mov	r3, r1
 8008392:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800839a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d101      	bne.n	80083aa <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80083a6:	2303      	movs	r3, #3
 80083a8:	e04f      	b.n	800844a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083b0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80083b2:	78fa      	ldrb	r2, [r7, #3]
 80083b4:	6879      	ldr	r1, [r7, #4]
 80083b6:	4613      	mov	r3, r2
 80083b8:	009b      	lsls	r3, r3, #2
 80083ba:	4413      	add	r3, r2
 80083bc:	009b      	lsls	r3, r3, #2
 80083be:	440b      	add	r3, r1
 80083c0:	3318      	adds	r3, #24
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d029      	beq.n	800841c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80083c8:	78fa      	ldrb	r2, [r7, #3]
 80083ca:	6879      	ldr	r1, [r7, #4]
 80083cc:	4613      	mov	r3, r2
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	4413      	add	r3, r2
 80083d2:	009b      	lsls	r3, r3, #2
 80083d4:	440b      	add	r3, r1
 80083d6:	3318      	adds	r3, #24
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	78f9      	ldrb	r1, [r7, #3]
 80083dc:	68f8      	ldr	r0, [r7, #12]
 80083de:	460b      	mov	r3, r1
 80083e0:	00db      	lsls	r3, r3, #3
 80083e2:	1a5b      	subs	r3, r3, r1
 80083e4:	009b      	lsls	r3, r3, #2
 80083e6:	4403      	add	r3, r0
 80083e8:	3344      	adds	r3, #68	; 0x44
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	fbb2 f1f3 	udiv	r1, r2, r3
 80083f0:	fb03 f301 	mul.w	r3, r3, r1
 80083f4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d110      	bne.n	800841c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80083fa:	78fa      	ldrb	r2, [r7, #3]
 80083fc:	6879      	ldr	r1, [r7, #4]
 80083fe:	4613      	mov	r3, r2
 8008400:	009b      	lsls	r3, r3, #2
 8008402:	4413      	add	r3, r2
 8008404:	009b      	lsls	r3, r3, #2
 8008406:	440b      	add	r3, r1
 8008408:	3318      	adds	r3, #24
 800840a:	2200      	movs	r2, #0
 800840c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800840e:	78f9      	ldrb	r1, [r7, #3]
 8008410:	2300      	movs	r3, #0
 8008412:	2200      	movs	r2, #0
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f001 ff46 	bl	800a2a6 <USBD_LL_Transmit>
 800841a:	e015      	b.n	8008448 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	2200      	movs	r2, #0
 8008420:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d00b      	beq.n	8008448 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008436:	691b      	ldr	r3, [r3, #16]
 8008438:	68ba      	ldr	r2, [r7, #8]
 800843a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800843e:	68ba      	ldr	r2, [r7, #8]
 8008440:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8008444:	78fa      	ldrb	r2, [r7, #3]
 8008446:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008448:	2300      	movs	r3, #0
}
 800844a:	4618      	mov	r0, r3
 800844c:	3710      	adds	r7, #16
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}

08008452 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008452:	b580      	push	{r7, lr}
 8008454:	b084      	sub	sp, #16
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
 800845a:	460b      	mov	r3, r1
 800845c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008464:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800846c:	2b00      	cmp	r3, #0
 800846e:	d101      	bne.n	8008474 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008470:	2303      	movs	r3, #3
 8008472:	e015      	b.n	80084a0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008474:	78fb      	ldrb	r3, [r7, #3]
 8008476:	4619      	mov	r1, r3
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f001 ff56 	bl	800a32a <USBD_LL_GetRxDataSize>
 800847e:	4602      	mov	r2, r0
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800848c:	68db      	ldr	r3, [r3, #12]
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008494:	68fa      	ldr	r2, [r7, #12]
 8008496:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800849a:	4611      	mov	r1, r2
 800849c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800849e:	2300      	movs	r3, #0
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	3710      	adds	r7, #16
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bd80      	pop	{r7, pc}

080084a8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b084      	sub	sp, #16
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80084b6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d101      	bne.n	80084c2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80084be:	2303      	movs	r3, #3
 80084c0:	e01b      	b.n	80084fa <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d015      	beq.n	80084f8 <USBD_CDC_EP0_RxReady+0x50>
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80084d2:	2bff      	cmp	r3, #255	; 0xff
 80084d4:	d010      	beq.n	80084f8 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	68fa      	ldr	r2, [r7, #12]
 80084e0:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 80084e4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80084e6:	68fa      	ldr	r2, [r7, #12]
 80084e8:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80084ec:	b292      	uxth	r2, r2
 80084ee:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	22ff      	movs	r2, #255	; 0xff
 80084f4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80084f8:	2300      	movs	r3, #0
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3710      	adds	r7, #16
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}
	...

08008504 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008504:	b480      	push	{r7}
 8008506:	b083      	sub	sp, #12
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2243      	movs	r2, #67	; 0x43
 8008510:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8008512:	4b03      	ldr	r3, [pc, #12]	; (8008520 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008514:	4618      	mov	r0, r3
 8008516:	370c      	adds	r7, #12
 8008518:	46bd      	mov	sp, r7
 800851a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851e:	4770      	bx	lr
 8008520:	2000009c 	.word	0x2000009c

08008524 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008524:	b480      	push	{r7}
 8008526:	b083      	sub	sp, #12
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2243      	movs	r2, #67	; 0x43
 8008530:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8008532:	4b03      	ldr	r3, [pc, #12]	; (8008540 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008534:	4618      	mov	r0, r3
 8008536:	370c      	adds	r7, #12
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr
 8008540:	20000058 	.word	0x20000058

08008544 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2243      	movs	r2, #67	; 0x43
 8008550:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8008552:	4b03      	ldr	r3, [pc, #12]	; (8008560 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008554:	4618      	mov	r0, r3
 8008556:	370c      	adds	r7, #12
 8008558:	46bd      	mov	sp, r7
 800855a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855e:	4770      	bx	lr
 8008560:	200000e0 	.word	0x200000e0

08008564 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008564:	b480      	push	{r7}
 8008566:	b083      	sub	sp, #12
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	220a      	movs	r2, #10
 8008570:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008572:	4b03      	ldr	r3, [pc, #12]	; (8008580 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008574:	4618      	mov	r0, r3
 8008576:	370c      	adds	r7, #12
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr
 8008580:	20000014 	.word	0x20000014

08008584 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008584:	b480      	push	{r7}
 8008586:	b083      	sub	sp, #12
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
 800858c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d101      	bne.n	8008598 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008594:	2303      	movs	r3, #3
 8008596:	e004      	b.n	80085a2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	683a      	ldr	r2, [r7, #0]
 800859c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80085a0:	2300      	movs	r3, #0
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	370c      	adds	r7, #12
 80085a6:	46bd      	mov	sp, r7
 80085a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ac:	4770      	bx	lr

080085ae <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80085ae:	b480      	push	{r7}
 80085b0:	b087      	sub	sp, #28
 80085b2:	af00      	add	r7, sp, #0
 80085b4:	60f8      	str	r0, [r7, #12]
 80085b6:	60b9      	str	r1, [r7, #8]
 80085b8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80085c0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80085c2:	697b      	ldr	r3, [r7, #20]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d101      	bne.n	80085cc <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80085c8:	2303      	movs	r3, #3
 80085ca:	e008      	b.n	80085de <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	68ba      	ldr	r2, [r7, #8]
 80085d0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80085dc:	2300      	movs	r3, #0
}
 80085de:	4618      	mov	r0, r3
 80085e0:	371c      	adds	r7, #28
 80085e2:	46bd      	mov	sp, r7
 80085e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e8:	4770      	bx	lr

080085ea <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80085ea:	b480      	push	{r7}
 80085ec:	b085      	sub	sp, #20
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
 80085f2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80085fa:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d101      	bne.n	8008606 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8008602:	2303      	movs	r3, #3
 8008604:	e004      	b.n	8008610 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	683a      	ldr	r2, [r7, #0]
 800860a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800860e:	2300      	movs	r3, #0
}
 8008610:	4618      	mov	r0, r3
 8008612:	3714      	adds	r7, #20
 8008614:	46bd      	mov	sp, r7
 8008616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861a:	4770      	bx	lr

0800861c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b084      	sub	sp, #16
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800862a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800862c:	2301      	movs	r3, #1
 800862e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008636:	2b00      	cmp	r3, #0
 8008638:	d101      	bne.n	800863e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800863a:	2303      	movs	r3, #3
 800863c:	e01a      	b.n	8008674 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008644:	2b00      	cmp	r3, #0
 8008646:	d114      	bne.n	8008672 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	2201      	movs	r2, #1
 800864c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008666:	2181      	movs	r1, #129	; 0x81
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f001 fe1c 	bl	800a2a6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800866e:	2300      	movs	r3, #0
 8008670:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008672:	7bfb      	ldrb	r3, [r7, #15]
}
 8008674:	4618      	mov	r0, r3
 8008676:	3710      	adds	r7, #16
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}

0800867c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b084      	sub	sp, #16
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800868a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008692:	2b00      	cmp	r3, #0
 8008694:	d101      	bne.n	800869a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008696:	2303      	movs	r3, #3
 8008698:	e016      	b.n	80086c8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	7c1b      	ldrb	r3, [r3, #16]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d109      	bne.n	80086b6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80086a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80086ac:	2101      	movs	r1, #1
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f001 fe1a 	bl	800a2e8 <USBD_LL_PrepareReceive>
 80086b4:	e007      	b.n	80086c6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80086bc:	2340      	movs	r3, #64	; 0x40
 80086be:	2101      	movs	r1, #1
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f001 fe11 	bl	800a2e8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80086c6:	2300      	movs	r3, #0
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3710      	adds	r7, #16
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}

080086d0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b086      	sub	sp, #24
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	60f8      	str	r0, [r7, #12]
 80086d8:	60b9      	str	r1, [r7, #8]
 80086da:	4613      	mov	r3, r2
 80086dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d101      	bne.n	80086e8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80086e4:	2303      	movs	r3, #3
 80086e6:	e01f      	b.n	8008728 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2200      	movs	r2, #0
 80086f4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d003      	beq.n	800870e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	68ba      	ldr	r2, [r7, #8]
 800870a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	2201      	movs	r2, #1
 8008712:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	79fa      	ldrb	r2, [r7, #7]
 800871a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800871c:	68f8      	ldr	r0, [r7, #12]
 800871e:	f001 fc8d 	bl	800a03c <USBD_LL_Init>
 8008722:	4603      	mov	r3, r0
 8008724:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008726:	7dfb      	ldrb	r3, [r7, #23]
}
 8008728:	4618      	mov	r0, r3
 800872a:	3718      	adds	r7, #24
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}

08008730 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b084      	sub	sp, #16
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800873a:	2300      	movs	r3, #0
 800873c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d101      	bne.n	8008748 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008744:	2303      	movs	r3, #3
 8008746:	e016      	b.n	8008776 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	683a      	ldr	r2, [r7, #0]
 800874c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008758:	2b00      	cmp	r3, #0
 800875a:	d00b      	beq.n	8008774 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008764:	f107 020e 	add.w	r2, r7, #14
 8008768:	4610      	mov	r0, r2
 800876a:	4798      	blx	r3
 800876c:	4602      	mov	r2, r0
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8008774:	2300      	movs	r3, #0
}
 8008776:	4618      	mov	r0, r3
 8008778:	3710      	adds	r7, #16
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}

0800877e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800877e:	b580      	push	{r7, lr}
 8008780:	b082      	sub	sp, #8
 8008782:	af00      	add	r7, sp, #0
 8008784:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f001 fca4 	bl	800a0d4 <USBD_LL_Start>
 800878c:	4603      	mov	r3, r0
}
 800878e:	4618      	mov	r0, r3
 8008790:	3708      	adds	r7, #8
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}

08008796 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008796:	b480      	push	{r7}
 8008798:	b083      	sub	sp, #12
 800879a:	af00      	add	r7, sp, #0
 800879c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800879e:	2300      	movs	r3, #0
}
 80087a0:	4618      	mov	r0, r3
 80087a2:	370c      	adds	r7, #12
 80087a4:	46bd      	mov	sp, r7
 80087a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087aa:	4770      	bx	lr

080087ac <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b084      	sub	sp, #16
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
 80087b4:	460b      	mov	r3, r1
 80087b6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80087b8:	2303      	movs	r3, #3
 80087ba:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d009      	beq.n	80087da <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	78fa      	ldrb	r2, [r7, #3]
 80087d0:	4611      	mov	r1, r2
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	4798      	blx	r3
 80087d6:	4603      	mov	r3, r0
 80087d8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80087da:	7bfb      	ldrb	r3, [r7, #15]
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3710      	adds	r7, #16
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}

080087e4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b082      	sub	sp, #8
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
 80087ec:	460b      	mov	r3, r1
 80087ee:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d007      	beq.n	800880a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	78fa      	ldrb	r2, [r7, #3]
 8008804:	4611      	mov	r1, r2
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	4798      	blx	r3
  }

  return USBD_OK;
 800880a:	2300      	movs	r3, #0
}
 800880c:	4618      	mov	r0, r3
 800880e:	3708      	adds	r7, #8
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}

08008814 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b084      	sub	sp, #16
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008824:	6839      	ldr	r1, [r7, #0]
 8008826:	4618      	mov	r0, r3
 8008828:	f000 ff90 	bl	800974c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2201      	movs	r2, #1
 8008830:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800883a:	461a      	mov	r2, r3
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008848:	f003 031f 	and.w	r3, r3, #31
 800884c:	2b02      	cmp	r3, #2
 800884e:	d01a      	beq.n	8008886 <USBD_LL_SetupStage+0x72>
 8008850:	2b02      	cmp	r3, #2
 8008852:	d822      	bhi.n	800889a <USBD_LL_SetupStage+0x86>
 8008854:	2b00      	cmp	r3, #0
 8008856:	d002      	beq.n	800885e <USBD_LL_SetupStage+0x4a>
 8008858:	2b01      	cmp	r3, #1
 800885a:	d00a      	beq.n	8008872 <USBD_LL_SetupStage+0x5e>
 800885c:	e01d      	b.n	800889a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008864:	4619      	mov	r1, r3
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f000 fa62 	bl	8008d30 <USBD_StdDevReq>
 800886c:	4603      	mov	r3, r0
 800886e:	73fb      	strb	r3, [r7, #15]
      break;
 8008870:	e020      	b.n	80088b4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008878:	4619      	mov	r1, r3
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 fac6 	bl	8008e0c <USBD_StdItfReq>
 8008880:	4603      	mov	r3, r0
 8008882:	73fb      	strb	r3, [r7, #15]
      break;
 8008884:	e016      	b.n	80088b4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800888c:	4619      	mov	r1, r3
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	f000 fb05 	bl	8008e9e <USBD_StdEPReq>
 8008894:	4603      	mov	r3, r0
 8008896:	73fb      	strb	r3, [r7, #15]
      break;
 8008898:	e00c      	b.n	80088b4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80088a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80088a4:	b2db      	uxtb	r3, r3
 80088a6:	4619      	mov	r1, r3
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f001 fc73 	bl	800a194 <USBD_LL_StallEP>
 80088ae:	4603      	mov	r3, r0
 80088b0:	73fb      	strb	r3, [r7, #15]
      break;
 80088b2:	bf00      	nop
  }

  return ret;
 80088b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	3710      	adds	r7, #16
 80088ba:	46bd      	mov	sp, r7
 80088bc:	bd80      	pop	{r7, pc}

080088be <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80088be:	b580      	push	{r7, lr}
 80088c0:	b086      	sub	sp, #24
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	60f8      	str	r0, [r7, #12]
 80088c6:	460b      	mov	r3, r1
 80088c8:	607a      	str	r2, [r7, #4]
 80088ca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80088cc:	7afb      	ldrb	r3, [r7, #11]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d138      	bne.n	8008944 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80088d8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80088e0:	2b03      	cmp	r3, #3
 80088e2:	d14a      	bne.n	800897a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	689a      	ldr	r2, [r3, #8]
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	68db      	ldr	r3, [r3, #12]
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d913      	bls.n	8008918 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	689a      	ldr	r2, [r3, #8]
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	68db      	ldr	r3, [r3, #12]
 80088f8:	1ad2      	subs	r2, r2, r3
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	68da      	ldr	r2, [r3, #12]
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	689b      	ldr	r3, [r3, #8]
 8008906:	4293      	cmp	r3, r2
 8008908:	bf28      	it	cs
 800890a:	4613      	movcs	r3, r2
 800890c:	461a      	mov	r2, r3
 800890e:	6879      	ldr	r1, [r7, #4]
 8008910:	68f8      	ldr	r0, [r7, #12]
 8008912:	f001 f80f 	bl	8009934 <USBD_CtlContinueRx>
 8008916:	e030      	b.n	800897a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800891e:	b2db      	uxtb	r3, r3
 8008920:	2b03      	cmp	r3, #3
 8008922:	d10b      	bne.n	800893c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800892a:	691b      	ldr	r3, [r3, #16]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d005      	beq.n	800893c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008936:	691b      	ldr	r3, [r3, #16]
 8008938:	68f8      	ldr	r0, [r7, #12]
 800893a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800893c:	68f8      	ldr	r0, [r7, #12]
 800893e:	f001 f80a 	bl	8009956 <USBD_CtlSendStatus>
 8008942:	e01a      	b.n	800897a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800894a:	b2db      	uxtb	r3, r3
 800894c:	2b03      	cmp	r3, #3
 800894e:	d114      	bne.n	800897a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008956:	699b      	ldr	r3, [r3, #24]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d00e      	beq.n	800897a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008962:	699b      	ldr	r3, [r3, #24]
 8008964:	7afa      	ldrb	r2, [r7, #11]
 8008966:	4611      	mov	r1, r2
 8008968:	68f8      	ldr	r0, [r7, #12]
 800896a:	4798      	blx	r3
 800896c:	4603      	mov	r3, r0
 800896e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008970:	7dfb      	ldrb	r3, [r7, #23]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d001      	beq.n	800897a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8008976:	7dfb      	ldrb	r3, [r7, #23]
 8008978:	e000      	b.n	800897c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800897a:	2300      	movs	r3, #0
}
 800897c:	4618      	mov	r0, r3
 800897e:	3718      	adds	r7, #24
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}

08008984 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b086      	sub	sp, #24
 8008988:	af00      	add	r7, sp, #0
 800898a:	60f8      	str	r0, [r7, #12]
 800898c:	460b      	mov	r3, r1
 800898e:	607a      	str	r2, [r7, #4]
 8008990:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008992:	7afb      	ldrb	r3, [r7, #11]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d16b      	bne.n	8008a70 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	3314      	adds	r3, #20
 800899c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80089a4:	2b02      	cmp	r3, #2
 80089a6:	d156      	bne.n	8008a56 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	689a      	ldr	r2, [r3, #8]
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	68db      	ldr	r3, [r3, #12]
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d914      	bls.n	80089de <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	689a      	ldr	r2, [r3, #8]
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	68db      	ldr	r3, [r3, #12]
 80089bc:	1ad2      	subs	r2, r2, r3
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	689b      	ldr	r3, [r3, #8]
 80089c6:	461a      	mov	r2, r3
 80089c8:	6879      	ldr	r1, [r7, #4]
 80089ca:	68f8      	ldr	r0, [r7, #12]
 80089cc:	f000 ff84 	bl	80098d8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80089d0:	2300      	movs	r3, #0
 80089d2:	2200      	movs	r2, #0
 80089d4:	2100      	movs	r1, #0
 80089d6:	68f8      	ldr	r0, [r7, #12]
 80089d8:	f001 fc86 	bl	800a2e8 <USBD_LL_PrepareReceive>
 80089dc:	e03b      	b.n	8008a56 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	68da      	ldr	r2, [r3, #12]
 80089e2:	693b      	ldr	r3, [r7, #16]
 80089e4:	689b      	ldr	r3, [r3, #8]
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d11c      	bne.n	8008a24 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	685a      	ldr	r2, [r3, #4]
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80089f2:	429a      	cmp	r2, r3
 80089f4:	d316      	bcc.n	8008a24 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	685a      	ldr	r2, [r3, #4]
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008a00:	429a      	cmp	r2, r3
 8008a02:	d20f      	bcs.n	8008a24 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008a04:	2200      	movs	r2, #0
 8008a06:	2100      	movs	r1, #0
 8008a08:	68f8      	ldr	r0, [r7, #12]
 8008a0a:	f000 ff65 	bl	80098d8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2200      	movs	r2, #0
 8008a12:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008a16:	2300      	movs	r3, #0
 8008a18:	2200      	movs	r2, #0
 8008a1a:	2100      	movs	r1, #0
 8008a1c:	68f8      	ldr	r0, [r7, #12]
 8008a1e:	f001 fc63 	bl	800a2e8 <USBD_LL_PrepareReceive>
 8008a22:	e018      	b.n	8008a56 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a2a:	b2db      	uxtb	r3, r3
 8008a2c:	2b03      	cmp	r3, #3
 8008a2e:	d10b      	bne.n	8008a48 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a36:	68db      	ldr	r3, [r3, #12]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d005      	beq.n	8008a48 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a42:	68db      	ldr	r3, [r3, #12]
 8008a44:	68f8      	ldr	r0, [r7, #12]
 8008a46:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a48:	2180      	movs	r1, #128	; 0x80
 8008a4a:	68f8      	ldr	r0, [r7, #12]
 8008a4c:	f001 fba2 	bl	800a194 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008a50:	68f8      	ldr	r0, [r7, #12]
 8008a52:	f000 ff93 	bl	800997c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008a5c:	2b01      	cmp	r3, #1
 8008a5e:	d122      	bne.n	8008aa6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8008a60:	68f8      	ldr	r0, [r7, #12]
 8008a62:	f7ff fe98 	bl	8008796 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008a6e:	e01a      	b.n	8008aa6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a76:	b2db      	uxtb	r3, r3
 8008a78:	2b03      	cmp	r3, #3
 8008a7a:	d114      	bne.n	8008aa6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a82:	695b      	ldr	r3, [r3, #20]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d00e      	beq.n	8008aa6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a8e:	695b      	ldr	r3, [r3, #20]
 8008a90:	7afa      	ldrb	r2, [r7, #11]
 8008a92:	4611      	mov	r1, r2
 8008a94:	68f8      	ldr	r0, [r7, #12]
 8008a96:	4798      	blx	r3
 8008a98:	4603      	mov	r3, r0
 8008a9a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008a9c:	7dfb      	ldrb	r3, [r7, #23]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d001      	beq.n	8008aa6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8008aa2:	7dfb      	ldrb	r3, [r7, #23]
 8008aa4:	e000      	b.n	8008aa8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8008aa6:	2300      	movs	r3, #0
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	3718      	adds	r7, #24
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}

08008ab0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b082      	sub	sp, #8
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2200      	movs	r2, #0
 8008acc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d101      	bne.n	8008ae4 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8008ae0:	2303      	movs	r3, #3
 8008ae2:	e02f      	b.n	8008b44 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d00f      	beq.n	8008b0e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008af4:	685b      	ldr	r3, [r3, #4]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d009      	beq.n	8008b0e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	687a      	ldr	r2, [r7, #4]
 8008b04:	6852      	ldr	r2, [r2, #4]
 8008b06:	b2d2      	uxtb	r2, r2
 8008b08:	4611      	mov	r1, r2
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008b0e:	2340      	movs	r3, #64	; 0x40
 8008b10:	2200      	movs	r2, #0
 8008b12:	2100      	movs	r1, #0
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f001 faf8 	bl	800a10a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2240      	movs	r2, #64	; 0x40
 8008b26:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008b2a:	2340      	movs	r3, #64	; 0x40
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	2180      	movs	r1, #128	; 0x80
 8008b30:	6878      	ldr	r0, [r7, #4]
 8008b32:	f001 faea 	bl	800a10a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2201      	movs	r2, #1
 8008b3a:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2240      	movs	r2, #64	; 0x40
 8008b40:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008b42:	2300      	movs	r3, #0
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3708      	adds	r7, #8
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}

08008b4c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b083      	sub	sp, #12
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	460b      	mov	r3, r1
 8008b56:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	78fa      	ldrb	r2, [r7, #3]
 8008b5c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008b5e:	2300      	movs	r3, #0
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	370c      	adds	r7, #12
 8008b64:	46bd      	mov	sp, r7
 8008b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6a:	4770      	bx	lr

08008b6c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b083      	sub	sp, #12
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b7a:	b2da      	uxtb	r2, r3
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2204      	movs	r2, #4
 8008b86:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008b8a:	2300      	movs	r3, #0
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	370c      	adds	r7, #12
 8008b90:	46bd      	mov	sp, r7
 8008b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b96:	4770      	bx	lr

08008b98 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b083      	sub	sp, #12
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ba6:	b2db      	uxtb	r3, r3
 8008ba8:	2b04      	cmp	r3, #4
 8008baa:	d106      	bne.n	8008bba <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8008bb2:	b2da      	uxtb	r2, r3
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008bba:	2300      	movs	r3, #0
}
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	370c      	adds	r7, #12
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr

08008bc8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b082      	sub	sp, #8
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d101      	bne.n	8008bde <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8008bda:	2303      	movs	r3, #3
 8008bdc:	e012      	b.n	8008c04 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	2b03      	cmp	r3, #3
 8008be8:	d10b      	bne.n	8008c02 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bf0:	69db      	ldr	r3, [r3, #28]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d005      	beq.n	8008c02 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bfc:	69db      	ldr	r3, [r3, #28]
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008c02:	2300      	movs	r3, #0
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3708      	adds	r7, #8
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}

08008c0c <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b082      	sub	sp, #8
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
 8008c14:	460b      	mov	r3, r1
 8008c16:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d101      	bne.n	8008c26 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8008c22:	2303      	movs	r3, #3
 8008c24:	e014      	b.n	8008c50 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c2c:	b2db      	uxtb	r3, r3
 8008c2e:	2b03      	cmp	r3, #3
 8008c30:	d10d      	bne.n	8008c4e <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c38:	6a1b      	ldr	r3, [r3, #32]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d007      	beq.n	8008c4e <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c44:	6a1b      	ldr	r3, [r3, #32]
 8008c46:	78fa      	ldrb	r2, [r7, #3]
 8008c48:	4611      	mov	r1, r2
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008c4e:	2300      	movs	r3, #0
}
 8008c50:	4618      	mov	r0, r3
 8008c52:	3708      	adds	r7, #8
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b082      	sub	sp, #8
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
 8008c60:	460b      	mov	r3, r1
 8008c62:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d101      	bne.n	8008c72 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8008c6e:	2303      	movs	r3, #3
 8008c70:	e014      	b.n	8008c9c <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c78:	b2db      	uxtb	r3, r3
 8008c7a:	2b03      	cmp	r3, #3
 8008c7c:	d10d      	bne.n	8008c9a <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d007      	beq.n	8008c9a <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c92:	78fa      	ldrb	r2, [r7, #3]
 8008c94:	4611      	mov	r1, r2
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008c9a:	2300      	movs	r3, #0
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3708      	adds	r7, #8
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}

08008ca4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b083      	sub	sp, #12
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008cac:	2300      	movs	r3, #0
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	370c      	adds	r7, #12
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb8:	4770      	bx	lr

08008cba <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008cba:	b580      	push	{r7, lr}
 8008cbc:	b082      	sub	sp, #8
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2201      	movs	r2, #1
 8008cc6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d009      	beq.n	8008ce8 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008cda:	685b      	ldr	r3, [r3, #4]
 8008cdc:	687a      	ldr	r2, [r7, #4]
 8008cde:	6852      	ldr	r2, [r2, #4]
 8008ce0:	b2d2      	uxtb	r2, r2
 8008ce2:	4611      	mov	r1, r2
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	4798      	blx	r3
  }

  return USBD_OK;
 8008ce8:	2300      	movs	r3, #0
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3708      	adds	r7, #8
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}

08008cf2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008cf2:	b480      	push	{r7}
 8008cf4:	b087      	sub	sp, #28
 8008cf6:	af00      	add	r7, sp, #0
 8008cf8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	781b      	ldrb	r3, [r3, #0]
 8008d02:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	3301      	adds	r3, #1
 8008d08:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	781b      	ldrb	r3, [r3, #0]
 8008d0e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008d10:	8a3b      	ldrh	r3, [r7, #16]
 8008d12:	021b      	lsls	r3, r3, #8
 8008d14:	b21a      	sxth	r2, r3
 8008d16:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008d1a:	4313      	orrs	r3, r2
 8008d1c:	b21b      	sxth	r3, r3
 8008d1e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008d20:	89fb      	ldrh	r3, [r7, #14]
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	371c      	adds	r7, #28
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr
	...

08008d30 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b084      	sub	sp, #16
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
 8008d38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008d46:	2b40      	cmp	r3, #64	; 0x40
 8008d48:	d005      	beq.n	8008d56 <USBD_StdDevReq+0x26>
 8008d4a:	2b40      	cmp	r3, #64	; 0x40
 8008d4c:	d853      	bhi.n	8008df6 <USBD_StdDevReq+0xc6>
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d00b      	beq.n	8008d6a <USBD_StdDevReq+0x3a>
 8008d52:	2b20      	cmp	r3, #32
 8008d54:	d14f      	bne.n	8008df6 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d5c:	689b      	ldr	r3, [r3, #8]
 8008d5e:	6839      	ldr	r1, [r7, #0]
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	4798      	blx	r3
 8008d64:	4603      	mov	r3, r0
 8008d66:	73fb      	strb	r3, [r7, #15]
      break;
 8008d68:	e04a      	b.n	8008e00 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	785b      	ldrb	r3, [r3, #1]
 8008d6e:	2b09      	cmp	r3, #9
 8008d70:	d83b      	bhi.n	8008dea <USBD_StdDevReq+0xba>
 8008d72:	a201      	add	r2, pc, #4	; (adr r2, 8008d78 <USBD_StdDevReq+0x48>)
 8008d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d78:	08008dcd 	.word	0x08008dcd
 8008d7c:	08008de1 	.word	0x08008de1
 8008d80:	08008deb 	.word	0x08008deb
 8008d84:	08008dd7 	.word	0x08008dd7
 8008d88:	08008deb 	.word	0x08008deb
 8008d8c:	08008dab 	.word	0x08008dab
 8008d90:	08008da1 	.word	0x08008da1
 8008d94:	08008deb 	.word	0x08008deb
 8008d98:	08008dc3 	.word	0x08008dc3
 8008d9c:	08008db5 	.word	0x08008db5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008da0:	6839      	ldr	r1, [r7, #0]
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f000 f9de 	bl	8009164 <USBD_GetDescriptor>
          break;
 8008da8:	e024      	b.n	8008df4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008daa:	6839      	ldr	r1, [r7, #0]
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f000 fb43 	bl	8009438 <USBD_SetAddress>
          break;
 8008db2:	e01f      	b.n	8008df4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008db4:	6839      	ldr	r1, [r7, #0]
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f000 fb82 	bl	80094c0 <USBD_SetConfig>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	73fb      	strb	r3, [r7, #15]
          break;
 8008dc0:	e018      	b.n	8008df4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008dc2:	6839      	ldr	r1, [r7, #0]
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f000 fc21 	bl	800960c <USBD_GetConfig>
          break;
 8008dca:	e013      	b.n	8008df4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008dcc:	6839      	ldr	r1, [r7, #0]
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 fc52 	bl	8009678 <USBD_GetStatus>
          break;
 8008dd4:	e00e      	b.n	8008df4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008dd6:	6839      	ldr	r1, [r7, #0]
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f000 fc81 	bl	80096e0 <USBD_SetFeature>
          break;
 8008dde:	e009      	b.n	8008df4 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008de0:	6839      	ldr	r1, [r7, #0]
 8008de2:	6878      	ldr	r0, [r7, #4]
 8008de4:	f000 fc90 	bl	8009708 <USBD_ClrFeature>
          break;
 8008de8:	e004      	b.n	8008df4 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8008dea:	6839      	ldr	r1, [r7, #0]
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f000 fce7 	bl	80097c0 <USBD_CtlError>
          break;
 8008df2:	bf00      	nop
      }
      break;
 8008df4:	e004      	b.n	8008e00 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8008df6:	6839      	ldr	r1, [r7, #0]
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 fce1 	bl	80097c0 <USBD_CtlError>
      break;
 8008dfe:	bf00      	nop
  }

  return ret;
 8008e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3710      	adds	r7, #16
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}
 8008e0a:	bf00      	nop

08008e0c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b084      	sub	sp, #16
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
 8008e14:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e16:	2300      	movs	r3, #0
 8008e18:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	781b      	ldrb	r3, [r3, #0]
 8008e1e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008e22:	2b40      	cmp	r3, #64	; 0x40
 8008e24:	d005      	beq.n	8008e32 <USBD_StdItfReq+0x26>
 8008e26:	2b40      	cmp	r3, #64	; 0x40
 8008e28:	d82f      	bhi.n	8008e8a <USBD_StdItfReq+0x7e>
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d001      	beq.n	8008e32 <USBD_StdItfReq+0x26>
 8008e2e:	2b20      	cmp	r3, #32
 8008e30:	d12b      	bne.n	8008e8a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e38:	b2db      	uxtb	r3, r3
 8008e3a:	3b01      	subs	r3, #1
 8008e3c:	2b02      	cmp	r3, #2
 8008e3e:	d81d      	bhi.n	8008e7c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	889b      	ldrh	r3, [r3, #4]
 8008e44:	b2db      	uxtb	r3, r3
 8008e46:	2b01      	cmp	r3, #1
 8008e48:	d813      	bhi.n	8008e72 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e50:	689b      	ldr	r3, [r3, #8]
 8008e52:	6839      	ldr	r1, [r7, #0]
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	4798      	blx	r3
 8008e58:	4603      	mov	r3, r0
 8008e5a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	88db      	ldrh	r3, [r3, #6]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d110      	bne.n	8008e86 <USBD_StdItfReq+0x7a>
 8008e64:	7bfb      	ldrb	r3, [r7, #15]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d10d      	bne.n	8008e86 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f000 fd73 	bl	8009956 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008e70:	e009      	b.n	8008e86 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8008e72:	6839      	ldr	r1, [r7, #0]
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 fca3 	bl	80097c0 <USBD_CtlError>
          break;
 8008e7a:	e004      	b.n	8008e86 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8008e7c:	6839      	ldr	r1, [r7, #0]
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f000 fc9e 	bl	80097c0 <USBD_CtlError>
          break;
 8008e84:	e000      	b.n	8008e88 <USBD_StdItfReq+0x7c>
          break;
 8008e86:	bf00      	nop
      }
      break;
 8008e88:	e004      	b.n	8008e94 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8008e8a:	6839      	ldr	r1, [r7, #0]
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	f000 fc97 	bl	80097c0 <USBD_CtlError>
      break;
 8008e92:	bf00      	nop
  }

  return ret;
 8008e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3710      	adds	r7, #16
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}

08008e9e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e9e:	b580      	push	{r7, lr}
 8008ea0:	b084      	sub	sp, #16
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	6078      	str	r0, [r7, #4]
 8008ea6:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	889b      	ldrh	r3, [r3, #4]
 8008eb0:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	781b      	ldrb	r3, [r3, #0]
 8008eb6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008eba:	2b40      	cmp	r3, #64	; 0x40
 8008ebc:	d007      	beq.n	8008ece <USBD_StdEPReq+0x30>
 8008ebe:	2b40      	cmp	r3, #64	; 0x40
 8008ec0:	f200 8145 	bhi.w	800914e <USBD_StdEPReq+0x2b0>
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d00c      	beq.n	8008ee2 <USBD_StdEPReq+0x44>
 8008ec8:	2b20      	cmp	r3, #32
 8008eca:	f040 8140 	bne.w	800914e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ed4:	689b      	ldr	r3, [r3, #8]
 8008ed6:	6839      	ldr	r1, [r7, #0]
 8008ed8:	6878      	ldr	r0, [r7, #4]
 8008eda:	4798      	blx	r3
 8008edc:	4603      	mov	r3, r0
 8008ede:	73fb      	strb	r3, [r7, #15]
      break;
 8008ee0:	e13a      	b.n	8009158 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	785b      	ldrb	r3, [r3, #1]
 8008ee6:	2b03      	cmp	r3, #3
 8008ee8:	d007      	beq.n	8008efa <USBD_StdEPReq+0x5c>
 8008eea:	2b03      	cmp	r3, #3
 8008eec:	f300 8129 	bgt.w	8009142 <USBD_StdEPReq+0x2a4>
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d07f      	beq.n	8008ff4 <USBD_StdEPReq+0x156>
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d03c      	beq.n	8008f72 <USBD_StdEPReq+0xd4>
 8008ef8:	e123      	b.n	8009142 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f00:	b2db      	uxtb	r3, r3
 8008f02:	2b02      	cmp	r3, #2
 8008f04:	d002      	beq.n	8008f0c <USBD_StdEPReq+0x6e>
 8008f06:	2b03      	cmp	r3, #3
 8008f08:	d016      	beq.n	8008f38 <USBD_StdEPReq+0x9a>
 8008f0a:	e02c      	b.n	8008f66 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f0c:	7bbb      	ldrb	r3, [r7, #14]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d00d      	beq.n	8008f2e <USBD_StdEPReq+0x90>
 8008f12:	7bbb      	ldrb	r3, [r7, #14]
 8008f14:	2b80      	cmp	r3, #128	; 0x80
 8008f16:	d00a      	beq.n	8008f2e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008f18:	7bbb      	ldrb	r3, [r7, #14]
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f001 f939 	bl	800a194 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f22:	2180      	movs	r1, #128	; 0x80
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f001 f935 	bl	800a194 <USBD_LL_StallEP>
 8008f2a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008f2c:	e020      	b.n	8008f70 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8008f2e:	6839      	ldr	r1, [r7, #0]
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f000 fc45 	bl	80097c0 <USBD_CtlError>
              break;
 8008f36:	e01b      	b.n	8008f70 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	885b      	ldrh	r3, [r3, #2]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d10e      	bne.n	8008f5e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008f40:	7bbb      	ldrb	r3, [r7, #14]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d00b      	beq.n	8008f5e <USBD_StdEPReq+0xc0>
 8008f46:	7bbb      	ldrb	r3, [r7, #14]
 8008f48:	2b80      	cmp	r3, #128	; 0x80
 8008f4a:	d008      	beq.n	8008f5e <USBD_StdEPReq+0xc0>
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	88db      	ldrh	r3, [r3, #6]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d104      	bne.n	8008f5e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008f54:	7bbb      	ldrb	r3, [r7, #14]
 8008f56:	4619      	mov	r1, r3
 8008f58:	6878      	ldr	r0, [r7, #4]
 8008f5a:	f001 f91b 	bl	800a194 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f000 fcf9 	bl	8009956 <USBD_CtlSendStatus>

              break;
 8008f64:	e004      	b.n	8008f70 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8008f66:	6839      	ldr	r1, [r7, #0]
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f000 fc29 	bl	80097c0 <USBD_CtlError>
              break;
 8008f6e:	bf00      	nop
          }
          break;
 8008f70:	e0ec      	b.n	800914c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f78:	b2db      	uxtb	r3, r3
 8008f7a:	2b02      	cmp	r3, #2
 8008f7c:	d002      	beq.n	8008f84 <USBD_StdEPReq+0xe6>
 8008f7e:	2b03      	cmp	r3, #3
 8008f80:	d016      	beq.n	8008fb0 <USBD_StdEPReq+0x112>
 8008f82:	e030      	b.n	8008fe6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f84:	7bbb      	ldrb	r3, [r7, #14]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d00d      	beq.n	8008fa6 <USBD_StdEPReq+0x108>
 8008f8a:	7bbb      	ldrb	r3, [r7, #14]
 8008f8c:	2b80      	cmp	r3, #128	; 0x80
 8008f8e:	d00a      	beq.n	8008fa6 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008f90:	7bbb      	ldrb	r3, [r7, #14]
 8008f92:	4619      	mov	r1, r3
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f001 f8fd 	bl	800a194 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f9a:	2180      	movs	r1, #128	; 0x80
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f001 f8f9 	bl	800a194 <USBD_LL_StallEP>
 8008fa2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008fa4:	e025      	b.n	8008ff2 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8008fa6:	6839      	ldr	r1, [r7, #0]
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f000 fc09 	bl	80097c0 <USBD_CtlError>
              break;
 8008fae:	e020      	b.n	8008ff2 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	885b      	ldrh	r3, [r3, #2]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d11b      	bne.n	8008ff0 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008fb8:	7bbb      	ldrb	r3, [r7, #14]
 8008fba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d004      	beq.n	8008fcc <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008fc2:	7bbb      	ldrb	r3, [r7, #14]
 8008fc4:	4619      	mov	r1, r3
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f001 f903 	bl	800a1d2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f000 fcc2 	bl	8009956 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	6839      	ldr	r1, [r7, #0]
 8008fdc:	6878      	ldr	r0, [r7, #4]
 8008fde:	4798      	blx	r3
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8008fe4:	e004      	b.n	8008ff0 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8008fe6:	6839      	ldr	r1, [r7, #0]
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f000 fbe9 	bl	80097c0 <USBD_CtlError>
              break;
 8008fee:	e000      	b.n	8008ff2 <USBD_StdEPReq+0x154>
              break;
 8008ff0:	bf00      	nop
          }
          break;
 8008ff2:	e0ab      	b.n	800914c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ffa:	b2db      	uxtb	r3, r3
 8008ffc:	2b02      	cmp	r3, #2
 8008ffe:	d002      	beq.n	8009006 <USBD_StdEPReq+0x168>
 8009000:	2b03      	cmp	r3, #3
 8009002:	d032      	beq.n	800906a <USBD_StdEPReq+0x1cc>
 8009004:	e097      	b.n	8009136 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009006:	7bbb      	ldrb	r3, [r7, #14]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d007      	beq.n	800901c <USBD_StdEPReq+0x17e>
 800900c:	7bbb      	ldrb	r3, [r7, #14]
 800900e:	2b80      	cmp	r3, #128	; 0x80
 8009010:	d004      	beq.n	800901c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8009012:	6839      	ldr	r1, [r7, #0]
 8009014:	6878      	ldr	r0, [r7, #4]
 8009016:	f000 fbd3 	bl	80097c0 <USBD_CtlError>
                break;
 800901a:	e091      	b.n	8009140 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800901c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009020:	2b00      	cmp	r3, #0
 8009022:	da0b      	bge.n	800903c <USBD_StdEPReq+0x19e>
 8009024:	7bbb      	ldrb	r3, [r7, #14]
 8009026:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800902a:	4613      	mov	r3, r2
 800902c:	009b      	lsls	r3, r3, #2
 800902e:	4413      	add	r3, r2
 8009030:	009b      	lsls	r3, r3, #2
 8009032:	3310      	adds	r3, #16
 8009034:	687a      	ldr	r2, [r7, #4]
 8009036:	4413      	add	r3, r2
 8009038:	3304      	adds	r3, #4
 800903a:	e00b      	b.n	8009054 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800903c:	7bbb      	ldrb	r3, [r7, #14]
 800903e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009042:	4613      	mov	r3, r2
 8009044:	009b      	lsls	r3, r3, #2
 8009046:	4413      	add	r3, r2
 8009048:	009b      	lsls	r3, r3, #2
 800904a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800904e:	687a      	ldr	r2, [r7, #4]
 8009050:	4413      	add	r3, r2
 8009052:	3304      	adds	r3, #4
 8009054:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009056:	68bb      	ldr	r3, [r7, #8]
 8009058:	2200      	movs	r2, #0
 800905a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	2202      	movs	r2, #2
 8009060:	4619      	mov	r1, r3
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f000 fc1d 	bl	80098a2 <USBD_CtlSendData>
              break;
 8009068:	e06a      	b.n	8009140 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800906a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800906e:	2b00      	cmp	r3, #0
 8009070:	da11      	bge.n	8009096 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009072:	7bbb      	ldrb	r3, [r7, #14]
 8009074:	f003 020f 	and.w	r2, r3, #15
 8009078:	6879      	ldr	r1, [r7, #4]
 800907a:	4613      	mov	r3, r2
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	4413      	add	r3, r2
 8009080:	009b      	lsls	r3, r3, #2
 8009082:	440b      	add	r3, r1
 8009084:	3324      	adds	r3, #36	; 0x24
 8009086:	881b      	ldrh	r3, [r3, #0]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d117      	bne.n	80090bc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800908c:	6839      	ldr	r1, [r7, #0]
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f000 fb96 	bl	80097c0 <USBD_CtlError>
                  break;
 8009094:	e054      	b.n	8009140 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009096:	7bbb      	ldrb	r3, [r7, #14]
 8009098:	f003 020f 	and.w	r2, r3, #15
 800909c:	6879      	ldr	r1, [r7, #4]
 800909e:	4613      	mov	r3, r2
 80090a0:	009b      	lsls	r3, r3, #2
 80090a2:	4413      	add	r3, r2
 80090a4:	009b      	lsls	r3, r3, #2
 80090a6:	440b      	add	r3, r1
 80090a8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80090ac:	881b      	ldrh	r3, [r3, #0]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d104      	bne.n	80090bc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80090b2:	6839      	ldr	r1, [r7, #0]
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f000 fb83 	bl	80097c0 <USBD_CtlError>
                  break;
 80090ba:	e041      	b.n	8009140 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	da0b      	bge.n	80090dc <USBD_StdEPReq+0x23e>
 80090c4:	7bbb      	ldrb	r3, [r7, #14]
 80090c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80090ca:	4613      	mov	r3, r2
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	4413      	add	r3, r2
 80090d0:	009b      	lsls	r3, r3, #2
 80090d2:	3310      	adds	r3, #16
 80090d4:	687a      	ldr	r2, [r7, #4]
 80090d6:	4413      	add	r3, r2
 80090d8:	3304      	adds	r3, #4
 80090da:	e00b      	b.n	80090f4 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80090dc:	7bbb      	ldrb	r3, [r7, #14]
 80090de:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090e2:	4613      	mov	r3, r2
 80090e4:	009b      	lsls	r3, r3, #2
 80090e6:	4413      	add	r3, r2
 80090e8:	009b      	lsls	r3, r3, #2
 80090ea:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80090ee:	687a      	ldr	r2, [r7, #4]
 80090f0:	4413      	add	r3, r2
 80090f2:	3304      	adds	r3, #4
 80090f4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80090f6:	7bbb      	ldrb	r3, [r7, #14]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d002      	beq.n	8009102 <USBD_StdEPReq+0x264>
 80090fc:	7bbb      	ldrb	r3, [r7, #14]
 80090fe:	2b80      	cmp	r3, #128	; 0x80
 8009100:	d103      	bne.n	800910a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8009102:	68bb      	ldr	r3, [r7, #8]
 8009104:	2200      	movs	r2, #0
 8009106:	601a      	str	r2, [r3, #0]
 8009108:	e00e      	b.n	8009128 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800910a:	7bbb      	ldrb	r3, [r7, #14]
 800910c:	4619      	mov	r1, r3
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f001 f87e 	bl	800a210 <USBD_LL_IsStallEP>
 8009114:	4603      	mov	r3, r0
 8009116:	2b00      	cmp	r3, #0
 8009118:	d003      	beq.n	8009122 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	2201      	movs	r2, #1
 800911e:	601a      	str	r2, [r3, #0]
 8009120:	e002      	b.n	8009128 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	2200      	movs	r2, #0
 8009126:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	2202      	movs	r2, #2
 800912c:	4619      	mov	r1, r3
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f000 fbb7 	bl	80098a2 <USBD_CtlSendData>
              break;
 8009134:	e004      	b.n	8009140 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8009136:	6839      	ldr	r1, [r7, #0]
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f000 fb41 	bl	80097c0 <USBD_CtlError>
              break;
 800913e:	bf00      	nop
          }
          break;
 8009140:	e004      	b.n	800914c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8009142:	6839      	ldr	r1, [r7, #0]
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f000 fb3b 	bl	80097c0 <USBD_CtlError>
          break;
 800914a:	bf00      	nop
      }
      break;
 800914c:	e004      	b.n	8009158 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800914e:	6839      	ldr	r1, [r7, #0]
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f000 fb35 	bl	80097c0 <USBD_CtlError>
      break;
 8009156:	bf00      	nop
  }

  return ret;
 8009158:	7bfb      	ldrb	r3, [r7, #15]
}
 800915a:	4618      	mov	r0, r3
 800915c:	3710      	adds	r7, #16
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}
	...

08009164 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b084      	sub	sp, #16
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
 800916c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800916e:	2300      	movs	r3, #0
 8009170:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009172:	2300      	movs	r3, #0
 8009174:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009176:	2300      	movs	r3, #0
 8009178:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	885b      	ldrh	r3, [r3, #2]
 800917e:	0a1b      	lsrs	r3, r3, #8
 8009180:	b29b      	uxth	r3, r3
 8009182:	3b01      	subs	r3, #1
 8009184:	2b06      	cmp	r3, #6
 8009186:	f200 8128 	bhi.w	80093da <USBD_GetDescriptor+0x276>
 800918a:	a201      	add	r2, pc, #4	; (adr r2, 8009190 <USBD_GetDescriptor+0x2c>)
 800918c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009190:	080091ad 	.word	0x080091ad
 8009194:	080091c5 	.word	0x080091c5
 8009198:	08009205 	.word	0x08009205
 800919c:	080093db 	.word	0x080093db
 80091a0:	080093db 	.word	0x080093db
 80091a4:	0800937b 	.word	0x0800937b
 80091a8:	080093a7 	.word	0x080093a7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	687a      	ldr	r2, [r7, #4]
 80091b6:	7c12      	ldrb	r2, [r2, #16]
 80091b8:	f107 0108 	add.w	r1, r7, #8
 80091bc:	4610      	mov	r0, r2
 80091be:	4798      	blx	r3
 80091c0:	60f8      	str	r0, [r7, #12]
      break;
 80091c2:	e112      	b.n	80093ea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	7c1b      	ldrb	r3, [r3, #16]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d10d      	bne.n	80091e8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091d4:	f107 0208 	add.w	r2, r7, #8
 80091d8:	4610      	mov	r0, r2
 80091da:	4798      	blx	r3
 80091dc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	3301      	adds	r3, #1
 80091e2:	2202      	movs	r2, #2
 80091e4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80091e6:	e100      	b.n	80093ea <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091f0:	f107 0208 	add.w	r2, r7, #8
 80091f4:	4610      	mov	r0, r2
 80091f6:	4798      	blx	r3
 80091f8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	3301      	adds	r3, #1
 80091fe:	2202      	movs	r2, #2
 8009200:	701a      	strb	r2, [r3, #0]
      break;
 8009202:	e0f2      	b.n	80093ea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	885b      	ldrh	r3, [r3, #2]
 8009208:	b2db      	uxtb	r3, r3
 800920a:	2b05      	cmp	r3, #5
 800920c:	f200 80ac 	bhi.w	8009368 <USBD_GetDescriptor+0x204>
 8009210:	a201      	add	r2, pc, #4	; (adr r2, 8009218 <USBD_GetDescriptor+0xb4>)
 8009212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009216:	bf00      	nop
 8009218:	08009231 	.word	0x08009231
 800921c:	08009265 	.word	0x08009265
 8009220:	08009299 	.word	0x08009299
 8009224:	080092cd 	.word	0x080092cd
 8009228:	08009301 	.word	0x08009301
 800922c:	08009335 	.word	0x08009335
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009236:	685b      	ldr	r3, [r3, #4]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d00b      	beq.n	8009254 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	687a      	ldr	r2, [r7, #4]
 8009246:	7c12      	ldrb	r2, [r2, #16]
 8009248:	f107 0108 	add.w	r1, r7, #8
 800924c:	4610      	mov	r0, r2
 800924e:	4798      	blx	r3
 8009250:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009252:	e091      	b.n	8009378 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009254:	6839      	ldr	r1, [r7, #0]
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f000 fab2 	bl	80097c0 <USBD_CtlError>
            err++;
 800925c:	7afb      	ldrb	r3, [r7, #11]
 800925e:	3301      	adds	r3, #1
 8009260:	72fb      	strb	r3, [r7, #11]
          break;
 8009262:	e089      	b.n	8009378 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800926a:	689b      	ldr	r3, [r3, #8]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d00b      	beq.n	8009288 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	687a      	ldr	r2, [r7, #4]
 800927a:	7c12      	ldrb	r2, [r2, #16]
 800927c:	f107 0108 	add.w	r1, r7, #8
 8009280:	4610      	mov	r0, r2
 8009282:	4798      	blx	r3
 8009284:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009286:	e077      	b.n	8009378 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009288:	6839      	ldr	r1, [r7, #0]
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f000 fa98 	bl	80097c0 <USBD_CtlError>
            err++;
 8009290:	7afb      	ldrb	r3, [r7, #11]
 8009292:	3301      	adds	r3, #1
 8009294:	72fb      	strb	r3, [r7, #11]
          break;
 8009296:	e06f      	b.n	8009378 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800929e:	68db      	ldr	r3, [r3, #12]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d00b      	beq.n	80092bc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80092aa:	68db      	ldr	r3, [r3, #12]
 80092ac:	687a      	ldr	r2, [r7, #4]
 80092ae:	7c12      	ldrb	r2, [r2, #16]
 80092b0:	f107 0108 	add.w	r1, r7, #8
 80092b4:	4610      	mov	r0, r2
 80092b6:	4798      	blx	r3
 80092b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092ba:	e05d      	b.n	8009378 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80092bc:	6839      	ldr	r1, [r7, #0]
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f000 fa7e 	bl	80097c0 <USBD_CtlError>
            err++;
 80092c4:	7afb      	ldrb	r3, [r7, #11]
 80092c6:	3301      	adds	r3, #1
 80092c8:	72fb      	strb	r3, [r7, #11]
          break;
 80092ca:	e055      	b.n	8009378 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80092d2:	691b      	ldr	r3, [r3, #16]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d00b      	beq.n	80092f0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80092de:	691b      	ldr	r3, [r3, #16]
 80092e0:	687a      	ldr	r2, [r7, #4]
 80092e2:	7c12      	ldrb	r2, [r2, #16]
 80092e4:	f107 0108 	add.w	r1, r7, #8
 80092e8:	4610      	mov	r0, r2
 80092ea:	4798      	blx	r3
 80092ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092ee:	e043      	b.n	8009378 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80092f0:	6839      	ldr	r1, [r7, #0]
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f000 fa64 	bl	80097c0 <USBD_CtlError>
            err++;
 80092f8:	7afb      	ldrb	r3, [r7, #11]
 80092fa:	3301      	adds	r3, #1
 80092fc:	72fb      	strb	r3, [r7, #11]
          break;
 80092fe:	e03b      	b.n	8009378 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009306:	695b      	ldr	r3, [r3, #20]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d00b      	beq.n	8009324 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009312:	695b      	ldr	r3, [r3, #20]
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	7c12      	ldrb	r2, [r2, #16]
 8009318:	f107 0108 	add.w	r1, r7, #8
 800931c:	4610      	mov	r0, r2
 800931e:	4798      	blx	r3
 8009320:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009322:	e029      	b.n	8009378 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009324:	6839      	ldr	r1, [r7, #0]
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f000 fa4a 	bl	80097c0 <USBD_CtlError>
            err++;
 800932c:	7afb      	ldrb	r3, [r7, #11]
 800932e:	3301      	adds	r3, #1
 8009330:	72fb      	strb	r3, [r7, #11]
          break;
 8009332:	e021      	b.n	8009378 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800933a:	699b      	ldr	r3, [r3, #24]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d00b      	beq.n	8009358 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009346:	699b      	ldr	r3, [r3, #24]
 8009348:	687a      	ldr	r2, [r7, #4]
 800934a:	7c12      	ldrb	r2, [r2, #16]
 800934c:	f107 0108 	add.w	r1, r7, #8
 8009350:	4610      	mov	r0, r2
 8009352:	4798      	blx	r3
 8009354:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009356:	e00f      	b.n	8009378 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009358:	6839      	ldr	r1, [r7, #0]
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f000 fa30 	bl	80097c0 <USBD_CtlError>
            err++;
 8009360:	7afb      	ldrb	r3, [r7, #11]
 8009362:	3301      	adds	r3, #1
 8009364:	72fb      	strb	r3, [r7, #11]
          break;
 8009366:	e007      	b.n	8009378 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009368:	6839      	ldr	r1, [r7, #0]
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f000 fa28 	bl	80097c0 <USBD_CtlError>
          err++;
 8009370:	7afb      	ldrb	r3, [r7, #11]
 8009372:	3301      	adds	r3, #1
 8009374:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8009376:	bf00      	nop
      }
      break;
 8009378:	e037      	b.n	80093ea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	7c1b      	ldrb	r3, [r3, #16]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d109      	bne.n	8009396 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009388:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800938a:	f107 0208 	add.w	r2, r7, #8
 800938e:	4610      	mov	r0, r2
 8009390:	4798      	blx	r3
 8009392:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009394:	e029      	b.n	80093ea <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009396:	6839      	ldr	r1, [r7, #0]
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f000 fa11 	bl	80097c0 <USBD_CtlError>
        err++;
 800939e:	7afb      	ldrb	r3, [r7, #11]
 80093a0:	3301      	adds	r3, #1
 80093a2:	72fb      	strb	r3, [r7, #11]
      break;
 80093a4:	e021      	b.n	80093ea <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	7c1b      	ldrb	r3, [r3, #16]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d10d      	bne.n	80093ca <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80093b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093b6:	f107 0208 	add.w	r2, r7, #8
 80093ba:	4610      	mov	r0, r2
 80093bc:	4798      	blx	r3
 80093be:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	3301      	adds	r3, #1
 80093c4:	2207      	movs	r2, #7
 80093c6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80093c8:	e00f      	b.n	80093ea <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80093ca:	6839      	ldr	r1, [r7, #0]
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f000 f9f7 	bl	80097c0 <USBD_CtlError>
        err++;
 80093d2:	7afb      	ldrb	r3, [r7, #11]
 80093d4:	3301      	adds	r3, #1
 80093d6:	72fb      	strb	r3, [r7, #11]
      break;
 80093d8:	e007      	b.n	80093ea <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80093da:	6839      	ldr	r1, [r7, #0]
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 f9ef 	bl	80097c0 <USBD_CtlError>
      err++;
 80093e2:	7afb      	ldrb	r3, [r7, #11]
 80093e4:	3301      	adds	r3, #1
 80093e6:	72fb      	strb	r3, [r7, #11]
      break;
 80093e8:	bf00      	nop
  }

  if (err != 0U)
 80093ea:	7afb      	ldrb	r3, [r7, #11]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d11e      	bne.n	800942e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	88db      	ldrh	r3, [r3, #6]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d016      	beq.n	8009426 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80093f8:	893b      	ldrh	r3, [r7, #8]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d00e      	beq.n	800941c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	88da      	ldrh	r2, [r3, #6]
 8009402:	893b      	ldrh	r3, [r7, #8]
 8009404:	4293      	cmp	r3, r2
 8009406:	bf28      	it	cs
 8009408:	4613      	movcs	r3, r2
 800940a:	b29b      	uxth	r3, r3
 800940c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800940e:	893b      	ldrh	r3, [r7, #8]
 8009410:	461a      	mov	r2, r3
 8009412:	68f9      	ldr	r1, [r7, #12]
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f000 fa44 	bl	80098a2 <USBD_CtlSendData>
 800941a:	e009      	b.n	8009430 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800941c:	6839      	ldr	r1, [r7, #0]
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	f000 f9ce 	bl	80097c0 <USBD_CtlError>
 8009424:	e004      	b.n	8009430 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 fa95 	bl	8009956 <USBD_CtlSendStatus>
 800942c:	e000      	b.n	8009430 <USBD_GetDescriptor+0x2cc>
    return;
 800942e:	bf00      	nop
  }
}
 8009430:	3710      	adds	r7, #16
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}
 8009436:	bf00      	nop

08009438 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b084      	sub	sp, #16
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
 8009440:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	889b      	ldrh	r3, [r3, #4]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d131      	bne.n	80094ae <USBD_SetAddress+0x76>
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	88db      	ldrh	r3, [r3, #6]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d12d      	bne.n	80094ae <USBD_SetAddress+0x76>
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	885b      	ldrh	r3, [r3, #2]
 8009456:	2b7f      	cmp	r3, #127	; 0x7f
 8009458:	d829      	bhi.n	80094ae <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	885b      	ldrh	r3, [r3, #2]
 800945e:	b2db      	uxtb	r3, r3
 8009460:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009464:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800946c:	b2db      	uxtb	r3, r3
 800946e:	2b03      	cmp	r3, #3
 8009470:	d104      	bne.n	800947c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009472:	6839      	ldr	r1, [r7, #0]
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f000 f9a3 	bl	80097c0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800947a:	e01d      	b.n	80094b8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	7bfa      	ldrb	r2, [r7, #15]
 8009480:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009484:	7bfb      	ldrb	r3, [r7, #15]
 8009486:	4619      	mov	r1, r3
 8009488:	6878      	ldr	r0, [r7, #4]
 800948a:	f000 feed 	bl	800a268 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f000 fa61 	bl	8009956 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009494:	7bfb      	ldrb	r3, [r7, #15]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d004      	beq.n	80094a4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2202      	movs	r2, #2
 800949e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094a2:	e009      	b.n	80094b8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2201      	movs	r2, #1
 80094a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094ac:	e004      	b.n	80094b8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80094ae:	6839      	ldr	r1, [r7, #0]
 80094b0:	6878      	ldr	r0, [r7, #4]
 80094b2:	f000 f985 	bl	80097c0 <USBD_CtlError>
  }
}
 80094b6:	bf00      	nop
 80094b8:	bf00      	nop
 80094ba:	3710      	adds	r7, #16
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}

080094c0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b084      	sub	sp, #16
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
 80094c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80094ca:	2300      	movs	r3, #0
 80094cc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	885b      	ldrh	r3, [r3, #2]
 80094d2:	b2da      	uxtb	r2, r3
 80094d4:	4b4c      	ldr	r3, [pc, #304]	; (8009608 <USBD_SetConfig+0x148>)
 80094d6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80094d8:	4b4b      	ldr	r3, [pc, #300]	; (8009608 <USBD_SetConfig+0x148>)
 80094da:	781b      	ldrb	r3, [r3, #0]
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d905      	bls.n	80094ec <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80094e0:	6839      	ldr	r1, [r7, #0]
 80094e2:	6878      	ldr	r0, [r7, #4]
 80094e4:	f000 f96c 	bl	80097c0 <USBD_CtlError>
    return USBD_FAIL;
 80094e8:	2303      	movs	r3, #3
 80094ea:	e088      	b.n	80095fe <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094f2:	b2db      	uxtb	r3, r3
 80094f4:	2b02      	cmp	r3, #2
 80094f6:	d002      	beq.n	80094fe <USBD_SetConfig+0x3e>
 80094f8:	2b03      	cmp	r3, #3
 80094fa:	d025      	beq.n	8009548 <USBD_SetConfig+0x88>
 80094fc:	e071      	b.n	80095e2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80094fe:	4b42      	ldr	r3, [pc, #264]	; (8009608 <USBD_SetConfig+0x148>)
 8009500:	781b      	ldrb	r3, [r3, #0]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d01c      	beq.n	8009540 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8009506:	4b40      	ldr	r3, [pc, #256]	; (8009608 <USBD_SetConfig+0x148>)
 8009508:	781b      	ldrb	r3, [r3, #0]
 800950a:	461a      	mov	r2, r3
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009510:	4b3d      	ldr	r3, [pc, #244]	; (8009608 <USBD_SetConfig+0x148>)
 8009512:	781b      	ldrb	r3, [r3, #0]
 8009514:	4619      	mov	r1, r3
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	f7ff f948 	bl	80087ac <USBD_SetClassConfig>
 800951c:	4603      	mov	r3, r0
 800951e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009520:	7bfb      	ldrb	r3, [r7, #15]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d004      	beq.n	8009530 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8009526:	6839      	ldr	r1, [r7, #0]
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f000 f949 	bl	80097c0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800952e:	e065      	b.n	80095fc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f000 fa10 	bl	8009956 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2203      	movs	r2, #3
 800953a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800953e:	e05d      	b.n	80095fc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8009540:	6878      	ldr	r0, [r7, #4]
 8009542:	f000 fa08 	bl	8009956 <USBD_CtlSendStatus>
      break;
 8009546:	e059      	b.n	80095fc <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009548:	4b2f      	ldr	r3, [pc, #188]	; (8009608 <USBD_SetConfig+0x148>)
 800954a:	781b      	ldrb	r3, [r3, #0]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d112      	bne.n	8009576 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2202      	movs	r2, #2
 8009554:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009558:	4b2b      	ldr	r3, [pc, #172]	; (8009608 <USBD_SetConfig+0x148>)
 800955a:	781b      	ldrb	r3, [r3, #0]
 800955c:	461a      	mov	r2, r3
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009562:	4b29      	ldr	r3, [pc, #164]	; (8009608 <USBD_SetConfig+0x148>)
 8009564:	781b      	ldrb	r3, [r3, #0]
 8009566:	4619      	mov	r1, r3
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f7ff f93b 	bl	80087e4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f000 f9f1 	bl	8009956 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009574:	e042      	b.n	80095fc <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8009576:	4b24      	ldr	r3, [pc, #144]	; (8009608 <USBD_SetConfig+0x148>)
 8009578:	781b      	ldrb	r3, [r3, #0]
 800957a:	461a      	mov	r2, r3
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	429a      	cmp	r2, r3
 8009582:	d02a      	beq.n	80095da <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	b2db      	uxtb	r3, r3
 800958a:	4619      	mov	r1, r3
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f7ff f929 	bl	80087e4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009592:	4b1d      	ldr	r3, [pc, #116]	; (8009608 <USBD_SetConfig+0x148>)
 8009594:	781b      	ldrb	r3, [r3, #0]
 8009596:	461a      	mov	r2, r3
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800959c:	4b1a      	ldr	r3, [pc, #104]	; (8009608 <USBD_SetConfig+0x148>)
 800959e:	781b      	ldrb	r3, [r3, #0]
 80095a0:	4619      	mov	r1, r3
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f7ff f902 	bl	80087ac <USBD_SetClassConfig>
 80095a8:	4603      	mov	r3, r0
 80095aa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80095ac:	7bfb      	ldrb	r3, [r7, #15]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d00f      	beq.n	80095d2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80095b2:	6839      	ldr	r1, [r7, #0]
 80095b4:	6878      	ldr	r0, [r7, #4]
 80095b6:	f000 f903 	bl	80097c0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	685b      	ldr	r3, [r3, #4]
 80095be:	b2db      	uxtb	r3, r3
 80095c0:	4619      	mov	r1, r3
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f7ff f90e 	bl	80087e4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2202      	movs	r2, #2
 80095cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80095d0:	e014      	b.n	80095fc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f000 f9bf 	bl	8009956 <USBD_CtlSendStatus>
      break;
 80095d8:	e010      	b.n	80095fc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f000 f9bb 	bl	8009956 <USBD_CtlSendStatus>
      break;
 80095e0:	e00c      	b.n	80095fc <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80095e2:	6839      	ldr	r1, [r7, #0]
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f000 f8eb 	bl	80097c0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80095ea:	4b07      	ldr	r3, [pc, #28]	; (8009608 <USBD_SetConfig+0x148>)
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	4619      	mov	r1, r3
 80095f0:	6878      	ldr	r0, [r7, #4]
 80095f2:	f7ff f8f7 	bl	80087e4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80095f6:	2303      	movs	r3, #3
 80095f8:	73fb      	strb	r3, [r7, #15]
      break;
 80095fa:	bf00      	nop
  }

  return ret;
 80095fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3710      	adds	r7, #16
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop
 8009608:	20000499 	.word	0x20000499

0800960c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b082      	sub	sp, #8
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
 8009614:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	88db      	ldrh	r3, [r3, #6]
 800961a:	2b01      	cmp	r3, #1
 800961c:	d004      	beq.n	8009628 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800961e:	6839      	ldr	r1, [r7, #0]
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f000 f8cd 	bl	80097c0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009626:	e023      	b.n	8009670 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800962e:	b2db      	uxtb	r3, r3
 8009630:	2b02      	cmp	r3, #2
 8009632:	dc02      	bgt.n	800963a <USBD_GetConfig+0x2e>
 8009634:	2b00      	cmp	r3, #0
 8009636:	dc03      	bgt.n	8009640 <USBD_GetConfig+0x34>
 8009638:	e015      	b.n	8009666 <USBD_GetConfig+0x5a>
 800963a:	2b03      	cmp	r3, #3
 800963c:	d00b      	beq.n	8009656 <USBD_GetConfig+0x4a>
 800963e:	e012      	b.n	8009666 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2200      	movs	r2, #0
 8009644:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	3308      	adds	r3, #8
 800964a:	2201      	movs	r2, #1
 800964c:	4619      	mov	r1, r3
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f000 f927 	bl	80098a2 <USBD_CtlSendData>
        break;
 8009654:	e00c      	b.n	8009670 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	3304      	adds	r3, #4
 800965a:	2201      	movs	r2, #1
 800965c:	4619      	mov	r1, r3
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f000 f91f 	bl	80098a2 <USBD_CtlSendData>
        break;
 8009664:	e004      	b.n	8009670 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009666:	6839      	ldr	r1, [r7, #0]
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f000 f8a9 	bl	80097c0 <USBD_CtlError>
        break;
 800966e:	bf00      	nop
}
 8009670:	bf00      	nop
 8009672:	3708      	adds	r7, #8
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}

08009678 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b082      	sub	sp, #8
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
 8009680:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009688:	b2db      	uxtb	r3, r3
 800968a:	3b01      	subs	r3, #1
 800968c:	2b02      	cmp	r3, #2
 800968e:	d81e      	bhi.n	80096ce <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	88db      	ldrh	r3, [r3, #6]
 8009694:	2b02      	cmp	r3, #2
 8009696:	d004      	beq.n	80096a2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009698:	6839      	ldr	r1, [r7, #0]
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f000 f890 	bl	80097c0 <USBD_CtlError>
        break;
 80096a0:	e01a      	b.n	80096d8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2201      	movs	r2, #1
 80096a6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d005      	beq.n	80096be <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	68db      	ldr	r3, [r3, #12]
 80096b6:	f043 0202 	orr.w	r2, r3, #2
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	330c      	adds	r3, #12
 80096c2:	2202      	movs	r2, #2
 80096c4:	4619      	mov	r1, r3
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f000 f8eb 	bl	80098a2 <USBD_CtlSendData>
      break;
 80096cc:	e004      	b.n	80096d8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80096ce:	6839      	ldr	r1, [r7, #0]
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	f000 f875 	bl	80097c0 <USBD_CtlError>
      break;
 80096d6:	bf00      	nop
  }
}
 80096d8:	bf00      	nop
 80096da:	3708      	adds	r7, #8
 80096dc:	46bd      	mov	sp, r7
 80096de:	bd80      	pop	{r7, pc}

080096e0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b082      	sub	sp, #8
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
 80096e8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	885b      	ldrh	r3, [r3, #2]
 80096ee:	2b01      	cmp	r3, #1
 80096f0:	d106      	bne.n	8009700 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2201      	movs	r2, #1
 80096f6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f000 f92b 	bl	8009956 <USBD_CtlSendStatus>
  }
}
 8009700:	bf00      	nop
 8009702:	3708      	adds	r7, #8
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b082      	sub	sp, #8
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
 8009710:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009718:	b2db      	uxtb	r3, r3
 800971a:	3b01      	subs	r3, #1
 800971c:	2b02      	cmp	r3, #2
 800971e:	d80b      	bhi.n	8009738 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	885b      	ldrh	r3, [r3, #2]
 8009724:	2b01      	cmp	r3, #1
 8009726:	d10c      	bne.n	8009742 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2200      	movs	r2, #0
 800972c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f000 f910 	bl	8009956 <USBD_CtlSendStatus>
      }
      break;
 8009736:	e004      	b.n	8009742 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009738:	6839      	ldr	r1, [r7, #0]
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f000 f840 	bl	80097c0 <USBD_CtlError>
      break;
 8009740:	e000      	b.n	8009744 <USBD_ClrFeature+0x3c>
      break;
 8009742:	bf00      	nop
  }
}
 8009744:	bf00      	nop
 8009746:	3708      	adds	r7, #8
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}

0800974c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b084      	sub	sp, #16
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
 8009754:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	781a      	ldrb	r2, [r3, #0]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	3301      	adds	r3, #1
 8009766:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	781a      	ldrb	r2, [r3, #0]
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	3301      	adds	r3, #1
 8009774:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009776:	68f8      	ldr	r0, [r7, #12]
 8009778:	f7ff fabb 	bl	8008cf2 <SWAPBYTE>
 800977c:	4603      	mov	r3, r0
 800977e:	461a      	mov	r2, r3
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	3301      	adds	r3, #1
 8009788:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	3301      	adds	r3, #1
 800978e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009790:	68f8      	ldr	r0, [r7, #12]
 8009792:	f7ff faae 	bl	8008cf2 <SWAPBYTE>
 8009796:	4603      	mov	r3, r0
 8009798:	461a      	mov	r2, r3
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	3301      	adds	r3, #1
 80097a2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	3301      	adds	r3, #1
 80097a8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80097aa:	68f8      	ldr	r0, [r7, #12]
 80097ac:	f7ff faa1 	bl	8008cf2 <SWAPBYTE>
 80097b0:	4603      	mov	r3, r0
 80097b2:	461a      	mov	r2, r3
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	80da      	strh	r2, [r3, #6]
}
 80097b8:	bf00      	nop
 80097ba:	3710      	adds	r7, #16
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd80      	pop	{r7, pc}

080097c0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b082      	sub	sp, #8
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
 80097c8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80097ca:	2180      	movs	r1, #128	; 0x80
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f000 fce1 	bl	800a194 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80097d2:	2100      	movs	r1, #0
 80097d4:	6878      	ldr	r0, [r7, #4]
 80097d6:	f000 fcdd 	bl	800a194 <USBD_LL_StallEP>
}
 80097da:	bf00      	nop
 80097dc:	3708      	adds	r7, #8
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}

080097e2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80097e2:	b580      	push	{r7, lr}
 80097e4:	b086      	sub	sp, #24
 80097e6:	af00      	add	r7, sp, #0
 80097e8:	60f8      	str	r0, [r7, #12]
 80097ea:	60b9      	str	r1, [r7, #8]
 80097ec:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80097ee:	2300      	movs	r3, #0
 80097f0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d036      	beq.n	8009866 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80097fc:	6938      	ldr	r0, [r7, #16]
 80097fe:	f000 f836 	bl	800986e <USBD_GetLen>
 8009802:	4603      	mov	r3, r0
 8009804:	3301      	adds	r3, #1
 8009806:	b29b      	uxth	r3, r3
 8009808:	005b      	lsls	r3, r3, #1
 800980a:	b29a      	uxth	r2, r3
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009810:	7dfb      	ldrb	r3, [r7, #23]
 8009812:	68ba      	ldr	r2, [r7, #8]
 8009814:	4413      	add	r3, r2
 8009816:	687a      	ldr	r2, [r7, #4]
 8009818:	7812      	ldrb	r2, [r2, #0]
 800981a:	701a      	strb	r2, [r3, #0]
  idx++;
 800981c:	7dfb      	ldrb	r3, [r7, #23]
 800981e:	3301      	adds	r3, #1
 8009820:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009822:	7dfb      	ldrb	r3, [r7, #23]
 8009824:	68ba      	ldr	r2, [r7, #8]
 8009826:	4413      	add	r3, r2
 8009828:	2203      	movs	r2, #3
 800982a:	701a      	strb	r2, [r3, #0]
  idx++;
 800982c:	7dfb      	ldrb	r3, [r7, #23]
 800982e:	3301      	adds	r3, #1
 8009830:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009832:	e013      	b.n	800985c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009834:	7dfb      	ldrb	r3, [r7, #23]
 8009836:	68ba      	ldr	r2, [r7, #8]
 8009838:	4413      	add	r3, r2
 800983a:	693a      	ldr	r2, [r7, #16]
 800983c:	7812      	ldrb	r2, [r2, #0]
 800983e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	3301      	adds	r3, #1
 8009844:	613b      	str	r3, [r7, #16]
    idx++;
 8009846:	7dfb      	ldrb	r3, [r7, #23]
 8009848:	3301      	adds	r3, #1
 800984a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800984c:	7dfb      	ldrb	r3, [r7, #23]
 800984e:	68ba      	ldr	r2, [r7, #8]
 8009850:	4413      	add	r3, r2
 8009852:	2200      	movs	r2, #0
 8009854:	701a      	strb	r2, [r3, #0]
    idx++;
 8009856:	7dfb      	ldrb	r3, [r7, #23]
 8009858:	3301      	adds	r3, #1
 800985a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800985c:	693b      	ldr	r3, [r7, #16]
 800985e:	781b      	ldrb	r3, [r3, #0]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d1e7      	bne.n	8009834 <USBD_GetString+0x52>
 8009864:	e000      	b.n	8009868 <USBD_GetString+0x86>
    return;
 8009866:	bf00      	nop
  }
}
 8009868:	3718      	adds	r7, #24
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}

0800986e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800986e:	b480      	push	{r7}
 8009870:	b085      	sub	sp, #20
 8009872:	af00      	add	r7, sp, #0
 8009874:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009876:	2300      	movs	r3, #0
 8009878:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800987e:	e005      	b.n	800988c <USBD_GetLen+0x1e>
  {
    len++;
 8009880:	7bfb      	ldrb	r3, [r7, #15]
 8009882:	3301      	adds	r3, #1
 8009884:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	3301      	adds	r3, #1
 800988a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	781b      	ldrb	r3, [r3, #0]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d1f5      	bne.n	8009880 <USBD_GetLen+0x12>
  }

  return len;
 8009894:	7bfb      	ldrb	r3, [r7, #15]
}
 8009896:	4618      	mov	r0, r3
 8009898:	3714      	adds	r7, #20
 800989a:	46bd      	mov	sp, r7
 800989c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a0:	4770      	bx	lr

080098a2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80098a2:	b580      	push	{r7, lr}
 80098a4:	b084      	sub	sp, #16
 80098a6:	af00      	add	r7, sp, #0
 80098a8:	60f8      	str	r0, [r7, #12]
 80098aa:	60b9      	str	r1, [r7, #8]
 80098ac:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	2202      	movs	r2, #2
 80098b2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	687a      	ldr	r2, [r7, #4]
 80098c0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	68ba      	ldr	r2, [r7, #8]
 80098c6:	2100      	movs	r1, #0
 80098c8:	68f8      	ldr	r0, [r7, #12]
 80098ca:	f000 fcec 	bl	800a2a6 <USBD_LL_Transmit>

  return USBD_OK;
 80098ce:	2300      	movs	r3, #0
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	3710      	adds	r7, #16
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bd80      	pop	{r7, pc}

080098d8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b084      	sub	sp, #16
 80098dc:	af00      	add	r7, sp, #0
 80098de:	60f8      	str	r0, [r7, #12]
 80098e0:	60b9      	str	r1, [r7, #8]
 80098e2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	68ba      	ldr	r2, [r7, #8]
 80098e8:	2100      	movs	r1, #0
 80098ea:	68f8      	ldr	r0, [r7, #12]
 80098ec:	f000 fcdb 	bl	800a2a6 <USBD_LL_Transmit>

  return USBD_OK;
 80098f0:	2300      	movs	r3, #0
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3710      	adds	r7, #16
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}

080098fa <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80098fa:	b580      	push	{r7, lr}
 80098fc:	b084      	sub	sp, #16
 80098fe:	af00      	add	r7, sp, #0
 8009900:	60f8      	str	r0, [r7, #12]
 8009902:	60b9      	str	r1, [r7, #8]
 8009904:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2203      	movs	r2, #3
 800990a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	687a      	ldr	r2, [r7, #4]
 8009912:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	687a      	ldr	r2, [r7, #4]
 800991a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	68ba      	ldr	r2, [r7, #8]
 8009922:	2100      	movs	r1, #0
 8009924:	68f8      	ldr	r0, [r7, #12]
 8009926:	f000 fcdf 	bl	800a2e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800992a:	2300      	movs	r3, #0
}
 800992c:	4618      	mov	r0, r3
 800992e:	3710      	adds	r7, #16
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}

08009934 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b084      	sub	sp, #16
 8009938:	af00      	add	r7, sp, #0
 800993a:	60f8      	str	r0, [r7, #12]
 800993c:	60b9      	str	r1, [r7, #8]
 800993e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	68ba      	ldr	r2, [r7, #8]
 8009944:	2100      	movs	r1, #0
 8009946:	68f8      	ldr	r0, [r7, #12]
 8009948:	f000 fcce 	bl	800a2e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800994c:	2300      	movs	r3, #0
}
 800994e:	4618      	mov	r0, r3
 8009950:	3710      	adds	r7, #16
 8009952:	46bd      	mov	sp, r7
 8009954:	bd80      	pop	{r7, pc}

08009956 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009956:	b580      	push	{r7, lr}
 8009958:	b082      	sub	sp, #8
 800995a:	af00      	add	r7, sp, #0
 800995c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2204      	movs	r2, #4
 8009962:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009966:	2300      	movs	r3, #0
 8009968:	2200      	movs	r2, #0
 800996a:	2100      	movs	r1, #0
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f000 fc9a 	bl	800a2a6 <USBD_LL_Transmit>

  return USBD_OK;
 8009972:	2300      	movs	r3, #0
}
 8009974:	4618      	mov	r0, r3
 8009976:	3708      	adds	r7, #8
 8009978:	46bd      	mov	sp, r7
 800997a:	bd80      	pop	{r7, pc}

0800997c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b082      	sub	sp, #8
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2205      	movs	r2, #5
 8009988:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800998c:	2300      	movs	r3, #0
 800998e:	2200      	movs	r2, #0
 8009990:	2100      	movs	r1, #0
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 fca8 	bl	800a2e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009998:	2300      	movs	r3, #0
}
 800999a:	4618      	mov	r0, r3
 800999c:	3708      	adds	r7, #8
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}
	...

080099a4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80099a8:	2200      	movs	r2, #0
 80099aa:	4912      	ldr	r1, [pc, #72]	; (80099f4 <MX_USB_DEVICE_Init+0x50>)
 80099ac:	4812      	ldr	r0, [pc, #72]	; (80099f8 <MX_USB_DEVICE_Init+0x54>)
 80099ae:	f7fe fe8f 	bl	80086d0 <USBD_Init>
 80099b2:	4603      	mov	r3, r0
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d001      	beq.n	80099bc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80099b8:	f7f7 fd4e 	bl	8001458 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80099bc:	490f      	ldr	r1, [pc, #60]	; (80099fc <MX_USB_DEVICE_Init+0x58>)
 80099be:	480e      	ldr	r0, [pc, #56]	; (80099f8 <MX_USB_DEVICE_Init+0x54>)
 80099c0:	f7fe feb6 	bl	8008730 <USBD_RegisterClass>
 80099c4:	4603      	mov	r3, r0
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d001      	beq.n	80099ce <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80099ca:	f7f7 fd45 	bl	8001458 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80099ce:	490c      	ldr	r1, [pc, #48]	; (8009a00 <MX_USB_DEVICE_Init+0x5c>)
 80099d0:	4809      	ldr	r0, [pc, #36]	; (80099f8 <MX_USB_DEVICE_Init+0x54>)
 80099d2:	f7fe fdd7 	bl	8008584 <USBD_CDC_RegisterInterface>
 80099d6:	4603      	mov	r3, r0
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d001      	beq.n	80099e0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80099dc:	f7f7 fd3c 	bl	8001458 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80099e0:	4805      	ldr	r0, [pc, #20]	; (80099f8 <MX_USB_DEVICE_Init+0x54>)
 80099e2:	f7fe fecc 	bl	800877e <USBD_Start>
 80099e6:	4603      	mov	r3, r0
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d001      	beq.n	80099f0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80099ec:	f7f7 fd34 	bl	8001458 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80099f0:	bf00      	nop
 80099f2:	bd80      	pop	{r7, pc}
 80099f4:	20000138 	.word	0x20000138
 80099f8:	20000918 	.word	0x20000918
 80099fc:	20000020 	.word	0x20000020
 8009a00:	20000124 	.word	0x20000124

08009a04 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009a08:	2200      	movs	r2, #0
 8009a0a:	4905      	ldr	r1, [pc, #20]	; (8009a20 <CDC_Init_FS+0x1c>)
 8009a0c:	4805      	ldr	r0, [pc, #20]	; (8009a24 <CDC_Init_FS+0x20>)
 8009a0e:	f7fe fdce 	bl	80085ae <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009a12:	4905      	ldr	r1, [pc, #20]	; (8009a28 <CDC_Init_FS+0x24>)
 8009a14:	4803      	ldr	r0, [pc, #12]	; (8009a24 <CDC_Init_FS+0x20>)
 8009a16:	f7fe fde8 	bl	80085ea <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009a1a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	bd80      	pop	{r7, pc}
 8009a20:	200013e8 	.word	0x200013e8
 8009a24:	20000918 	.word	0x20000918
 8009a28:	20000be8 	.word	0x20000be8

08009a2c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009a30:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	46bd      	mov	sp, r7
 8009a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3a:	4770      	bx	lr

08009a3c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b083      	sub	sp, #12
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	4603      	mov	r3, r0
 8009a44:	6039      	str	r1, [r7, #0]
 8009a46:	71fb      	strb	r3, [r7, #7]
 8009a48:	4613      	mov	r3, r2
 8009a4a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009a4c:	79fb      	ldrb	r3, [r7, #7]
 8009a4e:	2b23      	cmp	r3, #35	; 0x23
 8009a50:	d84a      	bhi.n	8009ae8 <CDC_Control_FS+0xac>
 8009a52:	a201      	add	r2, pc, #4	; (adr r2, 8009a58 <CDC_Control_FS+0x1c>)
 8009a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a58:	08009ae9 	.word	0x08009ae9
 8009a5c:	08009ae9 	.word	0x08009ae9
 8009a60:	08009ae9 	.word	0x08009ae9
 8009a64:	08009ae9 	.word	0x08009ae9
 8009a68:	08009ae9 	.word	0x08009ae9
 8009a6c:	08009ae9 	.word	0x08009ae9
 8009a70:	08009ae9 	.word	0x08009ae9
 8009a74:	08009ae9 	.word	0x08009ae9
 8009a78:	08009ae9 	.word	0x08009ae9
 8009a7c:	08009ae9 	.word	0x08009ae9
 8009a80:	08009ae9 	.word	0x08009ae9
 8009a84:	08009ae9 	.word	0x08009ae9
 8009a88:	08009ae9 	.word	0x08009ae9
 8009a8c:	08009ae9 	.word	0x08009ae9
 8009a90:	08009ae9 	.word	0x08009ae9
 8009a94:	08009ae9 	.word	0x08009ae9
 8009a98:	08009ae9 	.word	0x08009ae9
 8009a9c:	08009ae9 	.word	0x08009ae9
 8009aa0:	08009ae9 	.word	0x08009ae9
 8009aa4:	08009ae9 	.word	0x08009ae9
 8009aa8:	08009ae9 	.word	0x08009ae9
 8009aac:	08009ae9 	.word	0x08009ae9
 8009ab0:	08009ae9 	.word	0x08009ae9
 8009ab4:	08009ae9 	.word	0x08009ae9
 8009ab8:	08009ae9 	.word	0x08009ae9
 8009abc:	08009ae9 	.word	0x08009ae9
 8009ac0:	08009ae9 	.word	0x08009ae9
 8009ac4:	08009ae9 	.word	0x08009ae9
 8009ac8:	08009ae9 	.word	0x08009ae9
 8009acc:	08009ae9 	.word	0x08009ae9
 8009ad0:	08009ae9 	.word	0x08009ae9
 8009ad4:	08009ae9 	.word	0x08009ae9
 8009ad8:	08009ae9 	.word	0x08009ae9
 8009adc:	08009ae9 	.word	0x08009ae9
 8009ae0:	08009ae9 	.word	0x08009ae9
 8009ae4:	08009ae9 	.word	0x08009ae9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009ae8:	bf00      	nop
  }

  return (USBD_OK);
 8009aea:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	370c      	adds	r7, #12
 8009af0:	46bd      	mov	sp, r7
 8009af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af6:	4770      	bx	lr

08009af8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b082      	sub	sp, #8
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
 8009b00:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009b02:	6879      	ldr	r1, [r7, #4]
 8009b04:	4805      	ldr	r0, [pc, #20]	; (8009b1c <CDC_Receive_FS+0x24>)
 8009b06:	f7fe fd70 	bl	80085ea <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009b0a:	4804      	ldr	r0, [pc, #16]	; (8009b1c <CDC_Receive_FS+0x24>)
 8009b0c:	f7fe fdb6 	bl	800867c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009b10:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3708      	adds	r7, #8
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
 8009b1a:	bf00      	nop
 8009b1c:	20000918 	.word	0x20000918

08009b20 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b084      	sub	sp, #16
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
 8009b28:	460b      	mov	r3, r1
 8009b2a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009b30:	4b0d      	ldr	r3, [pc, #52]	; (8009b68 <CDC_Transmit_FS+0x48>)
 8009b32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009b36:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d001      	beq.n	8009b46 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009b42:	2301      	movs	r3, #1
 8009b44:	e00b      	b.n	8009b5e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009b46:	887b      	ldrh	r3, [r7, #2]
 8009b48:	461a      	mov	r2, r3
 8009b4a:	6879      	ldr	r1, [r7, #4]
 8009b4c:	4806      	ldr	r0, [pc, #24]	; (8009b68 <CDC_Transmit_FS+0x48>)
 8009b4e:	f7fe fd2e 	bl	80085ae <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009b52:	4805      	ldr	r0, [pc, #20]	; (8009b68 <CDC_Transmit_FS+0x48>)
 8009b54:	f7fe fd62 	bl	800861c <USBD_CDC_TransmitPacket>
 8009b58:	4603      	mov	r3, r0
 8009b5a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	3710      	adds	r7, #16
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}
 8009b66:	bf00      	nop
 8009b68:	20000918 	.word	0x20000918

08009b6c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b087      	sub	sp, #28
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	60f8      	str	r0, [r7, #12]
 8009b74:	60b9      	str	r1, [r7, #8]
 8009b76:	4613      	mov	r3, r2
 8009b78:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009b7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	371c      	adds	r7, #28
 8009b86:	46bd      	mov	sp, r7
 8009b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8c:	4770      	bx	lr
	...

08009b90 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b90:	b480      	push	{r7}
 8009b92:	b083      	sub	sp, #12
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	4603      	mov	r3, r0
 8009b98:	6039      	str	r1, [r7, #0]
 8009b9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	2212      	movs	r2, #18
 8009ba0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009ba2:	4b03      	ldr	r3, [pc, #12]	; (8009bb0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	370c      	adds	r7, #12
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bae:	4770      	bx	lr
 8009bb0:	20000154 	.word	0x20000154

08009bb4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bb4:	b480      	push	{r7}
 8009bb6:	b083      	sub	sp, #12
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	4603      	mov	r3, r0
 8009bbc:	6039      	str	r1, [r7, #0]
 8009bbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	2204      	movs	r2, #4
 8009bc4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009bc6:	4b03      	ldr	r3, [pc, #12]	; (8009bd4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	370c      	adds	r7, #12
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd2:	4770      	bx	lr
 8009bd4:	20000168 	.word	0x20000168

08009bd8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b082      	sub	sp, #8
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	4603      	mov	r3, r0
 8009be0:	6039      	str	r1, [r7, #0]
 8009be2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009be4:	79fb      	ldrb	r3, [r7, #7]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d105      	bne.n	8009bf6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009bea:	683a      	ldr	r2, [r7, #0]
 8009bec:	4907      	ldr	r1, [pc, #28]	; (8009c0c <USBD_FS_ProductStrDescriptor+0x34>)
 8009bee:	4808      	ldr	r0, [pc, #32]	; (8009c10 <USBD_FS_ProductStrDescriptor+0x38>)
 8009bf0:	f7ff fdf7 	bl	80097e2 <USBD_GetString>
 8009bf4:	e004      	b.n	8009c00 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009bf6:	683a      	ldr	r2, [r7, #0]
 8009bf8:	4904      	ldr	r1, [pc, #16]	; (8009c0c <USBD_FS_ProductStrDescriptor+0x34>)
 8009bfa:	4805      	ldr	r0, [pc, #20]	; (8009c10 <USBD_FS_ProductStrDescriptor+0x38>)
 8009bfc:	f7ff fdf1 	bl	80097e2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c00:	4b02      	ldr	r3, [pc, #8]	; (8009c0c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	3708      	adds	r7, #8
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}
 8009c0a:	bf00      	nop
 8009c0c:	20001be8 	.word	0x20001be8
 8009c10:	0800e158 	.word	0x0800e158

08009c14 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b082      	sub	sp, #8
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	6039      	str	r1, [r7, #0]
 8009c1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009c20:	683a      	ldr	r2, [r7, #0]
 8009c22:	4904      	ldr	r1, [pc, #16]	; (8009c34 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009c24:	4804      	ldr	r0, [pc, #16]	; (8009c38 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009c26:	f7ff fddc 	bl	80097e2 <USBD_GetString>
  return USBD_StrDesc;
 8009c2a:	4b02      	ldr	r3, [pc, #8]	; (8009c34 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	3708      	adds	r7, #8
 8009c30:	46bd      	mov	sp, r7
 8009c32:	bd80      	pop	{r7, pc}
 8009c34:	20001be8 	.word	0x20001be8
 8009c38:	0800e168 	.word	0x0800e168

08009c3c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b082      	sub	sp, #8
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	4603      	mov	r3, r0
 8009c44:	6039      	str	r1, [r7, #0]
 8009c46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	221a      	movs	r2, #26
 8009c4c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009c4e:	f000 f843 	bl	8009cd8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009c52:	4b02      	ldr	r3, [pc, #8]	; (8009c5c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009c54:	4618      	mov	r0, r3
 8009c56:	3708      	adds	r7, #8
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bd80      	pop	{r7, pc}
 8009c5c:	2000016c 	.word	0x2000016c

08009c60 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b082      	sub	sp, #8
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	4603      	mov	r3, r0
 8009c68:	6039      	str	r1, [r7, #0]
 8009c6a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009c6c:	79fb      	ldrb	r3, [r7, #7]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d105      	bne.n	8009c7e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009c72:	683a      	ldr	r2, [r7, #0]
 8009c74:	4907      	ldr	r1, [pc, #28]	; (8009c94 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009c76:	4808      	ldr	r0, [pc, #32]	; (8009c98 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009c78:	f7ff fdb3 	bl	80097e2 <USBD_GetString>
 8009c7c:	e004      	b.n	8009c88 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009c7e:	683a      	ldr	r2, [r7, #0]
 8009c80:	4904      	ldr	r1, [pc, #16]	; (8009c94 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009c82:	4805      	ldr	r0, [pc, #20]	; (8009c98 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009c84:	f7ff fdad 	bl	80097e2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c88:	4b02      	ldr	r3, [pc, #8]	; (8009c94 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	3708      	adds	r7, #8
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}
 8009c92:	bf00      	nop
 8009c94:	20001be8 	.word	0x20001be8
 8009c98:	0800e174 	.word	0x0800e174

08009c9c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b082      	sub	sp, #8
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	6039      	str	r1, [r7, #0]
 8009ca6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009ca8:	79fb      	ldrb	r3, [r7, #7]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d105      	bne.n	8009cba <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009cae:	683a      	ldr	r2, [r7, #0]
 8009cb0:	4907      	ldr	r1, [pc, #28]	; (8009cd0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009cb2:	4808      	ldr	r0, [pc, #32]	; (8009cd4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009cb4:	f7ff fd95 	bl	80097e2 <USBD_GetString>
 8009cb8:	e004      	b.n	8009cc4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009cba:	683a      	ldr	r2, [r7, #0]
 8009cbc:	4904      	ldr	r1, [pc, #16]	; (8009cd0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009cbe:	4805      	ldr	r0, [pc, #20]	; (8009cd4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009cc0:	f7ff fd8f 	bl	80097e2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009cc4:	4b02      	ldr	r3, [pc, #8]	; (8009cd0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	3708      	adds	r7, #8
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd80      	pop	{r7, pc}
 8009cce:	bf00      	nop
 8009cd0:	20001be8 	.word	0x20001be8
 8009cd4:	0800e180 	.word	0x0800e180

08009cd8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b084      	sub	sp, #16
 8009cdc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009cde:	4b0f      	ldr	r3, [pc, #60]	; (8009d1c <Get_SerialNum+0x44>)
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009ce4:	4b0e      	ldr	r3, [pc, #56]	; (8009d20 <Get_SerialNum+0x48>)
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009cea:	4b0e      	ldr	r3, [pc, #56]	; (8009d24 <Get_SerialNum+0x4c>)
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009cf0:	68fa      	ldr	r2, [r7, #12]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	4413      	add	r3, r2
 8009cf6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d009      	beq.n	8009d12 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009cfe:	2208      	movs	r2, #8
 8009d00:	4909      	ldr	r1, [pc, #36]	; (8009d28 <Get_SerialNum+0x50>)
 8009d02:	68f8      	ldr	r0, [r7, #12]
 8009d04:	f000 f814 	bl	8009d30 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009d08:	2204      	movs	r2, #4
 8009d0a:	4908      	ldr	r1, [pc, #32]	; (8009d2c <Get_SerialNum+0x54>)
 8009d0c:	68b8      	ldr	r0, [r7, #8]
 8009d0e:	f000 f80f 	bl	8009d30 <IntToUnicode>
  }
}
 8009d12:	bf00      	nop
 8009d14:	3710      	adds	r7, #16
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
 8009d1a:	bf00      	nop
 8009d1c:	1fff7a10 	.word	0x1fff7a10
 8009d20:	1fff7a14 	.word	0x1fff7a14
 8009d24:	1fff7a18 	.word	0x1fff7a18
 8009d28:	2000016e 	.word	0x2000016e
 8009d2c:	2000017e 	.word	0x2000017e

08009d30 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b087      	sub	sp, #28
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	60f8      	str	r0, [r7, #12]
 8009d38:	60b9      	str	r1, [r7, #8]
 8009d3a:	4613      	mov	r3, r2
 8009d3c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009d3e:	2300      	movs	r3, #0
 8009d40:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009d42:	2300      	movs	r3, #0
 8009d44:	75fb      	strb	r3, [r7, #23]
 8009d46:	e027      	b.n	8009d98 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	0f1b      	lsrs	r3, r3, #28
 8009d4c:	2b09      	cmp	r3, #9
 8009d4e:	d80b      	bhi.n	8009d68 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	0f1b      	lsrs	r3, r3, #28
 8009d54:	b2da      	uxtb	r2, r3
 8009d56:	7dfb      	ldrb	r3, [r7, #23]
 8009d58:	005b      	lsls	r3, r3, #1
 8009d5a:	4619      	mov	r1, r3
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	440b      	add	r3, r1
 8009d60:	3230      	adds	r2, #48	; 0x30
 8009d62:	b2d2      	uxtb	r2, r2
 8009d64:	701a      	strb	r2, [r3, #0]
 8009d66:	e00a      	b.n	8009d7e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	0f1b      	lsrs	r3, r3, #28
 8009d6c:	b2da      	uxtb	r2, r3
 8009d6e:	7dfb      	ldrb	r3, [r7, #23]
 8009d70:	005b      	lsls	r3, r3, #1
 8009d72:	4619      	mov	r1, r3
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	440b      	add	r3, r1
 8009d78:	3237      	adds	r2, #55	; 0x37
 8009d7a:	b2d2      	uxtb	r2, r2
 8009d7c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	011b      	lsls	r3, r3, #4
 8009d82:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009d84:	7dfb      	ldrb	r3, [r7, #23]
 8009d86:	005b      	lsls	r3, r3, #1
 8009d88:	3301      	adds	r3, #1
 8009d8a:	68ba      	ldr	r2, [r7, #8]
 8009d8c:	4413      	add	r3, r2
 8009d8e:	2200      	movs	r2, #0
 8009d90:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009d92:	7dfb      	ldrb	r3, [r7, #23]
 8009d94:	3301      	adds	r3, #1
 8009d96:	75fb      	strb	r3, [r7, #23]
 8009d98:	7dfa      	ldrb	r2, [r7, #23]
 8009d9a:	79fb      	ldrb	r3, [r7, #7]
 8009d9c:	429a      	cmp	r2, r3
 8009d9e:	d3d3      	bcc.n	8009d48 <IntToUnicode+0x18>
  }
}
 8009da0:	bf00      	nop
 8009da2:	bf00      	nop
 8009da4:	371c      	adds	r7, #28
 8009da6:	46bd      	mov	sp, r7
 8009da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dac:	4770      	bx	lr
	...

08009db0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b08a      	sub	sp, #40	; 0x28
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009db8:	f107 0314 	add.w	r3, r7, #20
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	601a      	str	r2, [r3, #0]
 8009dc0:	605a      	str	r2, [r3, #4]
 8009dc2:	609a      	str	r2, [r3, #8]
 8009dc4:	60da      	str	r2, [r3, #12]
 8009dc6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009dd0:	d13a      	bne.n	8009e48 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	613b      	str	r3, [r7, #16]
 8009dd6:	4b1e      	ldr	r3, [pc, #120]	; (8009e50 <HAL_PCD_MspInit+0xa0>)
 8009dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dda:	4a1d      	ldr	r2, [pc, #116]	; (8009e50 <HAL_PCD_MspInit+0xa0>)
 8009ddc:	f043 0301 	orr.w	r3, r3, #1
 8009de0:	6313      	str	r3, [r2, #48]	; 0x30
 8009de2:	4b1b      	ldr	r3, [pc, #108]	; (8009e50 <HAL_PCD_MspInit+0xa0>)
 8009de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009de6:	f003 0301 	and.w	r3, r3, #1
 8009dea:	613b      	str	r3, [r7, #16]
 8009dec:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009dee:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009df2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009df4:	2302      	movs	r3, #2
 8009df6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009dfc:	2303      	movs	r3, #3
 8009dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009e00:	230a      	movs	r3, #10
 8009e02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009e04:	f107 0314 	add.w	r3, r7, #20
 8009e08:	4619      	mov	r1, r3
 8009e0a:	4812      	ldr	r0, [pc, #72]	; (8009e54 <HAL_PCD_MspInit+0xa4>)
 8009e0c:	f7f8 fdfe 	bl	8002a0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009e10:	4b0f      	ldr	r3, [pc, #60]	; (8009e50 <HAL_PCD_MspInit+0xa0>)
 8009e12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e14:	4a0e      	ldr	r2, [pc, #56]	; (8009e50 <HAL_PCD_MspInit+0xa0>)
 8009e16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e1a:	6353      	str	r3, [r2, #52]	; 0x34
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	60fb      	str	r3, [r7, #12]
 8009e20:	4b0b      	ldr	r3, [pc, #44]	; (8009e50 <HAL_PCD_MspInit+0xa0>)
 8009e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e24:	4a0a      	ldr	r2, [pc, #40]	; (8009e50 <HAL_PCD_MspInit+0xa0>)
 8009e26:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009e2a:	6453      	str	r3, [r2, #68]	; 0x44
 8009e2c:	4b08      	ldr	r3, [pc, #32]	; (8009e50 <HAL_PCD_MspInit+0xa0>)
 8009e2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009e34:	60fb      	str	r3, [r7, #12]
 8009e36:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009e38:	2200      	movs	r2, #0
 8009e3a:	2100      	movs	r1, #0
 8009e3c:	2043      	movs	r0, #67	; 0x43
 8009e3e:	f7f8 fd1c 	bl	800287a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009e42:	2043      	movs	r0, #67	; 0x43
 8009e44:	f7f8 fd35 	bl	80028b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009e48:	bf00      	nop
 8009e4a:	3728      	adds	r7, #40	; 0x28
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	bd80      	pop	{r7, pc}
 8009e50:	40023800 	.word	0x40023800
 8009e54:	40020000 	.word	0x40020000

08009e58 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b082      	sub	sp, #8
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009e6c:	4619      	mov	r1, r3
 8009e6e:	4610      	mov	r0, r2
 8009e70:	f7fe fcd0 	bl	8008814 <USBD_LL_SetupStage>
}
 8009e74:	bf00      	nop
 8009e76:	3708      	adds	r7, #8
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b082      	sub	sp, #8
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	460b      	mov	r3, r1
 8009e86:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009e8e:	78fa      	ldrb	r2, [r7, #3]
 8009e90:	6879      	ldr	r1, [r7, #4]
 8009e92:	4613      	mov	r3, r2
 8009e94:	00db      	lsls	r3, r3, #3
 8009e96:	1a9b      	subs	r3, r3, r2
 8009e98:	009b      	lsls	r3, r3, #2
 8009e9a:	440b      	add	r3, r1
 8009e9c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009ea0:	681a      	ldr	r2, [r3, #0]
 8009ea2:	78fb      	ldrb	r3, [r7, #3]
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	f7fe fd0a 	bl	80088be <USBD_LL_DataOutStage>
}
 8009eaa:	bf00      	nop
 8009eac:	3708      	adds	r7, #8
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}

08009eb2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009eb2:	b580      	push	{r7, lr}
 8009eb4:	b082      	sub	sp, #8
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	6078      	str	r0, [r7, #4]
 8009eba:	460b      	mov	r3, r1
 8009ebc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009ec4:	78fa      	ldrb	r2, [r7, #3]
 8009ec6:	6879      	ldr	r1, [r7, #4]
 8009ec8:	4613      	mov	r3, r2
 8009eca:	00db      	lsls	r3, r3, #3
 8009ecc:	1a9b      	subs	r3, r3, r2
 8009ece:	009b      	lsls	r3, r3, #2
 8009ed0:	440b      	add	r3, r1
 8009ed2:	3348      	adds	r3, #72	; 0x48
 8009ed4:	681a      	ldr	r2, [r3, #0]
 8009ed6:	78fb      	ldrb	r3, [r7, #3]
 8009ed8:	4619      	mov	r1, r3
 8009eda:	f7fe fd53 	bl	8008984 <USBD_LL_DataInStage>
}
 8009ede:	bf00      	nop
 8009ee0:	3708      	adds	r7, #8
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	bd80      	pop	{r7, pc}

08009ee6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ee6:	b580      	push	{r7, lr}
 8009ee8:	b082      	sub	sp, #8
 8009eea:	af00      	add	r7, sp, #0
 8009eec:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	f7fe fe67 	bl	8008bc8 <USBD_LL_SOF>
}
 8009efa:	bf00      	nop
 8009efc:	3708      	adds	r7, #8
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}

08009f02 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f02:	b580      	push	{r7, lr}
 8009f04:	b084      	sub	sp, #16
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	68db      	ldr	r3, [r3, #12]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d102      	bne.n	8009f1c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009f16:	2300      	movs	r3, #0
 8009f18:	73fb      	strb	r3, [r7, #15]
 8009f1a:	e008      	b.n	8009f2e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	68db      	ldr	r3, [r3, #12]
 8009f20:	2b02      	cmp	r3, #2
 8009f22:	d102      	bne.n	8009f2a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009f24:	2301      	movs	r3, #1
 8009f26:	73fb      	strb	r3, [r7, #15]
 8009f28:	e001      	b.n	8009f2e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009f2a:	f7f7 fa95 	bl	8001458 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009f34:	7bfa      	ldrb	r2, [r7, #15]
 8009f36:	4611      	mov	r1, r2
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f7fe fe07 	bl	8008b4c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009f44:	4618      	mov	r0, r3
 8009f46:	f7fe fdb3 	bl	8008ab0 <USBD_LL_Reset>
}
 8009f4a:	bf00      	nop
 8009f4c:	3710      	adds	r7, #16
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd80      	pop	{r7, pc}
	...

08009f54 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b082      	sub	sp, #8
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009f62:	4618      	mov	r0, r3
 8009f64:	f7fe fe02 	bl	8008b6c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	6812      	ldr	r2, [r2, #0]
 8009f76:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009f7a:	f043 0301 	orr.w	r3, r3, #1
 8009f7e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6a1b      	ldr	r3, [r3, #32]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d005      	beq.n	8009f94 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009f88:	4b04      	ldr	r3, [pc, #16]	; (8009f9c <HAL_PCD_SuspendCallback+0x48>)
 8009f8a:	691b      	ldr	r3, [r3, #16]
 8009f8c:	4a03      	ldr	r2, [pc, #12]	; (8009f9c <HAL_PCD_SuspendCallback+0x48>)
 8009f8e:	f043 0306 	orr.w	r3, r3, #6
 8009f92:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009f94:	bf00      	nop
 8009f96:	3708      	adds	r7, #8
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}
 8009f9c:	e000ed00 	.word	0xe000ed00

08009fa0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b082      	sub	sp, #8
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f7fe fdf2 	bl	8008b98 <USBD_LL_Resume>
}
 8009fb4:	bf00      	nop
 8009fb6:	3708      	adds	r7, #8
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	bd80      	pop	{r7, pc}

08009fbc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b082      	sub	sp, #8
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
 8009fc4:	460b      	mov	r3, r1
 8009fc6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009fce:	78fa      	ldrb	r2, [r7, #3]
 8009fd0:	4611      	mov	r1, r2
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	f7fe fe40 	bl	8008c58 <USBD_LL_IsoOUTIncomplete>
}
 8009fd8:	bf00      	nop
 8009fda:	3708      	adds	r7, #8
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bd80      	pop	{r7, pc}

08009fe0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b082      	sub	sp, #8
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
 8009fe8:	460b      	mov	r3, r1
 8009fea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009ff2:	78fa      	ldrb	r2, [r7, #3]
 8009ff4:	4611      	mov	r1, r2
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f7fe fe08 	bl	8008c0c <USBD_LL_IsoINIncomplete>
}
 8009ffc:	bf00      	nop
 8009ffe:	3708      	adds	r7, #8
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}

0800a004 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b082      	sub	sp, #8
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800a012:	4618      	mov	r0, r3
 800a014:	f7fe fe46 	bl	8008ca4 <USBD_LL_DevConnected>
}
 800a018:	bf00      	nop
 800a01a:	3708      	adds	r7, #8
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b082      	sub	sp, #8
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800a02e:	4618      	mov	r0, r3
 800a030:	f7fe fe43 	bl	8008cba <USBD_LL_DevDisconnected>
}
 800a034:	bf00      	nop
 800a036:	3708      	adds	r7, #8
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b082      	sub	sp, #8
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	781b      	ldrb	r3, [r3, #0]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d13c      	bne.n	800a0c6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a04c:	4a20      	ldr	r2, [pc, #128]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	4a1e      	ldr	r2, [pc, #120]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a058:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a05c:	4b1c      	ldr	r3, [pc, #112]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a05e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a062:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a064:	4b1a      	ldr	r3, [pc, #104]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a066:	2204      	movs	r2, #4
 800a068:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a06a:	4b19      	ldr	r3, [pc, #100]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a06c:	2202      	movs	r2, #2
 800a06e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a070:	4b17      	ldr	r3, [pc, #92]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a072:	2200      	movs	r2, #0
 800a074:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a076:	4b16      	ldr	r3, [pc, #88]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a078:	2202      	movs	r2, #2
 800a07a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a07c:	4b14      	ldr	r3, [pc, #80]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a07e:	2200      	movs	r2, #0
 800a080:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a082:	4b13      	ldr	r3, [pc, #76]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a084:	2200      	movs	r2, #0
 800a086:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a088:	4b11      	ldr	r3, [pc, #68]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a08a:	2200      	movs	r2, #0
 800a08c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a08e:	4b10      	ldr	r3, [pc, #64]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a090:	2200      	movs	r2, #0
 800a092:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a094:	4b0e      	ldr	r3, [pc, #56]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a096:	2200      	movs	r2, #0
 800a098:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a09a:	480d      	ldr	r0, [pc, #52]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a09c:	f7f9 fbd0 	bl	8003840 <HAL_PCD_Init>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d001      	beq.n	800a0aa <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a0a6:	f7f7 f9d7 	bl	8001458 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a0aa:	2180      	movs	r1, #128	; 0x80
 800a0ac:	4808      	ldr	r0, [pc, #32]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a0ae:	f7fa fd2e 	bl	8004b0e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a0b2:	2240      	movs	r2, #64	; 0x40
 800a0b4:	2100      	movs	r1, #0
 800a0b6:	4806      	ldr	r0, [pc, #24]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a0b8:	f7fa fce2 	bl	8004a80 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a0bc:	2280      	movs	r2, #128	; 0x80
 800a0be:	2101      	movs	r1, #1
 800a0c0:	4803      	ldr	r0, [pc, #12]	; (800a0d0 <USBD_LL_Init+0x94>)
 800a0c2:	f7fa fcdd 	bl	8004a80 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a0c6:	2300      	movs	r3, #0
}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	3708      	adds	r7, #8
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	bd80      	pop	{r7, pc}
 800a0d0:	20001de8 	.word	0x20001de8

0800a0d4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b084      	sub	sp, #16
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	f7f9 fcc5 	bl	8003a7a <HAL_PCD_Start>
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a0f4:	7bfb      	ldrb	r3, [r7, #15]
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	f000 f942 	bl	800a380 <USBD_Get_USB_Status>
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a100:	7bbb      	ldrb	r3, [r7, #14]
}
 800a102:	4618      	mov	r0, r3
 800a104:	3710      	adds	r7, #16
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}

0800a10a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a10a:	b580      	push	{r7, lr}
 800a10c:	b084      	sub	sp, #16
 800a10e:	af00      	add	r7, sp, #0
 800a110:	6078      	str	r0, [r7, #4]
 800a112:	4608      	mov	r0, r1
 800a114:	4611      	mov	r1, r2
 800a116:	461a      	mov	r2, r3
 800a118:	4603      	mov	r3, r0
 800a11a:	70fb      	strb	r3, [r7, #3]
 800a11c:	460b      	mov	r3, r1
 800a11e:	70bb      	strb	r3, [r7, #2]
 800a120:	4613      	mov	r3, r2
 800a122:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a124:	2300      	movs	r3, #0
 800a126:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a128:	2300      	movs	r3, #0
 800a12a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800a132:	78bb      	ldrb	r3, [r7, #2]
 800a134:	883a      	ldrh	r2, [r7, #0]
 800a136:	78f9      	ldrb	r1, [r7, #3]
 800a138:	f7fa f8a9 	bl	800428e <HAL_PCD_EP_Open>
 800a13c:	4603      	mov	r3, r0
 800a13e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a140:	7bfb      	ldrb	r3, [r7, #15]
 800a142:	4618      	mov	r0, r3
 800a144:	f000 f91c 	bl	800a380 <USBD_Get_USB_Status>
 800a148:	4603      	mov	r3, r0
 800a14a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a14c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a14e:	4618      	mov	r0, r3
 800a150:	3710      	adds	r7, #16
 800a152:	46bd      	mov	sp, r7
 800a154:	bd80      	pop	{r7, pc}

0800a156 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a156:	b580      	push	{r7, lr}
 800a158:	b084      	sub	sp, #16
 800a15a:	af00      	add	r7, sp, #0
 800a15c:	6078      	str	r0, [r7, #4]
 800a15e:	460b      	mov	r3, r1
 800a160:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a162:	2300      	movs	r3, #0
 800a164:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a166:	2300      	movs	r3, #0
 800a168:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a170:	78fa      	ldrb	r2, [r7, #3]
 800a172:	4611      	mov	r1, r2
 800a174:	4618      	mov	r0, r3
 800a176:	f7fa f8f2 	bl	800435e <HAL_PCD_EP_Close>
 800a17a:	4603      	mov	r3, r0
 800a17c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a17e:	7bfb      	ldrb	r3, [r7, #15]
 800a180:	4618      	mov	r0, r3
 800a182:	f000 f8fd 	bl	800a380 <USBD_Get_USB_Status>
 800a186:	4603      	mov	r3, r0
 800a188:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a18a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3710      	adds	r7, #16
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}

0800a194 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b084      	sub	sp, #16
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
 800a19c:	460b      	mov	r3, r1
 800a19e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a1ae:	78fa      	ldrb	r2, [r7, #3]
 800a1b0:	4611      	mov	r1, r2
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	f7fa f9ca 	bl	800454c <HAL_PCD_EP_SetStall>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a1bc:	7bfb      	ldrb	r3, [r7, #15]
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f000 f8de 	bl	800a380 <USBD_Get_USB_Status>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3710      	adds	r7, #16
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}

0800a1d2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a1d2:	b580      	push	{r7, lr}
 800a1d4:	b084      	sub	sp, #16
 800a1d6:	af00      	add	r7, sp, #0
 800a1d8:	6078      	str	r0, [r7, #4]
 800a1da:	460b      	mov	r3, r1
 800a1dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1de:	2300      	movs	r3, #0
 800a1e0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a1ec:	78fa      	ldrb	r2, [r7, #3]
 800a1ee:	4611      	mov	r1, r2
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	f7fa fa0f 	bl	8004614 <HAL_PCD_EP_ClrStall>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a1fa:	7bfb      	ldrb	r3, [r7, #15]
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	f000 f8bf 	bl	800a380 <USBD_Get_USB_Status>
 800a202:	4603      	mov	r3, r0
 800a204:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a206:	7bbb      	ldrb	r3, [r7, #14]
}
 800a208:	4618      	mov	r0, r3
 800a20a:	3710      	adds	r7, #16
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bd80      	pop	{r7, pc}

0800a210 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a210:	b480      	push	{r7}
 800a212:	b085      	sub	sp, #20
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
 800a218:	460b      	mov	r3, r1
 800a21a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a222:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a224:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	da0b      	bge.n	800a244 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a22c:	78fb      	ldrb	r3, [r7, #3]
 800a22e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a232:	68f9      	ldr	r1, [r7, #12]
 800a234:	4613      	mov	r3, r2
 800a236:	00db      	lsls	r3, r3, #3
 800a238:	1a9b      	subs	r3, r3, r2
 800a23a:	009b      	lsls	r3, r3, #2
 800a23c:	440b      	add	r3, r1
 800a23e:	333e      	adds	r3, #62	; 0x3e
 800a240:	781b      	ldrb	r3, [r3, #0]
 800a242:	e00b      	b.n	800a25c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a244:	78fb      	ldrb	r3, [r7, #3]
 800a246:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a24a:	68f9      	ldr	r1, [r7, #12]
 800a24c:	4613      	mov	r3, r2
 800a24e:	00db      	lsls	r3, r3, #3
 800a250:	1a9b      	subs	r3, r3, r2
 800a252:	009b      	lsls	r3, r3, #2
 800a254:	440b      	add	r3, r1
 800a256:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a25a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a25c:	4618      	mov	r0, r3
 800a25e:	3714      	adds	r7, #20
 800a260:	46bd      	mov	sp, r7
 800a262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a266:	4770      	bx	lr

0800a268 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b084      	sub	sp, #16
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
 800a270:	460b      	mov	r3, r1
 800a272:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a274:	2300      	movs	r3, #0
 800a276:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a278:	2300      	movs	r3, #0
 800a27a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a282:	78fa      	ldrb	r2, [r7, #3]
 800a284:	4611      	mov	r1, r2
 800a286:	4618      	mov	r0, r3
 800a288:	f7f9 ffdc 	bl	8004244 <HAL_PCD_SetAddress>
 800a28c:	4603      	mov	r3, r0
 800a28e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a290:	7bfb      	ldrb	r3, [r7, #15]
 800a292:	4618      	mov	r0, r3
 800a294:	f000 f874 	bl	800a380 <USBD_Get_USB_Status>
 800a298:	4603      	mov	r3, r0
 800a29a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a29c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3710      	adds	r7, #16
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}

0800a2a6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a2a6:	b580      	push	{r7, lr}
 800a2a8:	b086      	sub	sp, #24
 800a2aa:	af00      	add	r7, sp, #0
 800a2ac:	60f8      	str	r0, [r7, #12]
 800a2ae:	607a      	str	r2, [r7, #4]
 800a2b0:	603b      	str	r3, [r7, #0]
 800a2b2:	460b      	mov	r3, r1
 800a2b4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800a2c4:	7af9      	ldrb	r1, [r7, #11]
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	687a      	ldr	r2, [r7, #4]
 800a2ca:	f7fa f8f5 	bl	80044b8 <HAL_PCD_EP_Transmit>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a2d2:	7dfb      	ldrb	r3, [r7, #23]
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	f000 f853 	bl	800a380 <USBD_Get_USB_Status>
 800a2da:	4603      	mov	r3, r0
 800a2dc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a2de:	7dbb      	ldrb	r3, [r7, #22]
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	3718      	adds	r7, #24
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}

0800a2e8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b086      	sub	sp, #24
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	60f8      	str	r0, [r7, #12]
 800a2f0:	607a      	str	r2, [r7, #4]
 800a2f2:	603b      	str	r3, [r7, #0]
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800a306:	7af9      	ldrb	r1, [r7, #11]
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	687a      	ldr	r2, [r7, #4]
 800a30c:	f7fa f871 	bl	80043f2 <HAL_PCD_EP_Receive>
 800a310:	4603      	mov	r3, r0
 800a312:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a314:	7dfb      	ldrb	r3, [r7, #23]
 800a316:	4618      	mov	r0, r3
 800a318:	f000 f832 	bl	800a380 <USBD_Get_USB_Status>
 800a31c:	4603      	mov	r3, r0
 800a31e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a320:	7dbb      	ldrb	r3, [r7, #22]
}
 800a322:	4618      	mov	r0, r3
 800a324:	3718      	adds	r7, #24
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}

0800a32a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a32a:	b580      	push	{r7, lr}
 800a32c:	b082      	sub	sp, #8
 800a32e:	af00      	add	r7, sp, #0
 800a330:	6078      	str	r0, [r7, #4]
 800a332:	460b      	mov	r3, r1
 800a334:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a33c:	78fa      	ldrb	r2, [r7, #3]
 800a33e:	4611      	mov	r1, r2
 800a340:	4618      	mov	r0, r3
 800a342:	f7fa f8a1 	bl	8004488 <HAL_PCD_EP_GetRxCount>
 800a346:	4603      	mov	r3, r0
}
 800a348:	4618      	mov	r0, r3
 800a34a:	3708      	adds	r7, #8
 800a34c:	46bd      	mov	sp, r7
 800a34e:	bd80      	pop	{r7, pc}

0800a350 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a350:	b480      	push	{r7}
 800a352:	b083      	sub	sp, #12
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a358:	4b03      	ldr	r3, [pc, #12]	; (800a368 <USBD_static_malloc+0x18>)
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	370c      	adds	r7, #12
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr
 800a366:	bf00      	nop
 800a368:	2000049c 	.word	0x2000049c

0800a36c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a36c:	b480      	push	{r7}
 800a36e:	b083      	sub	sp, #12
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]

}
 800a374:	bf00      	nop
 800a376:	370c      	adds	r7, #12
 800a378:	46bd      	mov	sp, r7
 800a37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37e:	4770      	bx	lr

0800a380 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a380:	b480      	push	{r7}
 800a382:	b085      	sub	sp, #20
 800a384:	af00      	add	r7, sp, #0
 800a386:	4603      	mov	r3, r0
 800a388:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a38a:	2300      	movs	r3, #0
 800a38c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a38e:	79fb      	ldrb	r3, [r7, #7]
 800a390:	2b03      	cmp	r3, #3
 800a392:	d817      	bhi.n	800a3c4 <USBD_Get_USB_Status+0x44>
 800a394:	a201      	add	r2, pc, #4	; (adr r2, 800a39c <USBD_Get_USB_Status+0x1c>)
 800a396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a39a:	bf00      	nop
 800a39c:	0800a3ad 	.word	0x0800a3ad
 800a3a0:	0800a3b3 	.word	0x0800a3b3
 800a3a4:	0800a3b9 	.word	0x0800a3b9
 800a3a8:	0800a3bf 	.word	0x0800a3bf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	73fb      	strb	r3, [r7, #15]
    break;
 800a3b0:	e00b      	b.n	800a3ca <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a3b2:	2303      	movs	r3, #3
 800a3b4:	73fb      	strb	r3, [r7, #15]
    break;
 800a3b6:	e008      	b.n	800a3ca <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a3b8:	2301      	movs	r3, #1
 800a3ba:	73fb      	strb	r3, [r7, #15]
    break;
 800a3bc:	e005      	b.n	800a3ca <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a3be:	2303      	movs	r3, #3
 800a3c0:	73fb      	strb	r3, [r7, #15]
    break;
 800a3c2:	e002      	b.n	800a3ca <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a3c4:	2303      	movs	r3, #3
 800a3c6:	73fb      	strb	r3, [r7, #15]
    break;
 800a3c8:	bf00      	nop
  }
  return usb_status;
 800a3ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	3714      	adds	r7, #20
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d6:	4770      	bx	lr

0800a3d8 <pow>:
 800a3d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3dc:	ec59 8b10 	vmov	r8, r9, d0
 800a3e0:	ec57 6b11 	vmov	r6, r7, d1
 800a3e4:	f000 f8a8 	bl	800a538 <__ieee754_pow>
 800a3e8:	4b4e      	ldr	r3, [pc, #312]	; (800a524 <pow+0x14c>)
 800a3ea:	f993 3000 	ldrsb.w	r3, [r3]
 800a3ee:	3301      	adds	r3, #1
 800a3f0:	ec55 4b10 	vmov	r4, r5, d0
 800a3f4:	d015      	beq.n	800a422 <pow+0x4a>
 800a3f6:	4632      	mov	r2, r6
 800a3f8:	463b      	mov	r3, r7
 800a3fa:	4630      	mov	r0, r6
 800a3fc:	4639      	mov	r1, r7
 800a3fe:	f7f6 fb95 	bl	8000b2c <__aeabi_dcmpun>
 800a402:	b970      	cbnz	r0, 800a422 <pow+0x4a>
 800a404:	4642      	mov	r2, r8
 800a406:	464b      	mov	r3, r9
 800a408:	4640      	mov	r0, r8
 800a40a:	4649      	mov	r1, r9
 800a40c:	f7f6 fb8e 	bl	8000b2c <__aeabi_dcmpun>
 800a410:	2200      	movs	r2, #0
 800a412:	2300      	movs	r3, #0
 800a414:	b148      	cbz	r0, 800a42a <pow+0x52>
 800a416:	4630      	mov	r0, r6
 800a418:	4639      	mov	r1, r7
 800a41a:	f7f6 fb55 	bl	8000ac8 <__aeabi_dcmpeq>
 800a41e:	2800      	cmp	r0, #0
 800a420:	d17d      	bne.n	800a51e <pow+0x146>
 800a422:	ec45 4b10 	vmov	d0, r4, r5
 800a426:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a42a:	4640      	mov	r0, r8
 800a42c:	4649      	mov	r1, r9
 800a42e:	f7f6 fb4b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a432:	b1e0      	cbz	r0, 800a46e <pow+0x96>
 800a434:	2200      	movs	r2, #0
 800a436:	2300      	movs	r3, #0
 800a438:	4630      	mov	r0, r6
 800a43a:	4639      	mov	r1, r7
 800a43c:	f7f6 fb44 	bl	8000ac8 <__aeabi_dcmpeq>
 800a440:	2800      	cmp	r0, #0
 800a442:	d16c      	bne.n	800a51e <pow+0x146>
 800a444:	ec47 6b10 	vmov	d0, r6, r7
 800a448:	f000 fe55 	bl	800b0f6 <finite>
 800a44c:	2800      	cmp	r0, #0
 800a44e:	d0e8      	beq.n	800a422 <pow+0x4a>
 800a450:	2200      	movs	r2, #0
 800a452:	2300      	movs	r3, #0
 800a454:	4630      	mov	r0, r6
 800a456:	4639      	mov	r1, r7
 800a458:	f7f6 fb40 	bl	8000adc <__aeabi_dcmplt>
 800a45c:	2800      	cmp	r0, #0
 800a45e:	d0e0      	beq.n	800a422 <pow+0x4a>
 800a460:	f000 ff70 	bl	800b344 <__errno>
 800a464:	2321      	movs	r3, #33	; 0x21
 800a466:	6003      	str	r3, [r0, #0]
 800a468:	2400      	movs	r4, #0
 800a46a:	4d2f      	ldr	r5, [pc, #188]	; (800a528 <pow+0x150>)
 800a46c:	e7d9      	b.n	800a422 <pow+0x4a>
 800a46e:	ec45 4b10 	vmov	d0, r4, r5
 800a472:	f000 fe40 	bl	800b0f6 <finite>
 800a476:	bbb8      	cbnz	r0, 800a4e8 <pow+0x110>
 800a478:	ec49 8b10 	vmov	d0, r8, r9
 800a47c:	f000 fe3b 	bl	800b0f6 <finite>
 800a480:	b390      	cbz	r0, 800a4e8 <pow+0x110>
 800a482:	ec47 6b10 	vmov	d0, r6, r7
 800a486:	f000 fe36 	bl	800b0f6 <finite>
 800a48a:	b368      	cbz	r0, 800a4e8 <pow+0x110>
 800a48c:	4622      	mov	r2, r4
 800a48e:	462b      	mov	r3, r5
 800a490:	4620      	mov	r0, r4
 800a492:	4629      	mov	r1, r5
 800a494:	f7f6 fb4a 	bl	8000b2c <__aeabi_dcmpun>
 800a498:	b160      	cbz	r0, 800a4b4 <pow+0xdc>
 800a49a:	f000 ff53 	bl	800b344 <__errno>
 800a49e:	2321      	movs	r3, #33	; 0x21
 800a4a0:	6003      	str	r3, [r0, #0]
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	4610      	mov	r0, r2
 800a4a8:	4619      	mov	r1, r3
 800a4aa:	f7f6 f9cf 	bl	800084c <__aeabi_ddiv>
 800a4ae:	4604      	mov	r4, r0
 800a4b0:	460d      	mov	r5, r1
 800a4b2:	e7b6      	b.n	800a422 <pow+0x4a>
 800a4b4:	f000 ff46 	bl	800b344 <__errno>
 800a4b8:	2322      	movs	r3, #34	; 0x22
 800a4ba:	6003      	str	r3, [r0, #0]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	2300      	movs	r3, #0
 800a4c0:	4640      	mov	r0, r8
 800a4c2:	4649      	mov	r1, r9
 800a4c4:	f7f6 fb0a 	bl	8000adc <__aeabi_dcmplt>
 800a4c8:	2400      	movs	r4, #0
 800a4ca:	b158      	cbz	r0, 800a4e4 <pow+0x10c>
 800a4cc:	ec47 6b10 	vmov	d0, r6, r7
 800a4d0:	f000 fe26 	bl	800b120 <rint>
 800a4d4:	4632      	mov	r2, r6
 800a4d6:	ec51 0b10 	vmov	r0, r1, d0
 800a4da:	463b      	mov	r3, r7
 800a4dc:	f7f6 faf4 	bl	8000ac8 <__aeabi_dcmpeq>
 800a4e0:	2800      	cmp	r0, #0
 800a4e2:	d0c2      	beq.n	800a46a <pow+0x92>
 800a4e4:	4d11      	ldr	r5, [pc, #68]	; (800a52c <pow+0x154>)
 800a4e6:	e79c      	b.n	800a422 <pow+0x4a>
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	4620      	mov	r0, r4
 800a4ee:	4629      	mov	r1, r5
 800a4f0:	f7f6 faea 	bl	8000ac8 <__aeabi_dcmpeq>
 800a4f4:	2800      	cmp	r0, #0
 800a4f6:	d094      	beq.n	800a422 <pow+0x4a>
 800a4f8:	ec49 8b10 	vmov	d0, r8, r9
 800a4fc:	f000 fdfb 	bl	800b0f6 <finite>
 800a500:	2800      	cmp	r0, #0
 800a502:	d08e      	beq.n	800a422 <pow+0x4a>
 800a504:	ec47 6b10 	vmov	d0, r6, r7
 800a508:	f000 fdf5 	bl	800b0f6 <finite>
 800a50c:	2800      	cmp	r0, #0
 800a50e:	d088      	beq.n	800a422 <pow+0x4a>
 800a510:	f000 ff18 	bl	800b344 <__errno>
 800a514:	2322      	movs	r3, #34	; 0x22
 800a516:	6003      	str	r3, [r0, #0]
 800a518:	2400      	movs	r4, #0
 800a51a:	2500      	movs	r5, #0
 800a51c:	e781      	b.n	800a422 <pow+0x4a>
 800a51e:	4d04      	ldr	r5, [pc, #16]	; (800a530 <pow+0x158>)
 800a520:	2400      	movs	r4, #0
 800a522:	e77e      	b.n	800a422 <pow+0x4a>
 800a524:	20000186 	.word	0x20000186
 800a528:	fff00000 	.word	0xfff00000
 800a52c:	7ff00000 	.word	0x7ff00000
 800a530:	3ff00000 	.word	0x3ff00000
 800a534:	00000000 	.word	0x00000000

0800a538 <__ieee754_pow>:
 800a538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a53c:	ed2d 8b06 	vpush	{d8-d10}
 800a540:	b08d      	sub	sp, #52	; 0x34
 800a542:	ed8d 1b02 	vstr	d1, [sp, #8]
 800a546:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800a54a:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800a54e:	ea56 0100 	orrs.w	r1, r6, r0
 800a552:	ec53 2b10 	vmov	r2, r3, d0
 800a556:	f000 84d1 	beq.w	800aefc <__ieee754_pow+0x9c4>
 800a55a:	497f      	ldr	r1, [pc, #508]	; (800a758 <__ieee754_pow+0x220>)
 800a55c:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800a560:	428c      	cmp	r4, r1
 800a562:	ee10 8a10 	vmov	r8, s0
 800a566:	4699      	mov	r9, r3
 800a568:	dc09      	bgt.n	800a57e <__ieee754_pow+0x46>
 800a56a:	d103      	bne.n	800a574 <__ieee754_pow+0x3c>
 800a56c:	b97a      	cbnz	r2, 800a58e <__ieee754_pow+0x56>
 800a56e:	42a6      	cmp	r6, r4
 800a570:	dd02      	ble.n	800a578 <__ieee754_pow+0x40>
 800a572:	e00c      	b.n	800a58e <__ieee754_pow+0x56>
 800a574:	428e      	cmp	r6, r1
 800a576:	dc02      	bgt.n	800a57e <__ieee754_pow+0x46>
 800a578:	428e      	cmp	r6, r1
 800a57a:	d110      	bne.n	800a59e <__ieee754_pow+0x66>
 800a57c:	b178      	cbz	r0, 800a59e <__ieee754_pow+0x66>
 800a57e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a582:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a586:	ea54 0308 	orrs.w	r3, r4, r8
 800a58a:	f000 84b7 	beq.w	800aefc <__ieee754_pow+0x9c4>
 800a58e:	4873      	ldr	r0, [pc, #460]	; (800a75c <__ieee754_pow+0x224>)
 800a590:	b00d      	add	sp, #52	; 0x34
 800a592:	ecbd 8b06 	vpop	{d8-d10}
 800a596:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59a:	f000 bdb9 	b.w	800b110 <nan>
 800a59e:	f1b9 0f00 	cmp.w	r9, #0
 800a5a2:	da36      	bge.n	800a612 <__ieee754_pow+0xda>
 800a5a4:	496e      	ldr	r1, [pc, #440]	; (800a760 <__ieee754_pow+0x228>)
 800a5a6:	428e      	cmp	r6, r1
 800a5a8:	dc51      	bgt.n	800a64e <__ieee754_pow+0x116>
 800a5aa:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800a5ae:	428e      	cmp	r6, r1
 800a5b0:	f340 84af 	ble.w	800af12 <__ieee754_pow+0x9da>
 800a5b4:	1531      	asrs	r1, r6, #20
 800a5b6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a5ba:	2914      	cmp	r1, #20
 800a5bc:	dd0f      	ble.n	800a5de <__ieee754_pow+0xa6>
 800a5be:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800a5c2:	fa20 fc01 	lsr.w	ip, r0, r1
 800a5c6:	fa0c f101 	lsl.w	r1, ip, r1
 800a5ca:	4281      	cmp	r1, r0
 800a5cc:	f040 84a1 	bne.w	800af12 <__ieee754_pow+0x9da>
 800a5d0:	f00c 0c01 	and.w	ip, ip, #1
 800a5d4:	f1cc 0102 	rsb	r1, ip, #2
 800a5d8:	9100      	str	r1, [sp, #0]
 800a5da:	b180      	cbz	r0, 800a5fe <__ieee754_pow+0xc6>
 800a5dc:	e059      	b.n	800a692 <__ieee754_pow+0x15a>
 800a5de:	2800      	cmp	r0, #0
 800a5e0:	d155      	bne.n	800a68e <__ieee754_pow+0x156>
 800a5e2:	f1c1 0114 	rsb	r1, r1, #20
 800a5e6:	fa46 fc01 	asr.w	ip, r6, r1
 800a5ea:	fa0c f101 	lsl.w	r1, ip, r1
 800a5ee:	42b1      	cmp	r1, r6
 800a5f0:	f040 848c 	bne.w	800af0c <__ieee754_pow+0x9d4>
 800a5f4:	f00c 0c01 	and.w	ip, ip, #1
 800a5f8:	f1cc 0102 	rsb	r1, ip, #2
 800a5fc:	9100      	str	r1, [sp, #0]
 800a5fe:	4959      	ldr	r1, [pc, #356]	; (800a764 <__ieee754_pow+0x22c>)
 800a600:	428e      	cmp	r6, r1
 800a602:	d12d      	bne.n	800a660 <__ieee754_pow+0x128>
 800a604:	2f00      	cmp	r7, #0
 800a606:	da79      	bge.n	800a6fc <__ieee754_pow+0x1c4>
 800a608:	4956      	ldr	r1, [pc, #344]	; (800a764 <__ieee754_pow+0x22c>)
 800a60a:	2000      	movs	r0, #0
 800a60c:	f7f6 f91e 	bl	800084c <__aeabi_ddiv>
 800a610:	e016      	b.n	800a640 <__ieee754_pow+0x108>
 800a612:	2100      	movs	r1, #0
 800a614:	9100      	str	r1, [sp, #0]
 800a616:	2800      	cmp	r0, #0
 800a618:	d13b      	bne.n	800a692 <__ieee754_pow+0x15a>
 800a61a:	494f      	ldr	r1, [pc, #316]	; (800a758 <__ieee754_pow+0x220>)
 800a61c:	428e      	cmp	r6, r1
 800a61e:	d1ee      	bne.n	800a5fe <__ieee754_pow+0xc6>
 800a620:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800a624:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800a628:	ea53 0308 	orrs.w	r3, r3, r8
 800a62c:	f000 8466 	beq.w	800aefc <__ieee754_pow+0x9c4>
 800a630:	4b4d      	ldr	r3, [pc, #308]	; (800a768 <__ieee754_pow+0x230>)
 800a632:	429c      	cmp	r4, r3
 800a634:	dd0d      	ble.n	800a652 <__ieee754_pow+0x11a>
 800a636:	2f00      	cmp	r7, #0
 800a638:	f280 8464 	bge.w	800af04 <__ieee754_pow+0x9cc>
 800a63c:	2000      	movs	r0, #0
 800a63e:	2100      	movs	r1, #0
 800a640:	ec41 0b10 	vmov	d0, r0, r1
 800a644:	b00d      	add	sp, #52	; 0x34
 800a646:	ecbd 8b06 	vpop	{d8-d10}
 800a64a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a64e:	2102      	movs	r1, #2
 800a650:	e7e0      	b.n	800a614 <__ieee754_pow+0xdc>
 800a652:	2f00      	cmp	r7, #0
 800a654:	daf2      	bge.n	800a63c <__ieee754_pow+0x104>
 800a656:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800a65a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a65e:	e7ef      	b.n	800a640 <__ieee754_pow+0x108>
 800a660:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800a664:	d104      	bne.n	800a670 <__ieee754_pow+0x138>
 800a666:	4610      	mov	r0, r2
 800a668:	4619      	mov	r1, r3
 800a66a:	f7f5 ffc5 	bl	80005f8 <__aeabi_dmul>
 800a66e:	e7e7      	b.n	800a640 <__ieee754_pow+0x108>
 800a670:	493e      	ldr	r1, [pc, #248]	; (800a76c <__ieee754_pow+0x234>)
 800a672:	428f      	cmp	r7, r1
 800a674:	d10d      	bne.n	800a692 <__ieee754_pow+0x15a>
 800a676:	f1b9 0f00 	cmp.w	r9, #0
 800a67a:	db0a      	blt.n	800a692 <__ieee754_pow+0x15a>
 800a67c:	ec43 2b10 	vmov	d0, r2, r3
 800a680:	b00d      	add	sp, #52	; 0x34
 800a682:	ecbd 8b06 	vpop	{d8-d10}
 800a686:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a68a:	f000 bc77 	b.w	800af7c <__ieee754_sqrt>
 800a68e:	2100      	movs	r1, #0
 800a690:	9100      	str	r1, [sp, #0]
 800a692:	ec43 2b10 	vmov	d0, r2, r3
 800a696:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a69a:	f000 fd23 	bl	800b0e4 <fabs>
 800a69e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6a2:	ec51 0b10 	vmov	r0, r1, d0
 800a6a6:	f1b8 0f00 	cmp.w	r8, #0
 800a6aa:	d12a      	bne.n	800a702 <__ieee754_pow+0x1ca>
 800a6ac:	b12c      	cbz	r4, 800a6ba <__ieee754_pow+0x182>
 800a6ae:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800a764 <__ieee754_pow+0x22c>
 800a6b2:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800a6b6:	45e6      	cmp	lr, ip
 800a6b8:	d123      	bne.n	800a702 <__ieee754_pow+0x1ca>
 800a6ba:	2f00      	cmp	r7, #0
 800a6bc:	da05      	bge.n	800a6ca <__ieee754_pow+0x192>
 800a6be:	4602      	mov	r2, r0
 800a6c0:	460b      	mov	r3, r1
 800a6c2:	2000      	movs	r0, #0
 800a6c4:	4927      	ldr	r1, [pc, #156]	; (800a764 <__ieee754_pow+0x22c>)
 800a6c6:	f7f6 f8c1 	bl	800084c <__aeabi_ddiv>
 800a6ca:	f1b9 0f00 	cmp.w	r9, #0
 800a6ce:	dab7      	bge.n	800a640 <__ieee754_pow+0x108>
 800a6d0:	9b00      	ldr	r3, [sp, #0]
 800a6d2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a6d6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a6da:	4323      	orrs	r3, r4
 800a6dc:	d108      	bne.n	800a6f0 <__ieee754_pow+0x1b8>
 800a6de:	4602      	mov	r2, r0
 800a6e0:	460b      	mov	r3, r1
 800a6e2:	4610      	mov	r0, r2
 800a6e4:	4619      	mov	r1, r3
 800a6e6:	f7f5 fdcf 	bl	8000288 <__aeabi_dsub>
 800a6ea:	4602      	mov	r2, r0
 800a6ec:	460b      	mov	r3, r1
 800a6ee:	e78d      	b.n	800a60c <__ieee754_pow+0xd4>
 800a6f0:	9b00      	ldr	r3, [sp, #0]
 800a6f2:	2b01      	cmp	r3, #1
 800a6f4:	d1a4      	bne.n	800a640 <__ieee754_pow+0x108>
 800a6f6:	4602      	mov	r2, r0
 800a6f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a6fc:	4610      	mov	r0, r2
 800a6fe:	4619      	mov	r1, r3
 800a700:	e79e      	b.n	800a640 <__ieee754_pow+0x108>
 800a702:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 800a706:	f10c 35ff 	add.w	r5, ip, #4294967295
 800a70a:	950a      	str	r5, [sp, #40]	; 0x28
 800a70c:	9d00      	ldr	r5, [sp, #0]
 800a70e:	46ac      	mov	ip, r5
 800a710:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a712:	ea5c 0505 	orrs.w	r5, ip, r5
 800a716:	d0e4      	beq.n	800a6e2 <__ieee754_pow+0x1aa>
 800a718:	4b15      	ldr	r3, [pc, #84]	; (800a770 <__ieee754_pow+0x238>)
 800a71a:	429e      	cmp	r6, r3
 800a71c:	f340 80fc 	ble.w	800a918 <__ieee754_pow+0x3e0>
 800a720:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800a724:	429e      	cmp	r6, r3
 800a726:	4b10      	ldr	r3, [pc, #64]	; (800a768 <__ieee754_pow+0x230>)
 800a728:	dd07      	ble.n	800a73a <__ieee754_pow+0x202>
 800a72a:	429c      	cmp	r4, r3
 800a72c:	dc0a      	bgt.n	800a744 <__ieee754_pow+0x20c>
 800a72e:	2f00      	cmp	r7, #0
 800a730:	da84      	bge.n	800a63c <__ieee754_pow+0x104>
 800a732:	a307      	add	r3, pc, #28	; (adr r3, 800a750 <__ieee754_pow+0x218>)
 800a734:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a738:	e795      	b.n	800a666 <__ieee754_pow+0x12e>
 800a73a:	429c      	cmp	r4, r3
 800a73c:	dbf7      	blt.n	800a72e <__ieee754_pow+0x1f6>
 800a73e:	4b09      	ldr	r3, [pc, #36]	; (800a764 <__ieee754_pow+0x22c>)
 800a740:	429c      	cmp	r4, r3
 800a742:	dd17      	ble.n	800a774 <__ieee754_pow+0x23c>
 800a744:	2f00      	cmp	r7, #0
 800a746:	dcf4      	bgt.n	800a732 <__ieee754_pow+0x1fa>
 800a748:	e778      	b.n	800a63c <__ieee754_pow+0x104>
 800a74a:	bf00      	nop
 800a74c:	f3af 8000 	nop.w
 800a750:	8800759c 	.word	0x8800759c
 800a754:	7e37e43c 	.word	0x7e37e43c
 800a758:	7ff00000 	.word	0x7ff00000
 800a75c:	0800e460 	.word	0x0800e460
 800a760:	433fffff 	.word	0x433fffff
 800a764:	3ff00000 	.word	0x3ff00000
 800a768:	3fefffff 	.word	0x3fefffff
 800a76c:	3fe00000 	.word	0x3fe00000
 800a770:	41e00000 	.word	0x41e00000
 800a774:	4b64      	ldr	r3, [pc, #400]	; (800a908 <__ieee754_pow+0x3d0>)
 800a776:	2200      	movs	r2, #0
 800a778:	f7f5 fd86 	bl	8000288 <__aeabi_dsub>
 800a77c:	a356      	add	r3, pc, #344	; (adr r3, 800a8d8 <__ieee754_pow+0x3a0>)
 800a77e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a782:	4604      	mov	r4, r0
 800a784:	460d      	mov	r5, r1
 800a786:	f7f5 ff37 	bl	80005f8 <__aeabi_dmul>
 800a78a:	a355      	add	r3, pc, #340	; (adr r3, 800a8e0 <__ieee754_pow+0x3a8>)
 800a78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a790:	4606      	mov	r6, r0
 800a792:	460f      	mov	r7, r1
 800a794:	4620      	mov	r0, r4
 800a796:	4629      	mov	r1, r5
 800a798:	f7f5 ff2e 	bl	80005f8 <__aeabi_dmul>
 800a79c:	4b5b      	ldr	r3, [pc, #364]	; (800a90c <__ieee754_pow+0x3d4>)
 800a79e:	4682      	mov	sl, r0
 800a7a0:	468b      	mov	fp, r1
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	4620      	mov	r0, r4
 800a7a6:	4629      	mov	r1, r5
 800a7a8:	f7f5 ff26 	bl	80005f8 <__aeabi_dmul>
 800a7ac:	4602      	mov	r2, r0
 800a7ae:	460b      	mov	r3, r1
 800a7b0:	a14d      	add	r1, pc, #308	; (adr r1, 800a8e8 <__ieee754_pow+0x3b0>)
 800a7b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a7b6:	f7f5 fd67 	bl	8000288 <__aeabi_dsub>
 800a7ba:	4622      	mov	r2, r4
 800a7bc:	462b      	mov	r3, r5
 800a7be:	f7f5 ff1b 	bl	80005f8 <__aeabi_dmul>
 800a7c2:	4602      	mov	r2, r0
 800a7c4:	460b      	mov	r3, r1
 800a7c6:	2000      	movs	r0, #0
 800a7c8:	4951      	ldr	r1, [pc, #324]	; (800a910 <__ieee754_pow+0x3d8>)
 800a7ca:	f7f5 fd5d 	bl	8000288 <__aeabi_dsub>
 800a7ce:	4622      	mov	r2, r4
 800a7d0:	4680      	mov	r8, r0
 800a7d2:	4689      	mov	r9, r1
 800a7d4:	462b      	mov	r3, r5
 800a7d6:	4620      	mov	r0, r4
 800a7d8:	4629      	mov	r1, r5
 800a7da:	f7f5 ff0d 	bl	80005f8 <__aeabi_dmul>
 800a7de:	4602      	mov	r2, r0
 800a7e0:	460b      	mov	r3, r1
 800a7e2:	4640      	mov	r0, r8
 800a7e4:	4649      	mov	r1, r9
 800a7e6:	f7f5 ff07 	bl	80005f8 <__aeabi_dmul>
 800a7ea:	a341      	add	r3, pc, #260	; (adr r3, 800a8f0 <__ieee754_pow+0x3b8>)
 800a7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7f0:	f7f5 ff02 	bl	80005f8 <__aeabi_dmul>
 800a7f4:	4602      	mov	r2, r0
 800a7f6:	460b      	mov	r3, r1
 800a7f8:	4650      	mov	r0, sl
 800a7fa:	4659      	mov	r1, fp
 800a7fc:	f7f5 fd44 	bl	8000288 <__aeabi_dsub>
 800a800:	4602      	mov	r2, r0
 800a802:	460b      	mov	r3, r1
 800a804:	4680      	mov	r8, r0
 800a806:	4689      	mov	r9, r1
 800a808:	4630      	mov	r0, r6
 800a80a:	4639      	mov	r1, r7
 800a80c:	f7f5 fd3e 	bl	800028c <__adddf3>
 800a810:	2400      	movs	r4, #0
 800a812:	4632      	mov	r2, r6
 800a814:	463b      	mov	r3, r7
 800a816:	4620      	mov	r0, r4
 800a818:	460d      	mov	r5, r1
 800a81a:	f7f5 fd35 	bl	8000288 <__aeabi_dsub>
 800a81e:	4602      	mov	r2, r0
 800a820:	460b      	mov	r3, r1
 800a822:	4640      	mov	r0, r8
 800a824:	4649      	mov	r1, r9
 800a826:	f7f5 fd2f 	bl	8000288 <__aeabi_dsub>
 800a82a:	9b00      	ldr	r3, [sp, #0]
 800a82c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a82e:	3b01      	subs	r3, #1
 800a830:	4313      	orrs	r3, r2
 800a832:	4682      	mov	sl, r0
 800a834:	468b      	mov	fp, r1
 800a836:	f040 81f1 	bne.w	800ac1c <__ieee754_pow+0x6e4>
 800a83a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800a8f8 <__ieee754_pow+0x3c0>
 800a83e:	eeb0 8a47 	vmov.f32	s16, s14
 800a842:	eef0 8a67 	vmov.f32	s17, s15
 800a846:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a84a:	2600      	movs	r6, #0
 800a84c:	4632      	mov	r2, r6
 800a84e:	463b      	mov	r3, r7
 800a850:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a854:	f7f5 fd18 	bl	8000288 <__aeabi_dsub>
 800a858:	4622      	mov	r2, r4
 800a85a:	462b      	mov	r3, r5
 800a85c:	f7f5 fecc 	bl	80005f8 <__aeabi_dmul>
 800a860:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a864:	4680      	mov	r8, r0
 800a866:	4689      	mov	r9, r1
 800a868:	4650      	mov	r0, sl
 800a86a:	4659      	mov	r1, fp
 800a86c:	f7f5 fec4 	bl	80005f8 <__aeabi_dmul>
 800a870:	4602      	mov	r2, r0
 800a872:	460b      	mov	r3, r1
 800a874:	4640      	mov	r0, r8
 800a876:	4649      	mov	r1, r9
 800a878:	f7f5 fd08 	bl	800028c <__adddf3>
 800a87c:	4632      	mov	r2, r6
 800a87e:	463b      	mov	r3, r7
 800a880:	4680      	mov	r8, r0
 800a882:	4689      	mov	r9, r1
 800a884:	4620      	mov	r0, r4
 800a886:	4629      	mov	r1, r5
 800a888:	f7f5 feb6 	bl	80005f8 <__aeabi_dmul>
 800a88c:	460b      	mov	r3, r1
 800a88e:	4604      	mov	r4, r0
 800a890:	460d      	mov	r5, r1
 800a892:	4602      	mov	r2, r0
 800a894:	4649      	mov	r1, r9
 800a896:	4640      	mov	r0, r8
 800a898:	f7f5 fcf8 	bl	800028c <__adddf3>
 800a89c:	4b1d      	ldr	r3, [pc, #116]	; (800a914 <__ieee754_pow+0x3dc>)
 800a89e:	4299      	cmp	r1, r3
 800a8a0:	ec45 4b19 	vmov	d9, r4, r5
 800a8a4:	4606      	mov	r6, r0
 800a8a6:	460f      	mov	r7, r1
 800a8a8:	468b      	mov	fp, r1
 800a8aa:	f340 82fe 	ble.w	800aeaa <__ieee754_pow+0x972>
 800a8ae:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a8b2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a8b6:	4303      	orrs	r3, r0
 800a8b8:	f000 81f0 	beq.w	800ac9c <__ieee754_pow+0x764>
 800a8bc:	a310      	add	r3, pc, #64	; (adr r3, 800a900 <__ieee754_pow+0x3c8>)
 800a8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c2:	ec51 0b18 	vmov	r0, r1, d8
 800a8c6:	f7f5 fe97 	bl	80005f8 <__aeabi_dmul>
 800a8ca:	a30d      	add	r3, pc, #52	; (adr r3, 800a900 <__ieee754_pow+0x3c8>)
 800a8cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d0:	e6cb      	b.n	800a66a <__ieee754_pow+0x132>
 800a8d2:	bf00      	nop
 800a8d4:	f3af 8000 	nop.w
 800a8d8:	60000000 	.word	0x60000000
 800a8dc:	3ff71547 	.word	0x3ff71547
 800a8e0:	f85ddf44 	.word	0xf85ddf44
 800a8e4:	3e54ae0b 	.word	0x3e54ae0b
 800a8e8:	55555555 	.word	0x55555555
 800a8ec:	3fd55555 	.word	0x3fd55555
 800a8f0:	652b82fe 	.word	0x652b82fe
 800a8f4:	3ff71547 	.word	0x3ff71547
 800a8f8:	00000000 	.word	0x00000000
 800a8fc:	bff00000 	.word	0xbff00000
 800a900:	8800759c 	.word	0x8800759c
 800a904:	7e37e43c 	.word	0x7e37e43c
 800a908:	3ff00000 	.word	0x3ff00000
 800a90c:	3fd00000 	.word	0x3fd00000
 800a910:	3fe00000 	.word	0x3fe00000
 800a914:	408fffff 	.word	0x408fffff
 800a918:	4bd7      	ldr	r3, [pc, #860]	; (800ac78 <__ieee754_pow+0x740>)
 800a91a:	ea03 0309 	and.w	r3, r3, r9
 800a91e:	2200      	movs	r2, #0
 800a920:	b92b      	cbnz	r3, 800a92e <__ieee754_pow+0x3f6>
 800a922:	4bd6      	ldr	r3, [pc, #856]	; (800ac7c <__ieee754_pow+0x744>)
 800a924:	f7f5 fe68 	bl	80005f8 <__aeabi_dmul>
 800a928:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a92c:	460c      	mov	r4, r1
 800a92e:	1523      	asrs	r3, r4, #20
 800a930:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a934:	4413      	add	r3, r2
 800a936:	9309      	str	r3, [sp, #36]	; 0x24
 800a938:	4bd1      	ldr	r3, [pc, #836]	; (800ac80 <__ieee754_pow+0x748>)
 800a93a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a93e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a942:	429c      	cmp	r4, r3
 800a944:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a948:	dd08      	ble.n	800a95c <__ieee754_pow+0x424>
 800a94a:	4bce      	ldr	r3, [pc, #824]	; (800ac84 <__ieee754_pow+0x74c>)
 800a94c:	429c      	cmp	r4, r3
 800a94e:	f340 8163 	ble.w	800ac18 <__ieee754_pow+0x6e0>
 800a952:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a954:	3301      	adds	r3, #1
 800a956:	9309      	str	r3, [sp, #36]	; 0x24
 800a958:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a95c:	2400      	movs	r4, #0
 800a95e:	00e3      	lsls	r3, r4, #3
 800a960:	930b      	str	r3, [sp, #44]	; 0x2c
 800a962:	4bc9      	ldr	r3, [pc, #804]	; (800ac88 <__ieee754_pow+0x750>)
 800a964:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a968:	ed93 7b00 	vldr	d7, [r3]
 800a96c:	4629      	mov	r1, r5
 800a96e:	ec53 2b17 	vmov	r2, r3, d7
 800a972:	eeb0 8a47 	vmov.f32	s16, s14
 800a976:	eef0 8a67 	vmov.f32	s17, s15
 800a97a:	4682      	mov	sl, r0
 800a97c:	f7f5 fc84 	bl	8000288 <__aeabi_dsub>
 800a980:	4652      	mov	r2, sl
 800a982:	4606      	mov	r6, r0
 800a984:	460f      	mov	r7, r1
 800a986:	462b      	mov	r3, r5
 800a988:	ec51 0b18 	vmov	r0, r1, d8
 800a98c:	f7f5 fc7e 	bl	800028c <__adddf3>
 800a990:	4602      	mov	r2, r0
 800a992:	460b      	mov	r3, r1
 800a994:	2000      	movs	r0, #0
 800a996:	49bd      	ldr	r1, [pc, #756]	; (800ac8c <__ieee754_pow+0x754>)
 800a998:	f7f5 ff58 	bl	800084c <__aeabi_ddiv>
 800a99c:	ec41 0b19 	vmov	d9, r0, r1
 800a9a0:	4602      	mov	r2, r0
 800a9a2:	460b      	mov	r3, r1
 800a9a4:	4630      	mov	r0, r6
 800a9a6:	4639      	mov	r1, r7
 800a9a8:	f7f5 fe26 	bl	80005f8 <__aeabi_dmul>
 800a9ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a9b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a9b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	9304      	str	r3, [sp, #16]
 800a9bc:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a9c0:	46ab      	mov	fp, r5
 800a9c2:	106d      	asrs	r5, r5, #1
 800a9c4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800a9c8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800a9cc:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	4640      	mov	r0, r8
 800a9d4:	4649      	mov	r1, r9
 800a9d6:	4614      	mov	r4, r2
 800a9d8:	461d      	mov	r5, r3
 800a9da:	f7f5 fe0d 	bl	80005f8 <__aeabi_dmul>
 800a9de:	4602      	mov	r2, r0
 800a9e0:	460b      	mov	r3, r1
 800a9e2:	4630      	mov	r0, r6
 800a9e4:	4639      	mov	r1, r7
 800a9e6:	f7f5 fc4f 	bl	8000288 <__aeabi_dsub>
 800a9ea:	ec53 2b18 	vmov	r2, r3, d8
 800a9ee:	4606      	mov	r6, r0
 800a9f0:	460f      	mov	r7, r1
 800a9f2:	4620      	mov	r0, r4
 800a9f4:	4629      	mov	r1, r5
 800a9f6:	f7f5 fc47 	bl	8000288 <__aeabi_dsub>
 800a9fa:	4602      	mov	r2, r0
 800a9fc:	460b      	mov	r3, r1
 800a9fe:	4650      	mov	r0, sl
 800aa00:	4659      	mov	r1, fp
 800aa02:	f7f5 fc41 	bl	8000288 <__aeabi_dsub>
 800aa06:	4642      	mov	r2, r8
 800aa08:	464b      	mov	r3, r9
 800aa0a:	f7f5 fdf5 	bl	80005f8 <__aeabi_dmul>
 800aa0e:	4602      	mov	r2, r0
 800aa10:	460b      	mov	r3, r1
 800aa12:	4630      	mov	r0, r6
 800aa14:	4639      	mov	r1, r7
 800aa16:	f7f5 fc37 	bl	8000288 <__aeabi_dsub>
 800aa1a:	ec53 2b19 	vmov	r2, r3, d9
 800aa1e:	f7f5 fdeb 	bl	80005f8 <__aeabi_dmul>
 800aa22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aa26:	ec41 0b18 	vmov	d8, r0, r1
 800aa2a:	4610      	mov	r0, r2
 800aa2c:	4619      	mov	r1, r3
 800aa2e:	f7f5 fde3 	bl	80005f8 <__aeabi_dmul>
 800aa32:	a37d      	add	r3, pc, #500	; (adr r3, 800ac28 <__ieee754_pow+0x6f0>)
 800aa34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa38:	4604      	mov	r4, r0
 800aa3a:	460d      	mov	r5, r1
 800aa3c:	f7f5 fddc 	bl	80005f8 <__aeabi_dmul>
 800aa40:	a37b      	add	r3, pc, #492	; (adr r3, 800ac30 <__ieee754_pow+0x6f8>)
 800aa42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa46:	f7f5 fc21 	bl	800028c <__adddf3>
 800aa4a:	4622      	mov	r2, r4
 800aa4c:	462b      	mov	r3, r5
 800aa4e:	f7f5 fdd3 	bl	80005f8 <__aeabi_dmul>
 800aa52:	a379      	add	r3, pc, #484	; (adr r3, 800ac38 <__ieee754_pow+0x700>)
 800aa54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa58:	f7f5 fc18 	bl	800028c <__adddf3>
 800aa5c:	4622      	mov	r2, r4
 800aa5e:	462b      	mov	r3, r5
 800aa60:	f7f5 fdca 	bl	80005f8 <__aeabi_dmul>
 800aa64:	a376      	add	r3, pc, #472	; (adr r3, 800ac40 <__ieee754_pow+0x708>)
 800aa66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa6a:	f7f5 fc0f 	bl	800028c <__adddf3>
 800aa6e:	4622      	mov	r2, r4
 800aa70:	462b      	mov	r3, r5
 800aa72:	f7f5 fdc1 	bl	80005f8 <__aeabi_dmul>
 800aa76:	a374      	add	r3, pc, #464	; (adr r3, 800ac48 <__ieee754_pow+0x710>)
 800aa78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa7c:	f7f5 fc06 	bl	800028c <__adddf3>
 800aa80:	4622      	mov	r2, r4
 800aa82:	462b      	mov	r3, r5
 800aa84:	f7f5 fdb8 	bl	80005f8 <__aeabi_dmul>
 800aa88:	a371      	add	r3, pc, #452	; (adr r3, 800ac50 <__ieee754_pow+0x718>)
 800aa8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa8e:	f7f5 fbfd 	bl	800028c <__adddf3>
 800aa92:	4622      	mov	r2, r4
 800aa94:	4606      	mov	r6, r0
 800aa96:	460f      	mov	r7, r1
 800aa98:	462b      	mov	r3, r5
 800aa9a:	4620      	mov	r0, r4
 800aa9c:	4629      	mov	r1, r5
 800aa9e:	f7f5 fdab 	bl	80005f8 <__aeabi_dmul>
 800aaa2:	4602      	mov	r2, r0
 800aaa4:	460b      	mov	r3, r1
 800aaa6:	4630      	mov	r0, r6
 800aaa8:	4639      	mov	r1, r7
 800aaaa:	f7f5 fda5 	bl	80005f8 <__aeabi_dmul>
 800aaae:	4642      	mov	r2, r8
 800aab0:	4604      	mov	r4, r0
 800aab2:	460d      	mov	r5, r1
 800aab4:	464b      	mov	r3, r9
 800aab6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aaba:	f7f5 fbe7 	bl	800028c <__adddf3>
 800aabe:	ec53 2b18 	vmov	r2, r3, d8
 800aac2:	f7f5 fd99 	bl	80005f8 <__aeabi_dmul>
 800aac6:	4622      	mov	r2, r4
 800aac8:	462b      	mov	r3, r5
 800aaca:	f7f5 fbdf 	bl	800028c <__adddf3>
 800aace:	4642      	mov	r2, r8
 800aad0:	4682      	mov	sl, r0
 800aad2:	468b      	mov	fp, r1
 800aad4:	464b      	mov	r3, r9
 800aad6:	4640      	mov	r0, r8
 800aad8:	4649      	mov	r1, r9
 800aada:	f7f5 fd8d 	bl	80005f8 <__aeabi_dmul>
 800aade:	4b6c      	ldr	r3, [pc, #432]	; (800ac90 <__ieee754_pow+0x758>)
 800aae0:	2200      	movs	r2, #0
 800aae2:	4606      	mov	r6, r0
 800aae4:	460f      	mov	r7, r1
 800aae6:	f7f5 fbd1 	bl	800028c <__adddf3>
 800aaea:	4652      	mov	r2, sl
 800aaec:	465b      	mov	r3, fp
 800aaee:	f7f5 fbcd 	bl	800028c <__adddf3>
 800aaf2:	9c04      	ldr	r4, [sp, #16]
 800aaf4:	460d      	mov	r5, r1
 800aaf6:	4622      	mov	r2, r4
 800aaf8:	460b      	mov	r3, r1
 800aafa:	4640      	mov	r0, r8
 800aafc:	4649      	mov	r1, r9
 800aafe:	f7f5 fd7b 	bl	80005f8 <__aeabi_dmul>
 800ab02:	4b63      	ldr	r3, [pc, #396]	; (800ac90 <__ieee754_pow+0x758>)
 800ab04:	4680      	mov	r8, r0
 800ab06:	4689      	mov	r9, r1
 800ab08:	2200      	movs	r2, #0
 800ab0a:	4620      	mov	r0, r4
 800ab0c:	4629      	mov	r1, r5
 800ab0e:	f7f5 fbbb 	bl	8000288 <__aeabi_dsub>
 800ab12:	4632      	mov	r2, r6
 800ab14:	463b      	mov	r3, r7
 800ab16:	f7f5 fbb7 	bl	8000288 <__aeabi_dsub>
 800ab1a:	4602      	mov	r2, r0
 800ab1c:	460b      	mov	r3, r1
 800ab1e:	4650      	mov	r0, sl
 800ab20:	4659      	mov	r1, fp
 800ab22:	f7f5 fbb1 	bl	8000288 <__aeabi_dsub>
 800ab26:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ab2a:	f7f5 fd65 	bl	80005f8 <__aeabi_dmul>
 800ab2e:	4622      	mov	r2, r4
 800ab30:	4606      	mov	r6, r0
 800ab32:	460f      	mov	r7, r1
 800ab34:	462b      	mov	r3, r5
 800ab36:	ec51 0b18 	vmov	r0, r1, d8
 800ab3a:	f7f5 fd5d 	bl	80005f8 <__aeabi_dmul>
 800ab3e:	4602      	mov	r2, r0
 800ab40:	460b      	mov	r3, r1
 800ab42:	4630      	mov	r0, r6
 800ab44:	4639      	mov	r1, r7
 800ab46:	f7f5 fba1 	bl	800028c <__adddf3>
 800ab4a:	4606      	mov	r6, r0
 800ab4c:	460f      	mov	r7, r1
 800ab4e:	4602      	mov	r2, r0
 800ab50:	460b      	mov	r3, r1
 800ab52:	4640      	mov	r0, r8
 800ab54:	4649      	mov	r1, r9
 800ab56:	f7f5 fb99 	bl	800028c <__adddf3>
 800ab5a:	9c04      	ldr	r4, [sp, #16]
 800ab5c:	a33e      	add	r3, pc, #248	; (adr r3, 800ac58 <__ieee754_pow+0x720>)
 800ab5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab62:	4620      	mov	r0, r4
 800ab64:	460d      	mov	r5, r1
 800ab66:	f7f5 fd47 	bl	80005f8 <__aeabi_dmul>
 800ab6a:	4642      	mov	r2, r8
 800ab6c:	ec41 0b18 	vmov	d8, r0, r1
 800ab70:	464b      	mov	r3, r9
 800ab72:	4620      	mov	r0, r4
 800ab74:	4629      	mov	r1, r5
 800ab76:	f7f5 fb87 	bl	8000288 <__aeabi_dsub>
 800ab7a:	4602      	mov	r2, r0
 800ab7c:	460b      	mov	r3, r1
 800ab7e:	4630      	mov	r0, r6
 800ab80:	4639      	mov	r1, r7
 800ab82:	f7f5 fb81 	bl	8000288 <__aeabi_dsub>
 800ab86:	a336      	add	r3, pc, #216	; (adr r3, 800ac60 <__ieee754_pow+0x728>)
 800ab88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab8c:	f7f5 fd34 	bl	80005f8 <__aeabi_dmul>
 800ab90:	a335      	add	r3, pc, #212	; (adr r3, 800ac68 <__ieee754_pow+0x730>)
 800ab92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab96:	4606      	mov	r6, r0
 800ab98:	460f      	mov	r7, r1
 800ab9a:	4620      	mov	r0, r4
 800ab9c:	4629      	mov	r1, r5
 800ab9e:	f7f5 fd2b 	bl	80005f8 <__aeabi_dmul>
 800aba2:	4602      	mov	r2, r0
 800aba4:	460b      	mov	r3, r1
 800aba6:	4630      	mov	r0, r6
 800aba8:	4639      	mov	r1, r7
 800abaa:	f7f5 fb6f 	bl	800028c <__adddf3>
 800abae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800abb0:	4b38      	ldr	r3, [pc, #224]	; (800ac94 <__ieee754_pow+0x75c>)
 800abb2:	4413      	add	r3, r2
 800abb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abb8:	f7f5 fb68 	bl	800028c <__adddf3>
 800abbc:	4682      	mov	sl, r0
 800abbe:	9809      	ldr	r0, [sp, #36]	; 0x24
 800abc0:	468b      	mov	fp, r1
 800abc2:	f7f5 fcaf 	bl	8000524 <__aeabi_i2d>
 800abc6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800abc8:	4b33      	ldr	r3, [pc, #204]	; (800ac98 <__ieee754_pow+0x760>)
 800abca:	4413      	add	r3, r2
 800abcc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800abd0:	4606      	mov	r6, r0
 800abd2:	460f      	mov	r7, r1
 800abd4:	4652      	mov	r2, sl
 800abd6:	465b      	mov	r3, fp
 800abd8:	ec51 0b18 	vmov	r0, r1, d8
 800abdc:	f7f5 fb56 	bl	800028c <__adddf3>
 800abe0:	4642      	mov	r2, r8
 800abe2:	464b      	mov	r3, r9
 800abe4:	f7f5 fb52 	bl	800028c <__adddf3>
 800abe8:	4632      	mov	r2, r6
 800abea:	463b      	mov	r3, r7
 800abec:	f7f5 fb4e 	bl	800028c <__adddf3>
 800abf0:	9c04      	ldr	r4, [sp, #16]
 800abf2:	4632      	mov	r2, r6
 800abf4:	463b      	mov	r3, r7
 800abf6:	4620      	mov	r0, r4
 800abf8:	460d      	mov	r5, r1
 800abfa:	f7f5 fb45 	bl	8000288 <__aeabi_dsub>
 800abfe:	4642      	mov	r2, r8
 800ac00:	464b      	mov	r3, r9
 800ac02:	f7f5 fb41 	bl	8000288 <__aeabi_dsub>
 800ac06:	ec53 2b18 	vmov	r2, r3, d8
 800ac0a:	f7f5 fb3d 	bl	8000288 <__aeabi_dsub>
 800ac0e:	4602      	mov	r2, r0
 800ac10:	460b      	mov	r3, r1
 800ac12:	4650      	mov	r0, sl
 800ac14:	4659      	mov	r1, fp
 800ac16:	e606      	b.n	800a826 <__ieee754_pow+0x2ee>
 800ac18:	2401      	movs	r4, #1
 800ac1a:	e6a0      	b.n	800a95e <__ieee754_pow+0x426>
 800ac1c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800ac70 <__ieee754_pow+0x738>
 800ac20:	e60d      	b.n	800a83e <__ieee754_pow+0x306>
 800ac22:	bf00      	nop
 800ac24:	f3af 8000 	nop.w
 800ac28:	4a454eef 	.word	0x4a454eef
 800ac2c:	3fca7e28 	.word	0x3fca7e28
 800ac30:	93c9db65 	.word	0x93c9db65
 800ac34:	3fcd864a 	.word	0x3fcd864a
 800ac38:	a91d4101 	.word	0xa91d4101
 800ac3c:	3fd17460 	.word	0x3fd17460
 800ac40:	518f264d 	.word	0x518f264d
 800ac44:	3fd55555 	.word	0x3fd55555
 800ac48:	db6fabff 	.word	0xdb6fabff
 800ac4c:	3fdb6db6 	.word	0x3fdb6db6
 800ac50:	33333303 	.word	0x33333303
 800ac54:	3fe33333 	.word	0x3fe33333
 800ac58:	e0000000 	.word	0xe0000000
 800ac5c:	3feec709 	.word	0x3feec709
 800ac60:	dc3a03fd 	.word	0xdc3a03fd
 800ac64:	3feec709 	.word	0x3feec709
 800ac68:	145b01f5 	.word	0x145b01f5
 800ac6c:	be3e2fe0 	.word	0xbe3e2fe0
 800ac70:	00000000 	.word	0x00000000
 800ac74:	3ff00000 	.word	0x3ff00000
 800ac78:	7ff00000 	.word	0x7ff00000
 800ac7c:	43400000 	.word	0x43400000
 800ac80:	0003988e 	.word	0x0003988e
 800ac84:	000bb679 	.word	0x000bb679
 800ac88:	0800e1a8 	.word	0x0800e1a8
 800ac8c:	3ff00000 	.word	0x3ff00000
 800ac90:	40080000 	.word	0x40080000
 800ac94:	0800e1c8 	.word	0x0800e1c8
 800ac98:	0800e1b8 	.word	0x0800e1b8
 800ac9c:	a3b5      	add	r3, pc, #724	; (adr r3, 800af74 <__ieee754_pow+0xa3c>)
 800ac9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aca2:	4640      	mov	r0, r8
 800aca4:	4649      	mov	r1, r9
 800aca6:	f7f5 faf1 	bl	800028c <__adddf3>
 800acaa:	4622      	mov	r2, r4
 800acac:	ec41 0b1a 	vmov	d10, r0, r1
 800acb0:	462b      	mov	r3, r5
 800acb2:	4630      	mov	r0, r6
 800acb4:	4639      	mov	r1, r7
 800acb6:	f7f5 fae7 	bl	8000288 <__aeabi_dsub>
 800acba:	4602      	mov	r2, r0
 800acbc:	460b      	mov	r3, r1
 800acbe:	ec51 0b1a 	vmov	r0, r1, d10
 800acc2:	f7f5 ff29 	bl	8000b18 <__aeabi_dcmpgt>
 800acc6:	2800      	cmp	r0, #0
 800acc8:	f47f adf8 	bne.w	800a8bc <__ieee754_pow+0x384>
 800accc:	4aa4      	ldr	r2, [pc, #656]	; (800af60 <__ieee754_pow+0xa28>)
 800acce:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800acd2:	4293      	cmp	r3, r2
 800acd4:	f340 810b 	ble.w	800aeee <__ieee754_pow+0x9b6>
 800acd8:	151b      	asrs	r3, r3, #20
 800acda:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800acde:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800ace2:	fa4a f303 	asr.w	r3, sl, r3
 800ace6:	445b      	add	r3, fp
 800ace8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800acec:	4e9d      	ldr	r6, [pc, #628]	; (800af64 <__ieee754_pow+0xa2c>)
 800acee:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800acf2:	4116      	asrs	r6, r2
 800acf4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800acf8:	2000      	movs	r0, #0
 800acfa:	ea23 0106 	bic.w	r1, r3, r6
 800acfe:	f1c2 0214 	rsb	r2, r2, #20
 800ad02:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800ad06:	fa4a fa02 	asr.w	sl, sl, r2
 800ad0a:	f1bb 0f00 	cmp.w	fp, #0
 800ad0e:	4602      	mov	r2, r0
 800ad10:	460b      	mov	r3, r1
 800ad12:	4620      	mov	r0, r4
 800ad14:	4629      	mov	r1, r5
 800ad16:	bfb8      	it	lt
 800ad18:	f1ca 0a00 	rsblt	sl, sl, #0
 800ad1c:	f7f5 fab4 	bl	8000288 <__aeabi_dsub>
 800ad20:	ec41 0b19 	vmov	d9, r0, r1
 800ad24:	4642      	mov	r2, r8
 800ad26:	464b      	mov	r3, r9
 800ad28:	ec51 0b19 	vmov	r0, r1, d9
 800ad2c:	f7f5 faae 	bl	800028c <__adddf3>
 800ad30:	2400      	movs	r4, #0
 800ad32:	a379      	add	r3, pc, #484	; (adr r3, 800af18 <__ieee754_pow+0x9e0>)
 800ad34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad38:	4620      	mov	r0, r4
 800ad3a:	460d      	mov	r5, r1
 800ad3c:	f7f5 fc5c 	bl	80005f8 <__aeabi_dmul>
 800ad40:	ec53 2b19 	vmov	r2, r3, d9
 800ad44:	4606      	mov	r6, r0
 800ad46:	460f      	mov	r7, r1
 800ad48:	4620      	mov	r0, r4
 800ad4a:	4629      	mov	r1, r5
 800ad4c:	f7f5 fa9c 	bl	8000288 <__aeabi_dsub>
 800ad50:	4602      	mov	r2, r0
 800ad52:	460b      	mov	r3, r1
 800ad54:	4640      	mov	r0, r8
 800ad56:	4649      	mov	r1, r9
 800ad58:	f7f5 fa96 	bl	8000288 <__aeabi_dsub>
 800ad5c:	a370      	add	r3, pc, #448	; (adr r3, 800af20 <__ieee754_pow+0x9e8>)
 800ad5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad62:	f7f5 fc49 	bl	80005f8 <__aeabi_dmul>
 800ad66:	a370      	add	r3, pc, #448	; (adr r3, 800af28 <__ieee754_pow+0x9f0>)
 800ad68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad6c:	4680      	mov	r8, r0
 800ad6e:	4689      	mov	r9, r1
 800ad70:	4620      	mov	r0, r4
 800ad72:	4629      	mov	r1, r5
 800ad74:	f7f5 fc40 	bl	80005f8 <__aeabi_dmul>
 800ad78:	4602      	mov	r2, r0
 800ad7a:	460b      	mov	r3, r1
 800ad7c:	4640      	mov	r0, r8
 800ad7e:	4649      	mov	r1, r9
 800ad80:	f7f5 fa84 	bl	800028c <__adddf3>
 800ad84:	4604      	mov	r4, r0
 800ad86:	460d      	mov	r5, r1
 800ad88:	4602      	mov	r2, r0
 800ad8a:	460b      	mov	r3, r1
 800ad8c:	4630      	mov	r0, r6
 800ad8e:	4639      	mov	r1, r7
 800ad90:	f7f5 fa7c 	bl	800028c <__adddf3>
 800ad94:	4632      	mov	r2, r6
 800ad96:	463b      	mov	r3, r7
 800ad98:	4680      	mov	r8, r0
 800ad9a:	4689      	mov	r9, r1
 800ad9c:	f7f5 fa74 	bl	8000288 <__aeabi_dsub>
 800ada0:	4602      	mov	r2, r0
 800ada2:	460b      	mov	r3, r1
 800ada4:	4620      	mov	r0, r4
 800ada6:	4629      	mov	r1, r5
 800ada8:	f7f5 fa6e 	bl	8000288 <__aeabi_dsub>
 800adac:	4642      	mov	r2, r8
 800adae:	4606      	mov	r6, r0
 800adb0:	460f      	mov	r7, r1
 800adb2:	464b      	mov	r3, r9
 800adb4:	4640      	mov	r0, r8
 800adb6:	4649      	mov	r1, r9
 800adb8:	f7f5 fc1e 	bl	80005f8 <__aeabi_dmul>
 800adbc:	a35c      	add	r3, pc, #368	; (adr r3, 800af30 <__ieee754_pow+0x9f8>)
 800adbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adc2:	4604      	mov	r4, r0
 800adc4:	460d      	mov	r5, r1
 800adc6:	f7f5 fc17 	bl	80005f8 <__aeabi_dmul>
 800adca:	a35b      	add	r3, pc, #364	; (adr r3, 800af38 <__ieee754_pow+0xa00>)
 800adcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800add0:	f7f5 fa5a 	bl	8000288 <__aeabi_dsub>
 800add4:	4622      	mov	r2, r4
 800add6:	462b      	mov	r3, r5
 800add8:	f7f5 fc0e 	bl	80005f8 <__aeabi_dmul>
 800addc:	a358      	add	r3, pc, #352	; (adr r3, 800af40 <__ieee754_pow+0xa08>)
 800adde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ade2:	f7f5 fa53 	bl	800028c <__adddf3>
 800ade6:	4622      	mov	r2, r4
 800ade8:	462b      	mov	r3, r5
 800adea:	f7f5 fc05 	bl	80005f8 <__aeabi_dmul>
 800adee:	a356      	add	r3, pc, #344	; (adr r3, 800af48 <__ieee754_pow+0xa10>)
 800adf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adf4:	f7f5 fa48 	bl	8000288 <__aeabi_dsub>
 800adf8:	4622      	mov	r2, r4
 800adfa:	462b      	mov	r3, r5
 800adfc:	f7f5 fbfc 	bl	80005f8 <__aeabi_dmul>
 800ae00:	a353      	add	r3, pc, #332	; (adr r3, 800af50 <__ieee754_pow+0xa18>)
 800ae02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae06:	f7f5 fa41 	bl	800028c <__adddf3>
 800ae0a:	4622      	mov	r2, r4
 800ae0c:	462b      	mov	r3, r5
 800ae0e:	f7f5 fbf3 	bl	80005f8 <__aeabi_dmul>
 800ae12:	4602      	mov	r2, r0
 800ae14:	460b      	mov	r3, r1
 800ae16:	4640      	mov	r0, r8
 800ae18:	4649      	mov	r1, r9
 800ae1a:	f7f5 fa35 	bl	8000288 <__aeabi_dsub>
 800ae1e:	4604      	mov	r4, r0
 800ae20:	460d      	mov	r5, r1
 800ae22:	4602      	mov	r2, r0
 800ae24:	460b      	mov	r3, r1
 800ae26:	4640      	mov	r0, r8
 800ae28:	4649      	mov	r1, r9
 800ae2a:	f7f5 fbe5 	bl	80005f8 <__aeabi_dmul>
 800ae2e:	2200      	movs	r2, #0
 800ae30:	ec41 0b19 	vmov	d9, r0, r1
 800ae34:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ae38:	4620      	mov	r0, r4
 800ae3a:	4629      	mov	r1, r5
 800ae3c:	f7f5 fa24 	bl	8000288 <__aeabi_dsub>
 800ae40:	4602      	mov	r2, r0
 800ae42:	460b      	mov	r3, r1
 800ae44:	ec51 0b19 	vmov	r0, r1, d9
 800ae48:	f7f5 fd00 	bl	800084c <__aeabi_ddiv>
 800ae4c:	4632      	mov	r2, r6
 800ae4e:	4604      	mov	r4, r0
 800ae50:	460d      	mov	r5, r1
 800ae52:	463b      	mov	r3, r7
 800ae54:	4640      	mov	r0, r8
 800ae56:	4649      	mov	r1, r9
 800ae58:	f7f5 fbce 	bl	80005f8 <__aeabi_dmul>
 800ae5c:	4632      	mov	r2, r6
 800ae5e:	463b      	mov	r3, r7
 800ae60:	f7f5 fa14 	bl	800028c <__adddf3>
 800ae64:	4602      	mov	r2, r0
 800ae66:	460b      	mov	r3, r1
 800ae68:	4620      	mov	r0, r4
 800ae6a:	4629      	mov	r1, r5
 800ae6c:	f7f5 fa0c 	bl	8000288 <__aeabi_dsub>
 800ae70:	4642      	mov	r2, r8
 800ae72:	464b      	mov	r3, r9
 800ae74:	f7f5 fa08 	bl	8000288 <__aeabi_dsub>
 800ae78:	460b      	mov	r3, r1
 800ae7a:	4602      	mov	r2, r0
 800ae7c:	493a      	ldr	r1, [pc, #232]	; (800af68 <__ieee754_pow+0xa30>)
 800ae7e:	2000      	movs	r0, #0
 800ae80:	f7f5 fa02 	bl	8000288 <__aeabi_dsub>
 800ae84:	e9cd 0100 	strd	r0, r1, [sp]
 800ae88:	9b01      	ldr	r3, [sp, #4]
 800ae8a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800ae8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ae92:	da2f      	bge.n	800aef4 <__ieee754_pow+0x9bc>
 800ae94:	4650      	mov	r0, sl
 800ae96:	ed9d 0b00 	vldr	d0, [sp]
 800ae9a:	f000 f9cd 	bl	800b238 <scalbn>
 800ae9e:	ec51 0b10 	vmov	r0, r1, d0
 800aea2:	ec53 2b18 	vmov	r2, r3, d8
 800aea6:	f7ff bbe0 	b.w	800a66a <__ieee754_pow+0x132>
 800aeaa:	4b30      	ldr	r3, [pc, #192]	; (800af6c <__ieee754_pow+0xa34>)
 800aeac:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800aeb0:	429e      	cmp	r6, r3
 800aeb2:	f77f af0b 	ble.w	800accc <__ieee754_pow+0x794>
 800aeb6:	4b2e      	ldr	r3, [pc, #184]	; (800af70 <__ieee754_pow+0xa38>)
 800aeb8:	440b      	add	r3, r1
 800aeba:	4303      	orrs	r3, r0
 800aebc:	d00b      	beq.n	800aed6 <__ieee754_pow+0x99e>
 800aebe:	a326      	add	r3, pc, #152	; (adr r3, 800af58 <__ieee754_pow+0xa20>)
 800aec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec4:	ec51 0b18 	vmov	r0, r1, d8
 800aec8:	f7f5 fb96 	bl	80005f8 <__aeabi_dmul>
 800aecc:	a322      	add	r3, pc, #136	; (adr r3, 800af58 <__ieee754_pow+0xa20>)
 800aece:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aed2:	f7ff bbca 	b.w	800a66a <__ieee754_pow+0x132>
 800aed6:	4622      	mov	r2, r4
 800aed8:	462b      	mov	r3, r5
 800aeda:	f7f5 f9d5 	bl	8000288 <__aeabi_dsub>
 800aede:	4642      	mov	r2, r8
 800aee0:	464b      	mov	r3, r9
 800aee2:	f7f5 fe0f 	bl	8000b04 <__aeabi_dcmpge>
 800aee6:	2800      	cmp	r0, #0
 800aee8:	f43f aef0 	beq.w	800accc <__ieee754_pow+0x794>
 800aeec:	e7e7      	b.n	800aebe <__ieee754_pow+0x986>
 800aeee:	f04f 0a00 	mov.w	sl, #0
 800aef2:	e717      	b.n	800ad24 <__ieee754_pow+0x7ec>
 800aef4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aef8:	4619      	mov	r1, r3
 800aefa:	e7d2      	b.n	800aea2 <__ieee754_pow+0x96a>
 800aefc:	491a      	ldr	r1, [pc, #104]	; (800af68 <__ieee754_pow+0xa30>)
 800aefe:	2000      	movs	r0, #0
 800af00:	f7ff bb9e 	b.w	800a640 <__ieee754_pow+0x108>
 800af04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af08:	f7ff bb9a 	b.w	800a640 <__ieee754_pow+0x108>
 800af0c:	9000      	str	r0, [sp, #0]
 800af0e:	f7ff bb76 	b.w	800a5fe <__ieee754_pow+0xc6>
 800af12:	2100      	movs	r1, #0
 800af14:	f7ff bb60 	b.w	800a5d8 <__ieee754_pow+0xa0>
 800af18:	00000000 	.word	0x00000000
 800af1c:	3fe62e43 	.word	0x3fe62e43
 800af20:	fefa39ef 	.word	0xfefa39ef
 800af24:	3fe62e42 	.word	0x3fe62e42
 800af28:	0ca86c39 	.word	0x0ca86c39
 800af2c:	be205c61 	.word	0xbe205c61
 800af30:	72bea4d0 	.word	0x72bea4d0
 800af34:	3e663769 	.word	0x3e663769
 800af38:	c5d26bf1 	.word	0xc5d26bf1
 800af3c:	3ebbbd41 	.word	0x3ebbbd41
 800af40:	af25de2c 	.word	0xaf25de2c
 800af44:	3f11566a 	.word	0x3f11566a
 800af48:	16bebd93 	.word	0x16bebd93
 800af4c:	3f66c16c 	.word	0x3f66c16c
 800af50:	5555553e 	.word	0x5555553e
 800af54:	3fc55555 	.word	0x3fc55555
 800af58:	c2f8f359 	.word	0xc2f8f359
 800af5c:	01a56e1f 	.word	0x01a56e1f
 800af60:	3fe00000 	.word	0x3fe00000
 800af64:	000fffff 	.word	0x000fffff
 800af68:	3ff00000 	.word	0x3ff00000
 800af6c:	4090cbff 	.word	0x4090cbff
 800af70:	3f6f3400 	.word	0x3f6f3400
 800af74:	652b82fe 	.word	0x652b82fe
 800af78:	3c971547 	.word	0x3c971547

0800af7c <__ieee754_sqrt>:
 800af7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af80:	ec55 4b10 	vmov	r4, r5, d0
 800af84:	4e56      	ldr	r6, [pc, #344]	; (800b0e0 <__ieee754_sqrt+0x164>)
 800af86:	43ae      	bics	r6, r5
 800af88:	ee10 0a10 	vmov	r0, s0
 800af8c:	ee10 3a10 	vmov	r3, s0
 800af90:	4629      	mov	r1, r5
 800af92:	462a      	mov	r2, r5
 800af94:	d110      	bne.n	800afb8 <__ieee754_sqrt+0x3c>
 800af96:	ee10 2a10 	vmov	r2, s0
 800af9a:	462b      	mov	r3, r5
 800af9c:	f7f5 fb2c 	bl	80005f8 <__aeabi_dmul>
 800afa0:	4602      	mov	r2, r0
 800afa2:	460b      	mov	r3, r1
 800afa4:	4620      	mov	r0, r4
 800afa6:	4629      	mov	r1, r5
 800afa8:	f7f5 f970 	bl	800028c <__adddf3>
 800afac:	4604      	mov	r4, r0
 800afae:	460d      	mov	r5, r1
 800afb0:	ec45 4b10 	vmov	d0, r4, r5
 800afb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afb8:	2d00      	cmp	r5, #0
 800afba:	dc10      	bgt.n	800afde <__ieee754_sqrt+0x62>
 800afbc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800afc0:	4330      	orrs	r0, r6
 800afc2:	d0f5      	beq.n	800afb0 <__ieee754_sqrt+0x34>
 800afc4:	b15d      	cbz	r5, 800afde <__ieee754_sqrt+0x62>
 800afc6:	ee10 2a10 	vmov	r2, s0
 800afca:	462b      	mov	r3, r5
 800afcc:	ee10 0a10 	vmov	r0, s0
 800afd0:	f7f5 f95a 	bl	8000288 <__aeabi_dsub>
 800afd4:	4602      	mov	r2, r0
 800afd6:	460b      	mov	r3, r1
 800afd8:	f7f5 fc38 	bl	800084c <__aeabi_ddiv>
 800afdc:	e7e6      	b.n	800afac <__ieee754_sqrt+0x30>
 800afde:	1509      	asrs	r1, r1, #20
 800afe0:	d076      	beq.n	800b0d0 <__ieee754_sqrt+0x154>
 800afe2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800afe6:	07ce      	lsls	r6, r1, #31
 800afe8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800afec:	bf5e      	ittt	pl
 800afee:	0fda      	lsrpl	r2, r3, #31
 800aff0:	005b      	lslpl	r3, r3, #1
 800aff2:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800aff6:	0fda      	lsrs	r2, r3, #31
 800aff8:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800affc:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800b000:	2000      	movs	r0, #0
 800b002:	106d      	asrs	r5, r5, #1
 800b004:	005b      	lsls	r3, r3, #1
 800b006:	f04f 0e16 	mov.w	lr, #22
 800b00a:	4684      	mov	ip, r0
 800b00c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b010:	eb0c 0401 	add.w	r4, ip, r1
 800b014:	4294      	cmp	r4, r2
 800b016:	bfde      	ittt	le
 800b018:	1b12      	suble	r2, r2, r4
 800b01a:	eb04 0c01 	addle.w	ip, r4, r1
 800b01e:	1840      	addle	r0, r0, r1
 800b020:	0052      	lsls	r2, r2, #1
 800b022:	f1be 0e01 	subs.w	lr, lr, #1
 800b026:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800b02a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b02e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b032:	d1ed      	bne.n	800b010 <__ieee754_sqrt+0x94>
 800b034:	4671      	mov	r1, lr
 800b036:	2720      	movs	r7, #32
 800b038:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800b03c:	4562      	cmp	r2, ip
 800b03e:	eb04 060e 	add.w	r6, r4, lr
 800b042:	dc02      	bgt.n	800b04a <__ieee754_sqrt+0xce>
 800b044:	d113      	bne.n	800b06e <__ieee754_sqrt+0xf2>
 800b046:	429e      	cmp	r6, r3
 800b048:	d811      	bhi.n	800b06e <__ieee754_sqrt+0xf2>
 800b04a:	2e00      	cmp	r6, #0
 800b04c:	eb06 0e04 	add.w	lr, r6, r4
 800b050:	da43      	bge.n	800b0da <__ieee754_sqrt+0x15e>
 800b052:	f1be 0f00 	cmp.w	lr, #0
 800b056:	db40      	blt.n	800b0da <__ieee754_sqrt+0x15e>
 800b058:	f10c 0801 	add.w	r8, ip, #1
 800b05c:	eba2 020c 	sub.w	r2, r2, ip
 800b060:	429e      	cmp	r6, r3
 800b062:	bf88      	it	hi
 800b064:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800b068:	1b9b      	subs	r3, r3, r6
 800b06a:	4421      	add	r1, r4
 800b06c:	46c4      	mov	ip, r8
 800b06e:	0052      	lsls	r2, r2, #1
 800b070:	3f01      	subs	r7, #1
 800b072:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800b076:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b07a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b07e:	d1dd      	bne.n	800b03c <__ieee754_sqrt+0xc0>
 800b080:	4313      	orrs	r3, r2
 800b082:	d006      	beq.n	800b092 <__ieee754_sqrt+0x116>
 800b084:	1c4c      	adds	r4, r1, #1
 800b086:	bf13      	iteet	ne
 800b088:	3101      	addne	r1, #1
 800b08a:	3001      	addeq	r0, #1
 800b08c:	4639      	moveq	r1, r7
 800b08e:	f021 0101 	bicne.w	r1, r1, #1
 800b092:	1043      	asrs	r3, r0, #1
 800b094:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b098:	0849      	lsrs	r1, r1, #1
 800b09a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b09e:	07c2      	lsls	r2, r0, #31
 800b0a0:	bf48      	it	mi
 800b0a2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800b0a6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800b0aa:	460c      	mov	r4, r1
 800b0ac:	463d      	mov	r5, r7
 800b0ae:	e77f      	b.n	800afb0 <__ieee754_sqrt+0x34>
 800b0b0:	0ada      	lsrs	r2, r3, #11
 800b0b2:	3815      	subs	r0, #21
 800b0b4:	055b      	lsls	r3, r3, #21
 800b0b6:	2a00      	cmp	r2, #0
 800b0b8:	d0fa      	beq.n	800b0b0 <__ieee754_sqrt+0x134>
 800b0ba:	02d7      	lsls	r7, r2, #11
 800b0bc:	d50a      	bpl.n	800b0d4 <__ieee754_sqrt+0x158>
 800b0be:	f1c1 0420 	rsb	r4, r1, #32
 800b0c2:	fa23 f404 	lsr.w	r4, r3, r4
 800b0c6:	1e4d      	subs	r5, r1, #1
 800b0c8:	408b      	lsls	r3, r1
 800b0ca:	4322      	orrs	r2, r4
 800b0cc:	1b41      	subs	r1, r0, r5
 800b0ce:	e788      	b.n	800afe2 <__ieee754_sqrt+0x66>
 800b0d0:	4608      	mov	r0, r1
 800b0d2:	e7f0      	b.n	800b0b6 <__ieee754_sqrt+0x13a>
 800b0d4:	0052      	lsls	r2, r2, #1
 800b0d6:	3101      	adds	r1, #1
 800b0d8:	e7ef      	b.n	800b0ba <__ieee754_sqrt+0x13e>
 800b0da:	46e0      	mov	r8, ip
 800b0dc:	e7be      	b.n	800b05c <__ieee754_sqrt+0xe0>
 800b0de:	bf00      	nop
 800b0e0:	7ff00000 	.word	0x7ff00000

0800b0e4 <fabs>:
 800b0e4:	ec51 0b10 	vmov	r0, r1, d0
 800b0e8:	ee10 2a10 	vmov	r2, s0
 800b0ec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b0f0:	ec43 2b10 	vmov	d0, r2, r3
 800b0f4:	4770      	bx	lr

0800b0f6 <finite>:
 800b0f6:	b082      	sub	sp, #8
 800b0f8:	ed8d 0b00 	vstr	d0, [sp]
 800b0fc:	9801      	ldr	r0, [sp, #4]
 800b0fe:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800b102:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800b106:	0fc0      	lsrs	r0, r0, #31
 800b108:	b002      	add	sp, #8
 800b10a:	4770      	bx	lr
 800b10c:	0000      	movs	r0, r0
	...

0800b110 <nan>:
 800b110:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b118 <nan+0x8>
 800b114:	4770      	bx	lr
 800b116:	bf00      	nop
 800b118:	00000000 	.word	0x00000000
 800b11c:	7ff80000 	.word	0x7ff80000

0800b120 <rint>:
 800b120:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b122:	ec51 0b10 	vmov	r0, r1, d0
 800b126:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b12a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800b12e:	2e13      	cmp	r6, #19
 800b130:	ee10 4a10 	vmov	r4, s0
 800b134:	460b      	mov	r3, r1
 800b136:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800b13a:	dc58      	bgt.n	800b1ee <rint+0xce>
 800b13c:	2e00      	cmp	r6, #0
 800b13e:	da2b      	bge.n	800b198 <rint+0x78>
 800b140:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800b144:	4302      	orrs	r2, r0
 800b146:	d023      	beq.n	800b190 <rint+0x70>
 800b148:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800b14c:	4302      	orrs	r2, r0
 800b14e:	4254      	negs	r4, r2
 800b150:	4314      	orrs	r4, r2
 800b152:	0c4b      	lsrs	r3, r1, #17
 800b154:	0b24      	lsrs	r4, r4, #12
 800b156:	045b      	lsls	r3, r3, #17
 800b158:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800b15c:	ea44 0103 	orr.w	r1, r4, r3
 800b160:	4b32      	ldr	r3, [pc, #200]	; (800b22c <rint+0x10c>)
 800b162:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b166:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b16a:	4602      	mov	r2, r0
 800b16c:	460b      	mov	r3, r1
 800b16e:	4630      	mov	r0, r6
 800b170:	4639      	mov	r1, r7
 800b172:	f7f5 f88b 	bl	800028c <__adddf3>
 800b176:	e9cd 0100 	strd	r0, r1, [sp]
 800b17a:	463b      	mov	r3, r7
 800b17c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b180:	4632      	mov	r2, r6
 800b182:	f7f5 f881 	bl	8000288 <__aeabi_dsub>
 800b186:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b18a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800b18e:	4639      	mov	r1, r7
 800b190:	ec41 0b10 	vmov	d0, r0, r1
 800b194:	b003      	add	sp, #12
 800b196:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b198:	4a25      	ldr	r2, [pc, #148]	; (800b230 <rint+0x110>)
 800b19a:	4132      	asrs	r2, r6
 800b19c:	ea01 0702 	and.w	r7, r1, r2
 800b1a0:	4307      	orrs	r7, r0
 800b1a2:	d0f5      	beq.n	800b190 <rint+0x70>
 800b1a4:	0851      	lsrs	r1, r2, #1
 800b1a6:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800b1aa:	4314      	orrs	r4, r2
 800b1ac:	d00c      	beq.n	800b1c8 <rint+0xa8>
 800b1ae:	ea23 0201 	bic.w	r2, r3, r1
 800b1b2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b1b6:	2e13      	cmp	r6, #19
 800b1b8:	fa43 f606 	asr.w	r6, r3, r6
 800b1bc:	bf0c      	ite	eq
 800b1be:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800b1c2:	2400      	movne	r4, #0
 800b1c4:	ea42 0306 	orr.w	r3, r2, r6
 800b1c8:	4918      	ldr	r1, [pc, #96]	; (800b22c <rint+0x10c>)
 800b1ca:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800b1ce:	4622      	mov	r2, r4
 800b1d0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b1d4:	4620      	mov	r0, r4
 800b1d6:	4629      	mov	r1, r5
 800b1d8:	f7f5 f858 	bl	800028c <__adddf3>
 800b1dc:	e9cd 0100 	strd	r0, r1, [sp]
 800b1e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b1e4:	4622      	mov	r2, r4
 800b1e6:	462b      	mov	r3, r5
 800b1e8:	f7f5 f84e 	bl	8000288 <__aeabi_dsub>
 800b1ec:	e7d0      	b.n	800b190 <rint+0x70>
 800b1ee:	2e33      	cmp	r6, #51	; 0x33
 800b1f0:	dd07      	ble.n	800b202 <rint+0xe2>
 800b1f2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b1f6:	d1cb      	bne.n	800b190 <rint+0x70>
 800b1f8:	ee10 2a10 	vmov	r2, s0
 800b1fc:	f7f5 f846 	bl	800028c <__adddf3>
 800b200:	e7c6      	b.n	800b190 <rint+0x70>
 800b202:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800b206:	f04f 36ff 	mov.w	r6, #4294967295
 800b20a:	40d6      	lsrs	r6, r2
 800b20c:	4230      	tst	r0, r6
 800b20e:	d0bf      	beq.n	800b190 <rint+0x70>
 800b210:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800b214:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800b218:	bf1f      	itttt	ne
 800b21a:	ea24 0101 	bicne.w	r1, r4, r1
 800b21e:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800b222:	fa44 f202 	asrne.w	r2, r4, r2
 800b226:	ea41 0402 	orrne.w	r4, r1, r2
 800b22a:	e7cd      	b.n	800b1c8 <rint+0xa8>
 800b22c:	0800e1d8 	.word	0x0800e1d8
 800b230:	000fffff 	.word	0x000fffff
 800b234:	00000000 	.word	0x00000000

0800b238 <scalbn>:
 800b238:	b570      	push	{r4, r5, r6, lr}
 800b23a:	ec55 4b10 	vmov	r4, r5, d0
 800b23e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800b242:	4606      	mov	r6, r0
 800b244:	462b      	mov	r3, r5
 800b246:	b99a      	cbnz	r2, 800b270 <scalbn+0x38>
 800b248:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b24c:	4323      	orrs	r3, r4
 800b24e:	d036      	beq.n	800b2be <scalbn+0x86>
 800b250:	4b39      	ldr	r3, [pc, #228]	; (800b338 <scalbn+0x100>)
 800b252:	4629      	mov	r1, r5
 800b254:	ee10 0a10 	vmov	r0, s0
 800b258:	2200      	movs	r2, #0
 800b25a:	f7f5 f9cd 	bl	80005f8 <__aeabi_dmul>
 800b25e:	4b37      	ldr	r3, [pc, #220]	; (800b33c <scalbn+0x104>)
 800b260:	429e      	cmp	r6, r3
 800b262:	4604      	mov	r4, r0
 800b264:	460d      	mov	r5, r1
 800b266:	da10      	bge.n	800b28a <scalbn+0x52>
 800b268:	a32b      	add	r3, pc, #172	; (adr r3, 800b318 <scalbn+0xe0>)
 800b26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b26e:	e03a      	b.n	800b2e6 <scalbn+0xae>
 800b270:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800b274:	428a      	cmp	r2, r1
 800b276:	d10c      	bne.n	800b292 <scalbn+0x5a>
 800b278:	ee10 2a10 	vmov	r2, s0
 800b27c:	4620      	mov	r0, r4
 800b27e:	4629      	mov	r1, r5
 800b280:	f7f5 f804 	bl	800028c <__adddf3>
 800b284:	4604      	mov	r4, r0
 800b286:	460d      	mov	r5, r1
 800b288:	e019      	b.n	800b2be <scalbn+0x86>
 800b28a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b28e:	460b      	mov	r3, r1
 800b290:	3a36      	subs	r2, #54	; 0x36
 800b292:	4432      	add	r2, r6
 800b294:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b298:	428a      	cmp	r2, r1
 800b29a:	dd08      	ble.n	800b2ae <scalbn+0x76>
 800b29c:	2d00      	cmp	r5, #0
 800b29e:	a120      	add	r1, pc, #128	; (adr r1, 800b320 <scalbn+0xe8>)
 800b2a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2a4:	da1c      	bge.n	800b2e0 <scalbn+0xa8>
 800b2a6:	a120      	add	r1, pc, #128	; (adr r1, 800b328 <scalbn+0xf0>)
 800b2a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2ac:	e018      	b.n	800b2e0 <scalbn+0xa8>
 800b2ae:	2a00      	cmp	r2, #0
 800b2b0:	dd08      	ble.n	800b2c4 <scalbn+0x8c>
 800b2b2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b2b6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b2ba:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b2be:	ec45 4b10 	vmov	d0, r4, r5
 800b2c2:	bd70      	pop	{r4, r5, r6, pc}
 800b2c4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800b2c8:	da19      	bge.n	800b2fe <scalbn+0xc6>
 800b2ca:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b2ce:	429e      	cmp	r6, r3
 800b2d0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800b2d4:	dd0a      	ble.n	800b2ec <scalbn+0xb4>
 800b2d6:	a112      	add	r1, pc, #72	; (adr r1, 800b320 <scalbn+0xe8>)
 800b2d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d1e2      	bne.n	800b2a6 <scalbn+0x6e>
 800b2e0:	a30f      	add	r3, pc, #60	; (adr r3, 800b320 <scalbn+0xe8>)
 800b2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2e6:	f7f5 f987 	bl	80005f8 <__aeabi_dmul>
 800b2ea:	e7cb      	b.n	800b284 <scalbn+0x4c>
 800b2ec:	a10a      	add	r1, pc, #40	; (adr r1, 800b318 <scalbn+0xe0>)
 800b2ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d0b8      	beq.n	800b268 <scalbn+0x30>
 800b2f6:	a10e      	add	r1, pc, #56	; (adr r1, 800b330 <scalbn+0xf8>)
 800b2f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2fc:	e7b4      	b.n	800b268 <scalbn+0x30>
 800b2fe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b302:	3236      	adds	r2, #54	; 0x36
 800b304:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b308:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800b30c:	4620      	mov	r0, r4
 800b30e:	4b0c      	ldr	r3, [pc, #48]	; (800b340 <scalbn+0x108>)
 800b310:	2200      	movs	r2, #0
 800b312:	e7e8      	b.n	800b2e6 <scalbn+0xae>
 800b314:	f3af 8000 	nop.w
 800b318:	c2f8f359 	.word	0xc2f8f359
 800b31c:	01a56e1f 	.word	0x01a56e1f
 800b320:	8800759c 	.word	0x8800759c
 800b324:	7e37e43c 	.word	0x7e37e43c
 800b328:	8800759c 	.word	0x8800759c
 800b32c:	fe37e43c 	.word	0xfe37e43c
 800b330:	c2f8f359 	.word	0xc2f8f359
 800b334:	81a56e1f 	.word	0x81a56e1f
 800b338:	43500000 	.word	0x43500000
 800b33c:	ffff3cb0 	.word	0xffff3cb0
 800b340:	3c900000 	.word	0x3c900000

0800b344 <__errno>:
 800b344:	4b01      	ldr	r3, [pc, #4]	; (800b34c <__errno+0x8>)
 800b346:	6818      	ldr	r0, [r3, #0]
 800b348:	4770      	bx	lr
 800b34a:	bf00      	nop
 800b34c:	20000188 	.word	0x20000188

0800b350 <__libc_init_array>:
 800b350:	b570      	push	{r4, r5, r6, lr}
 800b352:	4d0d      	ldr	r5, [pc, #52]	; (800b388 <__libc_init_array+0x38>)
 800b354:	4c0d      	ldr	r4, [pc, #52]	; (800b38c <__libc_init_array+0x3c>)
 800b356:	1b64      	subs	r4, r4, r5
 800b358:	10a4      	asrs	r4, r4, #2
 800b35a:	2600      	movs	r6, #0
 800b35c:	42a6      	cmp	r6, r4
 800b35e:	d109      	bne.n	800b374 <__libc_init_array+0x24>
 800b360:	4d0b      	ldr	r5, [pc, #44]	; (800b390 <__libc_init_array+0x40>)
 800b362:	4c0c      	ldr	r4, [pc, #48]	; (800b394 <__libc_init_array+0x44>)
 800b364:	f002 fec2 	bl	800e0ec <_init>
 800b368:	1b64      	subs	r4, r4, r5
 800b36a:	10a4      	asrs	r4, r4, #2
 800b36c:	2600      	movs	r6, #0
 800b36e:	42a6      	cmp	r6, r4
 800b370:	d105      	bne.n	800b37e <__libc_init_array+0x2e>
 800b372:	bd70      	pop	{r4, r5, r6, pc}
 800b374:	f855 3b04 	ldr.w	r3, [r5], #4
 800b378:	4798      	blx	r3
 800b37a:	3601      	adds	r6, #1
 800b37c:	e7ee      	b.n	800b35c <__libc_init_array+0xc>
 800b37e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b382:	4798      	blx	r3
 800b384:	3601      	adds	r6, #1
 800b386:	e7f2      	b.n	800b36e <__libc_init_array+0x1e>
 800b388:	0800e5d4 	.word	0x0800e5d4
 800b38c:	0800e5d4 	.word	0x0800e5d4
 800b390:	0800e5d4 	.word	0x0800e5d4
 800b394:	0800e5d8 	.word	0x0800e5d8

0800b398 <memset>:
 800b398:	4402      	add	r2, r0
 800b39a:	4603      	mov	r3, r0
 800b39c:	4293      	cmp	r3, r2
 800b39e:	d100      	bne.n	800b3a2 <memset+0xa>
 800b3a0:	4770      	bx	lr
 800b3a2:	f803 1b01 	strb.w	r1, [r3], #1
 800b3a6:	e7f9      	b.n	800b39c <memset+0x4>

0800b3a8 <__cvt>:
 800b3a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b3ac:	ec55 4b10 	vmov	r4, r5, d0
 800b3b0:	2d00      	cmp	r5, #0
 800b3b2:	460e      	mov	r6, r1
 800b3b4:	4619      	mov	r1, r3
 800b3b6:	462b      	mov	r3, r5
 800b3b8:	bfbb      	ittet	lt
 800b3ba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b3be:	461d      	movlt	r5, r3
 800b3c0:	2300      	movge	r3, #0
 800b3c2:	232d      	movlt	r3, #45	; 0x2d
 800b3c4:	700b      	strb	r3, [r1, #0]
 800b3c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b3c8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b3cc:	4691      	mov	r9, r2
 800b3ce:	f023 0820 	bic.w	r8, r3, #32
 800b3d2:	bfbc      	itt	lt
 800b3d4:	4622      	movlt	r2, r4
 800b3d6:	4614      	movlt	r4, r2
 800b3d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b3dc:	d005      	beq.n	800b3ea <__cvt+0x42>
 800b3de:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b3e2:	d100      	bne.n	800b3e6 <__cvt+0x3e>
 800b3e4:	3601      	adds	r6, #1
 800b3e6:	2102      	movs	r1, #2
 800b3e8:	e000      	b.n	800b3ec <__cvt+0x44>
 800b3ea:	2103      	movs	r1, #3
 800b3ec:	ab03      	add	r3, sp, #12
 800b3ee:	9301      	str	r3, [sp, #4]
 800b3f0:	ab02      	add	r3, sp, #8
 800b3f2:	9300      	str	r3, [sp, #0]
 800b3f4:	ec45 4b10 	vmov	d0, r4, r5
 800b3f8:	4653      	mov	r3, sl
 800b3fa:	4632      	mov	r2, r6
 800b3fc:	f000 fcf8 	bl	800bdf0 <_dtoa_r>
 800b400:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b404:	4607      	mov	r7, r0
 800b406:	d102      	bne.n	800b40e <__cvt+0x66>
 800b408:	f019 0f01 	tst.w	r9, #1
 800b40c:	d022      	beq.n	800b454 <__cvt+0xac>
 800b40e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b412:	eb07 0906 	add.w	r9, r7, r6
 800b416:	d110      	bne.n	800b43a <__cvt+0x92>
 800b418:	783b      	ldrb	r3, [r7, #0]
 800b41a:	2b30      	cmp	r3, #48	; 0x30
 800b41c:	d10a      	bne.n	800b434 <__cvt+0x8c>
 800b41e:	2200      	movs	r2, #0
 800b420:	2300      	movs	r3, #0
 800b422:	4620      	mov	r0, r4
 800b424:	4629      	mov	r1, r5
 800b426:	f7f5 fb4f 	bl	8000ac8 <__aeabi_dcmpeq>
 800b42a:	b918      	cbnz	r0, 800b434 <__cvt+0x8c>
 800b42c:	f1c6 0601 	rsb	r6, r6, #1
 800b430:	f8ca 6000 	str.w	r6, [sl]
 800b434:	f8da 3000 	ldr.w	r3, [sl]
 800b438:	4499      	add	r9, r3
 800b43a:	2200      	movs	r2, #0
 800b43c:	2300      	movs	r3, #0
 800b43e:	4620      	mov	r0, r4
 800b440:	4629      	mov	r1, r5
 800b442:	f7f5 fb41 	bl	8000ac8 <__aeabi_dcmpeq>
 800b446:	b108      	cbz	r0, 800b44c <__cvt+0xa4>
 800b448:	f8cd 900c 	str.w	r9, [sp, #12]
 800b44c:	2230      	movs	r2, #48	; 0x30
 800b44e:	9b03      	ldr	r3, [sp, #12]
 800b450:	454b      	cmp	r3, r9
 800b452:	d307      	bcc.n	800b464 <__cvt+0xbc>
 800b454:	9b03      	ldr	r3, [sp, #12]
 800b456:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b458:	1bdb      	subs	r3, r3, r7
 800b45a:	4638      	mov	r0, r7
 800b45c:	6013      	str	r3, [r2, #0]
 800b45e:	b004      	add	sp, #16
 800b460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b464:	1c59      	adds	r1, r3, #1
 800b466:	9103      	str	r1, [sp, #12]
 800b468:	701a      	strb	r2, [r3, #0]
 800b46a:	e7f0      	b.n	800b44e <__cvt+0xa6>

0800b46c <__exponent>:
 800b46c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b46e:	4603      	mov	r3, r0
 800b470:	2900      	cmp	r1, #0
 800b472:	bfb8      	it	lt
 800b474:	4249      	neglt	r1, r1
 800b476:	f803 2b02 	strb.w	r2, [r3], #2
 800b47a:	bfb4      	ite	lt
 800b47c:	222d      	movlt	r2, #45	; 0x2d
 800b47e:	222b      	movge	r2, #43	; 0x2b
 800b480:	2909      	cmp	r1, #9
 800b482:	7042      	strb	r2, [r0, #1]
 800b484:	dd2a      	ble.n	800b4dc <__exponent+0x70>
 800b486:	f10d 0407 	add.w	r4, sp, #7
 800b48a:	46a4      	mov	ip, r4
 800b48c:	270a      	movs	r7, #10
 800b48e:	46a6      	mov	lr, r4
 800b490:	460a      	mov	r2, r1
 800b492:	fb91 f6f7 	sdiv	r6, r1, r7
 800b496:	fb07 1516 	mls	r5, r7, r6, r1
 800b49a:	3530      	adds	r5, #48	; 0x30
 800b49c:	2a63      	cmp	r2, #99	; 0x63
 800b49e:	f104 34ff 	add.w	r4, r4, #4294967295
 800b4a2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b4a6:	4631      	mov	r1, r6
 800b4a8:	dcf1      	bgt.n	800b48e <__exponent+0x22>
 800b4aa:	3130      	adds	r1, #48	; 0x30
 800b4ac:	f1ae 0502 	sub.w	r5, lr, #2
 800b4b0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b4b4:	1c44      	adds	r4, r0, #1
 800b4b6:	4629      	mov	r1, r5
 800b4b8:	4561      	cmp	r1, ip
 800b4ba:	d30a      	bcc.n	800b4d2 <__exponent+0x66>
 800b4bc:	f10d 0209 	add.w	r2, sp, #9
 800b4c0:	eba2 020e 	sub.w	r2, r2, lr
 800b4c4:	4565      	cmp	r5, ip
 800b4c6:	bf88      	it	hi
 800b4c8:	2200      	movhi	r2, #0
 800b4ca:	4413      	add	r3, r2
 800b4cc:	1a18      	subs	r0, r3, r0
 800b4ce:	b003      	add	sp, #12
 800b4d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b4d6:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b4da:	e7ed      	b.n	800b4b8 <__exponent+0x4c>
 800b4dc:	2330      	movs	r3, #48	; 0x30
 800b4de:	3130      	adds	r1, #48	; 0x30
 800b4e0:	7083      	strb	r3, [r0, #2]
 800b4e2:	70c1      	strb	r1, [r0, #3]
 800b4e4:	1d03      	adds	r3, r0, #4
 800b4e6:	e7f1      	b.n	800b4cc <__exponent+0x60>

0800b4e8 <_printf_float>:
 800b4e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4ec:	ed2d 8b02 	vpush	{d8}
 800b4f0:	b08d      	sub	sp, #52	; 0x34
 800b4f2:	460c      	mov	r4, r1
 800b4f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b4f8:	4616      	mov	r6, r2
 800b4fa:	461f      	mov	r7, r3
 800b4fc:	4605      	mov	r5, r0
 800b4fe:	f001 fa63 	bl	800c9c8 <_localeconv_r>
 800b502:	f8d0 a000 	ldr.w	sl, [r0]
 800b506:	4650      	mov	r0, sl
 800b508:	f7f4 fe62 	bl	80001d0 <strlen>
 800b50c:	2300      	movs	r3, #0
 800b50e:	930a      	str	r3, [sp, #40]	; 0x28
 800b510:	6823      	ldr	r3, [r4, #0]
 800b512:	9305      	str	r3, [sp, #20]
 800b514:	f8d8 3000 	ldr.w	r3, [r8]
 800b518:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b51c:	3307      	adds	r3, #7
 800b51e:	f023 0307 	bic.w	r3, r3, #7
 800b522:	f103 0208 	add.w	r2, r3, #8
 800b526:	f8c8 2000 	str.w	r2, [r8]
 800b52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b52e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b532:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b536:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b53a:	9307      	str	r3, [sp, #28]
 800b53c:	f8cd 8018 	str.w	r8, [sp, #24]
 800b540:	ee08 0a10 	vmov	s16, r0
 800b544:	4b9f      	ldr	r3, [pc, #636]	; (800b7c4 <_printf_float+0x2dc>)
 800b546:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b54a:	f04f 32ff 	mov.w	r2, #4294967295
 800b54e:	f7f5 faed 	bl	8000b2c <__aeabi_dcmpun>
 800b552:	bb88      	cbnz	r0, 800b5b8 <_printf_float+0xd0>
 800b554:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b558:	4b9a      	ldr	r3, [pc, #616]	; (800b7c4 <_printf_float+0x2dc>)
 800b55a:	f04f 32ff 	mov.w	r2, #4294967295
 800b55e:	f7f5 fac7 	bl	8000af0 <__aeabi_dcmple>
 800b562:	bb48      	cbnz	r0, 800b5b8 <_printf_float+0xd0>
 800b564:	2200      	movs	r2, #0
 800b566:	2300      	movs	r3, #0
 800b568:	4640      	mov	r0, r8
 800b56a:	4649      	mov	r1, r9
 800b56c:	f7f5 fab6 	bl	8000adc <__aeabi_dcmplt>
 800b570:	b110      	cbz	r0, 800b578 <_printf_float+0x90>
 800b572:	232d      	movs	r3, #45	; 0x2d
 800b574:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b578:	4b93      	ldr	r3, [pc, #588]	; (800b7c8 <_printf_float+0x2e0>)
 800b57a:	4894      	ldr	r0, [pc, #592]	; (800b7cc <_printf_float+0x2e4>)
 800b57c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b580:	bf94      	ite	ls
 800b582:	4698      	movls	r8, r3
 800b584:	4680      	movhi	r8, r0
 800b586:	2303      	movs	r3, #3
 800b588:	6123      	str	r3, [r4, #16]
 800b58a:	9b05      	ldr	r3, [sp, #20]
 800b58c:	f023 0204 	bic.w	r2, r3, #4
 800b590:	6022      	str	r2, [r4, #0]
 800b592:	f04f 0900 	mov.w	r9, #0
 800b596:	9700      	str	r7, [sp, #0]
 800b598:	4633      	mov	r3, r6
 800b59a:	aa0b      	add	r2, sp, #44	; 0x2c
 800b59c:	4621      	mov	r1, r4
 800b59e:	4628      	mov	r0, r5
 800b5a0:	f000 f9d8 	bl	800b954 <_printf_common>
 800b5a4:	3001      	adds	r0, #1
 800b5a6:	f040 8090 	bne.w	800b6ca <_printf_float+0x1e2>
 800b5aa:	f04f 30ff 	mov.w	r0, #4294967295
 800b5ae:	b00d      	add	sp, #52	; 0x34
 800b5b0:	ecbd 8b02 	vpop	{d8}
 800b5b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5b8:	4642      	mov	r2, r8
 800b5ba:	464b      	mov	r3, r9
 800b5bc:	4640      	mov	r0, r8
 800b5be:	4649      	mov	r1, r9
 800b5c0:	f7f5 fab4 	bl	8000b2c <__aeabi_dcmpun>
 800b5c4:	b140      	cbz	r0, 800b5d8 <_printf_float+0xf0>
 800b5c6:	464b      	mov	r3, r9
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	bfbc      	itt	lt
 800b5cc:	232d      	movlt	r3, #45	; 0x2d
 800b5ce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b5d2:	487f      	ldr	r0, [pc, #508]	; (800b7d0 <_printf_float+0x2e8>)
 800b5d4:	4b7f      	ldr	r3, [pc, #508]	; (800b7d4 <_printf_float+0x2ec>)
 800b5d6:	e7d1      	b.n	800b57c <_printf_float+0x94>
 800b5d8:	6863      	ldr	r3, [r4, #4]
 800b5da:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b5de:	9206      	str	r2, [sp, #24]
 800b5e0:	1c5a      	adds	r2, r3, #1
 800b5e2:	d13f      	bne.n	800b664 <_printf_float+0x17c>
 800b5e4:	2306      	movs	r3, #6
 800b5e6:	6063      	str	r3, [r4, #4]
 800b5e8:	9b05      	ldr	r3, [sp, #20]
 800b5ea:	6861      	ldr	r1, [r4, #4]
 800b5ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	9303      	str	r3, [sp, #12]
 800b5f4:	ab0a      	add	r3, sp, #40	; 0x28
 800b5f6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b5fa:	ab09      	add	r3, sp, #36	; 0x24
 800b5fc:	ec49 8b10 	vmov	d0, r8, r9
 800b600:	9300      	str	r3, [sp, #0]
 800b602:	6022      	str	r2, [r4, #0]
 800b604:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b608:	4628      	mov	r0, r5
 800b60a:	f7ff fecd 	bl	800b3a8 <__cvt>
 800b60e:	9b06      	ldr	r3, [sp, #24]
 800b610:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b612:	2b47      	cmp	r3, #71	; 0x47
 800b614:	4680      	mov	r8, r0
 800b616:	d108      	bne.n	800b62a <_printf_float+0x142>
 800b618:	1cc8      	adds	r0, r1, #3
 800b61a:	db02      	blt.n	800b622 <_printf_float+0x13a>
 800b61c:	6863      	ldr	r3, [r4, #4]
 800b61e:	4299      	cmp	r1, r3
 800b620:	dd41      	ble.n	800b6a6 <_printf_float+0x1be>
 800b622:	f1ab 0b02 	sub.w	fp, fp, #2
 800b626:	fa5f fb8b 	uxtb.w	fp, fp
 800b62a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b62e:	d820      	bhi.n	800b672 <_printf_float+0x18a>
 800b630:	3901      	subs	r1, #1
 800b632:	465a      	mov	r2, fp
 800b634:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b638:	9109      	str	r1, [sp, #36]	; 0x24
 800b63a:	f7ff ff17 	bl	800b46c <__exponent>
 800b63e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b640:	1813      	adds	r3, r2, r0
 800b642:	2a01      	cmp	r2, #1
 800b644:	4681      	mov	r9, r0
 800b646:	6123      	str	r3, [r4, #16]
 800b648:	dc02      	bgt.n	800b650 <_printf_float+0x168>
 800b64a:	6822      	ldr	r2, [r4, #0]
 800b64c:	07d2      	lsls	r2, r2, #31
 800b64e:	d501      	bpl.n	800b654 <_printf_float+0x16c>
 800b650:	3301      	adds	r3, #1
 800b652:	6123      	str	r3, [r4, #16]
 800b654:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d09c      	beq.n	800b596 <_printf_float+0xae>
 800b65c:	232d      	movs	r3, #45	; 0x2d
 800b65e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b662:	e798      	b.n	800b596 <_printf_float+0xae>
 800b664:	9a06      	ldr	r2, [sp, #24]
 800b666:	2a47      	cmp	r2, #71	; 0x47
 800b668:	d1be      	bne.n	800b5e8 <_printf_float+0x100>
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d1bc      	bne.n	800b5e8 <_printf_float+0x100>
 800b66e:	2301      	movs	r3, #1
 800b670:	e7b9      	b.n	800b5e6 <_printf_float+0xfe>
 800b672:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b676:	d118      	bne.n	800b6aa <_printf_float+0x1c2>
 800b678:	2900      	cmp	r1, #0
 800b67a:	6863      	ldr	r3, [r4, #4]
 800b67c:	dd0b      	ble.n	800b696 <_printf_float+0x1ae>
 800b67e:	6121      	str	r1, [r4, #16]
 800b680:	b913      	cbnz	r3, 800b688 <_printf_float+0x1a0>
 800b682:	6822      	ldr	r2, [r4, #0]
 800b684:	07d0      	lsls	r0, r2, #31
 800b686:	d502      	bpl.n	800b68e <_printf_float+0x1a6>
 800b688:	3301      	adds	r3, #1
 800b68a:	440b      	add	r3, r1
 800b68c:	6123      	str	r3, [r4, #16]
 800b68e:	65a1      	str	r1, [r4, #88]	; 0x58
 800b690:	f04f 0900 	mov.w	r9, #0
 800b694:	e7de      	b.n	800b654 <_printf_float+0x16c>
 800b696:	b913      	cbnz	r3, 800b69e <_printf_float+0x1b6>
 800b698:	6822      	ldr	r2, [r4, #0]
 800b69a:	07d2      	lsls	r2, r2, #31
 800b69c:	d501      	bpl.n	800b6a2 <_printf_float+0x1ba>
 800b69e:	3302      	adds	r3, #2
 800b6a0:	e7f4      	b.n	800b68c <_printf_float+0x1a4>
 800b6a2:	2301      	movs	r3, #1
 800b6a4:	e7f2      	b.n	800b68c <_printf_float+0x1a4>
 800b6a6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b6aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6ac:	4299      	cmp	r1, r3
 800b6ae:	db05      	blt.n	800b6bc <_printf_float+0x1d4>
 800b6b0:	6823      	ldr	r3, [r4, #0]
 800b6b2:	6121      	str	r1, [r4, #16]
 800b6b4:	07d8      	lsls	r0, r3, #31
 800b6b6:	d5ea      	bpl.n	800b68e <_printf_float+0x1a6>
 800b6b8:	1c4b      	adds	r3, r1, #1
 800b6ba:	e7e7      	b.n	800b68c <_printf_float+0x1a4>
 800b6bc:	2900      	cmp	r1, #0
 800b6be:	bfd4      	ite	le
 800b6c0:	f1c1 0202 	rsble	r2, r1, #2
 800b6c4:	2201      	movgt	r2, #1
 800b6c6:	4413      	add	r3, r2
 800b6c8:	e7e0      	b.n	800b68c <_printf_float+0x1a4>
 800b6ca:	6823      	ldr	r3, [r4, #0]
 800b6cc:	055a      	lsls	r2, r3, #21
 800b6ce:	d407      	bmi.n	800b6e0 <_printf_float+0x1f8>
 800b6d0:	6923      	ldr	r3, [r4, #16]
 800b6d2:	4642      	mov	r2, r8
 800b6d4:	4631      	mov	r1, r6
 800b6d6:	4628      	mov	r0, r5
 800b6d8:	47b8      	blx	r7
 800b6da:	3001      	adds	r0, #1
 800b6dc:	d12c      	bne.n	800b738 <_printf_float+0x250>
 800b6de:	e764      	b.n	800b5aa <_printf_float+0xc2>
 800b6e0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b6e4:	f240 80e0 	bls.w	800b8a8 <_printf_float+0x3c0>
 800b6e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	f7f5 f9ea 	bl	8000ac8 <__aeabi_dcmpeq>
 800b6f4:	2800      	cmp	r0, #0
 800b6f6:	d034      	beq.n	800b762 <_printf_float+0x27a>
 800b6f8:	4a37      	ldr	r2, [pc, #220]	; (800b7d8 <_printf_float+0x2f0>)
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	4631      	mov	r1, r6
 800b6fe:	4628      	mov	r0, r5
 800b700:	47b8      	blx	r7
 800b702:	3001      	adds	r0, #1
 800b704:	f43f af51 	beq.w	800b5aa <_printf_float+0xc2>
 800b708:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b70c:	429a      	cmp	r2, r3
 800b70e:	db02      	blt.n	800b716 <_printf_float+0x22e>
 800b710:	6823      	ldr	r3, [r4, #0]
 800b712:	07d8      	lsls	r0, r3, #31
 800b714:	d510      	bpl.n	800b738 <_printf_float+0x250>
 800b716:	ee18 3a10 	vmov	r3, s16
 800b71a:	4652      	mov	r2, sl
 800b71c:	4631      	mov	r1, r6
 800b71e:	4628      	mov	r0, r5
 800b720:	47b8      	blx	r7
 800b722:	3001      	adds	r0, #1
 800b724:	f43f af41 	beq.w	800b5aa <_printf_float+0xc2>
 800b728:	f04f 0800 	mov.w	r8, #0
 800b72c:	f104 091a 	add.w	r9, r4, #26
 800b730:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b732:	3b01      	subs	r3, #1
 800b734:	4543      	cmp	r3, r8
 800b736:	dc09      	bgt.n	800b74c <_printf_float+0x264>
 800b738:	6823      	ldr	r3, [r4, #0]
 800b73a:	079b      	lsls	r3, r3, #30
 800b73c:	f100 8105 	bmi.w	800b94a <_printf_float+0x462>
 800b740:	68e0      	ldr	r0, [r4, #12]
 800b742:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b744:	4298      	cmp	r0, r3
 800b746:	bfb8      	it	lt
 800b748:	4618      	movlt	r0, r3
 800b74a:	e730      	b.n	800b5ae <_printf_float+0xc6>
 800b74c:	2301      	movs	r3, #1
 800b74e:	464a      	mov	r2, r9
 800b750:	4631      	mov	r1, r6
 800b752:	4628      	mov	r0, r5
 800b754:	47b8      	blx	r7
 800b756:	3001      	adds	r0, #1
 800b758:	f43f af27 	beq.w	800b5aa <_printf_float+0xc2>
 800b75c:	f108 0801 	add.w	r8, r8, #1
 800b760:	e7e6      	b.n	800b730 <_printf_float+0x248>
 800b762:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b764:	2b00      	cmp	r3, #0
 800b766:	dc39      	bgt.n	800b7dc <_printf_float+0x2f4>
 800b768:	4a1b      	ldr	r2, [pc, #108]	; (800b7d8 <_printf_float+0x2f0>)
 800b76a:	2301      	movs	r3, #1
 800b76c:	4631      	mov	r1, r6
 800b76e:	4628      	mov	r0, r5
 800b770:	47b8      	blx	r7
 800b772:	3001      	adds	r0, #1
 800b774:	f43f af19 	beq.w	800b5aa <_printf_float+0xc2>
 800b778:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b77c:	4313      	orrs	r3, r2
 800b77e:	d102      	bne.n	800b786 <_printf_float+0x29e>
 800b780:	6823      	ldr	r3, [r4, #0]
 800b782:	07d9      	lsls	r1, r3, #31
 800b784:	d5d8      	bpl.n	800b738 <_printf_float+0x250>
 800b786:	ee18 3a10 	vmov	r3, s16
 800b78a:	4652      	mov	r2, sl
 800b78c:	4631      	mov	r1, r6
 800b78e:	4628      	mov	r0, r5
 800b790:	47b8      	blx	r7
 800b792:	3001      	adds	r0, #1
 800b794:	f43f af09 	beq.w	800b5aa <_printf_float+0xc2>
 800b798:	f04f 0900 	mov.w	r9, #0
 800b79c:	f104 0a1a 	add.w	sl, r4, #26
 800b7a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7a2:	425b      	negs	r3, r3
 800b7a4:	454b      	cmp	r3, r9
 800b7a6:	dc01      	bgt.n	800b7ac <_printf_float+0x2c4>
 800b7a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7aa:	e792      	b.n	800b6d2 <_printf_float+0x1ea>
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	4652      	mov	r2, sl
 800b7b0:	4631      	mov	r1, r6
 800b7b2:	4628      	mov	r0, r5
 800b7b4:	47b8      	blx	r7
 800b7b6:	3001      	adds	r0, #1
 800b7b8:	f43f aef7 	beq.w	800b5aa <_printf_float+0xc2>
 800b7bc:	f109 0901 	add.w	r9, r9, #1
 800b7c0:	e7ee      	b.n	800b7a0 <_printf_float+0x2b8>
 800b7c2:	bf00      	nop
 800b7c4:	7fefffff 	.word	0x7fefffff
 800b7c8:	0800e1ec 	.word	0x0800e1ec
 800b7cc:	0800e1f0 	.word	0x0800e1f0
 800b7d0:	0800e1f8 	.word	0x0800e1f8
 800b7d4:	0800e1f4 	.word	0x0800e1f4
 800b7d8:	0800e1fc 	.word	0x0800e1fc
 800b7dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b7de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	bfa8      	it	ge
 800b7e4:	461a      	movge	r2, r3
 800b7e6:	2a00      	cmp	r2, #0
 800b7e8:	4691      	mov	r9, r2
 800b7ea:	dc37      	bgt.n	800b85c <_printf_float+0x374>
 800b7ec:	f04f 0b00 	mov.w	fp, #0
 800b7f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7f4:	f104 021a 	add.w	r2, r4, #26
 800b7f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b7fa:	9305      	str	r3, [sp, #20]
 800b7fc:	eba3 0309 	sub.w	r3, r3, r9
 800b800:	455b      	cmp	r3, fp
 800b802:	dc33      	bgt.n	800b86c <_printf_float+0x384>
 800b804:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b808:	429a      	cmp	r2, r3
 800b80a:	db3b      	blt.n	800b884 <_printf_float+0x39c>
 800b80c:	6823      	ldr	r3, [r4, #0]
 800b80e:	07da      	lsls	r2, r3, #31
 800b810:	d438      	bmi.n	800b884 <_printf_float+0x39c>
 800b812:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b814:	9b05      	ldr	r3, [sp, #20]
 800b816:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b818:	1ad3      	subs	r3, r2, r3
 800b81a:	eba2 0901 	sub.w	r9, r2, r1
 800b81e:	4599      	cmp	r9, r3
 800b820:	bfa8      	it	ge
 800b822:	4699      	movge	r9, r3
 800b824:	f1b9 0f00 	cmp.w	r9, #0
 800b828:	dc35      	bgt.n	800b896 <_printf_float+0x3ae>
 800b82a:	f04f 0800 	mov.w	r8, #0
 800b82e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b832:	f104 0a1a 	add.w	sl, r4, #26
 800b836:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b83a:	1a9b      	subs	r3, r3, r2
 800b83c:	eba3 0309 	sub.w	r3, r3, r9
 800b840:	4543      	cmp	r3, r8
 800b842:	f77f af79 	ble.w	800b738 <_printf_float+0x250>
 800b846:	2301      	movs	r3, #1
 800b848:	4652      	mov	r2, sl
 800b84a:	4631      	mov	r1, r6
 800b84c:	4628      	mov	r0, r5
 800b84e:	47b8      	blx	r7
 800b850:	3001      	adds	r0, #1
 800b852:	f43f aeaa 	beq.w	800b5aa <_printf_float+0xc2>
 800b856:	f108 0801 	add.w	r8, r8, #1
 800b85a:	e7ec      	b.n	800b836 <_printf_float+0x34e>
 800b85c:	4613      	mov	r3, r2
 800b85e:	4631      	mov	r1, r6
 800b860:	4642      	mov	r2, r8
 800b862:	4628      	mov	r0, r5
 800b864:	47b8      	blx	r7
 800b866:	3001      	adds	r0, #1
 800b868:	d1c0      	bne.n	800b7ec <_printf_float+0x304>
 800b86a:	e69e      	b.n	800b5aa <_printf_float+0xc2>
 800b86c:	2301      	movs	r3, #1
 800b86e:	4631      	mov	r1, r6
 800b870:	4628      	mov	r0, r5
 800b872:	9205      	str	r2, [sp, #20]
 800b874:	47b8      	blx	r7
 800b876:	3001      	adds	r0, #1
 800b878:	f43f ae97 	beq.w	800b5aa <_printf_float+0xc2>
 800b87c:	9a05      	ldr	r2, [sp, #20]
 800b87e:	f10b 0b01 	add.w	fp, fp, #1
 800b882:	e7b9      	b.n	800b7f8 <_printf_float+0x310>
 800b884:	ee18 3a10 	vmov	r3, s16
 800b888:	4652      	mov	r2, sl
 800b88a:	4631      	mov	r1, r6
 800b88c:	4628      	mov	r0, r5
 800b88e:	47b8      	blx	r7
 800b890:	3001      	adds	r0, #1
 800b892:	d1be      	bne.n	800b812 <_printf_float+0x32a>
 800b894:	e689      	b.n	800b5aa <_printf_float+0xc2>
 800b896:	9a05      	ldr	r2, [sp, #20]
 800b898:	464b      	mov	r3, r9
 800b89a:	4442      	add	r2, r8
 800b89c:	4631      	mov	r1, r6
 800b89e:	4628      	mov	r0, r5
 800b8a0:	47b8      	blx	r7
 800b8a2:	3001      	adds	r0, #1
 800b8a4:	d1c1      	bne.n	800b82a <_printf_float+0x342>
 800b8a6:	e680      	b.n	800b5aa <_printf_float+0xc2>
 800b8a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b8aa:	2a01      	cmp	r2, #1
 800b8ac:	dc01      	bgt.n	800b8b2 <_printf_float+0x3ca>
 800b8ae:	07db      	lsls	r3, r3, #31
 800b8b0:	d538      	bpl.n	800b924 <_printf_float+0x43c>
 800b8b2:	2301      	movs	r3, #1
 800b8b4:	4642      	mov	r2, r8
 800b8b6:	4631      	mov	r1, r6
 800b8b8:	4628      	mov	r0, r5
 800b8ba:	47b8      	blx	r7
 800b8bc:	3001      	adds	r0, #1
 800b8be:	f43f ae74 	beq.w	800b5aa <_printf_float+0xc2>
 800b8c2:	ee18 3a10 	vmov	r3, s16
 800b8c6:	4652      	mov	r2, sl
 800b8c8:	4631      	mov	r1, r6
 800b8ca:	4628      	mov	r0, r5
 800b8cc:	47b8      	blx	r7
 800b8ce:	3001      	adds	r0, #1
 800b8d0:	f43f ae6b 	beq.w	800b5aa <_printf_float+0xc2>
 800b8d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b8d8:	2200      	movs	r2, #0
 800b8da:	2300      	movs	r3, #0
 800b8dc:	f7f5 f8f4 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8e0:	b9d8      	cbnz	r0, 800b91a <_printf_float+0x432>
 800b8e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8e4:	f108 0201 	add.w	r2, r8, #1
 800b8e8:	3b01      	subs	r3, #1
 800b8ea:	4631      	mov	r1, r6
 800b8ec:	4628      	mov	r0, r5
 800b8ee:	47b8      	blx	r7
 800b8f0:	3001      	adds	r0, #1
 800b8f2:	d10e      	bne.n	800b912 <_printf_float+0x42a>
 800b8f4:	e659      	b.n	800b5aa <_printf_float+0xc2>
 800b8f6:	2301      	movs	r3, #1
 800b8f8:	4652      	mov	r2, sl
 800b8fa:	4631      	mov	r1, r6
 800b8fc:	4628      	mov	r0, r5
 800b8fe:	47b8      	blx	r7
 800b900:	3001      	adds	r0, #1
 800b902:	f43f ae52 	beq.w	800b5aa <_printf_float+0xc2>
 800b906:	f108 0801 	add.w	r8, r8, #1
 800b90a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b90c:	3b01      	subs	r3, #1
 800b90e:	4543      	cmp	r3, r8
 800b910:	dcf1      	bgt.n	800b8f6 <_printf_float+0x40e>
 800b912:	464b      	mov	r3, r9
 800b914:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b918:	e6dc      	b.n	800b6d4 <_printf_float+0x1ec>
 800b91a:	f04f 0800 	mov.w	r8, #0
 800b91e:	f104 0a1a 	add.w	sl, r4, #26
 800b922:	e7f2      	b.n	800b90a <_printf_float+0x422>
 800b924:	2301      	movs	r3, #1
 800b926:	4642      	mov	r2, r8
 800b928:	e7df      	b.n	800b8ea <_printf_float+0x402>
 800b92a:	2301      	movs	r3, #1
 800b92c:	464a      	mov	r2, r9
 800b92e:	4631      	mov	r1, r6
 800b930:	4628      	mov	r0, r5
 800b932:	47b8      	blx	r7
 800b934:	3001      	adds	r0, #1
 800b936:	f43f ae38 	beq.w	800b5aa <_printf_float+0xc2>
 800b93a:	f108 0801 	add.w	r8, r8, #1
 800b93e:	68e3      	ldr	r3, [r4, #12]
 800b940:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b942:	1a5b      	subs	r3, r3, r1
 800b944:	4543      	cmp	r3, r8
 800b946:	dcf0      	bgt.n	800b92a <_printf_float+0x442>
 800b948:	e6fa      	b.n	800b740 <_printf_float+0x258>
 800b94a:	f04f 0800 	mov.w	r8, #0
 800b94e:	f104 0919 	add.w	r9, r4, #25
 800b952:	e7f4      	b.n	800b93e <_printf_float+0x456>

0800b954 <_printf_common>:
 800b954:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b958:	4616      	mov	r6, r2
 800b95a:	4699      	mov	r9, r3
 800b95c:	688a      	ldr	r2, [r1, #8]
 800b95e:	690b      	ldr	r3, [r1, #16]
 800b960:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b964:	4293      	cmp	r3, r2
 800b966:	bfb8      	it	lt
 800b968:	4613      	movlt	r3, r2
 800b96a:	6033      	str	r3, [r6, #0]
 800b96c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b970:	4607      	mov	r7, r0
 800b972:	460c      	mov	r4, r1
 800b974:	b10a      	cbz	r2, 800b97a <_printf_common+0x26>
 800b976:	3301      	adds	r3, #1
 800b978:	6033      	str	r3, [r6, #0]
 800b97a:	6823      	ldr	r3, [r4, #0]
 800b97c:	0699      	lsls	r1, r3, #26
 800b97e:	bf42      	ittt	mi
 800b980:	6833      	ldrmi	r3, [r6, #0]
 800b982:	3302      	addmi	r3, #2
 800b984:	6033      	strmi	r3, [r6, #0]
 800b986:	6825      	ldr	r5, [r4, #0]
 800b988:	f015 0506 	ands.w	r5, r5, #6
 800b98c:	d106      	bne.n	800b99c <_printf_common+0x48>
 800b98e:	f104 0a19 	add.w	sl, r4, #25
 800b992:	68e3      	ldr	r3, [r4, #12]
 800b994:	6832      	ldr	r2, [r6, #0]
 800b996:	1a9b      	subs	r3, r3, r2
 800b998:	42ab      	cmp	r3, r5
 800b99a:	dc26      	bgt.n	800b9ea <_printf_common+0x96>
 800b99c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b9a0:	1e13      	subs	r3, r2, #0
 800b9a2:	6822      	ldr	r2, [r4, #0]
 800b9a4:	bf18      	it	ne
 800b9a6:	2301      	movne	r3, #1
 800b9a8:	0692      	lsls	r2, r2, #26
 800b9aa:	d42b      	bmi.n	800ba04 <_printf_common+0xb0>
 800b9ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b9b0:	4649      	mov	r1, r9
 800b9b2:	4638      	mov	r0, r7
 800b9b4:	47c0      	blx	r8
 800b9b6:	3001      	adds	r0, #1
 800b9b8:	d01e      	beq.n	800b9f8 <_printf_common+0xa4>
 800b9ba:	6823      	ldr	r3, [r4, #0]
 800b9bc:	68e5      	ldr	r5, [r4, #12]
 800b9be:	6832      	ldr	r2, [r6, #0]
 800b9c0:	f003 0306 	and.w	r3, r3, #6
 800b9c4:	2b04      	cmp	r3, #4
 800b9c6:	bf08      	it	eq
 800b9c8:	1aad      	subeq	r5, r5, r2
 800b9ca:	68a3      	ldr	r3, [r4, #8]
 800b9cc:	6922      	ldr	r2, [r4, #16]
 800b9ce:	bf0c      	ite	eq
 800b9d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b9d4:	2500      	movne	r5, #0
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	bfc4      	itt	gt
 800b9da:	1a9b      	subgt	r3, r3, r2
 800b9dc:	18ed      	addgt	r5, r5, r3
 800b9de:	2600      	movs	r6, #0
 800b9e0:	341a      	adds	r4, #26
 800b9e2:	42b5      	cmp	r5, r6
 800b9e4:	d11a      	bne.n	800ba1c <_printf_common+0xc8>
 800b9e6:	2000      	movs	r0, #0
 800b9e8:	e008      	b.n	800b9fc <_printf_common+0xa8>
 800b9ea:	2301      	movs	r3, #1
 800b9ec:	4652      	mov	r2, sl
 800b9ee:	4649      	mov	r1, r9
 800b9f0:	4638      	mov	r0, r7
 800b9f2:	47c0      	blx	r8
 800b9f4:	3001      	adds	r0, #1
 800b9f6:	d103      	bne.n	800ba00 <_printf_common+0xac>
 800b9f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b9fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba00:	3501      	adds	r5, #1
 800ba02:	e7c6      	b.n	800b992 <_printf_common+0x3e>
 800ba04:	18e1      	adds	r1, r4, r3
 800ba06:	1c5a      	adds	r2, r3, #1
 800ba08:	2030      	movs	r0, #48	; 0x30
 800ba0a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ba0e:	4422      	add	r2, r4
 800ba10:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ba14:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ba18:	3302      	adds	r3, #2
 800ba1a:	e7c7      	b.n	800b9ac <_printf_common+0x58>
 800ba1c:	2301      	movs	r3, #1
 800ba1e:	4622      	mov	r2, r4
 800ba20:	4649      	mov	r1, r9
 800ba22:	4638      	mov	r0, r7
 800ba24:	47c0      	blx	r8
 800ba26:	3001      	adds	r0, #1
 800ba28:	d0e6      	beq.n	800b9f8 <_printf_common+0xa4>
 800ba2a:	3601      	adds	r6, #1
 800ba2c:	e7d9      	b.n	800b9e2 <_printf_common+0x8e>
	...

0800ba30 <_printf_i>:
 800ba30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba34:	460c      	mov	r4, r1
 800ba36:	4691      	mov	r9, r2
 800ba38:	7e27      	ldrb	r7, [r4, #24]
 800ba3a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ba3c:	2f78      	cmp	r7, #120	; 0x78
 800ba3e:	4680      	mov	r8, r0
 800ba40:	469a      	mov	sl, r3
 800ba42:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ba46:	d807      	bhi.n	800ba58 <_printf_i+0x28>
 800ba48:	2f62      	cmp	r7, #98	; 0x62
 800ba4a:	d80a      	bhi.n	800ba62 <_printf_i+0x32>
 800ba4c:	2f00      	cmp	r7, #0
 800ba4e:	f000 80d8 	beq.w	800bc02 <_printf_i+0x1d2>
 800ba52:	2f58      	cmp	r7, #88	; 0x58
 800ba54:	f000 80a3 	beq.w	800bb9e <_printf_i+0x16e>
 800ba58:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ba5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ba60:	e03a      	b.n	800bad8 <_printf_i+0xa8>
 800ba62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ba66:	2b15      	cmp	r3, #21
 800ba68:	d8f6      	bhi.n	800ba58 <_printf_i+0x28>
 800ba6a:	a001      	add	r0, pc, #4	; (adr r0, 800ba70 <_printf_i+0x40>)
 800ba6c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ba70:	0800bac9 	.word	0x0800bac9
 800ba74:	0800badd 	.word	0x0800badd
 800ba78:	0800ba59 	.word	0x0800ba59
 800ba7c:	0800ba59 	.word	0x0800ba59
 800ba80:	0800ba59 	.word	0x0800ba59
 800ba84:	0800ba59 	.word	0x0800ba59
 800ba88:	0800badd 	.word	0x0800badd
 800ba8c:	0800ba59 	.word	0x0800ba59
 800ba90:	0800ba59 	.word	0x0800ba59
 800ba94:	0800ba59 	.word	0x0800ba59
 800ba98:	0800ba59 	.word	0x0800ba59
 800ba9c:	0800bbe9 	.word	0x0800bbe9
 800baa0:	0800bb0d 	.word	0x0800bb0d
 800baa4:	0800bbcb 	.word	0x0800bbcb
 800baa8:	0800ba59 	.word	0x0800ba59
 800baac:	0800ba59 	.word	0x0800ba59
 800bab0:	0800bc0b 	.word	0x0800bc0b
 800bab4:	0800ba59 	.word	0x0800ba59
 800bab8:	0800bb0d 	.word	0x0800bb0d
 800babc:	0800ba59 	.word	0x0800ba59
 800bac0:	0800ba59 	.word	0x0800ba59
 800bac4:	0800bbd3 	.word	0x0800bbd3
 800bac8:	680b      	ldr	r3, [r1, #0]
 800baca:	1d1a      	adds	r2, r3, #4
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	600a      	str	r2, [r1, #0]
 800bad0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bad4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bad8:	2301      	movs	r3, #1
 800bada:	e0a3      	b.n	800bc24 <_printf_i+0x1f4>
 800badc:	6825      	ldr	r5, [r4, #0]
 800bade:	6808      	ldr	r0, [r1, #0]
 800bae0:	062e      	lsls	r6, r5, #24
 800bae2:	f100 0304 	add.w	r3, r0, #4
 800bae6:	d50a      	bpl.n	800bafe <_printf_i+0xce>
 800bae8:	6805      	ldr	r5, [r0, #0]
 800baea:	600b      	str	r3, [r1, #0]
 800baec:	2d00      	cmp	r5, #0
 800baee:	da03      	bge.n	800baf8 <_printf_i+0xc8>
 800baf0:	232d      	movs	r3, #45	; 0x2d
 800baf2:	426d      	negs	r5, r5
 800baf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800baf8:	485e      	ldr	r0, [pc, #376]	; (800bc74 <_printf_i+0x244>)
 800bafa:	230a      	movs	r3, #10
 800bafc:	e019      	b.n	800bb32 <_printf_i+0x102>
 800bafe:	f015 0f40 	tst.w	r5, #64	; 0x40
 800bb02:	6805      	ldr	r5, [r0, #0]
 800bb04:	600b      	str	r3, [r1, #0]
 800bb06:	bf18      	it	ne
 800bb08:	b22d      	sxthne	r5, r5
 800bb0a:	e7ef      	b.n	800baec <_printf_i+0xbc>
 800bb0c:	680b      	ldr	r3, [r1, #0]
 800bb0e:	6825      	ldr	r5, [r4, #0]
 800bb10:	1d18      	adds	r0, r3, #4
 800bb12:	6008      	str	r0, [r1, #0]
 800bb14:	0628      	lsls	r0, r5, #24
 800bb16:	d501      	bpl.n	800bb1c <_printf_i+0xec>
 800bb18:	681d      	ldr	r5, [r3, #0]
 800bb1a:	e002      	b.n	800bb22 <_printf_i+0xf2>
 800bb1c:	0669      	lsls	r1, r5, #25
 800bb1e:	d5fb      	bpl.n	800bb18 <_printf_i+0xe8>
 800bb20:	881d      	ldrh	r5, [r3, #0]
 800bb22:	4854      	ldr	r0, [pc, #336]	; (800bc74 <_printf_i+0x244>)
 800bb24:	2f6f      	cmp	r7, #111	; 0x6f
 800bb26:	bf0c      	ite	eq
 800bb28:	2308      	moveq	r3, #8
 800bb2a:	230a      	movne	r3, #10
 800bb2c:	2100      	movs	r1, #0
 800bb2e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bb32:	6866      	ldr	r6, [r4, #4]
 800bb34:	60a6      	str	r6, [r4, #8]
 800bb36:	2e00      	cmp	r6, #0
 800bb38:	bfa2      	ittt	ge
 800bb3a:	6821      	ldrge	r1, [r4, #0]
 800bb3c:	f021 0104 	bicge.w	r1, r1, #4
 800bb40:	6021      	strge	r1, [r4, #0]
 800bb42:	b90d      	cbnz	r5, 800bb48 <_printf_i+0x118>
 800bb44:	2e00      	cmp	r6, #0
 800bb46:	d04d      	beq.n	800bbe4 <_printf_i+0x1b4>
 800bb48:	4616      	mov	r6, r2
 800bb4a:	fbb5 f1f3 	udiv	r1, r5, r3
 800bb4e:	fb03 5711 	mls	r7, r3, r1, r5
 800bb52:	5dc7      	ldrb	r7, [r0, r7]
 800bb54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bb58:	462f      	mov	r7, r5
 800bb5a:	42bb      	cmp	r3, r7
 800bb5c:	460d      	mov	r5, r1
 800bb5e:	d9f4      	bls.n	800bb4a <_printf_i+0x11a>
 800bb60:	2b08      	cmp	r3, #8
 800bb62:	d10b      	bne.n	800bb7c <_printf_i+0x14c>
 800bb64:	6823      	ldr	r3, [r4, #0]
 800bb66:	07df      	lsls	r7, r3, #31
 800bb68:	d508      	bpl.n	800bb7c <_printf_i+0x14c>
 800bb6a:	6923      	ldr	r3, [r4, #16]
 800bb6c:	6861      	ldr	r1, [r4, #4]
 800bb6e:	4299      	cmp	r1, r3
 800bb70:	bfde      	ittt	le
 800bb72:	2330      	movle	r3, #48	; 0x30
 800bb74:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bb78:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bb7c:	1b92      	subs	r2, r2, r6
 800bb7e:	6122      	str	r2, [r4, #16]
 800bb80:	f8cd a000 	str.w	sl, [sp]
 800bb84:	464b      	mov	r3, r9
 800bb86:	aa03      	add	r2, sp, #12
 800bb88:	4621      	mov	r1, r4
 800bb8a:	4640      	mov	r0, r8
 800bb8c:	f7ff fee2 	bl	800b954 <_printf_common>
 800bb90:	3001      	adds	r0, #1
 800bb92:	d14c      	bne.n	800bc2e <_printf_i+0x1fe>
 800bb94:	f04f 30ff 	mov.w	r0, #4294967295
 800bb98:	b004      	add	sp, #16
 800bb9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb9e:	4835      	ldr	r0, [pc, #212]	; (800bc74 <_printf_i+0x244>)
 800bba0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bba4:	6823      	ldr	r3, [r4, #0]
 800bba6:	680e      	ldr	r6, [r1, #0]
 800bba8:	061f      	lsls	r7, r3, #24
 800bbaa:	f856 5b04 	ldr.w	r5, [r6], #4
 800bbae:	600e      	str	r6, [r1, #0]
 800bbb0:	d514      	bpl.n	800bbdc <_printf_i+0x1ac>
 800bbb2:	07d9      	lsls	r1, r3, #31
 800bbb4:	bf44      	itt	mi
 800bbb6:	f043 0320 	orrmi.w	r3, r3, #32
 800bbba:	6023      	strmi	r3, [r4, #0]
 800bbbc:	b91d      	cbnz	r5, 800bbc6 <_printf_i+0x196>
 800bbbe:	6823      	ldr	r3, [r4, #0]
 800bbc0:	f023 0320 	bic.w	r3, r3, #32
 800bbc4:	6023      	str	r3, [r4, #0]
 800bbc6:	2310      	movs	r3, #16
 800bbc8:	e7b0      	b.n	800bb2c <_printf_i+0xfc>
 800bbca:	6823      	ldr	r3, [r4, #0]
 800bbcc:	f043 0320 	orr.w	r3, r3, #32
 800bbd0:	6023      	str	r3, [r4, #0]
 800bbd2:	2378      	movs	r3, #120	; 0x78
 800bbd4:	4828      	ldr	r0, [pc, #160]	; (800bc78 <_printf_i+0x248>)
 800bbd6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bbda:	e7e3      	b.n	800bba4 <_printf_i+0x174>
 800bbdc:	065e      	lsls	r6, r3, #25
 800bbde:	bf48      	it	mi
 800bbe0:	b2ad      	uxthmi	r5, r5
 800bbe2:	e7e6      	b.n	800bbb2 <_printf_i+0x182>
 800bbe4:	4616      	mov	r6, r2
 800bbe6:	e7bb      	b.n	800bb60 <_printf_i+0x130>
 800bbe8:	680b      	ldr	r3, [r1, #0]
 800bbea:	6826      	ldr	r6, [r4, #0]
 800bbec:	6960      	ldr	r0, [r4, #20]
 800bbee:	1d1d      	adds	r5, r3, #4
 800bbf0:	600d      	str	r5, [r1, #0]
 800bbf2:	0635      	lsls	r5, r6, #24
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	d501      	bpl.n	800bbfc <_printf_i+0x1cc>
 800bbf8:	6018      	str	r0, [r3, #0]
 800bbfa:	e002      	b.n	800bc02 <_printf_i+0x1d2>
 800bbfc:	0671      	lsls	r1, r6, #25
 800bbfe:	d5fb      	bpl.n	800bbf8 <_printf_i+0x1c8>
 800bc00:	8018      	strh	r0, [r3, #0]
 800bc02:	2300      	movs	r3, #0
 800bc04:	6123      	str	r3, [r4, #16]
 800bc06:	4616      	mov	r6, r2
 800bc08:	e7ba      	b.n	800bb80 <_printf_i+0x150>
 800bc0a:	680b      	ldr	r3, [r1, #0]
 800bc0c:	1d1a      	adds	r2, r3, #4
 800bc0e:	600a      	str	r2, [r1, #0]
 800bc10:	681e      	ldr	r6, [r3, #0]
 800bc12:	6862      	ldr	r2, [r4, #4]
 800bc14:	2100      	movs	r1, #0
 800bc16:	4630      	mov	r0, r6
 800bc18:	f7f4 fae2 	bl	80001e0 <memchr>
 800bc1c:	b108      	cbz	r0, 800bc22 <_printf_i+0x1f2>
 800bc1e:	1b80      	subs	r0, r0, r6
 800bc20:	6060      	str	r0, [r4, #4]
 800bc22:	6863      	ldr	r3, [r4, #4]
 800bc24:	6123      	str	r3, [r4, #16]
 800bc26:	2300      	movs	r3, #0
 800bc28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc2c:	e7a8      	b.n	800bb80 <_printf_i+0x150>
 800bc2e:	6923      	ldr	r3, [r4, #16]
 800bc30:	4632      	mov	r2, r6
 800bc32:	4649      	mov	r1, r9
 800bc34:	4640      	mov	r0, r8
 800bc36:	47d0      	blx	sl
 800bc38:	3001      	adds	r0, #1
 800bc3a:	d0ab      	beq.n	800bb94 <_printf_i+0x164>
 800bc3c:	6823      	ldr	r3, [r4, #0]
 800bc3e:	079b      	lsls	r3, r3, #30
 800bc40:	d413      	bmi.n	800bc6a <_printf_i+0x23a>
 800bc42:	68e0      	ldr	r0, [r4, #12]
 800bc44:	9b03      	ldr	r3, [sp, #12]
 800bc46:	4298      	cmp	r0, r3
 800bc48:	bfb8      	it	lt
 800bc4a:	4618      	movlt	r0, r3
 800bc4c:	e7a4      	b.n	800bb98 <_printf_i+0x168>
 800bc4e:	2301      	movs	r3, #1
 800bc50:	4632      	mov	r2, r6
 800bc52:	4649      	mov	r1, r9
 800bc54:	4640      	mov	r0, r8
 800bc56:	47d0      	blx	sl
 800bc58:	3001      	adds	r0, #1
 800bc5a:	d09b      	beq.n	800bb94 <_printf_i+0x164>
 800bc5c:	3501      	adds	r5, #1
 800bc5e:	68e3      	ldr	r3, [r4, #12]
 800bc60:	9903      	ldr	r1, [sp, #12]
 800bc62:	1a5b      	subs	r3, r3, r1
 800bc64:	42ab      	cmp	r3, r5
 800bc66:	dcf2      	bgt.n	800bc4e <_printf_i+0x21e>
 800bc68:	e7eb      	b.n	800bc42 <_printf_i+0x212>
 800bc6a:	2500      	movs	r5, #0
 800bc6c:	f104 0619 	add.w	r6, r4, #25
 800bc70:	e7f5      	b.n	800bc5e <_printf_i+0x22e>
 800bc72:	bf00      	nop
 800bc74:	0800e1fe 	.word	0x0800e1fe
 800bc78:	0800e20f 	.word	0x0800e20f

0800bc7c <siprintf>:
 800bc7c:	b40e      	push	{r1, r2, r3}
 800bc7e:	b500      	push	{lr}
 800bc80:	b09c      	sub	sp, #112	; 0x70
 800bc82:	ab1d      	add	r3, sp, #116	; 0x74
 800bc84:	9002      	str	r0, [sp, #8]
 800bc86:	9006      	str	r0, [sp, #24]
 800bc88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bc8c:	4809      	ldr	r0, [pc, #36]	; (800bcb4 <siprintf+0x38>)
 800bc8e:	9107      	str	r1, [sp, #28]
 800bc90:	9104      	str	r1, [sp, #16]
 800bc92:	4909      	ldr	r1, [pc, #36]	; (800bcb8 <siprintf+0x3c>)
 800bc94:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc98:	9105      	str	r1, [sp, #20]
 800bc9a:	6800      	ldr	r0, [r0, #0]
 800bc9c:	9301      	str	r3, [sp, #4]
 800bc9e:	a902      	add	r1, sp, #8
 800bca0:	f001 fb40 	bl	800d324 <_svfiprintf_r>
 800bca4:	9b02      	ldr	r3, [sp, #8]
 800bca6:	2200      	movs	r2, #0
 800bca8:	701a      	strb	r2, [r3, #0]
 800bcaa:	b01c      	add	sp, #112	; 0x70
 800bcac:	f85d eb04 	ldr.w	lr, [sp], #4
 800bcb0:	b003      	add	sp, #12
 800bcb2:	4770      	bx	lr
 800bcb4:	20000188 	.word	0x20000188
 800bcb8:	ffff0208 	.word	0xffff0208

0800bcbc <strcat>:
 800bcbc:	b510      	push	{r4, lr}
 800bcbe:	4602      	mov	r2, r0
 800bcc0:	7814      	ldrb	r4, [r2, #0]
 800bcc2:	4613      	mov	r3, r2
 800bcc4:	3201      	adds	r2, #1
 800bcc6:	2c00      	cmp	r4, #0
 800bcc8:	d1fa      	bne.n	800bcc0 <strcat+0x4>
 800bcca:	3b01      	subs	r3, #1
 800bccc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bcd0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bcd4:	2a00      	cmp	r2, #0
 800bcd6:	d1f9      	bne.n	800bccc <strcat+0x10>
 800bcd8:	bd10      	pop	{r4, pc}

0800bcda <quorem>:
 800bcda:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcde:	6903      	ldr	r3, [r0, #16]
 800bce0:	690c      	ldr	r4, [r1, #16]
 800bce2:	42a3      	cmp	r3, r4
 800bce4:	4607      	mov	r7, r0
 800bce6:	f2c0 8081 	blt.w	800bdec <quorem+0x112>
 800bcea:	3c01      	subs	r4, #1
 800bcec:	f101 0814 	add.w	r8, r1, #20
 800bcf0:	f100 0514 	add.w	r5, r0, #20
 800bcf4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bcf8:	9301      	str	r3, [sp, #4]
 800bcfa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bcfe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bd02:	3301      	adds	r3, #1
 800bd04:	429a      	cmp	r2, r3
 800bd06:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bd0a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bd0e:	fbb2 f6f3 	udiv	r6, r2, r3
 800bd12:	d331      	bcc.n	800bd78 <quorem+0x9e>
 800bd14:	f04f 0e00 	mov.w	lr, #0
 800bd18:	4640      	mov	r0, r8
 800bd1a:	46ac      	mov	ip, r5
 800bd1c:	46f2      	mov	sl, lr
 800bd1e:	f850 2b04 	ldr.w	r2, [r0], #4
 800bd22:	b293      	uxth	r3, r2
 800bd24:	fb06 e303 	mla	r3, r6, r3, lr
 800bd28:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800bd2c:	b29b      	uxth	r3, r3
 800bd2e:	ebaa 0303 	sub.w	r3, sl, r3
 800bd32:	0c12      	lsrs	r2, r2, #16
 800bd34:	f8dc a000 	ldr.w	sl, [ip]
 800bd38:	fb06 e202 	mla	r2, r6, r2, lr
 800bd3c:	fa13 f38a 	uxtah	r3, r3, sl
 800bd40:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bd44:	fa1f fa82 	uxth.w	sl, r2
 800bd48:	f8dc 2000 	ldr.w	r2, [ip]
 800bd4c:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800bd50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bd54:	b29b      	uxth	r3, r3
 800bd56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd5a:	4581      	cmp	r9, r0
 800bd5c:	f84c 3b04 	str.w	r3, [ip], #4
 800bd60:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bd64:	d2db      	bcs.n	800bd1e <quorem+0x44>
 800bd66:	f855 300b 	ldr.w	r3, [r5, fp]
 800bd6a:	b92b      	cbnz	r3, 800bd78 <quorem+0x9e>
 800bd6c:	9b01      	ldr	r3, [sp, #4]
 800bd6e:	3b04      	subs	r3, #4
 800bd70:	429d      	cmp	r5, r3
 800bd72:	461a      	mov	r2, r3
 800bd74:	d32e      	bcc.n	800bdd4 <quorem+0xfa>
 800bd76:	613c      	str	r4, [r7, #16]
 800bd78:	4638      	mov	r0, r7
 800bd7a:	f001 f8bd 	bl	800cef8 <__mcmp>
 800bd7e:	2800      	cmp	r0, #0
 800bd80:	db24      	blt.n	800bdcc <quorem+0xf2>
 800bd82:	3601      	adds	r6, #1
 800bd84:	4628      	mov	r0, r5
 800bd86:	f04f 0c00 	mov.w	ip, #0
 800bd8a:	f858 2b04 	ldr.w	r2, [r8], #4
 800bd8e:	f8d0 e000 	ldr.w	lr, [r0]
 800bd92:	b293      	uxth	r3, r2
 800bd94:	ebac 0303 	sub.w	r3, ip, r3
 800bd98:	0c12      	lsrs	r2, r2, #16
 800bd9a:	fa13 f38e 	uxtah	r3, r3, lr
 800bd9e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bda2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bda6:	b29b      	uxth	r3, r3
 800bda8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bdac:	45c1      	cmp	r9, r8
 800bdae:	f840 3b04 	str.w	r3, [r0], #4
 800bdb2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bdb6:	d2e8      	bcs.n	800bd8a <quorem+0xb0>
 800bdb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bdbc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bdc0:	b922      	cbnz	r2, 800bdcc <quorem+0xf2>
 800bdc2:	3b04      	subs	r3, #4
 800bdc4:	429d      	cmp	r5, r3
 800bdc6:	461a      	mov	r2, r3
 800bdc8:	d30a      	bcc.n	800bde0 <quorem+0x106>
 800bdca:	613c      	str	r4, [r7, #16]
 800bdcc:	4630      	mov	r0, r6
 800bdce:	b003      	add	sp, #12
 800bdd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdd4:	6812      	ldr	r2, [r2, #0]
 800bdd6:	3b04      	subs	r3, #4
 800bdd8:	2a00      	cmp	r2, #0
 800bdda:	d1cc      	bne.n	800bd76 <quorem+0x9c>
 800bddc:	3c01      	subs	r4, #1
 800bdde:	e7c7      	b.n	800bd70 <quorem+0x96>
 800bde0:	6812      	ldr	r2, [r2, #0]
 800bde2:	3b04      	subs	r3, #4
 800bde4:	2a00      	cmp	r2, #0
 800bde6:	d1f0      	bne.n	800bdca <quorem+0xf0>
 800bde8:	3c01      	subs	r4, #1
 800bdea:	e7eb      	b.n	800bdc4 <quorem+0xea>
 800bdec:	2000      	movs	r0, #0
 800bdee:	e7ee      	b.n	800bdce <quorem+0xf4>

0800bdf0 <_dtoa_r>:
 800bdf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdf4:	ed2d 8b02 	vpush	{d8}
 800bdf8:	ec57 6b10 	vmov	r6, r7, d0
 800bdfc:	b095      	sub	sp, #84	; 0x54
 800bdfe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800be00:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800be04:	9105      	str	r1, [sp, #20]
 800be06:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800be0a:	4604      	mov	r4, r0
 800be0c:	9209      	str	r2, [sp, #36]	; 0x24
 800be0e:	930f      	str	r3, [sp, #60]	; 0x3c
 800be10:	b975      	cbnz	r5, 800be30 <_dtoa_r+0x40>
 800be12:	2010      	movs	r0, #16
 800be14:	f000 fddc 	bl	800c9d0 <malloc>
 800be18:	4602      	mov	r2, r0
 800be1a:	6260      	str	r0, [r4, #36]	; 0x24
 800be1c:	b920      	cbnz	r0, 800be28 <_dtoa_r+0x38>
 800be1e:	4bb2      	ldr	r3, [pc, #712]	; (800c0e8 <_dtoa_r+0x2f8>)
 800be20:	21ea      	movs	r1, #234	; 0xea
 800be22:	48b2      	ldr	r0, [pc, #712]	; (800c0ec <_dtoa_r+0x2fc>)
 800be24:	f001 fb8e 	bl	800d544 <__assert_func>
 800be28:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800be2c:	6005      	str	r5, [r0, #0]
 800be2e:	60c5      	str	r5, [r0, #12]
 800be30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be32:	6819      	ldr	r1, [r3, #0]
 800be34:	b151      	cbz	r1, 800be4c <_dtoa_r+0x5c>
 800be36:	685a      	ldr	r2, [r3, #4]
 800be38:	604a      	str	r2, [r1, #4]
 800be3a:	2301      	movs	r3, #1
 800be3c:	4093      	lsls	r3, r2
 800be3e:	608b      	str	r3, [r1, #8]
 800be40:	4620      	mov	r0, r4
 800be42:	f000 fe1b 	bl	800ca7c <_Bfree>
 800be46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be48:	2200      	movs	r2, #0
 800be4a:	601a      	str	r2, [r3, #0]
 800be4c:	1e3b      	subs	r3, r7, #0
 800be4e:	bfb9      	ittee	lt
 800be50:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800be54:	9303      	strlt	r3, [sp, #12]
 800be56:	2300      	movge	r3, #0
 800be58:	f8c8 3000 	strge.w	r3, [r8]
 800be5c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800be60:	4ba3      	ldr	r3, [pc, #652]	; (800c0f0 <_dtoa_r+0x300>)
 800be62:	bfbc      	itt	lt
 800be64:	2201      	movlt	r2, #1
 800be66:	f8c8 2000 	strlt.w	r2, [r8]
 800be6a:	ea33 0309 	bics.w	r3, r3, r9
 800be6e:	d11b      	bne.n	800bea8 <_dtoa_r+0xb8>
 800be70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800be72:	f242 730f 	movw	r3, #9999	; 0x270f
 800be76:	6013      	str	r3, [r2, #0]
 800be78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800be7c:	4333      	orrs	r3, r6
 800be7e:	f000 857a 	beq.w	800c976 <_dtoa_r+0xb86>
 800be82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be84:	b963      	cbnz	r3, 800bea0 <_dtoa_r+0xb0>
 800be86:	4b9b      	ldr	r3, [pc, #620]	; (800c0f4 <_dtoa_r+0x304>)
 800be88:	e024      	b.n	800bed4 <_dtoa_r+0xe4>
 800be8a:	4b9b      	ldr	r3, [pc, #620]	; (800c0f8 <_dtoa_r+0x308>)
 800be8c:	9300      	str	r3, [sp, #0]
 800be8e:	3308      	adds	r3, #8
 800be90:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800be92:	6013      	str	r3, [r2, #0]
 800be94:	9800      	ldr	r0, [sp, #0]
 800be96:	b015      	add	sp, #84	; 0x54
 800be98:	ecbd 8b02 	vpop	{d8}
 800be9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bea0:	4b94      	ldr	r3, [pc, #592]	; (800c0f4 <_dtoa_r+0x304>)
 800bea2:	9300      	str	r3, [sp, #0]
 800bea4:	3303      	adds	r3, #3
 800bea6:	e7f3      	b.n	800be90 <_dtoa_r+0xa0>
 800bea8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800beac:	2200      	movs	r2, #0
 800beae:	ec51 0b17 	vmov	r0, r1, d7
 800beb2:	2300      	movs	r3, #0
 800beb4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800beb8:	f7f4 fe06 	bl	8000ac8 <__aeabi_dcmpeq>
 800bebc:	4680      	mov	r8, r0
 800bebe:	b158      	cbz	r0, 800bed8 <_dtoa_r+0xe8>
 800bec0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bec2:	2301      	movs	r3, #1
 800bec4:	6013      	str	r3, [r2, #0]
 800bec6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bec8:	2b00      	cmp	r3, #0
 800beca:	f000 8551 	beq.w	800c970 <_dtoa_r+0xb80>
 800bece:	488b      	ldr	r0, [pc, #556]	; (800c0fc <_dtoa_r+0x30c>)
 800bed0:	6018      	str	r0, [r3, #0]
 800bed2:	1e43      	subs	r3, r0, #1
 800bed4:	9300      	str	r3, [sp, #0]
 800bed6:	e7dd      	b.n	800be94 <_dtoa_r+0xa4>
 800bed8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800bedc:	aa12      	add	r2, sp, #72	; 0x48
 800bede:	a913      	add	r1, sp, #76	; 0x4c
 800bee0:	4620      	mov	r0, r4
 800bee2:	f001 f8ad 	bl	800d040 <__d2b>
 800bee6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800beea:	4683      	mov	fp, r0
 800beec:	2d00      	cmp	r5, #0
 800beee:	d07c      	beq.n	800bfea <_dtoa_r+0x1fa>
 800bef0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bef2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800bef6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800befa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800befe:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bf02:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bf06:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bf0a:	4b7d      	ldr	r3, [pc, #500]	; (800c100 <_dtoa_r+0x310>)
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	4630      	mov	r0, r6
 800bf10:	4639      	mov	r1, r7
 800bf12:	f7f4 f9b9 	bl	8000288 <__aeabi_dsub>
 800bf16:	a36e      	add	r3, pc, #440	; (adr r3, 800c0d0 <_dtoa_r+0x2e0>)
 800bf18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf1c:	f7f4 fb6c 	bl	80005f8 <__aeabi_dmul>
 800bf20:	a36d      	add	r3, pc, #436	; (adr r3, 800c0d8 <_dtoa_r+0x2e8>)
 800bf22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf26:	f7f4 f9b1 	bl	800028c <__adddf3>
 800bf2a:	4606      	mov	r6, r0
 800bf2c:	4628      	mov	r0, r5
 800bf2e:	460f      	mov	r7, r1
 800bf30:	f7f4 faf8 	bl	8000524 <__aeabi_i2d>
 800bf34:	a36a      	add	r3, pc, #424	; (adr r3, 800c0e0 <_dtoa_r+0x2f0>)
 800bf36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf3a:	f7f4 fb5d 	bl	80005f8 <__aeabi_dmul>
 800bf3e:	4602      	mov	r2, r0
 800bf40:	460b      	mov	r3, r1
 800bf42:	4630      	mov	r0, r6
 800bf44:	4639      	mov	r1, r7
 800bf46:	f7f4 f9a1 	bl	800028c <__adddf3>
 800bf4a:	4606      	mov	r6, r0
 800bf4c:	460f      	mov	r7, r1
 800bf4e:	f7f4 fe03 	bl	8000b58 <__aeabi_d2iz>
 800bf52:	2200      	movs	r2, #0
 800bf54:	4682      	mov	sl, r0
 800bf56:	2300      	movs	r3, #0
 800bf58:	4630      	mov	r0, r6
 800bf5a:	4639      	mov	r1, r7
 800bf5c:	f7f4 fdbe 	bl	8000adc <__aeabi_dcmplt>
 800bf60:	b148      	cbz	r0, 800bf76 <_dtoa_r+0x186>
 800bf62:	4650      	mov	r0, sl
 800bf64:	f7f4 fade 	bl	8000524 <__aeabi_i2d>
 800bf68:	4632      	mov	r2, r6
 800bf6a:	463b      	mov	r3, r7
 800bf6c:	f7f4 fdac 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf70:	b908      	cbnz	r0, 800bf76 <_dtoa_r+0x186>
 800bf72:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bf76:	f1ba 0f16 	cmp.w	sl, #22
 800bf7a:	d854      	bhi.n	800c026 <_dtoa_r+0x236>
 800bf7c:	4b61      	ldr	r3, [pc, #388]	; (800c104 <_dtoa_r+0x314>)
 800bf7e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800bf82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bf8a:	f7f4 fda7 	bl	8000adc <__aeabi_dcmplt>
 800bf8e:	2800      	cmp	r0, #0
 800bf90:	d04b      	beq.n	800c02a <_dtoa_r+0x23a>
 800bf92:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bf96:	2300      	movs	r3, #0
 800bf98:	930e      	str	r3, [sp, #56]	; 0x38
 800bf9a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bf9c:	1b5d      	subs	r5, r3, r5
 800bf9e:	1e6b      	subs	r3, r5, #1
 800bfa0:	9304      	str	r3, [sp, #16]
 800bfa2:	bf43      	ittte	mi
 800bfa4:	2300      	movmi	r3, #0
 800bfa6:	f1c5 0801 	rsbmi	r8, r5, #1
 800bfaa:	9304      	strmi	r3, [sp, #16]
 800bfac:	f04f 0800 	movpl.w	r8, #0
 800bfb0:	f1ba 0f00 	cmp.w	sl, #0
 800bfb4:	db3b      	blt.n	800c02e <_dtoa_r+0x23e>
 800bfb6:	9b04      	ldr	r3, [sp, #16]
 800bfb8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800bfbc:	4453      	add	r3, sl
 800bfbe:	9304      	str	r3, [sp, #16]
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	9306      	str	r3, [sp, #24]
 800bfc4:	9b05      	ldr	r3, [sp, #20]
 800bfc6:	2b09      	cmp	r3, #9
 800bfc8:	d869      	bhi.n	800c09e <_dtoa_r+0x2ae>
 800bfca:	2b05      	cmp	r3, #5
 800bfcc:	bfc4      	itt	gt
 800bfce:	3b04      	subgt	r3, #4
 800bfd0:	9305      	strgt	r3, [sp, #20]
 800bfd2:	9b05      	ldr	r3, [sp, #20]
 800bfd4:	f1a3 0302 	sub.w	r3, r3, #2
 800bfd8:	bfcc      	ite	gt
 800bfda:	2500      	movgt	r5, #0
 800bfdc:	2501      	movle	r5, #1
 800bfde:	2b03      	cmp	r3, #3
 800bfe0:	d869      	bhi.n	800c0b6 <_dtoa_r+0x2c6>
 800bfe2:	e8df f003 	tbb	[pc, r3]
 800bfe6:	4e2c      	.short	0x4e2c
 800bfe8:	5a4c      	.short	0x5a4c
 800bfea:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800bfee:	441d      	add	r5, r3
 800bff0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bff4:	2b20      	cmp	r3, #32
 800bff6:	bfc1      	itttt	gt
 800bff8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bffc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800c000:	fa09 f303 	lslgt.w	r3, r9, r3
 800c004:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c008:	bfda      	itte	le
 800c00a:	f1c3 0320 	rsble	r3, r3, #32
 800c00e:	fa06 f003 	lslle.w	r0, r6, r3
 800c012:	4318      	orrgt	r0, r3
 800c014:	f7f4 fa76 	bl	8000504 <__aeabi_ui2d>
 800c018:	2301      	movs	r3, #1
 800c01a:	4606      	mov	r6, r0
 800c01c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800c020:	3d01      	subs	r5, #1
 800c022:	9310      	str	r3, [sp, #64]	; 0x40
 800c024:	e771      	b.n	800bf0a <_dtoa_r+0x11a>
 800c026:	2301      	movs	r3, #1
 800c028:	e7b6      	b.n	800bf98 <_dtoa_r+0x1a8>
 800c02a:	900e      	str	r0, [sp, #56]	; 0x38
 800c02c:	e7b5      	b.n	800bf9a <_dtoa_r+0x1aa>
 800c02e:	f1ca 0300 	rsb	r3, sl, #0
 800c032:	9306      	str	r3, [sp, #24]
 800c034:	2300      	movs	r3, #0
 800c036:	eba8 080a 	sub.w	r8, r8, sl
 800c03a:	930d      	str	r3, [sp, #52]	; 0x34
 800c03c:	e7c2      	b.n	800bfc4 <_dtoa_r+0x1d4>
 800c03e:	2300      	movs	r3, #0
 800c040:	9308      	str	r3, [sp, #32]
 800c042:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c044:	2b00      	cmp	r3, #0
 800c046:	dc39      	bgt.n	800c0bc <_dtoa_r+0x2cc>
 800c048:	f04f 0901 	mov.w	r9, #1
 800c04c:	f8cd 9004 	str.w	r9, [sp, #4]
 800c050:	464b      	mov	r3, r9
 800c052:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800c056:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c058:	2200      	movs	r2, #0
 800c05a:	6042      	str	r2, [r0, #4]
 800c05c:	2204      	movs	r2, #4
 800c05e:	f102 0614 	add.w	r6, r2, #20
 800c062:	429e      	cmp	r6, r3
 800c064:	6841      	ldr	r1, [r0, #4]
 800c066:	d92f      	bls.n	800c0c8 <_dtoa_r+0x2d8>
 800c068:	4620      	mov	r0, r4
 800c06a:	f000 fcc7 	bl	800c9fc <_Balloc>
 800c06e:	9000      	str	r0, [sp, #0]
 800c070:	2800      	cmp	r0, #0
 800c072:	d14b      	bne.n	800c10c <_dtoa_r+0x31c>
 800c074:	4b24      	ldr	r3, [pc, #144]	; (800c108 <_dtoa_r+0x318>)
 800c076:	4602      	mov	r2, r0
 800c078:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c07c:	e6d1      	b.n	800be22 <_dtoa_r+0x32>
 800c07e:	2301      	movs	r3, #1
 800c080:	e7de      	b.n	800c040 <_dtoa_r+0x250>
 800c082:	2300      	movs	r3, #0
 800c084:	9308      	str	r3, [sp, #32]
 800c086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c088:	eb0a 0903 	add.w	r9, sl, r3
 800c08c:	f109 0301 	add.w	r3, r9, #1
 800c090:	2b01      	cmp	r3, #1
 800c092:	9301      	str	r3, [sp, #4]
 800c094:	bfb8      	it	lt
 800c096:	2301      	movlt	r3, #1
 800c098:	e7dd      	b.n	800c056 <_dtoa_r+0x266>
 800c09a:	2301      	movs	r3, #1
 800c09c:	e7f2      	b.n	800c084 <_dtoa_r+0x294>
 800c09e:	2501      	movs	r5, #1
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	9305      	str	r3, [sp, #20]
 800c0a4:	9508      	str	r5, [sp, #32]
 800c0a6:	f04f 39ff 	mov.w	r9, #4294967295
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	f8cd 9004 	str.w	r9, [sp, #4]
 800c0b0:	2312      	movs	r3, #18
 800c0b2:	9209      	str	r2, [sp, #36]	; 0x24
 800c0b4:	e7cf      	b.n	800c056 <_dtoa_r+0x266>
 800c0b6:	2301      	movs	r3, #1
 800c0b8:	9308      	str	r3, [sp, #32]
 800c0ba:	e7f4      	b.n	800c0a6 <_dtoa_r+0x2b6>
 800c0bc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800c0c0:	f8cd 9004 	str.w	r9, [sp, #4]
 800c0c4:	464b      	mov	r3, r9
 800c0c6:	e7c6      	b.n	800c056 <_dtoa_r+0x266>
 800c0c8:	3101      	adds	r1, #1
 800c0ca:	6041      	str	r1, [r0, #4]
 800c0cc:	0052      	lsls	r2, r2, #1
 800c0ce:	e7c6      	b.n	800c05e <_dtoa_r+0x26e>
 800c0d0:	636f4361 	.word	0x636f4361
 800c0d4:	3fd287a7 	.word	0x3fd287a7
 800c0d8:	8b60c8b3 	.word	0x8b60c8b3
 800c0dc:	3fc68a28 	.word	0x3fc68a28
 800c0e0:	509f79fb 	.word	0x509f79fb
 800c0e4:	3fd34413 	.word	0x3fd34413
 800c0e8:	0800e22d 	.word	0x0800e22d
 800c0ec:	0800e244 	.word	0x0800e244
 800c0f0:	7ff00000 	.word	0x7ff00000
 800c0f4:	0800e229 	.word	0x0800e229
 800c0f8:	0800e220 	.word	0x0800e220
 800c0fc:	0800e1fd 	.word	0x0800e1fd
 800c100:	3ff80000 	.word	0x3ff80000
 800c104:	0800e340 	.word	0x0800e340
 800c108:	0800e2a3 	.word	0x0800e2a3
 800c10c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c10e:	9a00      	ldr	r2, [sp, #0]
 800c110:	601a      	str	r2, [r3, #0]
 800c112:	9b01      	ldr	r3, [sp, #4]
 800c114:	2b0e      	cmp	r3, #14
 800c116:	f200 80ad 	bhi.w	800c274 <_dtoa_r+0x484>
 800c11a:	2d00      	cmp	r5, #0
 800c11c:	f000 80aa 	beq.w	800c274 <_dtoa_r+0x484>
 800c120:	f1ba 0f00 	cmp.w	sl, #0
 800c124:	dd36      	ble.n	800c194 <_dtoa_r+0x3a4>
 800c126:	4ac3      	ldr	r2, [pc, #780]	; (800c434 <_dtoa_r+0x644>)
 800c128:	f00a 030f 	and.w	r3, sl, #15
 800c12c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c130:	ed93 7b00 	vldr	d7, [r3]
 800c134:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800c138:	ea4f 172a 	mov.w	r7, sl, asr #4
 800c13c:	eeb0 8a47 	vmov.f32	s16, s14
 800c140:	eef0 8a67 	vmov.f32	s17, s15
 800c144:	d016      	beq.n	800c174 <_dtoa_r+0x384>
 800c146:	4bbc      	ldr	r3, [pc, #752]	; (800c438 <_dtoa_r+0x648>)
 800c148:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c14c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c150:	f7f4 fb7c 	bl	800084c <__aeabi_ddiv>
 800c154:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c158:	f007 070f 	and.w	r7, r7, #15
 800c15c:	2503      	movs	r5, #3
 800c15e:	4eb6      	ldr	r6, [pc, #728]	; (800c438 <_dtoa_r+0x648>)
 800c160:	b957      	cbnz	r7, 800c178 <_dtoa_r+0x388>
 800c162:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c166:	ec53 2b18 	vmov	r2, r3, d8
 800c16a:	f7f4 fb6f 	bl	800084c <__aeabi_ddiv>
 800c16e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c172:	e029      	b.n	800c1c8 <_dtoa_r+0x3d8>
 800c174:	2502      	movs	r5, #2
 800c176:	e7f2      	b.n	800c15e <_dtoa_r+0x36e>
 800c178:	07f9      	lsls	r1, r7, #31
 800c17a:	d508      	bpl.n	800c18e <_dtoa_r+0x39e>
 800c17c:	ec51 0b18 	vmov	r0, r1, d8
 800c180:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c184:	f7f4 fa38 	bl	80005f8 <__aeabi_dmul>
 800c188:	ec41 0b18 	vmov	d8, r0, r1
 800c18c:	3501      	adds	r5, #1
 800c18e:	107f      	asrs	r7, r7, #1
 800c190:	3608      	adds	r6, #8
 800c192:	e7e5      	b.n	800c160 <_dtoa_r+0x370>
 800c194:	f000 80a6 	beq.w	800c2e4 <_dtoa_r+0x4f4>
 800c198:	f1ca 0600 	rsb	r6, sl, #0
 800c19c:	4ba5      	ldr	r3, [pc, #660]	; (800c434 <_dtoa_r+0x644>)
 800c19e:	4fa6      	ldr	r7, [pc, #664]	; (800c438 <_dtoa_r+0x648>)
 800c1a0:	f006 020f 	and.w	r2, r6, #15
 800c1a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c1b0:	f7f4 fa22 	bl	80005f8 <__aeabi_dmul>
 800c1b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1b8:	1136      	asrs	r6, r6, #4
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	2502      	movs	r5, #2
 800c1be:	2e00      	cmp	r6, #0
 800c1c0:	f040 8085 	bne.w	800c2ce <_dtoa_r+0x4de>
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d1d2      	bne.n	800c16e <_dtoa_r+0x37e>
 800c1c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	f000 808c 	beq.w	800c2e8 <_dtoa_r+0x4f8>
 800c1d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c1d4:	4b99      	ldr	r3, [pc, #612]	; (800c43c <_dtoa_r+0x64c>)
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	4630      	mov	r0, r6
 800c1da:	4639      	mov	r1, r7
 800c1dc:	f7f4 fc7e 	bl	8000adc <__aeabi_dcmplt>
 800c1e0:	2800      	cmp	r0, #0
 800c1e2:	f000 8081 	beq.w	800c2e8 <_dtoa_r+0x4f8>
 800c1e6:	9b01      	ldr	r3, [sp, #4]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d07d      	beq.n	800c2e8 <_dtoa_r+0x4f8>
 800c1ec:	f1b9 0f00 	cmp.w	r9, #0
 800c1f0:	dd3c      	ble.n	800c26c <_dtoa_r+0x47c>
 800c1f2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c1f6:	9307      	str	r3, [sp, #28]
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	4b91      	ldr	r3, [pc, #580]	; (800c440 <_dtoa_r+0x650>)
 800c1fc:	4630      	mov	r0, r6
 800c1fe:	4639      	mov	r1, r7
 800c200:	f7f4 f9fa 	bl	80005f8 <__aeabi_dmul>
 800c204:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c208:	3501      	adds	r5, #1
 800c20a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800c20e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c212:	4628      	mov	r0, r5
 800c214:	f7f4 f986 	bl	8000524 <__aeabi_i2d>
 800c218:	4632      	mov	r2, r6
 800c21a:	463b      	mov	r3, r7
 800c21c:	f7f4 f9ec 	bl	80005f8 <__aeabi_dmul>
 800c220:	4b88      	ldr	r3, [pc, #544]	; (800c444 <_dtoa_r+0x654>)
 800c222:	2200      	movs	r2, #0
 800c224:	f7f4 f832 	bl	800028c <__adddf3>
 800c228:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c22c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c230:	9303      	str	r3, [sp, #12]
 800c232:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c234:	2b00      	cmp	r3, #0
 800c236:	d15c      	bne.n	800c2f2 <_dtoa_r+0x502>
 800c238:	4b83      	ldr	r3, [pc, #524]	; (800c448 <_dtoa_r+0x658>)
 800c23a:	2200      	movs	r2, #0
 800c23c:	4630      	mov	r0, r6
 800c23e:	4639      	mov	r1, r7
 800c240:	f7f4 f822 	bl	8000288 <__aeabi_dsub>
 800c244:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c248:	4606      	mov	r6, r0
 800c24a:	460f      	mov	r7, r1
 800c24c:	f7f4 fc64 	bl	8000b18 <__aeabi_dcmpgt>
 800c250:	2800      	cmp	r0, #0
 800c252:	f040 8296 	bne.w	800c782 <_dtoa_r+0x992>
 800c256:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c25a:	4630      	mov	r0, r6
 800c25c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c260:	4639      	mov	r1, r7
 800c262:	f7f4 fc3b 	bl	8000adc <__aeabi_dcmplt>
 800c266:	2800      	cmp	r0, #0
 800c268:	f040 8288 	bne.w	800c77c <_dtoa_r+0x98c>
 800c26c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c270:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c274:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c276:	2b00      	cmp	r3, #0
 800c278:	f2c0 8158 	blt.w	800c52c <_dtoa_r+0x73c>
 800c27c:	f1ba 0f0e 	cmp.w	sl, #14
 800c280:	f300 8154 	bgt.w	800c52c <_dtoa_r+0x73c>
 800c284:	4b6b      	ldr	r3, [pc, #428]	; (800c434 <_dtoa_r+0x644>)
 800c286:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c28a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c28e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c290:	2b00      	cmp	r3, #0
 800c292:	f280 80e3 	bge.w	800c45c <_dtoa_r+0x66c>
 800c296:	9b01      	ldr	r3, [sp, #4]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	f300 80df 	bgt.w	800c45c <_dtoa_r+0x66c>
 800c29e:	f040 826d 	bne.w	800c77c <_dtoa_r+0x98c>
 800c2a2:	4b69      	ldr	r3, [pc, #420]	; (800c448 <_dtoa_r+0x658>)
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	4640      	mov	r0, r8
 800c2a8:	4649      	mov	r1, r9
 800c2aa:	f7f4 f9a5 	bl	80005f8 <__aeabi_dmul>
 800c2ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c2b2:	f7f4 fc27 	bl	8000b04 <__aeabi_dcmpge>
 800c2b6:	9e01      	ldr	r6, [sp, #4]
 800c2b8:	4637      	mov	r7, r6
 800c2ba:	2800      	cmp	r0, #0
 800c2bc:	f040 8243 	bne.w	800c746 <_dtoa_r+0x956>
 800c2c0:	9d00      	ldr	r5, [sp, #0]
 800c2c2:	2331      	movs	r3, #49	; 0x31
 800c2c4:	f805 3b01 	strb.w	r3, [r5], #1
 800c2c8:	f10a 0a01 	add.w	sl, sl, #1
 800c2cc:	e23f      	b.n	800c74e <_dtoa_r+0x95e>
 800c2ce:	07f2      	lsls	r2, r6, #31
 800c2d0:	d505      	bpl.n	800c2de <_dtoa_r+0x4ee>
 800c2d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c2d6:	f7f4 f98f 	bl	80005f8 <__aeabi_dmul>
 800c2da:	3501      	adds	r5, #1
 800c2dc:	2301      	movs	r3, #1
 800c2de:	1076      	asrs	r6, r6, #1
 800c2e0:	3708      	adds	r7, #8
 800c2e2:	e76c      	b.n	800c1be <_dtoa_r+0x3ce>
 800c2e4:	2502      	movs	r5, #2
 800c2e6:	e76f      	b.n	800c1c8 <_dtoa_r+0x3d8>
 800c2e8:	9b01      	ldr	r3, [sp, #4]
 800c2ea:	f8cd a01c 	str.w	sl, [sp, #28]
 800c2ee:	930c      	str	r3, [sp, #48]	; 0x30
 800c2f0:	e78d      	b.n	800c20e <_dtoa_r+0x41e>
 800c2f2:	9900      	ldr	r1, [sp, #0]
 800c2f4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c2f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c2f8:	4b4e      	ldr	r3, [pc, #312]	; (800c434 <_dtoa_r+0x644>)
 800c2fa:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c2fe:	4401      	add	r1, r0
 800c300:	9102      	str	r1, [sp, #8]
 800c302:	9908      	ldr	r1, [sp, #32]
 800c304:	eeb0 8a47 	vmov.f32	s16, s14
 800c308:	eef0 8a67 	vmov.f32	s17, s15
 800c30c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c310:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c314:	2900      	cmp	r1, #0
 800c316:	d045      	beq.n	800c3a4 <_dtoa_r+0x5b4>
 800c318:	494c      	ldr	r1, [pc, #304]	; (800c44c <_dtoa_r+0x65c>)
 800c31a:	2000      	movs	r0, #0
 800c31c:	f7f4 fa96 	bl	800084c <__aeabi_ddiv>
 800c320:	ec53 2b18 	vmov	r2, r3, d8
 800c324:	f7f3 ffb0 	bl	8000288 <__aeabi_dsub>
 800c328:	9d00      	ldr	r5, [sp, #0]
 800c32a:	ec41 0b18 	vmov	d8, r0, r1
 800c32e:	4639      	mov	r1, r7
 800c330:	4630      	mov	r0, r6
 800c332:	f7f4 fc11 	bl	8000b58 <__aeabi_d2iz>
 800c336:	900c      	str	r0, [sp, #48]	; 0x30
 800c338:	f7f4 f8f4 	bl	8000524 <__aeabi_i2d>
 800c33c:	4602      	mov	r2, r0
 800c33e:	460b      	mov	r3, r1
 800c340:	4630      	mov	r0, r6
 800c342:	4639      	mov	r1, r7
 800c344:	f7f3 ffa0 	bl	8000288 <__aeabi_dsub>
 800c348:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c34a:	3330      	adds	r3, #48	; 0x30
 800c34c:	f805 3b01 	strb.w	r3, [r5], #1
 800c350:	ec53 2b18 	vmov	r2, r3, d8
 800c354:	4606      	mov	r6, r0
 800c356:	460f      	mov	r7, r1
 800c358:	f7f4 fbc0 	bl	8000adc <__aeabi_dcmplt>
 800c35c:	2800      	cmp	r0, #0
 800c35e:	d165      	bne.n	800c42c <_dtoa_r+0x63c>
 800c360:	4632      	mov	r2, r6
 800c362:	463b      	mov	r3, r7
 800c364:	4935      	ldr	r1, [pc, #212]	; (800c43c <_dtoa_r+0x64c>)
 800c366:	2000      	movs	r0, #0
 800c368:	f7f3 ff8e 	bl	8000288 <__aeabi_dsub>
 800c36c:	ec53 2b18 	vmov	r2, r3, d8
 800c370:	f7f4 fbb4 	bl	8000adc <__aeabi_dcmplt>
 800c374:	2800      	cmp	r0, #0
 800c376:	f040 80b9 	bne.w	800c4ec <_dtoa_r+0x6fc>
 800c37a:	9b02      	ldr	r3, [sp, #8]
 800c37c:	429d      	cmp	r5, r3
 800c37e:	f43f af75 	beq.w	800c26c <_dtoa_r+0x47c>
 800c382:	4b2f      	ldr	r3, [pc, #188]	; (800c440 <_dtoa_r+0x650>)
 800c384:	ec51 0b18 	vmov	r0, r1, d8
 800c388:	2200      	movs	r2, #0
 800c38a:	f7f4 f935 	bl	80005f8 <__aeabi_dmul>
 800c38e:	4b2c      	ldr	r3, [pc, #176]	; (800c440 <_dtoa_r+0x650>)
 800c390:	ec41 0b18 	vmov	d8, r0, r1
 800c394:	2200      	movs	r2, #0
 800c396:	4630      	mov	r0, r6
 800c398:	4639      	mov	r1, r7
 800c39a:	f7f4 f92d 	bl	80005f8 <__aeabi_dmul>
 800c39e:	4606      	mov	r6, r0
 800c3a0:	460f      	mov	r7, r1
 800c3a2:	e7c4      	b.n	800c32e <_dtoa_r+0x53e>
 800c3a4:	ec51 0b17 	vmov	r0, r1, d7
 800c3a8:	f7f4 f926 	bl	80005f8 <__aeabi_dmul>
 800c3ac:	9b02      	ldr	r3, [sp, #8]
 800c3ae:	9d00      	ldr	r5, [sp, #0]
 800c3b0:	930c      	str	r3, [sp, #48]	; 0x30
 800c3b2:	ec41 0b18 	vmov	d8, r0, r1
 800c3b6:	4639      	mov	r1, r7
 800c3b8:	4630      	mov	r0, r6
 800c3ba:	f7f4 fbcd 	bl	8000b58 <__aeabi_d2iz>
 800c3be:	9011      	str	r0, [sp, #68]	; 0x44
 800c3c0:	f7f4 f8b0 	bl	8000524 <__aeabi_i2d>
 800c3c4:	4602      	mov	r2, r0
 800c3c6:	460b      	mov	r3, r1
 800c3c8:	4630      	mov	r0, r6
 800c3ca:	4639      	mov	r1, r7
 800c3cc:	f7f3 ff5c 	bl	8000288 <__aeabi_dsub>
 800c3d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c3d2:	3330      	adds	r3, #48	; 0x30
 800c3d4:	f805 3b01 	strb.w	r3, [r5], #1
 800c3d8:	9b02      	ldr	r3, [sp, #8]
 800c3da:	429d      	cmp	r5, r3
 800c3dc:	4606      	mov	r6, r0
 800c3de:	460f      	mov	r7, r1
 800c3e0:	f04f 0200 	mov.w	r2, #0
 800c3e4:	d134      	bne.n	800c450 <_dtoa_r+0x660>
 800c3e6:	4b19      	ldr	r3, [pc, #100]	; (800c44c <_dtoa_r+0x65c>)
 800c3e8:	ec51 0b18 	vmov	r0, r1, d8
 800c3ec:	f7f3 ff4e 	bl	800028c <__adddf3>
 800c3f0:	4602      	mov	r2, r0
 800c3f2:	460b      	mov	r3, r1
 800c3f4:	4630      	mov	r0, r6
 800c3f6:	4639      	mov	r1, r7
 800c3f8:	f7f4 fb8e 	bl	8000b18 <__aeabi_dcmpgt>
 800c3fc:	2800      	cmp	r0, #0
 800c3fe:	d175      	bne.n	800c4ec <_dtoa_r+0x6fc>
 800c400:	ec53 2b18 	vmov	r2, r3, d8
 800c404:	4911      	ldr	r1, [pc, #68]	; (800c44c <_dtoa_r+0x65c>)
 800c406:	2000      	movs	r0, #0
 800c408:	f7f3 ff3e 	bl	8000288 <__aeabi_dsub>
 800c40c:	4602      	mov	r2, r0
 800c40e:	460b      	mov	r3, r1
 800c410:	4630      	mov	r0, r6
 800c412:	4639      	mov	r1, r7
 800c414:	f7f4 fb62 	bl	8000adc <__aeabi_dcmplt>
 800c418:	2800      	cmp	r0, #0
 800c41a:	f43f af27 	beq.w	800c26c <_dtoa_r+0x47c>
 800c41e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c420:	1e6b      	subs	r3, r5, #1
 800c422:	930c      	str	r3, [sp, #48]	; 0x30
 800c424:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c428:	2b30      	cmp	r3, #48	; 0x30
 800c42a:	d0f8      	beq.n	800c41e <_dtoa_r+0x62e>
 800c42c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c430:	e04a      	b.n	800c4c8 <_dtoa_r+0x6d8>
 800c432:	bf00      	nop
 800c434:	0800e340 	.word	0x0800e340
 800c438:	0800e318 	.word	0x0800e318
 800c43c:	3ff00000 	.word	0x3ff00000
 800c440:	40240000 	.word	0x40240000
 800c444:	401c0000 	.word	0x401c0000
 800c448:	40140000 	.word	0x40140000
 800c44c:	3fe00000 	.word	0x3fe00000
 800c450:	4baf      	ldr	r3, [pc, #700]	; (800c710 <_dtoa_r+0x920>)
 800c452:	f7f4 f8d1 	bl	80005f8 <__aeabi_dmul>
 800c456:	4606      	mov	r6, r0
 800c458:	460f      	mov	r7, r1
 800c45a:	e7ac      	b.n	800c3b6 <_dtoa_r+0x5c6>
 800c45c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c460:	9d00      	ldr	r5, [sp, #0]
 800c462:	4642      	mov	r2, r8
 800c464:	464b      	mov	r3, r9
 800c466:	4630      	mov	r0, r6
 800c468:	4639      	mov	r1, r7
 800c46a:	f7f4 f9ef 	bl	800084c <__aeabi_ddiv>
 800c46e:	f7f4 fb73 	bl	8000b58 <__aeabi_d2iz>
 800c472:	9002      	str	r0, [sp, #8]
 800c474:	f7f4 f856 	bl	8000524 <__aeabi_i2d>
 800c478:	4642      	mov	r2, r8
 800c47a:	464b      	mov	r3, r9
 800c47c:	f7f4 f8bc 	bl	80005f8 <__aeabi_dmul>
 800c480:	4602      	mov	r2, r0
 800c482:	460b      	mov	r3, r1
 800c484:	4630      	mov	r0, r6
 800c486:	4639      	mov	r1, r7
 800c488:	f7f3 fefe 	bl	8000288 <__aeabi_dsub>
 800c48c:	9e02      	ldr	r6, [sp, #8]
 800c48e:	9f01      	ldr	r7, [sp, #4]
 800c490:	3630      	adds	r6, #48	; 0x30
 800c492:	f805 6b01 	strb.w	r6, [r5], #1
 800c496:	9e00      	ldr	r6, [sp, #0]
 800c498:	1bae      	subs	r6, r5, r6
 800c49a:	42b7      	cmp	r7, r6
 800c49c:	4602      	mov	r2, r0
 800c49e:	460b      	mov	r3, r1
 800c4a0:	d137      	bne.n	800c512 <_dtoa_r+0x722>
 800c4a2:	f7f3 fef3 	bl	800028c <__adddf3>
 800c4a6:	4642      	mov	r2, r8
 800c4a8:	464b      	mov	r3, r9
 800c4aa:	4606      	mov	r6, r0
 800c4ac:	460f      	mov	r7, r1
 800c4ae:	f7f4 fb33 	bl	8000b18 <__aeabi_dcmpgt>
 800c4b2:	b9c8      	cbnz	r0, 800c4e8 <_dtoa_r+0x6f8>
 800c4b4:	4642      	mov	r2, r8
 800c4b6:	464b      	mov	r3, r9
 800c4b8:	4630      	mov	r0, r6
 800c4ba:	4639      	mov	r1, r7
 800c4bc:	f7f4 fb04 	bl	8000ac8 <__aeabi_dcmpeq>
 800c4c0:	b110      	cbz	r0, 800c4c8 <_dtoa_r+0x6d8>
 800c4c2:	9b02      	ldr	r3, [sp, #8]
 800c4c4:	07d9      	lsls	r1, r3, #31
 800c4c6:	d40f      	bmi.n	800c4e8 <_dtoa_r+0x6f8>
 800c4c8:	4620      	mov	r0, r4
 800c4ca:	4659      	mov	r1, fp
 800c4cc:	f000 fad6 	bl	800ca7c <_Bfree>
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	702b      	strb	r3, [r5, #0]
 800c4d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c4d6:	f10a 0001 	add.w	r0, sl, #1
 800c4da:	6018      	str	r0, [r3, #0]
 800c4dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	f43f acd8 	beq.w	800be94 <_dtoa_r+0xa4>
 800c4e4:	601d      	str	r5, [r3, #0]
 800c4e6:	e4d5      	b.n	800be94 <_dtoa_r+0xa4>
 800c4e8:	f8cd a01c 	str.w	sl, [sp, #28]
 800c4ec:	462b      	mov	r3, r5
 800c4ee:	461d      	mov	r5, r3
 800c4f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c4f4:	2a39      	cmp	r2, #57	; 0x39
 800c4f6:	d108      	bne.n	800c50a <_dtoa_r+0x71a>
 800c4f8:	9a00      	ldr	r2, [sp, #0]
 800c4fa:	429a      	cmp	r2, r3
 800c4fc:	d1f7      	bne.n	800c4ee <_dtoa_r+0x6fe>
 800c4fe:	9a07      	ldr	r2, [sp, #28]
 800c500:	9900      	ldr	r1, [sp, #0]
 800c502:	3201      	adds	r2, #1
 800c504:	9207      	str	r2, [sp, #28]
 800c506:	2230      	movs	r2, #48	; 0x30
 800c508:	700a      	strb	r2, [r1, #0]
 800c50a:	781a      	ldrb	r2, [r3, #0]
 800c50c:	3201      	adds	r2, #1
 800c50e:	701a      	strb	r2, [r3, #0]
 800c510:	e78c      	b.n	800c42c <_dtoa_r+0x63c>
 800c512:	4b7f      	ldr	r3, [pc, #508]	; (800c710 <_dtoa_r+0x920>)
 800c514:	2200      	movs	r2, #0
 800c516:	f7f4 f86f 	bl	80005f8 <__aeabi_dmul>
 800c51a:	2200      	movs	r2, #0
 800c51c:	2300      	movs	r3, #0
 800c51e:	4606      	mov	r6, r0
 800c520:	460f      	mov	r7, r1
 800c522:	f7f4 fad1 	bl	8000ac8 <__aeabi_dcmpeq>
 800c526:	2800      	cmp	r0, #0
 800c528:	d09b      	beq.n	800c462 <_dtoa_r+0x672>
 800c52a:	e7cd      	b.n	800c4c8 <_dtoa_r+0x6d8>
 800c52c:	9a08      	ldr	r2, [sp, #32]
 800c52e:	2a00      	cmp	r2, #0
 800c530:	f000 80c4 	beq.w	800c6bc <_dtoa_r+0x8cc>
 800c534:	9a05      	ldr	r2, [sp, #20]
 800c536:	2a01      	cmp	r2, #1
 800c538:	f300 80a8 	bgt.w	800c68c <_dtoa_r+0x89c>
 800c53c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c53e:	2a00      	cmp	r2, #0
 800c540:	f000 80a0 	beq.w	800c684 <_dtoa_r+0x894>
 800c544:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c548:	9e06      	ldr	r6, [sp, #24]
 800c54a:	4645      	mov	r5, r8
 800c54c:	9a04      	ldr	r2, [sp, #16]
 800c54e:	2101      	movs	r1, #1
 800c550:	441a      	add	r2, r3
 800c552:	4620      	mov	r0, r4
 800c554:	4498      	add	r8, r3
 800c556:	9204      	str	r2, [sp, #16]
 800c558:	f000 fb4c 	bl	800cbf4 <__i2b>
 800c55c:	4607      	mov	r7, r0
 800c55e:	2d00      	cmp	r5, #0
 800c560:	dd0b      	ble.n	800c57a <_dtoa_r+0x78a>
 800c562:	9b04      	ldr	r3, [sp, #16]
 800c564:	2b00      	cmp	r3, #0
 800c566:	dd08      	ble.n	800c57a <_dtoa_r+0x78a>
 800c568:	42ab      	cmp	r3, r5
 800c56a:	9a04      	ldr	r2, [sp, #16]
 800c56c:	bfa8      	it	ge
 800c56e:	462b      	movge	r3, r5
 800c570:	eba8 0803 	sub.w	r8, r8, r3
 800c574:	1aed      	subs	r5, r5, r3
 800c576:	1ad3      	subs	r3, r2, r3
 800c578:	9304      	str	r3, [sp, #16]
 800c57a:	9b06      	ldr	r3, [sp, #24]
 800c57c:	b1fb      	cbz	r3, 800c5be <_dtoa_r+0x7ce>
 800c57e:	9b08      	ldr	r3, [sp, #32]
 800c580:	2b00      	cmp	r3, #0
 800c582:	f000 809f 	beq.w	800c6c4 <_dtoa_r+0x8d4>
 800c586:	2e00      	cmp	r6, #0
 800c588:	dd11      	ble.n	800c5ae <_dtoa_r+0x7be>
 800c58a:	4639      	mov	r1, r7
 800c58c:	4632      	mov	r2, r6
 800c58e:	4620      	mov	r0, r4
 800c590:	f000 fbec 	bl	800cd6c <__pow5mult>
 800c594:	465a      	mov	r2, fp
 800c596:	4601      	mov	r1, r0
 800c598:	4607      	mov	r7, r0
 800c59a:	4620      	mov	r0, r4
 800c59c:	f000 fb40 	bl	800cc20 <__multiply>
 800c5a0:	4659      	mov	r1, fp
 800c5a2:	9007      	str	r0, [sp, #28]
 800c5a4:	4620      	mov	r0, r4
 800c5a6:	f000 fa69 	bl	800ca7c <_Bfree>
 800c5aa:	9b07      	ldr	r3, [sp, #28]
 800c5ac:	469b      	mov	fp, r3
 800c5ae:	9b06      	ldr	r3, [sp, #24]
 800c5b0:	1b9a      	subs	r2, r3, r6
 800c5b2:	d004      	beq.n	800c5be <_dtoa_r+0x7ce>
 800c5b4:	4659      	mov	r1, fp
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	f000 fbd8 	bl	800cd6c <__pow5mult>
 800c5bc:	4683      	mov	fp, r0
 800c5be:	2101      	movs	r1, #1
 800c5c0:	4620      	mov	r0, r4
 800c5c2:	f000 fb17 	bl	800cbf4 <__i2b>
 800c5c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	4606      	mov	r6, r0
 800c5cc:	dd7c      	ble.n	800c6c8 <_dtoa_r+0x8d8>
 800c5ce:	461a      	mov	r2, r3
 800c5d0:	4601      	mov	r1, r0
 800c5d2:	4620      	mov	r0, r4
 800c5d4:	f000 fbca 	bl	800cd6c <__pow5mult>
 800c5d8:	9b05      	ldr	r3, [sp, #20]
 800c5da:	2b01      	cmp	r3, #1
 800c5dc:	4606      	mov	r6, r0
 800c5de:	dd76      	ble.n	800c6ce <_dtoa_r+0x8de>
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	9306      	str	r3, [sp, #24]
 800c5e4:	6933      	ldr	r3, [r6, #16]
 800c5e6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c5ea:	6918      	ldr	r0, [r3, #16]
 800c5ec:	f000 fab2 	bl	800cb54 <__hi0bits>
 800c5f0:	f1c0 0020 	rsb	r0, r0, #32
 800c5f4:	9b04      	ldr	r3, [sp, #16]
 800c5f6:	4418      	add	r0, r3
 800c5f8:	f010 001f 	ands.w	r0, r0, #31
 800c5fc:	f000 8086 	beq.w	800c70c <_dtoa_r+0x91c>
 800c600:	f1c0 0320 	rsb	r3, r0, #32
 800c604:	2b04      	cmp	r3, #4
 800c606:	dd7f      	ble.n	800c708 <_dtoa_r+0x918>
 800c608:	f1c0 001c 	rsb	r0, r0, #28
 800c60c:	9b04      	ldr	r3, [sp, #16]
 800c60e:	4403      	add	r3, r0
 800c610:	4480      	add	r8, r0
 800c612:	4405      	add	r5, r0
 800c614:	9304      	str	r3, [sp, #16]
 800c616:	f1b8 0f00 	cmp.w	r8, #0
 800c61a:	dd05      	ble.n	800c628 <_dtoa_r+0x838>
 800c61c:	4659      	mov	r1, fp
 800c61e:	4642      	mov	r2, r8
 800c620:	4620      	mov	r0, r4
 800c622:	f000 fbfd 	bl	800ce20 <__lshift>
 800c626:	4683      	mov	fp, r0
 800c628:	9b04      	ldr	r3, [sp, #16]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	dd05      	ble.n	800c63a <_dtoa_r+0x84a>
 800c62e:	4631      	mov	r1, r6
 800c630:	461a      	mov	r2, r3
 800c632:	4620      	mov	r0, r4
 800c634:	f000 fbf4 	bl	800ce20 <__lshift>
 800c638:	4606      	mov	r6, r0
 800c63a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d069      	beq.n	800c714 <_dtoa_r+0x924>
 800c640:	4631      	mov	r1, r6
 800c642:	4658      	mov	r0, fp
 800c644:	f000 fc58 	bl	800cef8 <__mcmp>
 800c648:	2800      	cmp	r0, #0
 800c64a:	da63      	bge.n	800c714 <_dtoa_r+0x924>
 800c64c:	2300      	movs	r3, #0
 800c64e:	4659      	mov	r1, fp
 800c650:	220a      	movs	r2, #10
 800c652:	4620      	mov	r0, r4
 800c654:	f000 fa34 	bl	800cac0 <__multadd>
 800c658:	9b08      	ldr	r3, [sp, #32]
 800c65a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c65e:	4683      	mov	fp, r0
 800c660:	2b00      	cmp	r3, #0
 800c662:	f000 818f 	beq.w	800c984 <_dtoa_r+0xb94>
 800c666:	4639      	mov	r1, r7
 800c668:	2300      	movs	r3, #0
 800c66a:	220a      	movs	r2, #10
 800c66c:	4620      	mov	r0, r4
 800c66e:	f000 fa27 	bl	800cac0 <__multadd>
 800c672:	f1b9 0f00 	cmp.w	r9, #0
 800c676:	4607      	mov	r7, r0
 800c678:	f300 808e 	bgt.w	800c798 <_dtoa_r+0x9a8>
 800c67c:	9b05      	ldr	r3, [sp, #20]
 800c67e:	2b02      	cmp	r3, #2
 800c680:	dc50      	bgt.n	800c724 <_dtoa_r+0x934>
 800c682:	e089      	b.n	800c798 <_dtoa_r+0x9a8>
 800c684:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c686:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c68a:	e75d      	b.n	800c548 <_dtoa_r+0x758>
 800c68c:	9b01      	ldr	r3, [sp, #4]
 800c68e:	1e5e      	subs	r6, r3, #1
 800c690:	9b06      	ldr	r3, [sp, #24]
 800c692:	42b3      	cmp	r3, r6
 800c694:	bfbf      	itttt	lt
 800c696:	9b06      	ldrlt	r3, [sp, #24]
 800c698:	9606      	strlt	r6, [sp, #24]
 800c69a:	1af2      	sublt	r2, r6, r3
 800c69c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800c69e:	bfb6      	itet	lt
 800c6a0:	189b      	addlt	r3, r3, r2
 800c6a2:	1b9e      	subge	r6, r3, r6
 800c6a4:	930d      	strlt	r3, [sp, #52]	; 0x34
 800c6a6:	9b01      	ldr	r3, [sp, #4]
 800c6a8:	bfb8      	it	lt
 800c6aa:	2600      	movlt	r6, #0
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	bfb5      	itete	lt
 800c6b0:	eba8 0503 	sublt.w	r5, r8, r3
 800c6b4:	9b01      	ldrge	r3, [sp, #4]
 800c6b6:	2300      	movlt	r3, #0
 800c6b8:	4645      	movge	r5, r8
 800c6ba:	e747      	b.n	800c54c <_dtoa_r+0x75c>
 800c6bc:	9e06      	ldr	r6, [sp, #24]
 800c6be:	9f08      	ldr	r7, [sp, #32]
 800c6c0:	4645      	mov	r5, r8
 800c6c2:	e74c      	b.n	800c55e <_dtoa_r+0x76e>
 800c6c4:	9a06      	ldr	r2, [sp, #24]
 800c6c6:	e775      	b.n	800c5b4 <_dtoa_r+0x7c4>
 800c6c8:	9b05      	ldr	r3, [sp, #20]
 800c6ca:	2b01      	cmp	r3, #1
 800c6cc:	dc18      	bgt.n	800c700 <_dtoa_r+0x910>
 800c6ce:	9b02      	ldr	r3, [sp, #8]
 800c6d0:	b9b3      	cbnz	r3, 800c700 <_dtoa_r+0x910>
 800c6d2:	9b03      	ldr	r3, [sp, #12]
 800c6d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c6d8:	b9a3      	cbnz	r3, 800c704 <_dtoa_r+0x914>
 800c6da:	9b03      	ldr	r3, [sp, #12]
 800c6dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c6e0:	0d1b      	lsrs	r3, r3, #20
 800c6e2:	051b      	lsls	r3, r3, #20
 800c6e4:	b12b      	cbz	r3, 800c6f2 <_dtoa_r+0x902>
 800c6e6:	9b04      	ldr	r3, [sp, #16]
 800c6e8:	3301      	adds	r3, #1
 800c6ea:	9304      	str	r3, [sp, #16]
 800c6ec:	f108 0801 	add.w	r8, r8, #1
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	9306      	str	r3, [sp, #24]
 800c6f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	f47f af74 	bne.w	800c5e4 <_dtoa_r+0x7f4>
 800c6fc:	2001      	movs	r0, #1
 800c6fe:	e779      	b.n	800c5f4 <_dtoa_r+0x804>
 800c700:	2300      	movs	r3, #0
 800c702:	e7f6      	b.n	800c6f2 <_dtoa_r+0x902>
 800c704:	9b02      	ldr	r3, [sp, #8]
 800c706:	e7f4      	b.n	800c6f2 <_dtoa_r+0x902>
 800c708:	d085      	beq.n	800c616 <_dtoa_r+0x826>
 800c70a:	4618      	mov	r0, r3
 800c70c:	301c      	adds	r0, #28
 800c70e:	e77d      	b.n	800c60c <_dtoa_r+0x81c>
 800c710:	40240000 	.word	0x40240000
 800c714:	9b01      	ldr	r3, [sp, #4]
 800c716:	2b00      	cmp	r3, #0
 800c718:	dc38      	bgt.n	800c78c <_dtoa_r+0x99c>
 800c71a:	9b05      	ldr	r3, [sp, #20]
 800c71c:	2b02      	cmp	r3, #2
 800c71e:	dd35      	ble.n	800c78c <_dtoa_r+0x99c>
 800c720:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800c724:	f1b9 0f00 	cmp.w	r9, #0
 800c728:	d10d      	bne.n	800c746 <_dtoa_r+0x956>
 800c72a:	4631      	mov	r1, r6
 800c72c:	464b      	mov	r3, r9
 800c72e:	2205      	movs	r2, #5
 800c730:	4620      	mov	r0, r4
 800c732:	f000 f9c5 	bl	800cac0 <__multadd>
 800c736:	4601      	mov	r1, r0
 800c738:	4606      	mov	r6, r0
 800c73a:	4658      	mov	r0, fp
 800c73c:	f000 fbdc 	bl	800cef8 <__mcmp>
 800c740:	2800      	cmp	r0, #0
 800c742:	f73f adbd 	bgt.w	800c2c0 <_dtoa_r+0x4d0>
 800c746:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c748:	9d00      	ldr	r5, [sp, #0]
 800c74a:	ea6f 0a03 	mvn.w	sl, r3
 800c74e:	f04f 0800 	mov.w	r8, #0
 800c752:	4631      	mov	r1, r6
 800c754:	4620      	mov	r0, r4
 800c756:	f000 f991 	bl	800ca7c <_Bfree>
 800c75a:	2f00      	cmp	r7, #0
 800c75c:	f43f aeb4 	beq.w	800c4c8 <_dtoa_r+0x6d8>
 800c760:	f1b8 0f00 	cmp.w	r8, #0
 800c764:	d005      	beq.n	800c772 <_dtoa_r+0x982>
 800c766:	45b8      	cmp	r8, r7
 800c768:	d003      	beq.n	800c772 <_dtoa_r+0x982>
 800c76a:	4641      	mov	r1, r8
 800c76c:	4620      	mov	r0, r4
 800c76e:	f000 f985 	bl	800ca7c <_Bfree>
 800c772:	4639      	mov	r1, r7
 800c774:	4620      	mov	r0, r4
 800c776:	f000 f981 	bl	800ca7c <_Bfree>
 800c77a:	e6a5      	b.n	800c4c8 <_dtoa_r+0x6d8>
 800c77c:	2600      	movs	r6, #0
 800c77e:	4637      	mov	r7, r6
 800c780:	e7e1      	b.n	800c746 <_dtoa_r+0x956>
 800c782:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c784:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c788:	4637      	mov	r7, r6
 800c78a:	e599      	b.n	800c2c0 <_dtoa_r+0x4d0>
 800c78c:	9b08      	ldr	r3, [sp, #32]
 800c78e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800c792:	2b00      	cmp	r3, #0
 800c794:	f000 80fd 	beq.w	800c992 <_dtoa_r+0xba2>
 800c798:	2d00      	cmp	r5, #0
 800c79a:	dd05      	ble.n	800c7a8 <_dtoa_r+0x9b8>
 800c79c:	4639      	mov	r1, r7
 800c79e:	462a      	mov	r2, r5
 800c7a0:	4620      	mov	r0, r4
 800c7a2:	f000 fb3d 	bl	800ce20 <__lshift>
 800c7a6:	4607      	mov	r7, r0
 800c7a8:	9b06      	ldr	r3, [sp, #24]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d05c      	beq.n	800c868 <_dtoa_r+0xa78>
 800c7ae:	6879      	ldr	r1, [r7, #4]
 800c7b0:	4620      	mov	r0, r4
 800c7b2:	f000 f923 	bl	800c9fc <_Balloc>
 800c7b6:	4605      	mov	r5, r0
 800c7b8:	b928      	cbnz	r0, 800c7c6 <_dtoa_r+0x9d6>
 800c7ba:	4b80      	ldr	r3, [pc, #512]	; (800c9bc <_dtoa_r+0xbcc>)
 800c7bc:	4602      	mov	r2, r0
 800c7be:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c7c2:	f7ff bb2e 	b.w	800be22 <_dtoa_r+0x32>
 800c7c6:	693a      	ldr	r2, [r7, #16]
 800c7c8:	3202      	adds	r2, #2
 800c7ca:	0092      	lsls	r2, r2, #2
 800c7cc:	f107 010c 	add.w	r1, r7, #12
 800c7d0:	300c      	adds	r0, #12
 800c7d2:	f000 f905 	bl	800c9e0 <memcpy>
 800c7d6:	2201      	movs	r2, #1
 800c7d8:	4629      	mov	r1, r5
 800c7da:	4620      	mov	r0, r4
 800c7dc:	f000 fb20 	bl	800ce20 <__lshift>
 800c7e0:	9b00      	ldr	r3, [sp, #0]
 800c7e2:	3301      	adds	r3, #1
 800c7e4:	9301      	str	r3, [sp, #4]
 800c7e6:	9b00      	ldr	r3, [sp, #0]
 800c7e8:	444b      	add	r3, r9
 800c7ea:	9307      	str	r3, [sp, #28]
 800c7ec:	9b02      	ldr	r3, [sp, #8]
 800c7ee:	f003 0301 	and.w	r3, r3, #1
 800c7f2:	46b8      	mov	r8, r7
 800c7f4:	9306      	str	r3, [sp, #24]
 800c7f6:	4607      	mov	r7, r0
 800c7f8:	9b01      	ldr	r3, [sp, #4]
 800c7fa:	4631      	mov	r1, r6
 800c7fc:	3b01      	subs	r3, #1
 800c7fe:	4658      	mov	r0, fp
 800c800:	9302      	str	r3, [sp, #8]
 800c802:	f7ff fa6a 	bl	800bcda <quorem>
 800c806:	4603      	mov	r3, r0
 800c808:	3330      	adds	r3, #48	; 0x30
 800c80a:	9004      	str	r0, [sp, #16]
 800c80c:	4641      	mov	r1, r8
 800c80e:	4658      	mov	r0, fp
 800c810:	9308      	str	r3, [sp, #32]
 800c812:	f000 fb71 	bl	800cef8 <__mcmp>
 800c816:	463a      	mov	r2, r7
 800c818:	4681      	mov	r9, r0
 800c81a:	4631      	mov	r1, r6
 800c81c:	4620      	mov	r0, r4
 800c81e:	f000 fb87 	bl	800cf30 <__mdiff>
 800c822:	68c2      	ldr	r2, [r0, #12]
 800c824:	9b08      	ldr	r3, [sp, #32]
 800c826:	4605      	mov	r5, r0
 800c828:	bb02      	cbnz	r2, 800c86c <_dtoa_r+0xa7c>
 800c82a:	4601      	mov	r1, r0
 800c82c:	4658      	mov	r0, fp
 800c82e:	f000 fb63 	bl	800cef8 <__mcmp>
 800c832:	9b08      	ldr	r3, [sp, #32]
 800c834:	4602      	mov	r2, r0
 800c836:	4629      	mov	r1, r5
 800c838:	4620      	mov	r0, r4
 800c83a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800c83e:	f000 f91d 	bl	800ca7c <_Bfree>
 800c842:	9b05      	ldr	r3, [sp, #20]
 800c844:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c846:	9d01      	ldr	r5, [sp, #4]
 800c848:	ea43 0102 	orr.w	r1, r3, r2
 800c84c:	9b06      	ldr	r3, [sp, #24]
 800c84e:	430b      	orrs	r3, r1
 800c850:	9b08      	ldr	r3, [sp, #32]
 800c852:	d10d      	bne.n	800c870 <_dtoa_r+0xa80>
 800c854:	2b39      	cmp	r3, #57	; 0x39
 800c856:	d029      	beq.n	800c8ac <_dtoa_r+0xabc>
 800c858:	f1b9 0f00 	cmp.w	r9, #0
 800c85c:	dd01      	ble.n	800c862 <_dtoa_r+0xa72>
 800c85e:	9b04      	ldr	r3, [sp, #16]
 800c860:	3331      	adds	r3, #49	; 0x31
 800c862:	9a02      	ldr	r2, [sp, #8]
 800c864:	7013      	strb	r3, [r2, #0]
 800c866:	e774      	b.n	800c752 <_dtoa_r+0x962>
 800c868:	4638      	mov	r0, r7
 800c86a:	e7b9      	b.n	800c7e0 <_dtoa_r+0x9f0>
 800c86c:	2201      	movs	r2, #1
 800c86e:	e7e2      	b.n	800c836 <_dtoa_r+0xa46>
 800c870:	f1b9 0f00 	cmp.w	r9, #0
 800c874:	db06      	blt.n	800c884 <_dtoa_r+0xa94>
 800c876:	9905      	ldr	r1, [sp, #20]
 800c878:	ea41 0909 	orr.w	r9, r1, r9
 800c87c:	9906      	ldr	r1, [sp, #24]
 800c87e:	ea59 0101 	orrs.w	r1, r9, r1
 800c882:	d120      	bne.n	800c8c6 <_dtoa_r+0xad6>
 800c884:	2a00      	cmp	r2, #0
 800c886:	ddec      	ble.n	800c862 <_dtoa_r+0xa72>
 800c888:	4659      	mov	r1, fp
 800c88a:	2201      	movs	r2, #1
 800c88c:	4620      	mov	r0, r4
 800c88e:	9301      	str	r3, [sp, #4]
 800c890:	f000 fac6 	bl	800ce20 <__lshift>
 800c894:	4631      	mov	r1, r6
 800c896:	4683      	mov	fp, r0
 800c898:	f000 fb2e 	bl	800cef8 <__mcmp>
 800c89c:	2800      	cmp	r0, #0
 800c89e:	9b01      	ldr	r3, [sp, #4]
 800c8a0:	dc02      	bgt.n	800c8a8 <_dtoa_r+0xab8>
 800c8a2:	d1de      	bne.n	800c862 <_dtoa_r+0xa72>
 800c8a4:	07da      	lsls	r2, r3, #31
 800c8a6:	d5dc      	bpl.n	800c862 <_dtoa_r+0xa72>
 800c8a8:	2b39      	cmp	r3, #57	; 0x39
 800c8aa:	d1d8      	bne.n	800c85e <_dtoa_r+0xa6e>
 800c8ac:	9a02      	ldr	r2, [sp, #8]
 800c8ae:	2339      	movs	r3, #57	; 0x39
 800c8b0:	7013      	strb	r3, [r2, #0]
 800c8b2:	462b      	mov	r3, r5
 800c8b4:	461d      	mov	r5, r3
 800c8b6:	3b01      	subs	r3, #1
 800c8b8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c8bc:	2a39      	cmp	r2, #57	; 0x39
 800c8be:	d050      	beq.n	800c962 <_dtoa_r+0xb72>
 800c8c0:	3201      	adds	r2, #1
 800c8c2:	701a      	strb	r2, [r3, #0]
 800c8c4:	e745      	b.n	800c752 <_dtoa_r+0x962>
 800c8c6:	2a00      	cmp	r2, #0
 800c8c8:	dd03      	ble.n	800c8d2 <_dtoa_r+0xae2>
 800c8ca:	2b39      	cmp	r3, #57	; 0x39
 800c8cc:	d0ee      	beq.n	800c8ac <_dtoa_r+0xabc>
 800c8ce:	3301      	adds	r3, #1
 800c8d0:	e7c7      	b.n	800c862 <_dtoa_r+0xa72>
 800c8d2:	9a01      	ldr	r2, [sp, #4]
 800c8d4:	9907      	ldr	r1, [sp, #28]
 800c8d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c8da:	428a      	cmp	r2, r1
 800c8dc:	d02a      	beq.n	800c934 <_dtoa_r+0xb44>
 800c8de:	4659      	mov	r1, fp
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	220a      	movs	r2, #10
 800c8e4:	4620      	mov	r0, r4
 800c8e6:	f000 f8eb 	bl	800cac0 <__multadd>
 800c8ea:	45b8      	cmp	r8, r7
 800c8ec:	4683      	mov	fp, r0
 800c8ee:	f04f 0300 	mov.w	r3, #0
 800c8f2:	f04f 020a 	mov.w	r2, #10
 800c8f6:	4641      	mov	r1, r8
 800c8f8:	4620      	mov	r0, r4
 800c8fa:	d107      	bne.n	800c90c <_dtoa_r+0xb1c>
 800c8fc:	f000 f8e0 	bl	800cac0 <__multadd>
 800c900:	4680      	mov	r8, r0
 800c902:	4607      	mov	r7, r0
 800c904:	9b01      	ldr	r3, [sp, #4]
 800c906:	3301      	adds	r3, #1
 800c908:	9301      	str	r3, [sp, #4]
 800c90a:	e775      	b.n	800c7f8 <_dtoa_r+0xa08>
 800c90c:	f000 f8d8 	bl	800cac0 <__multadd>
 800c910:	4639      	mov	r1, r7
 800c912:	4680      	mov	r8, r0
 800c914:	2300      	movs	r3, #0
 800c916:	220a      	movs	r2, #10
 800c918:	4620      	mov	r0, r4
 800c91a:	f000 f8d1 	bl	800cac0 <__multadd>
 800c91e:	4607      	mov	r7, r0
 800c920:	e7f0      	b.n	800c904 <_dtoa_r+0xb14>
 800c922:	f1b9 0f00 	cmp.w	r9, #0
 800c926:	9a00      	ldr	r2, [sp, #0]
 800c928:	bfcc      	ite	gt
 800c92a:	464d      	movgt	r5, r9
 800c92c:	2501      	movle	r5, #1
 800c92e:	4415      	add	r5, r2
 800c930:	f04f 0800 	mov.w	r8, #0
 800c934:	4659      	mov	r1, fp
 800c936:	2201      	movs	r2, #1
 800c938:	4620      	mov	r0, r4
 800c93a:	9301      	str	r3, [sp, #4]
 800c93c:	f000 fa70 	bl	800ce20 <__lshift>
 800c940:	4631      	mov	r1, r6
 800c942:	4683      	mov	fp, r0
 800c944:	f000 fad8 	bl	800cef8 <__mcmp>
 800c948:	2800      	cmp	r0, #0
 800c94a:	dcb2      	bgt.n	800c8b2 <_dtoa_r+0xac2>
 800c94c:	d102      	bne.n	800c954 <_dtoa_r+0xb64>
 800c94e:	9b01      	ldr	r3, [sp, #4]
 800c950:	07db      	lsls	r3, r3, #31
 800c952:	d4ae      	bmi.n	800c8b2 <_dtoa_r+0xac2>
 800c954:	462b      	mov	r3, r5
 800c956:	461d      	mov	r5, r3
 800c958:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c95c:	2a30      	cmp	r2, #48	; 0x30
 800c95e:	d0fa      	beq.n	800c956 <_dtoa_r+0xb66>
 800c960:	e6f7      	b.n	800c752 <_dtoa_r+0x962>
 800c962:	9a00      	ldr	r2, [sp, #0]
 800c964:	429a      	cmp	r2, r3
 800c966:	d1a5      	bne.n	800c8b4 <_dtoa_r+0xac4>
 800c968:	f10a 0a01 	add.w	sl, sl, #1
 800c96c:	2331      	movs	r3, #49	; 0x31
 800c96e:	e779      	b.n	800c864 <_dtoa_r+0xa74>
 800c970:	4b13      	ldr	r3, [pc, #76]	; (800c9c0 <_dtoa_r+0xbd0>)
 800c972:	f7ff baaf 	b.w	800bed4 <_dtoa_r+0xe4>
 800c976:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c978:	2b00      	cmp	r3, #0
 800c97a:	f47f aa86 	bne.w	800be8a <_dtoa_r+0x9a>
 800c97e:	4b11      	ldr	r3, [pc, #68]	; (800c9c4 <_dtoa_r+0xbd4>)
 800c980:	f7ff baa8 	b.w	800bed4 <_dtoa_r+0xe4>
 800c984:	f1b9 0f00 	cmp.w	r9, #0
 800c988:	dc03      	bgt.n	800c992 <_dtoa_r+0xba2>
 800c98a:	9b05      	ldr	r3, [sp, #20]
 800c98c:	2b02      	cmp	r3, #2
 800c98e:	f73f aec9 	bgt.w	800c724 <_dtoa_r+0x934>
 800c992:	9d00      	ldr	r5, [sp, #0]
 800c994:	4631      	mov	r1, r6
 800c996:	4658      	mov	r0, fp
 800c998:	f7ff f99f 	bl	800bcda <quorem>
 800c99c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c9a0:	f805 3b01 	strb.w	r3, [r5], #1
 800c9a4:	9a00      	ldr	r2, [sp, #0]
 800c9a6:	1aaa      	subs	r2, r5, r2
 800c9a8:	4591      	cmp	r9, r2
 800c9aa:	ddba      	ble.n	800c922 <_dtoa_r+0xb32>
 800c9ac:	4659      	mov	r1, fp
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	220a      	movs	r2, #10
 800c9b2:	4620      	mov	r0, r4
 800c9b4:	f000 f884 	bl	800cac0 <__multadd>
 800c9b8:	4683      	mov	fp, r0
 800c9ba:	e7eb      	b.n	800c994 <_dtoa_r+0xba4>
 800c9bc:	0800e2a3 	.word	0x0800e2a3
 800c9c0:	0800e1fc 	.word	0x0800e1fc
 800c9c4:	0800e220 	.word	0x0800e220

0800c9c8 <_localeconv_r>:
 800c9c8:	4800      	ldr	r0, [pc, #0]	; (800c9cc <_localeconv_r+0x4>)
 800c9ca:	4770      	bx	lr
 800c9cc:	200002dc 	.word	0x200002dc

0800c9d0 <malloc>:
 800c9d0:	4b02      	ldr	r3, [pc, #8]	; (800c9dc <malloc+0xc>)
 800c9d2:	4601      	mov	r1, r0
 800c9d4:	6818      	ldr	r0, [r3, #0]
 800c9d6:	f000 bbef 	b.w	800d1b8 <_malloc_r>
 800c9da:	bf00      	nop
 800c9dc:	20000188 	.word	0x20000188

0800c9e0 <memcpy>:
 800c9e0:	440a      	add	r2, r1
 800c9e2:	4291      	cmp	r1, r2
 800c9e4:	f100 33ff 	add.w	r3, r0, #4294967295
 800c9e8:	d100      	bne.n	800c9ec <memcpy+0xc>
 800c9ea:	4770      	bx	lr
 800c9ec:	b510      	push	{r4, lr}
 800c9ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c9f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c9f6:	4291      	cmp	r1, r2
 800c9f8:	d1f9      	bne.n	800c9ee <memcpy+0xe>
 800c9fa:	bd10      	pop	{r4, pc}

0800c9fc <_Balloc>:
 800c9fc:	b570      	push	{r4, r5, r6, lr}
 800c9fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ca00:	4604      	mov	r4, r0
 800ca02:	460d      	mov	r5, r1
 800ca04:	b976      	cbnz	r6, 800ca24 <_Balloc+0x28>
 800ca06:	2010      	movs	r0, #16
 800ca08:	f7ff ffe2 	bl	800c9d0 <malloc>
 800ca0c:	4602      	mov	r2, r0
 800ca0e:	6260      	str	r0, [r4, #36]	; 0x24
 800ca10:	b920      	cbnz	r0, 800ca1c <_Balloc+0x20>
 800ca12:	4b18      	ldr	r3, [pc, #96]	; (800ca74 <_Balloc+0x78>)
 800ca14:	4818      	ldr	r0, [pc, #96]	; (800ca78 <_Balloc+0x7c>)
 800ca16:	2166      	movs	r1, #102	; 0x66
 800ca18:	f000 fd94 	bl	800d544 <__assert_func>
 800ca1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca20:	6006      	str	r6, [r0, #0]
 800ca22:	60c6      	str	r6, [r0, #12]
 800ca24:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ca26:	68f3      	ldr	r3, [r6, #12]
 800ca28:	b183      	cbz	r3, 800ca4c <_Balloc+0x50>
 800ca2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca2c:	68db      	ldr	r3, [r3, #12]
 800ca2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ca32:	b9b8      	cbnz	r0, 800ca64 <_Balloc+0x68>
 800ca34:	2101      	movs	r1, #1
 800ca36:	fa01 f605 	lsl.w	r6, r1, r5
 800ca3a:	1d72      	adds	r2, r6, #5
 800ca3c:	0092      	lsls	r2, r2, #2
 800ca3e:	4620      	mov	r0, r4
 800ca40:	f000 fb5a 	bl	800d0f8 <_calloc_r>
 800ca44:	b160      	cbz	r0, 800ca60 <_Balloc+0x64>
 800ca46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ca4a:	e00e      	b.n	800ca6a <_Balloc+0x6e>
 800ca4c:	2221      	movs	r2, #33	; 0x21
 800ca4e:	2104      	movs	r1, #4
 800ca50:	4620      	mov	r0, r4
 800ca52:	f000 fb51 	bl	800d0f8 <_calloc_r>
 800ca56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca58:	60f0      	str	r0, [r6, #12]
 800ca5a:	68db      	ldr	r3, [r3, #12]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d1e4      	bne.n	800ca2a <_Balloc+0x2e>
 800ca60:	2000      	movs	r0, #0
 800ca62:	bd70      	pop	{r4, r5, r6, pc}
 800ca64:	6802      	ldr	r2, [r0, #0]
 800ca66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ca70:	e7f7      	b.n	800ca62 <_Balloc+0x66>
 800ca72:	bf00      	nop
 800ca74:	0800e22d 	.word	0x0800e22d
 800ca78:	0800e2b4 	.word	0x0800e2b4

0800ca7c <_Bfree>:
 800ca7c:	b570      	push	{r4, r5, r6, lr}
 800ca7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ca80:	4605      	mov	r5, r0
 800ca82:	460c      	mov	r4, r1
 800ca84:	b976      	cbnz	r6, 800caa4 <_Bfree+0x28>
 800ca86:	2010      	movs	r0, #16
 800ca88:	f7ff ffa2 	bl	800c9d0 <malloc>
 800ca8c:	4602      	mov	r2, r0
 800ca8e:	6268      	str	r0, [r5, #36]	; 0x24
 800ca90:	b920      	cbnz	r0, 800ca9c <_Bfree+0x20>
 800ca92:	4b09      	ldr	r3, [pc, #36]	; (800cab8 <_Bfree+0x3c>)
 800ca94:	4809      	ldr	r0, [pc, #36]	; (800cabc <_Bfree+0x40>)
 800ca96:	218a      	movs	r1, #138	; 0x8a
 800ca98:	f000 fd54 	bl	800d544 <__assert_func>
 800ca9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800caa0:	6006      	str	r6, [r0, #0]
 800caa2:	60c6      	str	r6, [r0, #12]
 800caa4:	b13c      	cbz	r4, 800cab6 <_Bfree+0x3a>
 800caa6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800caa8:	6862      	ldr	r2, [r4, #4]
 800caaa:	68db      	ldr	r3, [r3, #12]
 800caac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cab0:	6021      	str	r1, [r4, #0]
 800cab2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cab6:	bd70      	pop	{r4, r5, r6, pc}
 800cab8:	0800e22d 	.word	0x0800e22d
 800cabc:	0800e2b4 	.word	0x0800e2b4

0800cac0 <__multadd>:
 800cac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cac4:	690e      	ldr	r6, [r1, #16]
 800cac6:	4607      	mov	r7, r0
 800cac8:	4698      	mov	r8, r3
 800caca:	460c      	mov	r4, r1
 800cacc:	f101 0014 	add.w	r0, r1, #20
 800cad0:	2300      	movs	r3, #0
 800cad2:	6805      	ldr	r5, [r0, #0]
 800cad4:	b2a9      	uxth	r1, r5
 800cad6:	fb02 8101 	mla	r1, r2, r1, r8
 800cada:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800cade:	0c2d      	lsrs	r5, r5, #16
 800cae0:	fb02 c505 	mla	r5, r2, r5, ip
 800cae4:	b289      	uxth	r1, r1
 800cae6:	3301      	adds	r3, #1
 800cae8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800caec:	429e      	cmp	r6, r3
 800caee:	f840 1b04 	str.w	r1, [r0], #4
 800caf2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800caf6:	dcec      	bgt.n	800cad2 <__multadd+0x12>
 800caf8:	f1b8 0f00 	cmp.w	r8, #0
 800cafc:	d022      	beq.n	800cb44 <__multadd+0x84>
 800cafe:	68a3      	ldr	r3, [r4, #8]
 800cb00:	42b3      	cmp	r3, r6
 800cb02:	dc19      	bgt.n	800cb38 <__multadd+0x78>
 800cb04:	6861      	ldr	r1, [r4, #4]
 800cb06:	4638      	mov	r0, r7
 800cb08:	3101      	adds	r1, #1
 800cb0a:	f7ff ff77 	bl	800c9fc <_Balloc>
 800cb0e:	4605      	mov	r5, r0
 800cb10:	b928      	cbnz	r0, 800cb1e <__multadd+0x5e>
 800cb12:	4602      	mov	r2, r0
 800cb14:	4b0d      	ldr	r3, [pc, #52]	; (800cb4c <__multadd+0x8c>)
 800cb16:	480e      	ldr	r0, [pc, #56]	; (800cb50 <__multadd+0x90>)
 800cb18:	21b5      	movs	r1, #181	; 0xb5
 800cb1a:	f000 fd13 	bl	800d544 <__assert_func>
 800cb1e:	6922      	ldr	r2, [r4, #16]
 800cb20:	3202      	adds	r2, #2
 800cb22:	f104 010c 	add.w	r1, r4, #12
 800cb26:	0092      	lsls	r2, r2, #2
 800cb28:	300c      	adds	r0, #12
 800cb2a:	f7ff ff59 	bl	800c9e0 <memcpy>
 800cb2e:	4621      	mov	r1, r4
 800cb30:	4638      	mov	r0, r7
 800cb32:	f7ff ffa3 	bl	800ca7c <_Bfree>
 800cb36:	462c      	mov	r4, r5
 800cb38:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800cb3c:	3601      	adds	r6, #1
 800cb3e:	f8c3 8014 	str.w	r8, [r3, #20]
 800cb42:	6126      	str	r6, [r4, #16]
 800cb44:	4620      	mov	r0, r4
 800cb46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb4a:	bf00      	nop
 800cb4c:	0800e2a3 	.word	0x0800e2a3
 800cb50:	0800e2b4 	.word	0x0800e2b4

0800cb54 <__hi0bits>:
 800cb54:	0c03      	lsrs	r3, r0, #16
 800cb56:	041b      	lsls	r3, r3, #16
 800cb58:	b9d3      	cbnz	r3, 800cb90 <__hi0bits+0x3c>
 800cb5a:	0400      	lsls	r0, r0, #16
 800cb5c:	2310      	movs	r3, #16
 800cb5e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cb62:	bf04      	itt	eq
 800cb64:	0200      	lsleq	r0, r0, #8
 800cb66:	3308      	addeq	r3, #8
 800cb68:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cb6c:	bf04      	itt	eq
 800cb6e:	0100      	lsleq	r0, r0, #4
 800cb70:	3304      	addeq	r3, #4
 800cb72:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cb76:	bf04      	itt	eq
 800cb78:	0080      	lsleq	r0, r0, #2
 800cb7a:	3302      	addeq	r3, #2
 800cb7c:	2800      	cmp	r0, #0
 800cb7e:	db05      	blt.n	800cb8c <__hi0bits+0x38>
 800cb80:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cb84:	f103 0301 	add.w	r3, r3, #1
 800cb88:	bf08      	it	eq
 800cb8a:	2320      	moveq	r3, #32
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	4770      	bx	lr
 800cb90:	2300      	movs	r3, #0
 800cb92:	e7e4      	b.n	800cb5e <__hi0bits+0xa>

0800cb94 <__lo0bits>:
 800cb94:	6803      	ldr	r3, [r0, #0]
 800cb96:	f013 0207 	ands.w	r2, r3, #7
 800cb9a:	4601      	mov	r1, r0
 800cb9c:	d00b      	beq.n	800cbb6 <__lo0bits+0x22>
 800cb9e:	07da      	lsls	r2, r3, #31
 800cba0:	d424      	bmi.n	800cbec <__lo0bits+0x58>
 800cba2:	0798      	lsls	r0, r3, #30
 800cba4:	bf49      	itett	mi
 800cba6:	085b      	lsrmi	r3, r3, #1
 800cba8:	089b      	lsrpl	r3, r3, #2
 800cbaa:	2001      	movmi	r0, #1
 800cbac:	600b      	strmi	r3, [r1, #0]
 800cbae:	bf5c      	itt	pl
 800cbb0:	600b      	strpl	r3, [r1, #0]
 800cbb2:	2002      	movpl	r0, #2
 800cbb4:	4770      	bx	lr
 800cbb6:	b298      	uxth	r0, r3
 800cbb8:	b9b0      	cbnz	r0, 800cbe8 <__lo0bits+0x54>
 800cbba:	0c1b      	lsrs	r3, r3, #16
 800cbbc:	2010      	movs	r0, #16
 800cbbe:	f013 0fff 	tst.w	r3, #255	; 0xff
 800cbc2:	bf04      	itt	eq
 800cbc4:	0a1b      	lsreq	r3, r3, #8
 800cbc6:	3008      	addeq	r0, #8
 800cbc8:	071a      	lsls	r2, r3, #28
 800cbca:	bf04      	itt	eq
 800cbcc:	091b      	lsreq	r3, r3, #4
 800cbce:	3004      	addeq	r0, #4
 800cbd0:	079a      	lsls	r2, r3, #30
 800cbd2:	bf04      	itt	eq
 800cbd4:	089b      	lsreq	r3, r3, #2
 800cbd6:	3002      	addeq	r0, #2
 800cbd8:	07da      	lsls	r2, r3, #31
 800cbda:	d403      	bmi.n	800cbe4 <__lo0bits+0x50>
 800cbdc:	085b      	lsrs	r3, r3, #1
 800cbde:	f100 0001 	add.w	r0, r0, #1
 800cbe2:	d005      	beq.n	800cbf0 <__lo0bits+0x5c>
 800cbe4:	600b      	str	r3, [r1, #0]
 800cbe6:	4770      	bx	lr
 800cbe8:	4610      	mov	r0, r2
 800cbea:	e7e8      	b.n	800cbbe <__lo0bits+0x2a>
 800cbec:	2000      	movs	r0, #0
 800cbee:	4770      	bx	lr
 800cbf0:	2020      	movs	r0, #32
 800cbf2:	4770      	bx	lr

0800cbf4 <__i2b>:
 800cbf4:	b510      	push	{r4, lr}
 800cbf6:	460c      	mov	r4, r1
 800cbf8:	2101      	movs	r1, #1
 800cbfa:	f7ff feff 	bl	800c9fc <_Balloc>
 800cbfe:	4602      	mov	r2, r0
 800cc00:	b928      	cbnz	r0, 800cc0e <__i2b+0x1a>
 800cc02:	4b05      	ldr	r3, [pc, #20]	; (800cc18 <__i2b+0x24>)
 800cc04:	4805      	ldr	r0, [pc, #20]	; (800cc1c <__i2b+0x28>)
 800cc06:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800cc0a:	f000 fc9b 	bl	800d544 <__assert_func>
 800cc0e:	2301      	movs	r3, #1
 800cc10:	6144      	str	r4, [r0, #20]
 800cc12:	6103      	str	r3, [r0, #16]
 800cc14:	bd10      	pop	{r4, pc}
 800cc16:	bf00      	nop
 800cc18:	0800e2a3 	.word	0x0800e2a3
 800cc1c:	0800e2b4 	.word	0x0800e2b4

0800cc20 <__multiply>:
 800cc20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc24:	4614      	mov	r4, r2
 800cc26:	690a      	ldr	r2, [r1, #16]
 800cc28:	6923      	ldr	r3, [r4, #16]
 800cc2a:	429a      	cmp	r2, r3
 800cc2c:	bfb8      	it	lt
 800cc2e:	460b      	movlt	r3, r1
 800cc30:	460d      	mov	r5, r1
 800cc32:	bfbc      	itt	lt
 800cc34:	4625      	movlt	r5, r4
 800cc36:	461c      	movlt	r4, r3
 800cc38:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800cc3c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800cc40:	68ab      	ldr	r3, [r5, #8]
 800cc42:	6869      	ldr	r1, [r5, #4]
 800cc44:	eb0a 0709 	add.w	r7, sl, r9
 800cc48:	42bb      	cmp	r3, r7
 800cc4a:	b085      	sub	sp, #20
 800cc4c:	bfb8      	it	lt
 800cc4e:	3101      	addlt	r1, #1
 800cc50:	f7ff fed4 	bl	800c9fc <_Balloc>
 800cc54:	b930      	cbnz	r0, 800cc64 <__multiply+0x44>
 800cc56:	4602      	mov	r2, r0
 800cc58:	4b42      	ldr	r3, [pc, #264]	; (800cd64 <__multiply+0x144>)
 800cc5a:	4843      	ldr	r0, [pc, #268]	; (800cd68 <__multiply+0x148>)
 800cc5c:	f240 115d 	movw	r1, #349	; 0x15d
 800cc60:	f000 fc70 	bl	800d544 <__assert_func>
 800cc64:	f100 0614 	add.w	r6, r0, #20
 800cc68:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800cc6c:	4633      	mov	r3, r6
 800cc6e:	2200      	movs	r2, #0
 800cc70:	4543      	cmp	r3, r8
 800cc72:	d31e      	bcc.n	800ccb2 <__multiply+0x92>
 800cc74:	f105 0c14 	add.w	ip, r5, #20
 800cc78:	f104 0314 	add.w	r3, r4, #20
 800cc7c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800cc80:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800cc84:	9202      	str	r2, [sp, #8]
 800cc86:	ebac 0205 	sub.w	r2, ip, r5
 800cc8a:	3a15      	subs	r2, #21
 800cc8c:	f022 0203 	bic.w	r2, r2, #3
 800cc90:	3204      	adds	r2, #4
 800cc92:	f105 0115 	add.w	r1, r5, #21
 800cc96:	458c      	cmp	ip, r1
 800cc98:	bf38      	it	cc
 800cc9a:	2204      	movcc	r2, #4
 800cc9c:	9201      	str	r2, [sp, #4]
 800cc9e:	9a02      	ldr	r2, [sp, #8]
 800cca0:	9303      	str	r3, [sp, #12]
 800cca2:	429a      	cmp	r2, r3
 800cca4:	d808      	bhi.n	800ccb8 <__multiply+0x98>
 800cca6:	2f00      	cmp	r7, #0
 800cca8:	dc55      	bgt.n	800cd56 <__multiply+0x136>
 800ccaa:	6107      	str	r7, [r0, #16]
 800ccac:	b005      	add	sp, #20
 800ccae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccb2:	f843 2b04 	str.w	r2, [r3], #4
 800ccb6:	e7db      	b.n	800cc70 <__multiply+0x50>
 800ccb8:	f8b3 a000 	ldrh.w	sl, [r3]
 800ccbc:	f1ba 0f00 	cmp.w	sl, #0
 800ccc0:	d020      	beq.n	800cd04 <__multiply+0xe4>
 800ccc2:	f105 0e14 	add.w	lr, r5, #20
 800ccc6:	46b1      	mov	r9, r6
 800ccc8:	2200      	movs	r2, #0
 800ccca:	f85e 4b04 	ldr.w	r4, [lr], #4
 800ccce:	f8d9 b000 	ldr.w	fp, [r9]
 800ccd2:	b2a1      	uxth	r1, r4
 800ccd4:	fa1f fb8b 	uxth.w	fp, fp
 800ccd8:	fb0a b101 	mla	r1, sl, r1, fp
 800ccdc:	4411      	add	r1, r2
 800ccde:	f8d9 2000 	ldr.w	r2, [r9]
 800cce2:	0c24      	lsrs	r4, r4, #16
 800cce4:	0c12      	lsrs	r2, r2, #16
 800cce6:	fb0a 2404 	mla	r4, sl, r4, r2
 800ccea:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800ccee:	b289      	uxth	r1, r1
 800ccf0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ccf4:	45f4      	cmp	ip, lr
 800ccf6:	f849 1b04 	str.w	r1, [r9], #4
 800ccfa:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ccfe:	d8e4      	bhi.n	800ccca <__multiply+0xaa>
 800cd00:	9901      	ldr	r1, [sp, #4]
 800cd02:	5072      	str	r2, [r6, r1]
 800cd04:	9a03      	ldr	r2, [sp, #12]
 800cd06:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cd0a:	3304      	adds	r3, #4
 800cd0c:	f1b9 0f00 	cmp.w	r9, #0
 800cd10:	d01f      	beq.n	800cd52 <__multiply+0x132>
 800cd12:	6834      	ldr	r4, [r6, #0]
 800cd14:	f105 0114 	add.w	r1, r5, #20
 800cd18:	46b6      	mov	lr, r6
 800cd1a:	f04f 0a00 	mov.w	sl, #0
 800cd1e:	880a      	ldrh	r2, [r1, #0]
 800cd20:	f8be b002 	ldrh.w	fp, [lr, #2]
 800cd24:	fb09 b202 	mla	r2, r9, r2, fp
 800cd28:	4492      	add	sl, r2
 800cd2a:	b2a4      	uxth	r4, r4
 800cd2c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800cd30:	f84e 4b04 	str.w	r4, [lr], #4
 800cd34:	f851 4b04 	ldr.w	r4, [r1], #4
 800cd38:	f8be 2000 	ldrh.w	r2, [lr]
 800cd3c:	0c24      	lsrs	r4, r4, #16
 800cd3e:	fb09 2404 	mla	r4, r9, r4, r2
 800cd42:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800cd46:	458c      	cmp	ip, r1
 800cd48:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800cd4c:	d8e7      	bhi.n	800cd1e <__multiply+0xfe>
 800cd4e:	9a01      	ldr	r2, [sp, #4]
 800cd50:	50b4      	str	r4, [r6, r2]
 800cd52:	3604      	adds	r6, #4
 800cd54:	e7a3      	b.n	800cc9e <__multiply+0x7e>
 800cd56:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d1a5      	bne.n	800ccaa <__multiply+0x8a>
 800cd5e:	3f01      	subs	r7, #1
 800cd60:	e7a1      	b.n	800cca6 <__multiply+0x86>
 800cd62:	bf00      	nop
 800cd64:	0800e2a3 	.word	0x0800e2a3
 800cd68:	0800e2b4 	.word	0x0800e2b4

0800cd6c <__pow5mult>:
 800cd6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd70:	4615      	mov	r5, r2
 800cd72:	f012 0203 	ands.w	r2, r2, #3
 800cd76:	4606      	mov	r6, r0
 800cd78:	460f      	mov	r7, r1
 800cd7a:	d007      	beq.n	800cd8c <__pow5mult+0x20>
 800cd7c:	4c25      	ldr	r4, [pc, #148]	; (800ce14 <__pow5mult+0xa8>)
 800cd7e:	3a01      	subs	r2, #1
 800cd80:	2300      	movs	r3, #0
 800cd82:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cd86:	f7ff fe9b 	bl	800cac0 <__multadd>
 800cd8a:	4607      	mov	r7, r0
 800cd8c:	10ad      	asrs	r5, r5, #2
 800cd8e:	d03d      	beq.n	800ce0c <__pow5mult+0xa0>
 800cd90:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800cd92:	b97c      	cbnz	r4, 800cdb4 <__pow5mult+0x48>
 800cd94:	2010      	movs	r0, #16
 800cd96:	f7ff fe1b 	bl	800c9d0 <malloc>
 800cd9a:	4602      	mov	r2, r0
 800cd9c:	6270      	str	r0, [r6, #36]	; 0x24
 800cd9e:	b928      	cbnz	r0, 800cdac <__pow5mult+0x40>
 800cda0:	4b1d      	ldr	r3, [pc, #116]	; (800ce18 <__pow5mult+0xac>)
 800cda2:	481e      	ldr	r0, [pc, #120]	; (800ce1c <__pow5mult+0xb0>)
 800cda4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800cda8:	f000 fbcc 	bl	800d544 <__assert_func>
 800cdac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cdb0:	6004      	str	r4, [r0, #0]
 800cdb2:	60c4      	str	r4, [r0, #12]
 800cdb4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800cdb8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cdbc:	b94c      	cbnz	r4, 800cdd2 <__pow5mult+0x66>
 800cdbe:	f240 2171 	movw	r1, #625	; 0x271
 800cdc2:	4630      	mov	r0, r6
 800cdc4:	f7ff ff16 	bl	800cbf4 <__i2b>
 800cdc8:	2300      	movs	r3, #0
 800cdca:	f8c8 0008 	str.w	r0, [r8, #8]
 800cdce:	4604      	mov	r4, r0
 800cdd0:	6003      	str	r3, [r0, #0]
 800cdd2:	f04f 0900 	mov.w	r9, #0
 800cdd6:	07eb      	lsls	r3, r5, #31
 800cdd8:	d50a      	bpl.n	800cdf0 <__pow5mult+0x84>
 800cdda:	4639      	mov	r1, r7
 800cddc:	4622      	mov	r2, r4
 800cdde:	4630      	mov	r0, r6
 800cde0:	f7ff ff1e 	bl	800cc20 <__multiply>
 800cde4:	4639      	mov	r1, r7
 800cde6:	4680      	mov	r8, r0
 800cde8:	4630      	mov	r0, r6
 800cdea:	f7ff fe47 	bl	800ca7c <_Bfree>
 800cdee:	4647      	mov	r7, r8
 800cdf0:	106d      	asrs	r5, r5, #1
 800cdf2:	d00b      	beq.n	800ce0c <__pow5mult+0xa0>
 800cdf4:	6820      	ldr	r0, [r4, #0]
 800cdf6:	b938      	cbnz	r0, 800ce08 <__pow5mult+0x9c>
 800cdf8:	4622      	mov	r2, r4
 800cdfa:	4621      	mov	r1, r4
 800cdfc:	4630      	mov	r0, r6
 800cdfe:	f7ff ff0f 	bl	800cc20 <__multiply>
 800ce02:	6020      	str	r0, [r4, #0]
 800ce04:	f8c0 9000 	str.w	r9, [r0]
 800ce08:	4604      	mov	r4, r0
 800ce0a:	e7e4      	b.n	800cdd6 <__pow5mult+0x6a>
 800ce0c:	4638      	mov	r0, r7
 800ce0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce12:	bf00      	nop
 800ce14:	0800e408 	.word	0x0800e408
 800ce18:	0800e22d 	.word	0x0800e22d
 800ce1c:	0800e2b4 	.word	0x0800e2b4

0800ce20 <__lshift>:
 800ce20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce24:	460c      	mov	r4, r1
 800ce26:	6849      	ldr	r1, [r1, #4]
 800ce28:	6923      	ldr	r3, [r4, #16]
 800ce2a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ce2e:	68a3      	ldr	r3, [r4, #8]
 800ce30:	4607      	mov	r7, r0
 800ce32:	4691      	mov	r9, r2
 800ce34:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ce38:	f108 0601 	add.w	r6, r8, #1
 800ce3c:	42b3      	cmp	r3, r6
 800ce3e:	db0b      	blt.n	800ce58 <__lshift+0x38>
 800ce40:	4638      	mov	r0, r7
 800ce42:	f7ff fddb 	bl	800c9fc <_Balloc>
 800ce46:	4605      	mov	r5, r0
 800ce48:	b948      	cbnz	r0, 800ce5e <__lshift+0x3e>
 800ce4a:	4602      	mov	r2, r0
 800ce4c:	4b28      	ldr	r3, [pc, #160]	; (800cef0 <__lshift+0xd0>)
 800ce4e:	4829      	ldr	r0, [pc, #164]	; (800cef4 <__lshift+0xd4>)
 800ce50:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ce54:	f000 fb76 	bl	800d544 <__assert_func>
 800ce58:	3101      	adds	r1, #1
 800ce5a:	005b      	lsls	r3, r3, #1
 800ce5c:	e7ee      	b.n	800ce3c <__lshift+0x1c>
 800ce5e:	2300      	movs	r3, #0
 800ce60:	f100 0114 	add.w	r1, r0, #20
 800ce64:	f100 0210 	add.w	r2, r0, #16
 800ce68:	4618      	mov	r0, r3
 800ce6a:	4553      	cmp	r3, sl
 800ce6c:	db33      	blt.n	800ced6 <__lshift+0xb6>
 800ce6e:	6920      	ldr	r0, [r4, #16]
 800ce70:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ce74:	f104 0314 	add.w	r3, r4, #20
 800ce78:	f019 091f 	ands.w	r9, r9, #31
 800ce7c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ce80:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ce84:	d02b      	beq.n	800cede <__lshift+0xbe>
 800ce86:	f1c9 0e20 	rsb	lr, r9, #32
 800ce8a:	468a      	mov	sl, r1
 800ce8c:	2200      	movs	r2, #0
 800ce8e:	6818      	ldr	r0, [r3, #0]
 800ce90:	fa00 f009 	lsl.w	r0, r0, r9
 800ce94:	4302      	orrs	r2, r0
 800ce96:	f84a 2b04 	str.w	r2, [sl], #4
 800ce9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce9e:	459c      	cmp	ip, r3
 800cea0:	fa22 f20e 	lsr.w	r2, r2, lr
 800cea4:	d8f3      	bhi.n	800ce8e <__lshift+0x6e>
 800cea6:	ebac 0304 	sub.w	r3, ip, r4
 800ceaa:	3b15      	subs	r3, #21
 800ceac:	f023 0303 	bic.w	r3, r3, #3
 800ceb0:	3304      	adds	r3, #4
 800ceb2:	f104 0015 	add.w	r0, r4, #21
 800ceb6:	4584      	cmp	ip, r0
 800ceb8:	bf38      	it	cc
 800ceba:	2304      	movcc	r3, #4
 800cebc:	50ca      	str	r2, [r1, r3]
 800cebe:	b10a      	cbz	r2, 800cec4 <__lshift+0xa4>
 800cec0:	f108 0602 	add.w	r6, r8, #2
 800cec4:	3e01      	subs	r6, #1
 800cec6:	4638      	mov	r0, r7
 800cec8:	612e      	str	r6, [r5, #16]
 800ceca:	4621      	mov	r1, r4
 800cecc:	f7ff fdd6 	bl	800ca7c <_Bfree>
 800ced0:	4628      	mov	r0, r5
 800ced2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ced6:	f842 0f04 	str.w	r0, [r2, #4]!
 800ceda:	3301      	adds	r3, #1
 800cedc:	e7c5      	b.n	800ce6a <__lshift+0x4a>
 800cede:	3904      	subs	r1, #4
 800cee0:	f853 2b04 	ldr.w	r2, [r3], #4
 800cee4:	f841 2f04 	str.w	r2, [r1, #4]!
 800cee8:	459c      	cmp	ip, r3
 800ceea:	d8f9      	bhi.n	800cee0 <__lshift+0xc0>
 800ceec:	e7ea      	b.n	800cec4 <__lshift+0xa4>
 800ceee:	bf00      	nop
 800cef0:	0800e2a3 	.word	0x0800e2a3
 800cef4:	0800e2b4 	.word	0x0800e2b4

0800cef8 <__mcmp>:
 800cef8:	b530      	push	{r4, r5, lr}
 800cefa:	6902      	ldr	r2, [r0, #16]
 800cefc:	690c      	ldr	r4, [r1, #16]
 800cefe:	1b12      	subs	r2, r2, r4
 800cf00:	d10e      	bne.n	800cf20 <__mcmp+0x28>
 800cf02:	f100 0314 	add.w	r3, r0, #20
 800cf06:	3114      	adds	r1, #20
 800cf08:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cf0c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cf10:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cf14:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cf18:	42a5      	cmp	r5, r4
 800cf1a:	d003      	beq.n	800cf24 <__mcmp+0x2c>
 800cf1c:	d305      	bcc.n	800cf2a <__mcmp+0x32>
 800cf1e:	2201      	movs	r2, #1
 800cf20:	4610      	mov	r0, r2
 800cf22:	bd30      	pop	{r4, r5, pc}
 800cf24:	4283      	cmp	r3, r0
 800cf26:	d3f3      	bcc.n	800cf10 <__mcmp+0x18>
 800cf28:	e7fa      	b.n	800cf20 <__mcmp+0x28>
 800cf2a:	f04f 32ff 	mov.w	r2, #4294967295
 800cf2e:	e7f7      	b.n	800cf20 <__mcmp+0x28>

0800cf30 <__mdiff>:
 800cf30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf34:	460c      	mov	r4, r1
 800cf36:	4606      	mov	r6, r0
 800cf38:	4611      	mov	r1, r2
 800cf3a:	4620      	mov	r0, r4
 800cf3c:	4617      	mov	r7, r2
 800cf3e:	f7ff ffdb 	bl	800cef8 <__mcmp>
 800cf42:	1e05      	subs	r5, r0, #0
 800cf44:	d110      	bne.n	800cf68 <__mdiff+0x38>
 800cf46:	4629      	mov	r1, r5
 800cf48:	4630      	mov	r0, r6
 800cf4a:	f7ff fd57 	bl	800c9fc <_Balloc>
 800cf4e:	b930      	cbnz	r0, 800cf5e <__mdiff+0x2e>
 800cf50:	4b39      	ldr	r3, [pc, #228]	; (800d038 <__mdiff+0x108>)
 800cf52:	4602      	mov	r2, r0
 800cf54:	f240 2132 	movw	r1, #562	; 0x232
 800cf58:	4838      	ldr	r0, [pc, #224]	; (800d03c <__mdiff+0x10c>)
 800cf5a:	f000 faf3 	bl	800d544 <__assert_func>
 800cf5e:	2301      	movs	r3, #1
 800cf60:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cf64:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf68:	bfa4      	itt	ge
 800cf6a:	463b      	movge	r3, r7
 800cf6c:	4627      	movge	r7, r4
 800cf6e:	4630      	mov	r0, r6
 800cf70:	6879      	ldr	r1, [r7, #4]
 800cf72:	bfa6      	itte	ge
 800cf74:	461c      	movge	r4, r3
 800cf76:	2500      	movge	r5, #0
 800cf78:	2501      	movlt	r5, #1
 800cf7a:	f7ff fd3f 	bl	800c9fc <_Balloc>
 800cf7e:	b920      	cbnz	r0, 800cf8a <__mdiff+0x5a>
 800cf80:	4b2d      	ldr	r3, [pc, #180]	; (800d038 <__mdiff+0x108>)
 800cf82:	4602      	mov	r2, r0
 800cf84:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cf88:	e7e6      	b.n	800cf58 <__mdiff+0x28>
 800cf8a:	693e      	ldr	r6, [r7, #16]
 800cf8c:	60c5      	str	r5, [r0, #12]
 800cf8e:	6925      	ldr	r5, [r4, #16]
 800cf90:	f107 0114 	add.w	r1, r7, #20
 800cf94:	f104 0914 	add.w	r9, r4, #20
 800cf98:	f100 0e14 	add.w	lr, r0, #20
 800cf9c:	f107 0210 	add.w	r2, r7, #16
 800cfa0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800cfa4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800cfa8:	46f2      	mov	sl, lr
 800cfaa:	2700      	movs	r7, #0
 800cfac:	f859 3b04 	ldr.w	r3, [r9], #4
 800cfb0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800cfb4:	fa1f f883 	uxth.w	r8, r3
 800cfb8:	fa17 f78b 	uxtah	r7, r7, fp
 800cfbc:	0c1b      	lsrs	r3, r3, #16
 800cfbe:	eba7 0808 	sub.w	r8, r7, r8
 800cfc2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cfc6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cfca:	fa1f f888 	uxth.w	r8, r8
 800cfce:	141f      	asrs	r7, r3, #16
 800cfd0:	454d      	cmp	r5, r9
 800cfd2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cfd6:	f84a 3b04 	str.w	r3, [sl], #4
 800cfda:	d8e7      	bhi.n	800cfac <__mdiff+0x7c>
 800cfdc:	1b2b      	subs	r3, r5, r4
 800cfde:	3b15      	subs	r3, #21
 800cfe0:	f023 0303 	bic.w	r3, r3, #3
 800cfe4:	3304      	adds	r3, #4
 800cfe6:	3415      	adds	r4, #21
 800cfe8:	42a5      	cmp	r5, r4
 800cfea:	bf38      	it	cc
 800cfec:	2304      	movcc	r3, #4
 800cfee:	4419      	add	r1, r3
 800cff0:	4473      	add	r3, lr
 800cff2:	469e      	mov	lr, r3
 800cff4:	460d      	mov	r5, r1
 800cff6:	4565      	cmp	r5, ip
 800cff8:	d30e      	bcc.n	800d018 <__mdiff+0xe8>
 800cffa:	f10c 0203 	add.w	r2, ip, #3
 800cffe:	1a52      	subs	r2, r2, r1
 800d000:	f022 0203 	bic.w	r2, r2, #3
 800d004:	3903      	subs	r1, #3
 800d006:	458c      	cmp	ip, r1
 800d008:	bf38      	it	cc
 800d00a:	2200      	movcc	r2, #0
 800d00c:	441a      	add	r2, r3
 800d00e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d012:	b17b      	cbz	r3, 800d034 <__mdiff+0x104>
 800d014:	6106      	str	r6, [r0, #16]
 800d016:	e7a5      	b.n	800cf64 <__mdiff+0x34>
 800d018:	f855 8b04 	ldr.w	r8, [r5], #4
 800d01c:	fa17 f488 	uxtah	r4, r7, r8
 800d020:	1422      	asrs	r2, r4, #16
 800d022:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800d026:	b2a4      	uxth	r4, r4
 800d028:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800d02c:	f84e 4b04 	str.w	r4, [lr], #4
 800d030:	1417      	asrs	r7, r2, #16
 800d032:	e7e0      	b.n	800cff6 <__mdiff+0xc6>
 800d034:	3e01      	subs	r6, #1
 800d036:	e7ea      	b.n	800d00e <__mdiff+0xde>
 800d038:	0800e2a3 	.word	0x0800e2a3
 800d03c:	0800e2b4 	.word	0x0800e2b4

0800d040 <__d2b>:
 800d040:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d044:	4689      	mov	r9, r1
 800d046:	2101      	movs	r1, #1
 800d048:	ec57 6b10 	vmov	r6, r7, d0
 800d04c:	4690      	mov	r8, r2
 800d04e:	f7ff fcd5 	bl	800c9fc <_Balloc>
 800d052:	4604      	mov	r4, r0
 800d054:	b930      	cbnz	r0, 800d064 <__d2b+0x24>
 800d056:	4602      	mov	r2, r0
 800d058:	4b25      	ldr	r3, [pc, #148]	; (800d0f0 <__d2b+0xb0>)
 800d05a:	4826      	ldr	r0, [pc, #152]	; (800d0f4 <__d2b+0xb4>)
 800d05c:	f240 310a 	movw	r1, #778	; 0x30a
 800d060:	f000 fa70 	bl	800d544 <__assert_func>
 800d064:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d068:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d06c:	bb35      	cbnz	r5, 800d0bc <__d2b+0x7c>
 800d06e:	2e00      	cmp	r6, #0
 800d070:	9301      	str	r3, [sp, #4]
 800d072:	d028      	beq.n	800d0c6 <__d2b+0x86>
 800d074:	4668      	mov	r0, sp
 800d076:	9600      	str	r6, [sp, #0]
 800d078:	f7ff fd8c 	bl	800cb94 <__lo0bits>
 800d07c:	9900      	ldr	r1, [sp, #0]
 800d07e:	b300      	cbz	r0, 800d0c2 <__d2b+0x82>
 800d080:	9a01      	ldr	r2, [sp, #4]
 800d082:	f1c0 0320 	rsb	r3, r0, #32
 800d086:	fa02 f303 	lsl.w	r3, r2, r3
 800d08a:	430b      	orrs	r3, r1
 800d08c:	40c2      	lsrs	r2, r0
 800d08e:	6163      	str	r3, [r4, #20]
 800d090:	9201      	str	r2, [sp, #4]
 800d092:	9b01      	ldr	r3, [sp, #4]
 800d094:	61a3      	str	r3, [r4, #24]
 800d096:	2b00      	cmp	r3, #0
 800d098:	bf14      	ite	ne
 800d09a:	2202      	movne	r2, #2
 800d09c:	2201      	moveq	r2, #1
 800d09e:	6122      	str	r2, [r4, #16]
 800d0a0:	b1d5      	cbz	r5, 800d0d8 <__d2b+0x98>
 800d0a2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d0a6:	4405      	add	r5, r0
 800d0a8:	f8c9 5000 	str.w	r5, [r9]
 800d0ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d0b0:	f8c8 0000 	str.w	r0, [r8]
 800d0b4:	4620      	mov	r0, r4
 800d0b6:	b003      	add	sp, #12
 800d0b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d0bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d0c0:	e7d5      	b.n	800d06e <__d2b+0x2e>
 800d0c2:	6161      	str	r1, [r4, #20]
 800d0c4:	e7e5      	b.n	800d092 <__d2b+0x52>
 800d0c6:	a801      	add	r0, sp, #4
 800d0c8:	f7ff fd64 	bl	800cb94 <__lo0bits>
 800d0cc:	9b01      	ldr	r3, [sp, #4]
 800d0ce:	6163      	str	r3, [r4, #20]
 800d0d0:	2201      	movs	r2, #1
 800d0d2:	6122      	str	r2, [r4, #16]
 800d0d4:	3020      	adds	r0, #32
 800d0d6:	e7e3      	b.n	800d0a0 <__d2b+0x60>
 800d0d8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d0dc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d0e0:	f8c9 0000 	str.w	r0, [r9]
 800d0e4:	6918      	ldr	r0, [r3, #16]
 800d0e6:	f7ff fd35 	bl	800cb54 <__hi0bits>
 800d0ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d0ee:	e7df      	b.n	800d0b0 <__d2b+0x70>
 800d0f0:	0800e2a3 	.word	0x0800e2a3
 800d0f4:	0800e2b4 	.word	0x0800e2b4

0800d0f8 <_calloc_r>:
 800d0f8:	b513      	push	{r0, r1, r4, lr}
 800d0fa:	434a      	muls	r2, r1
 800d0fc:	4611      	mov	r1, r2
 800d0fe:	9201      	str	r2, [sp, #4]
 800d100:	f000 f85a 	bl	800d1b8 <_malloc_r>
 800d104:	4604      	mov	r4, r0
 800d106:	b118      	cbz	r0, 800d110 <_calloc_r+0x18>
 800d108:	9a01      	ldr	r2, [sp, #4]
 800d10a:	2100      	movs	r1, #0
 800d10c:	f7fe f944 	bl	800b398 <memset>
 800d110:	4620      	mov	r0, r4
 800d112:	b002      	add	sp, #8
 800d114:	bd10      	pop	{r4, pc}
	...

0800d118 <_free_r>:
 800d118:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d11a:	2900      	cmp	r1, #0
 800d11c:	d048      	beq.n	800d1b0 <_free_r+0x98>
 800d11e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d122:	9001      	str	r0, [sp, #4]
 800d124:	2b00      	cmp	r3, #0
 800d126:	f1a1 0404 	sub.w	r4, r1, #4
 800d12a:	bfb8      	it	lt
 800d12c:	18e4      	addlt	r4, r4, r3
 800d12e:	f000 fa65 	bl	800d5fc <__malloc_lock>
 800d132:	4a20      	ldr	r2, [pc, #128]	; (800d1b4 <_free_r+0x9c>)
 800d134:	9801      	ldr	r0, [sp, #4]
 800d136:	6813      	ldr	r3, [r2, #0]
 800d138:	4615      	mov	r5, r2
 800d13a:	b933      	cbnz	r3, 800d14a <_free_r+0x32>
 800d13c:	6063      	str	r3, [r4, #4]
 800d13e:	6014      	str	r4, [r2, #0]
 800d140:	b003      	add	sp, #12
 800d142:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d146:	f000 ba5f 	b.w	800d608 <__malloc_unlock>
 800d14a:	42a3      	cmp	r3, r4
 800d14c:	d90b      	bls.n	800d166 <_free_r+0x4e>
 800d14e:	6821      	ldr	r1, [r4, #0]
 800d150:	1862      	adds	r2, r4, r1
 800d152:	4293      	cmp	r3, r2
 800d154:	bf04      	itt	eq
 800d156:	681a      	ldreq	r2, [r3, #0]
 800d158:	685b      	ldreq	r3, [r3, #4]
 800d15a:	6063      	str	r3, [r4, #4]
 800d15c:	bf04      	itt	eq
 800d15e:	1852      	addeq	r2, r2, r1
 800d160:	6022      	streq	r2, [r4, #0]
 800d162:	602c      	str	r4, [r5, #0]
 800d164:	e7ec      	b.n	800d140 <_free_r+0x28>
 800d166:	461a      	mov	r2, r3
 800d168:	685b      	ldr	r3, [r3, #4]
 800d16a:	b10b      	cbz	r3, 800d170 <_free_r+0x58>
 800d16c:	42a3      	cmp	r3, r4
 800d16e:	d9fa      	bls.n	800d166 <_free_r+0x4e>
 800d170:	6811      	ldr	r1, [r2, #0]
 800d172:	1855      	adds	r5, r2, r1
 800d174:	42a5      	cmp	r5, r4
 800d176:	d10b      	bne.n	800d190 <_free_r+0x78>
 800d178:	6824      	ldr	r4, [r4, #0]
 800d17a:	4421      	add	r1, r4
 800d17c:	1854      	adds	r4, r2, r1
 800d17e:	42a3      	cmp	r3, r4
 800d180:	6011      	str	r1, [r2, #0]
 800d182:	d1dd      	bne.n	800d140 <_free_r+0x28>
 800d184:	681c      	ldr	r4, [r3, #0]
 800d186:	685b      	ldr	r3, [r3, #4]
 800d188:	6053      	str	r3, [r2, #4]
 800d18a:	4421      	add	r1, r4
 800d18c:	6011      	str	r1, [r2, #0]
 800d18e:	e7d7      	b.n	800d140 <_free_r+0x28>
 800d190:	d902      	bls.n	800d198 <_free_r+0x80>
 800d192:	230c      	movs	r3, #12
 800d194:	6003      	str	r3, [r0, #0]
 800d196:	e7d3      	b.n	800d140 <_free_r+0x28>
 800d198:	6825      	ldr	r5, [r4, #0]
 800d19a:	1961      	adds	r1, r4, r5
 800d19c:	428b      	cmp	r3, r1
 800d19e:	bf04      	itt	eq
 800d1a0:	6819      	ldreq	r1, [r3, #0]
 800d1a2:	685b      	ldreq	r3, [r3, #4]
 800d1a4:	6063      	str	r3, [r4, #4]
 800d1a6:	bf04      	itt	eq
 800d1a8:	1949      	addeq	r1, r1, r5
 800d1aa:	6021      	streq	r1, [r4, #0]
 800d1ac:	6054      	str	r4, [r2, #4]
 800d1ae:	e7c7      	b.n	800d140 <_free_r+0x28>
 800d1b0:	b003      	add	sp, #12
 800d1b2:	bd30      	pop	{r4, r5, pc}
 800d1b4:	200006bc 	.word	0x200006bc

0800d1b8 <_malloc_r>:
 800d1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1ba:	1ccd      	adds	r5, r1, #3
 800d1bc:	f025 0503 	bic.w	r5, r5, #3
 800d1c0:	3508      	adds	r5, #8
 800d1c2:	2d0c      	cmp	r5, #12
 800d1c4:	bf38      	it	cc
 800d1c6:	250c      	movcc	r5, #12
 800d1c8:	2d00      	cmp	r5, #0
 800d1ca:	4606      	mov	r6, r0
 800d1cc:	db01      	blt.n	800d1d2 <_malloc_r+0x1a>
 800d1ce:	42a9      	cmp	r1, r5
 800d1d0:	d903      	bls.n	800d1da <_malloc_r+0x22>
 800d1d2:	230c      	movs	r3, #12
 800d1d4:	6033      	str	r3, [r6, #0]
 800d1d6:	2000      	movs	r0, #0
 800d1d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1da:	f000 fa0f 	bl	800d5fc <__malloc_lock>
 800d1de:	4921      	ldr	r1, [pc, #132]	; (800d264 <_malloc_r+0xac>)
 800d1e0:	680a      	ldr	r2, [r1, #0]
 800d1e2:	4614      	mov	r4, r2
 800d1e4:	b99c      	cbnz	r4, 800d20e <_malloc_r+0x56>
 800d1e6:	4f20      	ldr	r7, [pc, #128]	; (800d268 <_malloc_r+0xb0>)
 800d1e8:	683b      	ldr	r3, [r7, #0]
 800d1ea:	b923      	cbnz	r3, 800d1f6 <_malloc_r+0x3e>
 800d1ec:	4621      	mov	r1, r4
 800d1ee:	4630      	mov	r0, r6
 800d1f0:	f000 f998 	bl	800d524 <_sbrk_r>
 800d1f4:	6038      	str	r0, [r7, #0]
 800d1f6:	4629      	mov	r1, r5
 800d1f8:	4630      	mov	r0, r6
 800d1fa:	f000 f993 	bl	800d524 <_sbrk_r>
 800d1fe:	1c43      	adds	r3, r0, #1
 800d200:	d123      	bne.n	800d24a <_malloc_r+0x92>
 800d202:	230c      	movs	r3, #12
 800d204:	6033      	str	r3, [r6, #0]
 800d206:	4630      	mov	r0, r6
 800d208:	f000 f9fe 	bl	800d608 <__malloc_unlock>
 800d20c:	e7e3      	b.n	800d1d6 <_malloc_r+0x1e>
 800d20e:	6823      	ldr	r3, [r4, #0]
 800d210:	1b5b      	subs	r3, r3, r5
 800d212:	d417      	bmi.n	800d244 <_malloc_r+0x8c>
 800d214:	2b0b      	cmp	r3, #11
 800d216:	d903      	bls.n	800d220 <_malloc_r+0x68>
 800d218:	6023      	str	r3, [r4, #0]
 800d21a:	441c      	add	r4, r3
 800d21c:	6025      	str	r5, [r4, #0]
 800d21e:	e004      	b.n	800d22a <_malloc_r+0x72>
 800d220:	6863      	ldr	r3, [r4, #4]
 800d222:	42a2      	cmp	r2, r4
 800d224:	bf0c      	ite	eq
 800d226:	600b      	streq	r3, [r1, #0]
 800d228:	6053      	strne	r3, [r2, #4]
 800d22a:	4630      	mov	r0, r6
 800d22c:	f000 f9ec 	bl	800d608 <__malloc_unlock>
 800d230:	f104 000b 	add.w	r0, r4, #11
 800d234:	1d23      	adds	r3, r4, #4
 800d236:	f020 0007 	bic.w	r0, r0, #7
 800d23a:	1ac2      	subs	r2, r0, r3
 800d23c:	d0cc      	beq.n	800d1d8 <_malloc_r+0x20>
 800d23e:	1a1b      	subs	r3, r3, r0
 800d240:	50a3      	str	r3, [r4, r2]
 800d242:	e7c9      	b.n	800d1d8 <_malloc_r+0x20>
 800d244:	4622      	mov	r2, r4
 800d246:	6864      	ldr	r4, [r4, #4]
 800d248:	e7cc      	b.n	800d1e4 <_malloc_r+0x2c>
 800d24a:	1cc4      	adds	r4, r0, #3
 800d24c:	f024 0403 	bic.w	r4, r4, #3
 800d250:	42a0      	cmp	r0, r4
 800d252:	d0e3      	beq.n	800d21c <_malloc_r+0x64>
 800d254:	1a21      	subs	r1, r4, r0
 800d256:	4630      	mov	r0, r6
 800d258:	f000 f964 	bl	800d524 <_sbrk_r>
 800d25c:	3001      	adds	r0, #1
 800d25e:	d1dd      	bne.n	800d21c <_malloc_r+0x64>
 800d260:	e7cf      	b.n	800d202 <_malloc_r+0x4a>
 800d262:	bf00      	nop
 800d264:	200006bc 	.word	0x200006bc
 800d268:	200006c0 	.word	0x200006c0

0800d26c <__ssputs_r>:
 800d26c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d270:	688e      	ldr	r6, [r1, #8]
 800d272:	429e      	cmp	r6, r3
 800d274:	4682      	mov	sl, r0
 800d276:	460c      	mov	r4, r1
 800d278:	4690      	mov	r8, r2
 800d27a:	461f      	mov	r7, r3
 800d27c:	d838      	bhi.n	800d2f0 <__ssputs_r+0x84>
 800d27e:	898a      	ldrh	r2, [r1, #12]
 800d280:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d284:	d032      	beq.n	800d2ec <__ssputs_r+0x80>
 800d286:	6825      	ldr	r5, [r4, #0]
 800d288:	6909      	ldr	r1, [r1, #16]
 800d28a:	eba5 0901 	sub.w	r9, r5, r1
 800d28e:	6965      	ldr	r5, [r4, #20]
 800d290:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d294:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d298:	3301      	adds	r3, #1
 800d29a:	444b      	add	r3, r9
 800d29c:	106d      	asrs	r5, r5, #1
 800d29e:	429d      	cmp	r5, r3
 800d2a0:	bf38      	it	cc
 800d2a2:	461d      	movcc	r5, r3
 800d2a4:	0553      	lsls	r3, r2, #21
 800d2a6:	d531      	bpl.n	800d30c <__ssputs_r+0xa0>
 800d2a8:	4629      	mov	r1, r5
 800d2aa:	f7ff ff85 	bl	800d1b8 <_malloc_r>
 800d2ae:	4606      	mov	r6, r0
 800d2b0:	b950      	cbnz	r0, 800d2c8 <__ssputs_r+0x5c>
 800d2b2:	230c      	movs	r3, #12
 800d2b4:	f8ca 3000 	str.w	r3, [sl]
 800d2b8:	89a3      	ldrh	r3, [r4, #12]
 800d2ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d2be:	81a3      	strh	r3, [r4, #12]
 800d2c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d2c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2c8:	6921      	ldr	r1, [r4, #16]
 800d2ca:	464a      	mov	r2, r9
 800d2cc:	f7ff fb88 	bl	800c9e0 <memcpy>
 800d2d0:	89a3      	ldrh	r3, [r4, #12]
 800d2d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d2d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d2da:	81a3      	strh	r3, [r4, #12]
 800d2dc:	6126      	str	r6, [r4, #16]
 800d2de:	6165      	str	r5, [r4, #20]
 800d2e0:	444e      	add	r6, r9
 800d2e2:	eba5 0509 	sub.w	r5, r5, r9
 800d2e6:	6026      	str	r6, [r4, #0]
 800d2e8:	60a5      	str	r5, [r4, #8]
 800d2ea:	463e      	mov	r6, r7
 800d2ec:	42be      	cmp	r6, r7
 800d2ee:	d900      	bls.n	800d2f2 <__ssputs_r+0x86>
 800d2f0:	463e      	mov	r6, r7
 800d2f2:	4632      	mov	r2, r6
 800d2f4:	6820      	ldr	r0, [r4, #0]
 800d2f6:	4641      	mov	r1, r8
 800d2f8:	f000 f966 	bl	800d5c8 <memmove>
 800d2fc:	68a3      	ldr	r3, [r4, #8]
 800d2fe:	6822      	ldr	r2, [r4, #0]
 800d300:	1b9b      	subs	r3, r3, r6
 800d302:	4432      	add	r2, r6
 800d304:	60a3      	str	r3, [r4, #8]
 800d306:	6022      	str	r2, [r4, #0]
 800d308:	2000      	movs	r0, #0
 800d30a:	e7db      	b.n	800d2c4 <__ssputs_r+0x58>
 800d30c:	462a      	mov	r2, r5
 800d30e:	f000 f981 	bl	800d614 <_realloc_r>
 800d312:	4606      	mov	r6, r0
 800d314:	2800      	cmp	r0, #0
 800d316:	d1e1      	bne.n	800d2dc <__ssputs_r+0x70>
 800d318:	6921      	ldr	r1, [r4, #16]
 800d31a:	4650      	mov	r0, sl
 800d31c:	f7ff fefc 	bl	800d118 <_free_r>
 800d320:	e7c7      	b.n	800d2b2 <__ssputs_r+0x46>
	...

0800d324 <_svfiprintf_r>:
 800d324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d328:	4698      	mov	r8, r3
 800d32a:	898b      	ldrh	r3, [r1, #12]
 800d32c:	061b      	lsls	r3, r3, #24
 800d32e:	b09d      	sub	sp, #116	; 0x74
 800d330:	4607      	mov	r7, r0
 800d332:	460d      	mov	r5, r1
 800d334:	4614      	mov	r4, r2
 800d336:	d50e      	bpl.n	800d356 <_svfiprintf_r+0x32>
 800d338:	690b      	ldr	r3, [r1, #16]
 800d33a:	b963      	cbnz	r3, 800d356 <_svfiprintf_r+0x32>
 800d33c:	2140      	movs	r1, #64	; 0x40
 800d33e:	f7ff ff3b 	bl	800d1b8 <_malloc_r>
 800d342:	6028      	str	r0, [r5, #0]
 800d344:	6128      	str	r0, [r5, #16]
 800d346:	b920      	cbnz	r0, 800d352 <_svfiprintf_r+0x2e>
 800d348:	230c      	movs	r3, #12
 800d34a:	603b      	str	r3, [r7, #0]
 800d34c:	f04f 30ff 	mov.w	r0, #4294967295
 800d350:	e0d1      	b.n	800d4f6 <_svfiprintf_r+0x1d2>
 800d352:	2340      	movs	r3, #64	; 0x40
 800d354:	616b      	str	r3, [r5, #20]
 800d356:	2300      	movs	r3, #0
 800d358:	9309      	str	r3, [sp, #36]	; 0x24
 800d35a:	2320      	movs	r3, #32
 800d35c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d360:	f8cd 800c 	str.w	r8, [sp, #12]
 800d364:	2330      	movs	r3, #48	; 0x30
 800d366:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d510 <_svfiprintf_r+0x1ec>
 800d36a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d36e:	f04f 0901 	mov.w	r9, #1
 800d372:	4623      	mov	r3, r4
 800d374:	469a      	mov	sl, r3
 800d376:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d37a:	b10a      	cbz	r2, 800d380 <_svfiprintf_r+0x5c>
 800d37c:	2a25      	cmp	r2, #37	; 0x25
 800d37e:	d1f9      	bne.n	800d374 <_svfiprintf_r+0x50>
 800d380:	ebba 0b04 	subs.w	fp, sl, r4
 800d384:	d00b      	beq.n	800d39e <_svfiprintf_r+0x7a>
 800d386:	465b      	mov	r3, fp
 800d388:	4622      	mov	r2, r4
 800d38a:	4629      	mov	r1, r5
 800d38c:	4638      	mov	r0, r7
 800d38e:	f7ff ff6d 	bl	800d26c <__ssputs_r>
 800d392:	3001      	adds	r0, #1
 800d394:	f000 80aa 	beq.w	800d4ec <_svfiprintf_r+0x1c8>
 800d398:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d39a:	445a      	add	r2, fp
 800d39c:	9209      	str	r2, [sp, #36]	; 0x24
 800d39e:	f89a 3000 	ldrb.w	r3, [sl]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	f000 80a2 	beq.w	800d4ec <_svfiprintf_r+0x1c8>
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	f04f 32ff 	mov.w	r2, #4294967295
 800d3ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d3b2:	f10a 0a01 	add.w	sl, sl, #1
 800d3b6:	9304      	str	r3, [sp, #16]
 800d3b8:	9307      	str	r3, [sp, #28]
 800d3ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d3be:	931a      	str	r3, [sp, #104]	; 0x68
 800d3c0:	4654      	mov	r4, sl
 800d3c2:	2205      	movs	r2, #5
 800d3c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3c8:	4851      	ldr	r0, [pc, #324]	; (800d510 <_svfiprintf_r+0x1ec>)
 800d3ca:	f7f2 ff09 	bl	80001e0 <memchr>
 800d3ce:	9a04      	ldr	r2, [sp, #16]
 800d3d0:	b9d8      	cbnz	r0, 800d40a <_svfiprintf_r+0xe6>
 800d3d2:	06d0      	lsls	r0, r2, #27
 800d3d4:	bf44      	itt	mi
 800d3d6:	2320      	movmi	r3, #32
 800d3d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d3dc:	0711      	lsls	r1, r2, #28
 800d3de:	bf44      	itt	mi
 800d3e0:	232b      	movmi	r3, #43	; 0x2b
 800d3e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d3e6:	f89a 3000 	ldrb.w	r3, [sl]
 800d3ea:	2b2a      	cmp	r3, #42	; 0x2a
 800d3ec:	d015      	beq.n	800d41a <_svfiprintf_r+0xf6>
 800d3ee:	9a07      	ldr	r2, [sp, #28]
 800d3f0:	4654      	mov	r4, sl
 800d3f2:	2000      	movs	r0, #0
 800d3f4:	f04f 0c0a 	mov.w	ip, #10
 800d3f8:	4621      	mov	r1, r4
 800d3fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d3fe:	3b30      	subs	r3, #48	; 0x30
 800d400:	2b09      	cmp	r3, #9
 800d402:	d94e      	bls.n	800d4a2 <_svfiprintf_r+0x17e>
 800d404:	b1b0      	cbz	r0, 800d434 <_svfiprintf_r+0x110>
 800d406:	9207      	str	r2, [sp, #28]
 800d408:	e014      	b.n	800d434 <_svfiprintf_r+0x110>
 800d40a:	eba0 0308 	sub.w	r3, r0, r8
 800d40e:	fa09 f303 	lsl.w	r3, r9, r3
 800d412:	4313      	orrs	r3, r2
 800d414:	9304      	str	r3, [sp, #16]
 800d416:	46a2      	mov	sl, r4
 800d418:	e7d2      	b.n	800d3c0 <_svfiprintf_r+0x9c>
 800d41a:	9b03      	ldr	r3, [sp, #12]
 800d41c:	1d19      	adds	r1, r3, #4
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	9103      	str	r1, [sp, #12]
 800d422:	2b00      	cmp	r3, #0
 800d424:	bfbb      	ittet	lt
 800d426:	425b      	neglt	r3, r3
 800d428:	f042 0202 	orrlt.w	r2, r2, #2
 800d42c:	9307      	strge	r3, [sp, #28]
 800d42e:	9307      	strlt	r3, [sp, #28]
 800d430:	bfb8      	it	lt
 800d432:	9204      	strlt	r2, [sp, #16]
 800d434:	7823      	ldrb	r3, [r4, #0]
 800d436:	2b2e      	cmp	r3, #46	; 0x2e
 800d438:	d10c      	bne.n	800d454 <_svfiprintf_r+0x130>
 800d43a:	7863      	ldrb	r3, [r4, #1]
 800d43c:	2b2a      	cmp	r3, #42	; 0x2a
 800d43e:	d135      	bne.n	800d4ac <_svfiprintf_r+0x188>
 800d440:	9b03      	ldr	r3, [sp, #12]
 800d442:	1d1a      	adds	r2, r3, #4
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	9203      	str	r2, [sp, #12]
 800d448:	2b00      	cmp	r3, #0
 800d44a:	bfb8      	it	lt
 800d44c:	f04f 33ff 	movlt.w	r3, #4294967295
 800d450:	3402      	adds	r4, #2
 800d452:	9305      	str	r3, [sp, #20]
 800d454:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d520 <_svfiprintf_r+0x1fc>
 800d458:	7821      	ldrb	r1, [r4, #0]
 800d45a:	2203      	movs	r2, #3
 800d45c:	4650      	mov	r0, sl
 800d45e:	f7f2 febf 	bl	80001e0 <memchr>
 800d462:	b140      	cbz	r0, 800d476 <_svfiprintf_r+0x152>
 800d464:	2340      	movs	r3, #64	; 0x40
 800d466:	eba0 000a 	sub.w	r0, r0, sl
 800d46a:	fa03 f000 	lsl.w	r0, r3, r0
 800d46e:	9b04      	ldr	r3, [sp, #16]
 800d470:	4303      	orrs	r3, r0
 800d472:	3401      	adds	r4, #1
 800d474:	9304      	str	r3, [sp, #16]
 800d476:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d47a:	4826      	ldr	r0, [pc, #152]	; (800d514 <_svfiprintf_r+0x1f0>)
 800d47c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d480:	2206      	movs	r2, #6
 800d482:	f7f2 fead 	bl	80001e0 <memchr>
 800d486:	2800      	cmp	r0, #0
 800d488:	d038      	beq.n	800d4fc <_svfiprintf_r+0x1d8>
 800d48a:	4b23      	ldr	r3, [pc, #140]	; (800d518 <_svfiprintf_r+0x1f4>)
 800d48c:	bb1b      	cbnz	r3, 800d4d6 <_svfiprintf_r+0x1b2>
 800d48e:	9b03      	ldr	r3, [sp, #12]
 800d490:	3307      	adds	r3, #7
 800d492:	f023 0307 	bic.w	r3, r3, #7
 800d496:	3308      	adds	r3, #8
 800d498:	9303      	str	r3, [sp, #12]
 800d49a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d49c:	4433      	add	r3, r6
 800d49e:	9309      	str	r3, [sp, #36]	; 0x24
 800d4a0:	e767      	b.n	800d372 <_svfiprintf_r+0x4e>
 800d4a2:	fb0c 3202 	mla	r2, ip, r2, r3
 800d4a6:	460c      	mov	r4, r1
 800d4a8:	2001      	movs	r0, #1
 800d4aa:	e7a5      	b.n	800d3f8 <_svfiprintf_r+0xd4>
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	3401      	adds	r4, #1
 800d4b0:	9305      	str	r3, [sp, #20]
 800d4b2:	4619      	mov	r1, r3
 800d4b4:	f04f 0c0a 	mov.w	ip, #10
 800d4b8:	4620      	mov	r0, r4
 800d4ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d4be:	3a30      	subs	r2, #48	; 0x30
 800d4c0:	2a09      	cmp	r2, #9
 800d4c2:	d903      	bls.n	800d4cc <_svfiprintf_r+0x1a8>
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d0c5      	beq.n	800d454 <_svfiprintf_r+0x130>
 800d4c8:	9105      	str	r1, [sp, #20]
 800d4ca:	e7c3      	b.n	800d454 <_svfiprintf_r+0x130>
 800d4cc:	fb0c 2101 	mla	r1, ip, r1, r2
 800d4d0:	4604      	mov	r4, r0
 800d4d2:	2301      	movs	r3, #1
 800d4d4:	e7f0      	b.n	800d4b8 <_svfiprintf_r+0x194>
 800d4d6:	ab03      	add	r3, sp, #12
 800d4d8:	9300      	str	r3, [sp, #0]
 800d4da:	462a      	mov	r2, r5
 800d4dc:	4b0f      	ldr	r3, [pc, #60]	; (800d51c <_svfiprintf_r+0x1f8>)
 800d4de:	a904      	add	r1, sp, #16
 800d4e0:	4638      	mov	r0, r7
 800d4e2:	f7fe f801 	bl	800b4e8 <_printf_float>
 800d4e6:	1c42      	adds	r2, r0, #1
 800d4e8:	4606      	mov	r6, r0
 800d4ea:	d1d6      	bne.n	800d49a <_svfiprintf_r+0x176>
 800d4ec:	89ab      	ldrh	r3, [r5, #12]
 800d4ee:	065b      	lsls	r3, r3, #25
 800d4f0:	f53f af2c 	bmi.w	800d34c <_svfiprintf_r+0x28>
 800d4f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d4f6:	b01d      	add	sp, #116	; 0x74
 800d4f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4fc:	ab03      	add	r3, sp, #12
 800d4fe:	9300      	str	r3, [sp, #0]
 800d500:	462a      	mov	r2, r5
 800d502:	4b06      	ldr	r3, [pc, #24]	; (800d51c <_svfiprintf_r+0x1f8>)
 800d504:	a904      	add	r1, sp, #16
 800d506:	4638      	mov	r0, r7
 800d508:	f7fe fa92 	bl	800ba30 <_printf_i>
 800d50c:	e7eb      	b.n	800d4e6 <_svfiprintf_r+0x1c2>
 800d50e:	bf00      	nop
 800d510:	0800e414 	.word	0x0800e414
 800d514:	0800e41e 	.word	0x0800e41e
 800d518:	0800b4e9 	.word	0x0800b4e9
 800d51c:	0800d26d 	.word	0x0800d26d
 800d520:	0800e41a 	.word	0x0800e41a

0800d524 <_sbrk_r>:
 800d524:	b538      	push	{r3, r4, r5, lr}
 800d526:	4d06      	ldr	r5, [pc, #24]	; (800d540 <_sbrk_r+0x1c>)
 800d528:	2300      	movs	r3, #0
 800d52a:	4604      	mov	r4, r0
 800d52c:	4608      	mov	r0, r1
 800d52e:	602b      	str	r3, [r5, #0]
 800d530:	f7f4 fd60 	bl	8001ff4 <_sbrk>
 800d534:	1c43      	adds	r3, r0, #1
 800d536:	d102      	bne.n	800d53e <_sbrk_r+0x1a>
 800d538:	682b      	ldr	r3, [r5, #0]
 800d53a:	b103      	cbz	r3, 800d53e <_sbrk_r+0x1a>
 800d53c:	6023      	str	r3, [r4, #0]
 800d53e:	bd38      	pop	{r3, r4, r5, pc}
 800d540:	200021f0 	.word	0x200021f0

0800d544 <__assert_func>:
 800d544:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d546:	4614      	mov	r4, r2
 800d548:	461a      	mov	r2, r3
 800d54a:	4b09      	ldr	r3, [pc, #36]	; (800d570 <__assert_func+0x2c>)
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	4605      	mov	r5, r0
 800d550:	68d8      	ldr	r0, [r3, #12]
 800d552:	b14c      	cbz	r4, 800d568 <__assert_func+0x24>
 800d554:	4b07      	ldr	r3, [pc, #28]	; (800d574 <__assert_func+0x30>)
 800d556:	9100      	str	r1, [sp, #0]
 800d558:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d55c:	4906      	ldr	r1, [pc, #24]	; (800d578 <__assert_func+0x34>)
 800d55e:	462b      	mov	r3, r5
 800d560:	f000 f80e 	bl	800d580 <fiprintf>
 800d564:	f000 faa4 	bl	800dab0 <abort>
 800d568:	4b04      	ldr	r3, [pc, #16]	; (800d57c <__assert_func+0x38>)
 800d56a:	461c      	mov	r4, r3
 800d56c:	e7f3      	b.n	800d556 <__assert_func+0x12>
 800d56e:	bf00      	nop
 800d570:	20000188 	.word	0x20000188
 800d574:	0800e425 	.word	0x0800e425
 800d578:	0800e432 	.word	0x0800e432
 800d57c:	0800e460 	.word	0x0800e460

0800d580 <fiprintf>:
 800d580:	b40e      	push	{r1, r2, r3}
 800d582:	b503      	push	{r0, r1, lr}
 800d584:	4601      	mov	r1, r0
 800d586:	ab03      	add	r3, sp, #12
 800d588:	4805      	ldr	r0, [pc, #20]	; (800d5a0 <fiprintf+0x20>)
 800d58a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d58e:	6800      	ldr	r0, [r0, #0]
 800d590:	9301      	str	r3, [sp, #4]
 800d592:	f000 f88f 	bl	800d6b4 <_vfiprintf_r>
 800d596:	b002      	add	sp, #8
 800d598:	f85d eb04 	ldr.w	lr, [sp], #4
 800d59c:	b003      	add	sp, #12
 800d59e:	4770      	bx	lr
 800d5a0:	20000188 	.word	0x20000188

0800d5a4 <__ascii_mbtowc>:
 800d5a4:	b082      	sub	sp, #8
 800d5a6:	b901      	cbnz	r1, 800d5aa <__ascii_mbtowc+0x6>
 800d5a8:	a901      	add	r1, sp, #4
 800d5aa:	b142      	cbz	r2, 800d5be <__ascii_mbtowc+0x1a>
 800d5ac:	b14b      	cbz	r3, 800d5c2 <__ascii_mbtowc+0x1e>
 800d5ae:	7813      	ldrb	r3, [r2, #0]
 800d5b0:	600b      	str	r3, [r1, #0]
 800d5b2:	7812      	ldrb	r2, [r2, #0]
 800d5b4:	1e10      	subs	r0, r2, #0
 800d5b6:	bf18      	it	ne
 800d5b8:	2001      	movne	r0, #1
 800d5ba:	b002      	add	sp, #8
 800d5bc:	4770      	bx	lr
 800d5be:	4610      	mov	r0, r2
 800d5c0:	e7fb      	b.n	800d5ba <__ascii_mbtowc+0x16>
 800d5c2:	f06f 0001 	mvn.w	r0, #1
 800d5c6:	e7f8      	b.n	800d5ba <__ascii_mbtowc+0x16>

0800d5c8 <memmove>:
 800d5c8:	4288      	cmp	r0, r1
 800d5ca:	b510      	push	{r4, lr}
 800d5cc:	eb01 0402 	add.w	r4, r1, r2
 800d5d0:	d902      	bls.n	800d5d8 <memmove+0x10>
 800d5d2:	4284      	cmp	r4, r0
 800d5d4:	4623      	mov	r3, r4
 800d5d6:	d807      	bhi.n	800d5e8 <memmove+0x20>
 800d5d8:	1e43      	subs	r3, r0, #1
 800d5da:	42a1      	cmp	r1, r4
 800d5dc:	d008      	beq.n	800d5f0 <memmove+0x28>
 800d5de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d5e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d5e6:	e7f8      	b.n	800d5da <memmove+0x12>
 800d5e8:	4402      	add	r2, r0
 800d5ea:	4601      	mov	r1, r0
 800d5ec:	428a      	cmp	r2, r1
 800d5ee:	d100      	bne.n	800d5f2 <memmove+0x2a>
 800d5f0:	bd10      	pop	{r4, pc}
 800d5f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d5f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d5fa:	e7f7      	b.n	800d5ec <memmove+0x24>

0800d5fc <__malloc_lock>:
 800d5fc:	4801      	ldr	r0, [pc, #4]	; (800d604 <__malloc_lock+0x8>)
 800d5fe:	f000 bc17 	b.w	800de30 <__retarget_lock_acquire_recursive>
 800d602:	bf00      	nop
 800d604:	200021f8 	.word	0x200021f8

0800d608 <__malloc_unlock>:
 800d608:	4801      	ldr	r0, [pc, #4]	; (800d610 <__malloc_unlock+0x8>)
 800d60a:	f000 bc12 	b.w	800de32 <__retarget_lock_release_recursive>
 800d60e:	bf00      	nop
 800d610:	200021f8 	.word	0x200021f8

0800d614 <_realloc_r>:
 800d614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d616:	4607      	mov	r7, r0
 800d618:	4614      	mov	r4, r2
 800d61a:	460e      	mov	r6, r1
 800d61c:	b921      	cbnz	r1, 800d628 <_realloc_r+0x14>
 800d61e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d622:	4611      	mov	r1, r2
 800d624:	f7ff bdc8 	b.w	800d1b8 <_malloc_r>
 800d628:	b922      	cbnz	r2, 800d634 <_realloc_r+0x20>
 800d62a:	f7ff fd75 	bl	800d118 <_free_r>
 800d62e:	4625      	mov	r5, r4
 800d630:	4628      	mov	r0, r5
 800d632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d634:	f000 fc62 	bl	800defc <_malloc_usable_size_r>
 800d638:	42a0      	cmp	r0, r4
 800d63a:	d20f      	bcs.n	800d65c <_realloc_r+0x48>
 800d63c:	4621      	mov	r1, r4
 800d63e:	4638      	mov	r0, r7
 800d640:	f7ff fdba 	bl	800d1b8 <_malloc_r>
 800d644:	4605      	mov	r5, r0
 800d646:	2800      	cmp	r0, #0
 800d648:	d0f2      	beq.n	800d630 <_realloc_r+0x1c>
 800d64a:	4631      	mov	r1, r6
 800d64c:	4622      	mov	r2, r4
 800d64e:	f7ff f9c7 	bl	800c9e0 <memcpy>
 800d652:	4631      	mov	r1, r6
 800d654:	4638      	mov	r0, r7
 800d656:	f7ff fd5f 	bl	800d118 <_free_r>
 800d65a:	e7e9      	b.n	800d630 <_realloc_r+0x1c>
 800d65c:	4635      	mov	r5, r6
 800d65e:	e7e7      	b.n	800d630 <_realloc_r+0x1c>

0800d660 <__sfputc_r>:
 800d660:	6893      	ldr	r3, [r2, #8]
 800d662:	3b01      	subs	r3, #1
 800d664:	2b00      	cmp	r3, #0
 800d666:	b410      	push	{r4}
 800d668:	6093      	str	r3, [r2, #8]
 800d66a:	da08      	bge.n	800d67e <__sfputc_r+0x1e>
 800d66c:	6994      	ldr	r4, [r2, #24]
 800d66e:	42a3      	cmp	r3, r4
 800d670:	db01      	blt.n	800d676 <__sfputc_r+0x16>
 800d672:	290a      	cmp	r1, #10
 800d674:	d103      	bne.n	800d67e <__sfputc_r+0x1e>
 800d676:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d67a:	f000 b94b 	b.w	800d914 <__swbuf_r>
 800d67e:	6813      	ldr	r3, [r2, #0]
 800d680:	1c58      	adds	r0, r3, #1
 800d682:	6010      	str	r0, [r2, #0]
 800d684:	7019      	strb	r1, [r3, #0]
 800d686:	4608      	mov	r0, r1
 800d688:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d68c:	4770      	bx	lr

0800d68e <__sfputs_r>:
 800d68e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d690:	4606      	mov	r6, r0
 800d692:	460f      	mov	r7, r1
 800d694:	4614      	mov	r4, r2
 800d696:	18d5      	adds	r5, r2, r3
 800d698:	42ac      	cmp	r4, r5
 800d69a:	d101      	bne.n	800d6a0 <__sfputs_r+0x12>
 800d69c:	2000      	movs	r0, #0
 800d69e:	e007      	b.n	800d6b0 <__sfputs_r+0x22>
 800d6a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6a4:	463a      	mov	r2, r7
 800d6a6:	4630      	mov	r0, r6
 800d6a8:	f7ff ffda 	bl	800d660 <__sfputc_r>
 800d6ac:	1c43      	adds	r3, r0, #1
 800d6ae:	d1f3      	bne.n	800d698 <__sfputs_r+0xa>
 800d6b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d6b4 <_vfiprintf_r>:
 800d6b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6b8:	460d      	mov	r5, r1
 800d6ba:	b09d      	sub	sp, #116	; 0x74
 800d6bc:	4614      	mov	r4, r2
 800d6be:	4698      	mov	r8, r3
 800d6c0:	4606      	mov	r6, r0
 800d6c2:	b118      	cbz	r0, 800d6cc <_vfiprintf_r+0x18>
 800d6c4:	6983      	ldr	r3, [r0, #24]
 800d6c6:	b90b      	cbnz	r3, 800d6cc <_vfiprintf_r+0x18>
 800d6c8:	f000 fb14 	bl	800dcf4 <__sinit>
 800d6cc:	4b89      	ldr	r3, [pc, #548]	; (800d8f4 <_vfiprintf_r+0x240>)
 800d6ce:	429d      	cmp	r5, r3
 800d6d0:	d11b      	bne.n	800d70a <_vfiprintf_r+0x56>
 800d6d2:	6875      	ldr	r5, [r6, #4]
 800d6d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d6d6:	07d9      	lsls	r1, r3, #31
 800d6d8:	d405      	bmi.n	800d6e6 <_vfiprintf_r+0x32>
 800d6da:	89ab      	ldrh	r3, [r5, #12]
 800d6dc:	059a      	lsls	r2, r3, #22
 800d6de:	d402      	bmi.n	800d6e6 <_vfiprintf_r+0x32>
 800d6e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d6e2:	f000 fba5 	bl	800de30 <__retarget_lock_acquire_recursive>
 800d6e6:	89ab      	ldrh	r3, [r5, #12]
 800d6e8:	071b      	lsls	r3, r3, #28
 800d6ea:	d501      	bpl.n	800d6f0 <_vfiprintf_r+0x3c>
 800d6ec:	692b      	ldr	r3, [r5, #16]
 800d6ee:	b9eb      	cbnz	r3, 800d72c <_vfiprintf_r+0x78>
 800d6f0:	4629      	mov	r1, r5
 800d6f2:	4630      	mov	r0, r6
 800d6f4:	f000 f96e 	bl	800d9d4 <__swsetup_r>
 800d6f8:	b1c0      	cbz	r0, 800d72c <_vfiprintf_r+0x78>
 800d6fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d6fc:	07dc      	lsls	r4, r3, #31
 800d6fe:	d50e      	bpl.n	800d71e <_vfiprintf_r+0x6a>
 800d700:	f04f 30ff 	mov.w	r0, #4294967295
 800d704:	b01d      	add	sp, #116	; 0x74
 800d706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d70a:	4b7b      	ldr	r3, [pc, #492]	; (800d8f8 <_vfiprintf_r+0x244>)
 800d70c:	429d      	cmp	r5, r3
 800d70e:	d101      	bne.n	800d714 <_vfiprintf_r+0x60>
 800d710:	68b5      	ldr	r5, [r6, #8]
 800d712:	e7df      	b.n	800d6d4 <_vfiprintf_r+0x20>
 800d714:	4b79      	ldr	r3, [pc, #484]	; (800d8fc <_vfiprintf_r+0x248>)
 800d716:	429d      	cmp	r5, r3
 800d718:	bf08      	it	eq
 800d71a:	68f5      	ldreq	r5, [r6, #12]
 800d71c:	e7da      	b.n	800d6d4 <_vfiprintf_r+0x20>
 800d71e:	89ab      	ldrh	r3, [r5, #12]
 800d720:	0598      	lsls	r0, r3, #22
 800d722:	d4ed      	bmi.n	800d700 <_vfiprintf_r+0x4c>
 800d724:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d726:	f000 fb84 	bl	800de32 <__retarget_lock_release_recursive>
 800d72a:	e7e9      	b.n	800d700 <_vfiprintf_r+0x4c>
 800d72c:	2300      	movs	r3, #0
 800d72e:	9309      	str	r3, [sp, #36]	; 0x24
 800d730:	2320      	movs	r3, #32
 800d732:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d736:	f8cd 800c 	str.w	r8, [sp, #12]
 800d73a:	2330      	movs	r3, #48	; 0x30
 800d73c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d900 <_vfiprintf_r+0x24c>
 800d740:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d744:	f04f 0901 	mov.w	r9, #1
 800d748:	4623      	mov	r3, r4
 800d74a:	469a      	mov	sl, r3
 800d74c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d750:	b10a      	cbz	r2, 800d756 <_vfiprintf_r+0xa2>
 800d752:	2a25      	cmp	r2, #37	; 0x25
 800d754:	d1f9      	bne.n	800d74a <_vfiprintf_r+0x96>
 800d756:	ebba 0b04 	subs.w	fp, sl, r4
 800d75a:	d00b      	beq.n	800d774 <_vfiprintf_r+0xc0>
 800d75c:	465b      	mov	r3, fp
 800d75e:	4622      	mov	r2, r4
 800d760:	4629      	mov	r1, r5
 800d762:	4630      	mov	r0, r6
 800d764:	f7ff ff93 	bl	800d68e <__sfputs_r>
 800d768:	3001      	adds	r0, #1
 800d76a:	f000 80aa 	beq.w	800d8c2 <_vfiprintf_r+0x20e>
 800d76e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d770:	445a      	add	r2, fp
 800d772:	9209      	str	r2, [sp, #36]	; 0x24
 800d774:	f89a 3000 	ldrb.w	r3, [sl]
 800d778:	2b00      	cmp	r3, #0
 800d77a:	f000 80a2 	beq.w	800d8c2 <_vfiprintf_r+0x20e>
 800d77e:	2300      	movs	r3, #0
 800d780:	f04f 32ff 	mov.w	r2, #4294967295
 800d784:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d788:	f10a 0a01 	add.w	sl, sl, #1
 800d78c:	9304      	str	r3, [sp, #16]
 800d78e:	9307      	str	r3, [sp, #28]
 800d790:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d794:	931a      	str	r3, [sp, #104]	; 0x68
 800d796:	4654      	mov	r4, sl
 800d798:	2205      	movs	r2, #5
 800d79a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d79e:	4858      	ldr	r0, [pc, #352]	; (800d900 <_vfiprintf_r+0x24c>)
 800d7a0:	f7f2 fd1e 	bl	80001e0 <memchr>
 800d7a4:	9a04      	ldr	r2, [sp, #16]
 800d7a6:	b9d8      	cbnz	r0, 800d7e0 <_vfiprintf_r+0x12c>
 800d7a8:	06d1      	lsls	r1, r2, #27
 800d7aa:	bf44      	itt	mi
 800d7ac:	2320      	movmi	r3, #32
 800d7ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d7b2:	0713      	lsls	r3, r2, #28
 800d7b4:	bf44      	itt	mi
 800d7b6:	232b      	movmi	r3, #43	; 0x2b
 800d7b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d7bc:	f89a 3000 	ldrb.w	r3, [sl]
 800d7c0:	2b2a      	cmp	r3, #42	; 0x2a
 800d7c2:	d015      	beq.n	800d7f0 <_vfiprintf_r+0x13c>
 800d7c4:	9a07      	ldr	r2, [sp, #28]
 800d7c6:	4654      	mov	r4, sl
 800d7c8:	2000      	movs	r0, #0
 800d7ca:	f04f 0c0a 	mov.w	ip, #10
 800d7ce:	4621      	mov	r1, r4
 800d7d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d7d4:	3b30      	subs	r3, #48	; 0x30
 800d7d6:	2b09      	cmp	r3, #9
 800d7d8:	d94e      	bls.n	800d878 <_vfiprintf_r+0x1c4>
 800d7da:	b1b0      	cbz	r0, 800d80a <_vfiprintf_r+0x156>
 800d7dc:	9207      	str	r2, [sp, #28]
 800d7de:	e014      	b.n	800d80a <_vfiprintf_r+0x156>
 800d7e0:	eba0 0308 	sub.w	r3, r0, r8
 800d7e4:	fa09 f303 	lsl.w	r3, r9, r3
 800d7e8:	4313      	orrs	r3, r2
 800d7ea:	9304      	str	r3, [sp, #16]
 800d7ec:	46a2      	mov	sl, r4
 800d7ee:	e7d2      	b.n	800d796 <_vfiprintf_r+0xe2>
 800d7f0:	9b03      	ldr	r3, [sp, #12]
 800d7f2:	1d19      	adds	r1, r3, #4
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	9103      	str	r1, [sp, #12]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	bfbb      	ittet	lt
 800d7fc:	425b      	neglt	r3, r3
 800d7fe:	f042 0202 	orrlt.w	r2, r2, #2
 800d802:	9307      	strge	r3, [sp, #28]
 800d804:	9307      	strlt	r3, [sp, #28]
 800d806:	bfb8      	it	lt
 800d808:	9204      	strlt	r2, [sp, #16]
 800d80a:	7823      	ldrb	r3, [r4, #0]
 800d80c:	2b2e      	cmp	r3, #46	; 0x2e
 800d80e:	d10c      	bne.n	800d82a <_vfiprintf_r+0x176>
 800d810:	7863      	ldrb	r3, [r4, #1]
 800d812:	2b2a      	cmp	r3, #42	; 0x2a
 800d814:	d135      	bne.n	800d882 <_vfiprintf_r+0x1ce>
 800d816:	9b03      	ldr	r3, [sp, #12]
 800d818:	1d1a      	adds	r2, r3, #4
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	9203      	str	r2, [sp, #12]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	bfb8      	it	lt
 800d822:	f04f 33ff 	movlt.w	r3, #4294967295
 800d826:	3402      	adds	r4, #2
 800d828:	9305      	str	r3, [sp, #20]
 800d82a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d910 <_vfiprintf_r+0x25c>
 800d82e:	7821      	ldrb	r1, [r4, #0]
 800d830:	2203      	movs	r2, #3
 800d832:	4650      	mov	r0, sl
 800d834:	f7f2 fcd4 	bl	80001e0 <memchr>
 800d838:	b140      	cbz	r0, 800d84c <_vfiprintf_r+0x198>
 800d83a:	2340      	movs	r3, #64	; 0x40
 800d83c:	eba0 000a 	sub.w	r0, r0, sl
 800d840:	fa03 f000 	lsl.w	r0, r3, r0
 800d844:	9b04      	ldr	r3, [sp, #16]
 800d846:	4303      	orrs	r3, r0
 800d848:	3401      	adds	r4, #1
 800d84a:	9304      	str	r3, [sp, #16]
 800d84c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d850:	482c      	ldr	r0, [pc, #176]	; (800d904 <_vfiprintf_r+0x250>)
 800d852:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d856:	2206      	movs	r2, #6
 800d858:	f7f2 fcc2 	bl	80001e0 <memchr>
 800d85c:	2800      	cmp	r0, #0
 800d85e:	d03f      	beq.n	800d8e0 <_vfiprintf_r+0x22c>
 800d860:	4b29      	ldr	r3, [pc, #164]	; (800d908 <_vfiprintf_r+0x254>)
 800d862:	bb1b      	cbnz	r3, 800d8ac <_vfiprintf_r+0x1f8>
 800d864:	9b03      	ldr	r3, [sp, #12]
 800d866:	3307      	adds	r3, #7
 800d868:	f023 0307 	bic.w	r3, r3, #7
 800d86c:	3308      	adds	r3, #8
 800d86e:	9303      	str	r3, [sp, #12]
 800d870:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d872:	443b      	add	r3, r7
 800d874:	9309      	str	r3, [sp, #36]	; 0x24
 800d876:	e767      	b.n	800d748 <_vfiprintf_r+0x94>
 800d878:	fb0c 3202 	mla	r2, ip, r2, r3
 800d87c:	460c      	mov	r4, r1
 800d87e:	2001      	movs	r0, #1
 800d880:	e7a5      	b.n	800d7ce <_vfiprintf_r+0x11a>
 800d882:	2300      	movs	r3, #0
 800d884:	3401      	adds	r4, #1
 800d886:	9305      	str	r3, [sp, #20]
 800d888:	4619      	mov	r1, r3
 800d88a:	f04f 0c0a 	mov.w	ip, #10
 800d88e:	4620      	mov	r0, r4
 800d890:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d894:	3a30      	subs	r2, #48	; 0x30
 800d896:	2a09      	cmp	r2, #9
 800d898:	d903      	bls.n	800d8a2 <_vfiprintf_r+0x1ee>
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d0c5      	beq.n	800d82a <_vfiprintf_r+0x176>
 800d89e:	9105      	str	r1, [sp, #20]
 800d8a0:	e7c3      	b.n	800d82a <_vfiprintf_r+0x176>
 800d8a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8a6:	4604      	mov	r4, r0
 800d8a8:	2301      	movs	r3, #1
 800d8aa:	e7f0      	b.n	800d88e <_vfiprintf_r+0x1da>
 800d8ac:	ab03      	add	r3, sp, #12
 800d8ae:	9300      	str	r3, [sp, #0]
 800d8b0:	462a      	mov	r2, r5
 800d8b2:	4b16      	ldr	r3, [pc, #88]	; (800d90c <_vfiprintf_r+0x258>)
 800d8b4:	a904      	add	r1, sp, #16
 800d8b6:	4630      	mov	r0, r6
 800d8b8:	f7fd fe16 	bl	800b4e8 <_printf_float>
 800d8bc:	4607      	mov	r7, r0
 800d8be:	1c78      	adds	r0, r7, #1
 800d8c0:	d1d6      	bne.n	800d870 <_vfiprintf_r+0x1bc>
 800d8c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d8c4:	07d9      	lsls	r1, r3, #31
 800d8c6:	d405      	bmi.n	800d8d4 <_vfiprintf_r+0x220>
 800d8c8:	89ab      	ldrh	r3, [r5, #12]
 800d8ca:	059a      	lsls	r2, r3, #22
 800d8cc:	d402      	bmi.n	800d8d4 <_vfiprintf_r+0x220>
 800d8ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d8d0:	f000 faaf 	bl	800de32 <__retarget_lock_release_recursive>
 800d8d4:	89ab      	ldrh	r3, [r5, #12]
 800d8d6:	065b      	lsls	r3, r3, #25
 800d8d8:	f53f af12 	bmi.w	800d700 <_vfiprintf_r+0x4c>
 800d8dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d8de:	e711      	b.n	800d704 <_vfiprintf_r+0x50>
 800d8e0:	ab03      	add	r3, sp, #12
 800d8e2:	9300      	str	r3, [sp, #0]
 800d8e4:	462a      	mov	r2, r5
 800d8e6:	4b09      	ldr	r3, [pc, #36]	; (800d90c <_vfiprintf_r+0x258>)
 800d8e8:	a904      	add	r1, sp, #16
 800d8ea:	4630      	mov	r0, r6
 800d8ec:	f7fe f8a0 	bl	800ba30 <_printf_i>
 800d8f0:	e7e4      	b.n	800d8bc <_vfiprintf_r+0x208>
 800d8f2:	bf00      	nop
 800d8f4:	0800e58c 	.word	0x0800e58c
 800d8f8:	0800e5ac 	.word	0x0800e5ac
 800d8fc:	0800e56c 	.word	0x0800e56c
 800d900:	0800e414 	.word	0x0800e414
 800d904:	0800e41e 	.word	0x0800e41e
 800d908:	0800b4e9 	.word	0x0800b4e9
 800d90c:	0800d68f 	.word	0x0800d68f
 800d910:	0800e41a 	.word	0x0800e41a

0800d914 <__swbuf_r>:
 800d914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d916:	460e      	mov	r6, r1
 800d918:	4614      	mov	r4, r2
 800d91a:	4605      	mov	r5, r0
 800d91c:	b118      	cbz	r0, 800d926 <__swbuf_r+0x12>
 800d91e:	6983      	ldr	r3, [r0, #24]
 800d920:	b90b      	cbnz	r3, 800d926 <__swbuf_r+0x12>
 800d922:	f000 f9e7 	bl	800dcf4 <__sinit>
 800d926:	4b21      	ldr	r3, [pc, #132]	; (800d9ac <__swbuf_r+0x98>)
 800d928:	429c      	cmp	r4, r3
 800d92a:	d12b      	bne.n	800d984 <__swbuf_r+0x70>
 800d92c:	686c      	ldr	r4, [r5, #4]
 800d92e:	69a3      	ldr	r3, [r4, #24]
 800d930:	60a3      	str	r3, [r4, #8]
 800d932:	89a3      	ldrh	r3, [r4, #12]
 800d934:	071a      	lsls	r2, r3, #28
 800d936:	d52f      	bpl.n	800d998 <__swbuf_r+0x84>
 800d938:	6923      	ldr	r3, [r4, #16]
 800d93a:	b36b      	cbz	r3, 800d998 <__swbuf_r+0x84>
 800d93c:	6923      	ldr	r3, [r4, #16]
 800d93e:	6820      	ldr	r0, [r4, #0]
 800d940:	1ac0      	subs	r0, r0, r3
 800d942:	6963      	ldr	r3, [r4, #20]
 800d944:	b2f6      	uxtb	r6, r6
 800d946:	4283      	cmp	r3, r0
 800d948:	4637      	mov	r7, r6
 800d94a:	dc04      	bgt.n	800d956 <__swbuf_r+0x42>
 800d94c:	4621      	mov	r1, r4
 800d94e:	4628      	mov	r0, r5
 800d950:	f000 f93c 	bl	800dbcc <_fflush_r>
 800d954:	bb30      	cbnz	r0, 800d9a4 <__swbuf_r+0x90>
 800d956:	68a3      	ldr	r3, [r4, #8]
 800d958:	3b01      	subs	r3, #1
 800d95a:	60a3      	str	r3, [r4, #8]
 800d95c:	6823      	ldr	r3, [r4, #0]
 800d95e:	1c5a      	adds	r2, r3, #1
 800d960:	6022      	str	r2, [r4, #0]
 800d962:	701e      	strb	r6, [r3, #0]
 800d964:	6963      	ldr	r3, [r4, #20]
 800d966:	3001      	adds	r0, #1
 800d968:	4283      	cmp	r3, r0
 800d96a:	d004      	beq.n	800d976 <__swbuf_r+0x62>
 800d96c:	89a3      	ldrh	r3, [r4, #12]
 800d96e:	07db      	lsls	r3, r3, #31
 800d970:	d506      	bpl.n	800d980 <__swbuf_r+0x6c>
 800d972:	2e0a      	cmp	r6, #10
 800d974:	d104      	bne.n	800d980 <__swbuf_r+0x6c>
 800d976:	4621      	mov	r1, r4
 800d978:	4628      	mov	r0, r5
 800d97a:	f000 f927 	bl	800dbcc <_fflush_r>
 800d97e:	b988      	cbnz	r0, 800d9a4 <__swbuf_r+0x90>
 800d980:	4638      	mov	r0, r7
 800d982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d984:	4b0a      	ldr	r3, [pc, #40]	; (800d9b0 <__swbuf_r+0x9c>)
 800d986:	429c      	cmp	r4, r3
 800d988:	d101      	bne.n	800d98e <__swbuf_r+0x7a>
 800d98a:	68ac      	ldr	r4, [r5, #8]
 800d98c:	e7cf      	b.n	800d92e <__swbuf_r+0x1a>
 800d98e:	4b09      	ldr	r3, [pc, #36]	; (800d9b4 <__swbuf_r+0xa0>)
 800d990:	429c      	cmp	r4, r3
 800d992:	bf08      	it	eq
 800d994:	68ec      	ldreq	r4, [r5, #12]
 800d996:	e7ca      	b.n	800d92e <__swbuf_r+0x1a>
 800d998:	4621      	mov	r1, r4
 800d99a:	4628      	mov	r0, r5
 800d99c:	f000 f81a 	bl	800d9d4 <__swsetup_r>
 800d9a0:	2800      	cmp	r0, #0
 800d9a2:	d0cb      	beq.n	800d93c <__swbuf_r+0x28>
 800d9a4:	f04f 37ff 	mov.w	r7, #4294967295
 800d9a8:	e7ea      	b.n	800d980 <__swbuf_r+0x6c>
 800d9aa:	bf00      	nop
 800d9ac:	0800e58c 	.word	0x0800e58c
 800d9b0:	0800e5ac 	.word	0x0800e5ac
 800d9b4:	0800e56c 	.word	0x0800e56c

0800d9b8 <__ascii_wctomb>:
 800d9b8:	b149      	cbz	r1, 800d9ce <__ascii_wctomb+0x16>
 800d9ba:	2aff      	cmp	r2, #255	; 0xff
 800d9bc:	bf85      	ittet	hi
 800d9be:	238a      	movhi	r3, #138	; 0x8a
 800d9c0:	6003      	strhi	r3, [r0, #0]
 800d9c2:	700a      	strbls	r2, [r1, #0]
 800d9c4:	f04f 30ff 	movhi.w	r0, #4294967295
 800d9c8:	bf98      	it	ls
 800d9ca:	2001      	movls	r0, #1
 800d9cc:	4770      	bx	lr
 800d9ce:	4608      	mov	r0, r1
 800d9d0:	4770      	bx	lr
	...

0800d9d4 <__swsetup_r>:
 800d9d4:	4b32      	ldr	r3, [pc, #200]	; (800daa0 <__swsetup_r+0xcc>)
 800d9d6:	b570      	push	{r4, r5, r6, lr}
 800d9d8:	681d      	ldr	r5, [r3, #0]
 800d9da:	4606      	mov	r6, r0
 800d9dc:	460c      	mov	r4, r1
 800d9de:	b125      	cbz	r5, 800d9ea <__swsetup_r+0x16>
 800d9e0:	69ab      	ldr	r3, [r5, #24]
 800d9e2:	b913      	cbnz	r3, 800d9ea <__swsetup_r+0x16>
 800d9e4:	4628      	mov	r0, r5
 800d9e6:	f000 f985 	bl	800dcf4 <__sinit>
 800d9ea:	4b2e      	ldr	r3, [pc, #184]	; (800daa4 <__swsetup_r+0xd0>)
 800d9ec:	429c      	cmp	r4, r3
 800d9ee:	d10f      	bne.n	800da10 <__swsetup_r+0x3c>
 800d9f0:	686c      	ldr	r4, [r5, #4]
 800d9f2:	89a3      	ldrh	r3, [r4, #12]
 800d9f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d9f8:	0719      	lsls	r1, r3, #28
 800d9fa:	d42c      	bmi.n	800da56 <__swsetup_r+0x82>
 800d9fc:	06dd      	lsls	r5, r3, #27
 800d9fe:	d411      	bmi.n	800da24 <__swsetup_r+0x50>
 800da00:	2309      	movs	r3, #9
 800da02:	6033      	str	r3, [r6, #0]
 800da04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800da08:	81a3      	strh	r3, [r4, #12]
 800da0a:	f04f 30ff 	mov.w	r0, #4294967295
 800da0e:	e03e      	b.n	800da8e <__swsetup_r+0xba>
 800da10:	4b25      	ldr	r3, [pc, #148]	; (800daa8 <__swsetup_r+0xd4>)
 800da12:	429c      	cmp	r4, r3
 800da14:	d101      	bne.n	800da1a <__swsetup_r+0x46>
 800da16:	68ac      	ldr	r4, [r5, #8]
 800da18:	e7eb      	b.n	800d9f2 <__swsetup_r+0x1e>
 800da1a:	4b24      	ldr	r3, [pc, #144]	; (800daac <__swsetup_r+0xd8>)
 800da1c:	429c      	cmp	r4, r3
 800da1e:	bf08      	it	eq
 800da20:	68ec      	ldreq	r4, [r5, #12]
 800da22:	e7e6      	b.n	800d9f2 <__swsetup_r+0x1e>
 800da24:	0758      	lsls	r0, r3, #29
 800da26:	d512      	bpl.n	800da4e <__swsetup_r+0x7a>
 800da28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800da2a:	b141      	cbz	r1, 800da3e <__swsetup_r+0x6a>
 800da2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800da30:	4299      	cmp	r1, r3
 800da32:	d002      	beq.n	800da3a <__swsetup_r+0x66>
 800da34:	4630      	mov	r0, r6
 800da36:	f7ff fb6f 	bl	800d118 <_free_r>
 800da3a:	2300      	movs	r3, #0
 800da3c:	6363      	str	r3, [r4, #52]	; 0x34
 800da3e:	89a3      	ldrh	r3, [r4, #12]
 800da40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800da44:	81a3      	strh	r3, [r4, #12]
 800da46:	2300      	movs	r3, #0
 800da48:	6063      	str	r3, [r4, #4]
 800da4a:	6923      	ldr	r3, [r4, #16]
 800da4c:	6023      	str	r3, [r4, #0]
 800da4e:	89a3      	ldrh	r3, [r4, #12]
 800da50:	f043 0308 	orr.w	r3, r3, #8
 800da54:	81a3      	strh	r3, [r4, #12]
 800da56:	6923      	ldr	r3, [r4, #16]
 800da58:	b94b      	cbnz	r3, 800da6e <__swsetup_r+0x9a>
 800da5a:	89a3      	ldrh	r3, [r4, #12]
 800da5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800da60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800da64:	d003      	beq.n	800da6e <__swsetup_r+0x9a>
 800da66:	4621      	mov	r1, r4
 800da68:	4630      	mov	r0, r6
 800da6a:	f000 fa07 	bl	800de7c <__smakebuf_r>
 800da6e:	89a0      	ldrh	r0, [r4, #12]
 800da70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800da74:	f010 0301 	ands.w	r3, r0, #1
 800da78:	d00a      	beq.n	800da90 <__swsetup_r+0xbc>
 800da7a:	2300      	movs	r3, #0
 800da7c:	60a3      	str	r3, [r4, #8]
 800da7e:	6963      	ldr	r3, [r4, #20]
 800da80:	425b      	negs	r3, r3
 800da82:	61a3      	str	r3, [r4, #24]
 800da84:	6923      	ldr	r3, [r4, #16]
 800da86:	b943      	cbnz	r3, 800da9a <__swsetup_r+0xc6>
 800da88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800da8c:	d1ba      	bne.n	800da04 <__swsetup_r+0x30>
 800da8e:	bd70      	pop	{r4, r5, r6, pc}
 800da90:	0781      	lsls	r1, r0, #30
 800da92:	bf58      	it	pl
 800da94:	6963      	ldrpl	r3, [r4, #20]
 800da96:	60a3      	str	r3, [r4, #8]
 800da98:	e7f4      	b.n	800da84 <__swsetup_r+0xb0>
 800da9a:	2000      	movs	r0, #0
 800da9c:	e7f7      	b.n	800da8e <__swsetup_r+0xba>
 800da9e:	bf00      	nop
 800daa0:	20000188 	.word	0x20000188
 800daa4:	0800e58c 	.word	0x0800e58c
 800daa8:	0800e5ac 	.word	0x0800e5ac
 800daac:	0800e56c 	.word	0x0800e56c

0800dab0 <abort>:
 800dab0:	b508      	push	{r3, lr}
 800dab2:	2006      	movs	r0, #6
 800dab4:	f000 fa52 	bl	800df5c <raise>
 800dab8:	2001      	movs	r0, #1
 800daba:	f7f4 fa23 	bl	8001f04 <_exit>
	...

0800dac0 <__sflush_r>:
 800dac0:	898a      	ldrh	r2, [r1, #12]
 800dac2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dac6:	4605      	mov	r5, r0
 800dac8:	0710      	lsls	r0, r2, #28
 800daca:	460c      	mov	r4, r1
 800dacc:	d458      	bmi.n	800db80 <__sflush_r+0xc0>
 800dace:	684b      	ldr	r3, [r1, #4]
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	dc05      	bgt.n	800dae0 <__sflush_r+0x20>
 800dad4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	dc02      	bgt.n	800dae0 <__sflush_r+0x20>
 800dada:	2000      	movs	r0, #0
 800dadc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dae0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dae2:	2e00      	cmp	r6, #0
 800dae4:	d0f9      	beq.n	800dada <__sflush_r+0x1a>
 800dae6:	2300      	movs	r3, #0
 800dae8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800daec:	682f      	ldr	r7, [r5, #0]
 800daee:	602b      	str	r3, [r5, #0]
 800daf0:	d032      	beq.n	800db58 <__sflush_r+0x98>
 800daf2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800daf4:	89a3      	ldrh	r3, [r4, #12]
 800daf6:	075a      	lsls	r2, r3, #29
 800daf8:	d505      	bpl.n	800db06 <__sflush_r+0x46>
 800dafa:	6863      	ldr	r3, [r4, #4]
 800dafc:	1ac0      	subs	r0, r0, r3
 800dafe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800db00:	b10b      	cbz	r3, 800db06 <__sflush_r+0x46>
 800db02:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800db04:	1ac0      	subs	r0, r0, r3
 800db06:	2300      	movs	r3, #0
 800db08:	4602      	mov	r2, r0
 800db0a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800db0c:	6a21      	ldr	r1, [r4, #32]
 800db0e:	4628      	mov	r0, r5
 800db10:	47b0      	blx	r6
 800db12:	1c43      	adds	r3, r0, #1
 800db14:	89a3      	ldrh	r3, [r4, #12]
 800db16:	d106      	bne.n	800db26 <__sflush_r+0x66>
 800db18:	6829      	ldr	r1, [r5, #0]
 800db1a:	291d      	cmp	r1, #29
 800db1c:	d82c      	bhi.n	800db78 <__sflush_r+0xb8>
 800db1e:	4a2a      	ldr	r2, [pc, #168]	; (800dbc8 <__sflush_r+0x108>)
 800db20:	40ca      	lsrs	r2, r1
 800db22:	07d6      	lsls	r6, r2, #31
 800db24:	d528      	bpl.n	800db78 <__sflush_r+0xb8>
 800db26:	2200      	movs	r2, #0
 800db28:	6062      	str	r2, [r4, #4]
 800db2a:	04d9      	lsls	r1, r3, #19
 800db2c:	6922      	ldr	r2, [r4, #16]
 800db2e:	6022      	str	r2, [r4, #0]
 800db30:	d504      	bpl.n	800db3c <__sflush_r+0x7c>
 800db32:	1c42      	adds	r2, r0, #1
 800db34:	d101      	bne.n	800db3a <__sflush_r+0x7a>
 800db36:	682b      	ldr	r3, [r5, #0]
 800db38:	b903      	cbnz	r3, 800db3c <__sflush_r+0x7c>
 800db3a:	6560      	str	r0, [r4, #84]	; 0x54
 800db3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800db3e:	602f      	str	r7, [r5, #0]
 800db40:	2900      	cmp	r1, #0
 800db42:	d0ca      	beq.n	800dada <__sflush_r+0x1a>
 800db44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800db48:	4299      	cmp	r1, r3
 800db4a:	d002      	beq.n	800db52 <__sflush_r+0x92>
 800db4c:	4628      	mov	r0, r5
 800db4e:	f7ff fae3 	bl	800d118 <_free_r>
 800db52:	2000      	movs	r0, #0
 800db54:	6360      	str	r0, [r4, #52]	; 0x34
 800db56:	e7c1      	b.n	800dadc <__sflush_r+0x1c>
 800db58:	6a21      	ldr	r1, [r4, #32]
 800db5a:	2301      	movs	r3, #1
 800db5c:	4628      	mov	r0, r5
 800db5e:	47b0      	blx	r6
 800db60:	1c41      	adds	r1, r0, #1
 800db62:	d1c7      	bne.n	800daf4 <__sflush_r+0x34>
 800db64:	682b      	ldr	r3, [r5, #0]
 800db66:	2b00      	cmp	r3, #0
 800db68:	d0c4      	beq.n	800daf4 <__sflush_r+0x34>
 800db6a:	2b1d      	cmp	r3, #29
 800db6c:	d001      	beq.n	800db72 <__sflush_r+0xb2>
 800db6e:	2b16      	cmp	r3, #22
 800db70:	d101      	bne.n	800db76 <__sflush_r+0xb6>
 800db72:	602f      	str	r7, [r5, #0]
 800db74:	e7b1      	b.n	800dada <__sflush_r+0x1a>
 800db76:	89a3      	ldrh	r3, [r4, #12]
 800db78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db7c:	81a3      	strh	r3, [r4, #12]
 800db7e:	e7ad      	b.n	800dadc <__sflush_r+0x1c>
 800db80:	690f      	ldr	r7, [r1, #16]
 800db82:	2f00      	cmp	r7, #0
 800db84:	d0a9      	beq.n	800dada <__sflush_r+0x1a>
 800db86:	0793      	lsls	r3, r2, #30
 800db88:	680e      	ldr	r6, [r1, #0]
 800db8a:	bf08      	it	eq
 800db8c:	694b      	ldreq	r3, [r1, #20]
 800db8e:	600f      	str	r7, [r1, #0]
 800db90:	bf18      	it	ne
 800db92:	2300      	movne	r3, #0
 800db94:	eba6 0807 	sub.w	r8, r6, r7
 800db98:	608b      	str	r3, [r1, #8]
 800db9a:	f1b8 0f00 	cmp.w	r8, #0
 800db9e:	dd9c      	ble.n	800dada <__sflush_r+0x1a>
 800dba0:	6a21      	ldr	r1, [r4, #32]
 800dba2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dba4:	4643      	mov	r3, r8
 800dba6:	463a      	mov	r2, r7
 800dba8:	4628      	mov	r0, r5
 800dbaa:	47b0      	blx	r6
 800dbac:	2800      	cmp	r0, #0
 800dbae:	dc06      	bgt.n	800dbbe <__sflush_r+0xfe>
 800dbb0:	89a3      	ldrh	r3, [r4, #12]
 800dbb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dbb6:	81a3      	strh	r3, [r4, #12]
 800dbb8:	f04f 30ff 	mov.w	r0, #4294967295
 800dbbc:	e78e      	b.n	800dadc <__sflush_r+0x1c>
 800dbbe:	4407      	add	r7, r0
 800dbc0:	eba8 0800 	sub.w	r8, r8, r0
 800dbc4:	e7e9      	b.n	800db9a <__sflush_r+0xda>
 800dbc6:	bf00      	nop
 800dbc8:	20400001 	.word	0x20400001

0800dbcc <_fflush_r>:
 800dbcc:	b538      	push	{r3, r4, r5, lr}
 800dbce:	690b      	ldr	r3, [r1, #16]
 800dbd0:	4605      	mov	r5, r0
 800dbd2:	460c      	mov	r4, r1
 800dbd4:	b913      	cbnz	r3, 800dbdc <_fflush_r+0x10>
 800dbd6:	2500      	movs	r5, #0
 800dbd8:	4628      	mov	r0, r5
 800dbda:	bd38      	pop	{r3, r4, r5, pc}
 800dbdc:	b118      	cbz	r0, 800dbe6 <_fflush_r+0x1a>
 800dbde:	6983      	ldr	r3, [r0, #24]
 800dbe0:	b90b      	cbnz	r3, 800dbe6 <_fflush_r+0x1a>
 800dbe2:	f000 f887 	bl	800dcf4 <__sinit>
 800dbe6:	4b14      	ldr	r3, [pc, #80]	; (800dc38 <_fflush_r+0x6c>)
 800dbe8:	429c      	cmp	r4, r3
 800dbea:	d11b      	bne.n	800dc24 <_fflush_r+0x58>
 800dbec:	686c      	ldr	r4, [r5, #4]
 800dbee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d0ef      	beq.n	800dbd6 <_fflush_r+0xa>
 800dbf6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dbf8:	07d0      	lsls	r0, r2, #31
 800dbfa:	d404      	bmi.n	800dc06 <_fflush_r+0x3a>
 800dbfc:	0599      	lsls	r1, r3, #22
 800dbfe:	d402      	bmi.n	800dc06 <_fflush_r+0x3a>
 800dc00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dc02:	f000 f915 	bl	800de30 <__retarget_lock_acquire_recursive>
 800dc06:	4628      	mov	r0, r5
 800dc08:	4621      	mov	r1, r4
 800dc0a:	f7ff ff59 	bl	800dac0 <__sflush_r>
 800dc0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dc10:	07da      	lsls	r2, r3, #31
 800dc12:	4605      	mov	r5, r0
 800dc14:	d4e0      	bmi.n	800dbd8 <_fflush_r+0xc>
 800dc16:	89a3      	ldrh	r3, [r4, #12]
 800dc18:	059b      	lsls	r3, r3, #22
 800dc1a:	d4dd      	bmi.n	800dbd8 <_fflush_r+0xc>
 800dc1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dc1e:	f000 f908 	bl	800de32 <__retarget_lock_release_recursive>
 800dc22:	e7d9      	b.n	800dbd8 <_fflush_r+0xc>
 800dc24:	4b05      	ldr	r3, [pc, #20]	; (800dc3c <_fflush_r+0x70>)
 800dc26:	429c      	cmp	r4, r3
 800dc28:	d101      	bne.n	800dc2e <_fflush_r+0x62>
 800dc2a:	68ac      	ldr	r4, [r5, #8]
 800dc2c:	e7df      	b.n	800dbee <_fflush_r+0x22>
 800dc2e:	4b04      	ldr	r3, [pc, #16]	; (800dc40 <_fflush_r+0x74>)
 800dc30:	429c      	cmp	r4, r3
 800dc32:	bf08      	it	eq
 800dc34:	68ec      	ldreq	r4, [r5, #12]
 800dc36:	e7da      	b.n	800dbee <_fflush_r+0x22>
 800dc38:	0800e58c 	.word	0x0800e58c
 800dc3c:	0800e5ac 	.word	0x0800e5ac
 800dc40:	0800e56c 	.word	0x0800e56c

0800dc44 <std>:
 800dc44:	2300      	movs	r3, #0
 800dc46:	b510      	push	{r4, lr}
 800dc48:	4604      	mov	r4, r0
 800dc4a:	e9c0 3300 	strd	r3, r3, [r0]
 800dc4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dc52:	6083      	str	r3, [r0, #8]
 800dc54:	8181      	strh	r1, [r0, #12]
 800dc56:	6643      	str	r3, [r0, #100]	; 0x64
 800dc58:	81c2      	strh	r2, [r0, #14]
 800dc5a:	6183      	str	r3, [r0, #24]
 800dc5c:	4619      	mov	r1, r3
 800dc5e:	2208      	movs	r2, #8
 800dc60:	305c      	adds	r0, #92	; 0x5c
 800dc62:	f7fd fb99 	bl	800b398 <memset>
 800dc66:	4b05      	ldr	r3, [pc, #20]	; (800dc7c <std+0x38>)
 800dc68:	6263      	str	r3, [r4, #36]	; 0x24
 800dc6a:	4b05      	ldr	r3, [pc, #20]	; (800dc80 <std+0x3c>)
 800dc6c:	62a3      	str	r3, [r4, #40]	; 0x28
 800dc6e:	4b05      	ldr	r3, [pc, #20]	; (800dc84 <std+0x40>)
 800dc70:	62e3      	str	r3, [r4, #44]	; 0x2c
 800dc72:	4b05      	ldr	r3, [pc, #20]	; (800dc88 <std+0x44>)
 800dc74:	6224      	str	r4, [r4, #32]
 800dc76:	6323      	str	r3, [r4, #48]	; 0x30
 800dc78:	bd10      	pop	{r4, pc}
 800dc7a:	bf00      	nop
 800dc7c:	0800df95 	.word	0x0800df95
 800dc80:	0800dfb7 	.word	0x0800dfb7
 800dc84:	0800dfef 	.word	0x0800dfef
 800dc88:	0800e013 	.word	0x0800e013

0800dc8c <_cleanup_r>:
 800dc8c:	4901      	ldr	r1, [pc, #4]	; (800dc94 <_cleanup_r+0x8>)
 800dc8e:	f000 b8af 	b.w	800ddf0 <_fwalk_reent>
 800dc92:	bf00      	nop
 800dc94:	0800dbcd 	.word	0x0800dbcd

0800dc98 <__sfmoreglue>:
 800dc98:	b570      	push	{r4, r5, r6, lr}
 800dc9a:	1e4a      	subs	r2, r1, #1
 800dc9c:	2568      	movs	r5, #104	; 0x68
 800dc9e:	4355      	muls	r5, r2
 800dca0:	460e      	mov	r6, r1
 800dca2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800dca6:	f7ff fa87 	bl	800d1b8 <_malloc_r>
 800dcaa:	4604      	mov	r4, r0
 800dcac:	b140      	cbz	r0, 800dcc0 <__sfmoreglue+0x28>
 800dcae:	2100      	movs	r1, #0
 800dcb0:	e9c0 1600 	strd	r1, r6, [r0]
 800dcb4:	300c      	adds	r0, #12
 800dcb6:	60a0      	str	r0, [r4, #8]
 800dcb8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800dcbc:	f7fd fb6c 	bl	800b398 <memset>
 800dcc0:	4620      	mov	r0, r4
 800dcc2:	bd70      	pop	{r4, r5, r6, pc}

0800dcc4 <__sfp_lock_acquire>:
 800dcc4:	4801      	ldr	r0, [pc, #4]	; (800dccc <__sfp_lock_acquire+0x8>)
 800dcc6:	f000 b8b3 	b.w	800de30 <__retarget_lock_acquire_recursive>
 800dcca:	bf00      	nop
 800dccc:	200021fc 	.word	0x200021fc

0800dcd0 <__sfp_lock_release>:
 800dcd0:	4801      	ldr	r0, [pc, #4]	; (800dcd8 <__sfp_lock_release+0x8>)
 800dcd2:	f000 b8ae 	b.w	800de32 <__retarget_lock_release_recursive>
 800dcd6:	bf00      	nop
 800dcd8:	200021fc 	.word	0x200021fc

0800dcdc <__sinit_lock_acquire>:
 800dcdc:	4801      	ldr	r0, [pc, #4]	; (800dce4 <__sinit_lock_acquire+0x8>)
 800dcde:	f000 b8a7 	b.w	800de30 <__retarget_lock_acquire_recursive>
 800dce2:	bf00      	nop
 800dce4:	200021f7 	.word	0x200021f7

0800dce8 <__sinit_lock_release>:
 800dce8:	4801      	ldr	r0, [pc, #4]	; (800dcf0 <__sinit_lock_release+0x8>)
 800dcea:	f000 b8a2 	b.w	800de32 <__retarget_lock_release_recursive>
 800dcee:	bf00      	nop
 800dcf0:	200021f7 	.word	0x200021f7

0800dcf4 <__sinit>:
 800dcf4:	b510      	push	{r4, lr}
 800dcf6:	4604      	mov	r4, r0
 800dcf8:	f7ff fff0 	bl	800dcdc <__sinit_lock_acquire>
 800dcfc:	69a3      	ldr	r3, [r4, #24]
 800dcfe:	b11b      	cbz	r3, 800dd08 <__sinit+0x14>
 800dd00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dd04:	f7ff bff0 	b.w	800dce8 <__sinit_lock_release>
 800dd08:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800dd0c:	6523      	str	r3, [r4, #80]	; 0x50
 800dd0e:	4b13      	ldr	r3, [pc, #76]	; (800dd5c <__sinit+0x68>)
 800dd10:	4a13      	ldr	r2, [pc, #76]	; (800dd60 <__sinit+0x6c>)
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	62a2      	str	r2, [r4, #40]	; 0x28
 800dd16:	42a3      	cmp	r3, r4
 800dd18:	bf04      	itt	eq
 800dd1a:	2301      	moveq	r3, #1
 800dd1c:	61a3      	streq	r3, [r4, #24]
 800dd1e:	4620      	mov	r0, r4
 800dd20:	f000 f820 	bl	800dd64 <__sfp>
 800dd24:	6060      	str	r0, [r4, #4]
 800dd26:	4620      	mov	r0, r4
 800dd28:	f000 f81c 	bl	800dd64 <__sfp>
 800dd2c:	60a0      	str	r0, [r4, #8]
 800dd2e:	4620      	mov	r0, r4
 800dd30:	f000 f818 	bl	800dd64 <__sfp>
 800dd34:	2200      	movs	r2, #0
 800dd36:	60e0      	str	r0, [r4, #12]
 800dd38:	2104      	movs	r1, #4
 800dd3a:	6860      	ldr	r0, [r4, #4]
 800dd3c:	f7ff ff82 	bl	800dc44 <std>
 800dd40:	68a0      	ldr	r0, [r4, #8]
 800dd42:	2201      	movs	r2, #1
 800dd44:	2109      	movs	r1, #9
 800dd46:	f7ff ff7d 	bl	800dc44 <std>
 800dd4a:	68e0      	ldr	r0, [r4, #12]
 800dd4c:	2202      	movs	r2, #2
 800dd4e:	2112      	movs	r1, #18
 800dd50:	f7ff ff78 	bl	800dc44 <std>
 800dd54:	2301      	movs	r3, #1
 800dd56:	61a3      	str	r3, [r4, #24]
 800dd58:	e7d2      	b.n	800dd00 <__sinit+0xc>
 800dd5a:	bf00      	nop
 800dd5c:	0800e1e8 	.word	0x0800e1e8
 800dd60:	0800dc8d 	.word	0x0800dc8d

0800dd64 <__sfp>:
 800dd64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd66:	4607      	mov	r7, r0
 800dd68:	f7ff ffac 	bl	800dcc4 <__sfp_lock_acquire>
 800dd6c:	4b1e      	ldr	r3, [pc, #120]	; (800dde8 <__sfp+0x84>)
 800dd6e:	681e      	ldr	r6, [r3, #0]
 800dd70:	69b3      	ldr	r3, [r6, #24]
 800dd72:	b913      	cbnz	r3, 800dd7a <__sfp+0x16>
 800dd74:	4630      	mov	r0, r6
 800dd76:	f7ff ffbd 	bl	800dcf4 <__sinit>
 800dd7a:	3648      	adds	r6, #72	; 0x48
 800dd7c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800dd80:	3b01      	subs	r3, #1
 800dd82:	d503      	bpl.n	800dd8c <__sfp+0x28>
 800dd84:	6833      	ldr	r3, [r6, #0]
 800dd86:	b30b      	cbz	r3, 800ddcc <__sfp+0x68>
 800dd88:	6836      	ldr	r6, [r6, #0]
 800dd8a:	e7f7      	b.n	800dd7c <__sfp+0x18>
 800dd8c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800dd90:	b9d5      	cbnz	r5, 800ddc8 <__sfp+0x64>
 800dd92:	4b16      	ldr	r3, [pc, #88]	; (800ddec <__sfp+0x88>)
 800dd94:	60e3      	str	r3, [r4, #12]
 800dd96:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800dd9a:	6665      	str	r5, [r4, #100]	; 0x64
 800dd9c:	f000 f847 	bl	800de2e <__retarget_lock_init_recursive>
 800dda0:	f7ff ff96 	bl	800dcd0 <__sfp_lock_release>
 800dda4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800dda8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ddac:	6025      	str	r5, [r4, #0]
 800ddae:	61a5      	str	r5, [r4, #24]
 800ddb0:	2208      	movs	r2, #8
 800ddb2:	4629      	mov	r1, r5
 800ddb4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ddb8:	f7fd faee 	bl	800b398 <memset>
 800ddbc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ddc0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ddc4:	4620      	mov	r0, r4
 800ddc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ddc8:	3468      	adds	r4, #104	; 0x68
 800ddca:	e7d9      	b.n	800dd80 <__sfp+0x1c>
 800ddcc:	2104      	movs	r1, #4
 800ddce:	4638      	mov	r0, r7
 800ddd0:	f7ff ff62 	bl	800dc98 <__sfmoreglue>
 800ddd4:	4604      	mov	r4, r0
 800ddd6:	6030      	str	r0, [r6, #0]
 800ddd8:	2800      	cmp	r0, #0
 800ddda:	d1d5      	bne.n	800dd88 <__sfp+0x24>
 800dddc:	f7ff ff78 	bl	800dcd0 <__sfp_lock_release>
 800dde0:	230c      	movs	r3, #12
 800dde2:	603b      	str	r3, [r7, #0]
 800dde4:	e7ee      	b.n	800ddc4 <__sfp+0x60>
 800dde6:	bf00      	nop
 800dde8:	0800e1e8 	.word	0x0800e1e8
 800ddec:	ffff0001 	.word	0xffff0001

0800ddf0 <_fwalk_reent>:
 800ddf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddf4:	4606      	mov	r6, r0
 800ddf6:	4688      	mov	r8, r1
 800ddf8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ddfc:	2700      	movs	r7, #0
 800ddfe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800de02:	f1b9 0901 	subs.w	r9, r9, #1
 800de06:	d505      	bpl.n	800de14 <_fwalk_reent+0x24>
 800de08:	6824      	ldr	r4, [r4, #0]
 800de0a:	2c00      	cmp	r4, #0
 800de0c:	d1f7      	bne.n	800ddfe <_fwalk_reent+0xe>
 800de0e:	4638      	mov	r0, r7
 800de10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de14:	89ab      	ldrh	r3, [r5, #12]
 800de16:	2b01      	cmp	r3, #1
 800de18:	d907      	bls.n	800de2a <_fwalk_reent+0x3a>
 800de1a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800de1e:	3301      	adds	r3, #1
 800de20:	d003      	beq.n	800de2a <_fwalk_reent+0x3a>
 800de22:	4629      	mov	r1, r5
 800de24:	4630      	mov	r0, r6
 800de26:	47c0      	blx	r8
 800de28:	4307      	orrs	r7, r0
 800de2a:	3568      	adds	r5, #104	; 0x68
 800de2c:	e7e9      	b.n	800de02 <_fwalk_reent+0x12>

0800de2e <__retarget_lock_init_recursive>:
 800de2e:	4770      	bx	lr

0800de30 <__retarget_lock_acquire_recursive>:
 800de30:	4770      	bx	lr

0800de32 <__retarget_lock_release_recursive>:
 800de32:	4770      	bx	lr

0800de34 <__swhatbuf_r>:
 800de34:	b570      	push	{r4, r5, r6, lr}
 800de36:	460e      	mov	r6, r1
 800de38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de3c:	2900      	cmp	r1, #0
 800de3e:	b096      	sub	sp, #88	; 0x58
 800de40:	4614      	mov	r4, r2
 800de42:	461d      	mov	r5, r3
 800de44:	da07      	bge.n	800de56 <__swhatbuf_r+0x22>
 800de46:	2300      	movs	r3, #0
 800de48:	602b      	str	r3, [r5, #0]
 800de4a:	89b3      	ldrh	r3, [r6, #12]
 800de4c:	061a      	lsls	r2, r3, #24
 800de4e:	d410      	bmi.n	800de72 <__swhatbuf_r+0x3e>
 800de50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800de54:	e00e      	b.n	800de74 <__swhatbuf_r+0x40>
 800de56:	466a      	mov	r2, sp
 800de58:	f000 f902 	bl	800e060 <_fstat_r>
 800de5c:	2800      	cmp	r0, #0
 800de5e:	dbf2      	blt.n	800de46 <__swhatbuf_r+0x12>
 800de60:	9a01      	ldr	r2, [sp, #4]
 800de62:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800de66:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800de6a:	425a      	negs	r2, r3
 800de6c:	415a      	adcs	r2, r3
 800de6e:	602a      	str	r2, [r5, #0]
 800de70:	e7ee      	b.n	800de50 <__swhatbuf_r+0x1c>
 800de72:	2340      	movs	r3, #64	; 0x40
 800de74:	2000      	movs	r0, #0
 800de76:	6023      	str	r3, [r4, #0]
 800de78:	b016      	add	sp, #88	; 0x58
 800de7a:	bd70      	pop	{r4, r5, r6, pc}

0800de7c <__smakebuf_r>:
 800de7c:	898b      	ldrh	r3, [r1, #12]
 800de7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800de80:	079d      	lsls	r5, r3, #30
 800de82:	4606      	mov	r6, r0
 800de84:	460c      	mov	r4, r1
 800de86:	d507      	bpl.n	800de98 <__smakebuf_r+0x1c>
 800de88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800de8c:	6023      	str	r3, [r4, #0]
 800de8e:	6123      	str	r3, [r4, #16]
 800de90:	2301      	movs	r3, #1
 800de92:	6163      	str	r3, [r4, #20]
 800de94:	b002      	add	sp, #8
 800de96:	bd70      	pop	{r4, r5, r6, pc}
 800de98:	ab01      	add	r3, sp, #4
 800de9a:	466a      	mov	r2, sp
 800de9c:	f7ff ffca 	bl	800de34 <__swhatbuf_r>
 800dea0:	9900      	ldr	r1, [sp, #0]
 800dea2:	4605      	mov	r5, r0
 800dea4:	4630      	mov	r0, r6
 800dea6:	f7ff f987 	bl	800d1b8 <_malloc_r>
 800deaa:	b948      	cbnz	r0, 800dec0 <__smakebuf_r+0x44>
 800deac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800deb0:	059a      	lsls	r2, r3, #22
 800deb2:	d4ef      	bmi.n	800de94 <__smakebuf_r+0x18>
 800deb4:	f023 0303 	bic.w	r3, r3, #3
 800deb8:	f043 0302 	orr.w	r3, r3, #2
 800debc:	81a3      	strh	r3, [r4, #12]
 800debe:	e7e3      	b.n	800de88 <__smakebuf_r+0xc>
 800dec0:	4b0d      	ldr	r3, [pc, #52]	; (800def8 <__smakebuf_r+0x7c>)
 800dec2:	62b3      	str	r3, [r6, #40]	; 0x28
 800dec4:	89a3      	ldrh	r3, [r4, #12]
 800dec6:	6020      	str	r0, [r4, #0]
 800dec8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800decc:	81a3      	strh	r3, [r4, #12]
 800dece:	9b00      	ldr	r3, [sp, #0]
 800ded0:	6163      	str	r3, [r4, #20]
 800ded2:	9b01      	ldr	r3, [sp, #4]
 800ded4:	6120      	str	r0, [r4, #16]
 800ded6:	b15b      	cbz	r3, 800def0 <__smakebuf_r+0x74>
 800ded8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dedc:	4630      	mov	r0, r6
 800dede:	f000 f8d1 	bl	800e084 <_isatty_r>
 800dee2:	b128      	cbz	r0, 800def0 <__smakebuf_r+0x74>
 800dee4:	89a3      	ldrh	r3, [r4, #12]
 800dee6:	f023 0303 	bic.w	r3, r3, #3
 800deea:	f043 0301 	orr.w	r3, r3, #1
 800deee:	81a3      	strh	r3, [r4, #12]
 800def0:	89a0      	ldrh	r0, [r4, #12]
 800def2:	4305      	orrs	r5, r0
 800def4:	81a5      	strh	r5, [r4, #12]
 800def6:	e7cd      	b.n	800de94 <__smakebuf_r+0x18>
 800def8:	0800dc8d 	.word	0x0800dc8d

0800defc <_malloc_usable_size_r>:
 800defc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df00:	1f18      	subs	r0, r3, #4
 800df02:	2b00      	cmp	r3, #0
 800df04:	bfbc      	itt	lt
 800df06:	580b      	ldrlt	r3, [r1, r0]
 800df08:	18c0      	addlt	r0, r0, r3
 800df0a:	4770      	bx	lr

0800df0c <_raise_r>:
 800df0c:	291f      	cmp	r1, #31
 800df0e:	b538      	push	{r3, r4, r5, lr}
 800df10:	4604      	mov	r4, r0
 800df12:	460d      	mov	r5, r1
 800df14:	d904      	bls.n	800df20 <_raise_r+0x14>
 800df16:	2316      	movs	r3, #22
 800df18:	6003      	str	r3, [r0, #0]
 800df1a:	f04f 30ff 	mov.w	r0, #4294967295
 800df1e:	bd38      	pop	{r3, r4, r5, pc}
 800df20:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800df22:	b112      	cbz	r2, 800df2a <_raise_r+0x1e>
 800df24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800df28:	b94b      	cbnz	r3, 800df3e <_raise_r+0x32>
 800df2a:	4620      	mov	r0, r4
 800df2c:	f000 f830 	bl	800df90 <_getpid_r>
 800df30:	462a      	mov	r2, r5
 800df32:	4601      	mov	r1, r0
 800df34:	4620      	mov	r0, r4
 800df36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df3a:	f000 b817 	b.w	800df6c <_kill_r>
 800df3e:	2b01      	cmp	r3, #1
 800df40:	d00a      	beq.n	800df58 <_raise_r+0x4c>
 800df42:	1c59      	adds	r1, r3, #1
 800df44:	d103      	bne.n	800df4e <_raise_r+0x42>
 800df46:	2316      	movs	r3, #22
 800df48:	6003      	str	r3, [r0, #0]
 800df4a:	2001      	movs	r0, #1
 800df4c:	e7e7      	b.n	800df1e <_raise_r+0x12>
 800df4e:	2400      	movs	r4, #0
 800df50:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800df54:	4628      	mov	r0, r5
 800df56:	4798      	blx	r3
 800df58:	2000      	movs	r0, #0
 800df5a:	e7e0      	b.n	800df1e <_raise_r+0x12>

0800df5c <raise>:
 800df5c:	4b02      	ldr	r3, [pc, #8]	; (800df68 <raise+0xc>)
 800df5e:	4601      	mov	r1, r0
 800df60:	6818      	ldr	r0, [r3, #0]
 800df62:	f7ff bfd3 	b.w	800df0c <_raise_r>
 800df66:	bf00      	nop
 800df68:	20000188 	.word	0x20000188

0800df6c <_kill_r>:
 800df6c:	b538      	push	{r3, r4, r5, lr}
 800df6e:	4d07      	ldr	r5, [pc, #28]	; (800df8c <_kill_r+0x20>)
 800df70:	2300      	movs	r3, #0
 800df72:	4604      	mov	r4, r0
 800df74:	4608      	mov	r0, r1
 800df76:	4611      	mov	r1, r2
 800df78:	602b      	str	r3, [r5, #0]
 800df7a:	f7f3 ffb3 	bl	8001ee4 <_kill>
 800df7e:	1c43      	adds	r3, r0, #1
 800df80:	d102      	bne.n	800df88 <_kill_r+0x1c>
 800df82:	682b      	ldr	r3, [r5, #0]
 800df84:	b103      	cbz	r3, 800df88 <_kill_r+0x1c>
 800df86:	6023      	str	r3, [r4, #0]
 800df88:	bd38      	pop	{r3, r4, r5, pc}
 800df8a:	bf00      	nop
 800df8c:	200021f0 	.word	0x200021f0

0800df90 <_getpid_r>:
 800df90:	f7f3 bfa0 	b.w	8001ed4 <_getpid>

0800df94 <__sread>:
 800df94:	b510      	push	{r4, lr}
 800df96:	460c      	mov	r4, r1
 800df98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df9c:	f000 f894 	bl	800e0c8 <_read_r>
 800dfa0:	2800      	cmp	r0, #0
 800dfa2:	bfab      	itete	ge
 800dfa4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800dfa6:	89a3      	ldrhlt	r3, [r4, #12]
 800dfa8:	181b      	addge	r3, r3, r0
 800dfaa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800dfae:	bfac      	ite	ge
 800dfb0:	6563      	strge	r3, [r4, #84]	; 0x54
 800dfb2:	81a3      	strhlt	r3, [r4, #12]
 800dfb4:	bd10      	pop	{r4, pc}

0800dfb6 <__swrite>:
 800dfb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfba:	461f      	mov	r7, r3
 800dfbc:	898b      	ldrh	r3, [r1, #12]
 800dfbe:	05db      	lsls	r3, r3, #23
 800dfc0:	4605      	mov	r5, r0
 800dfc2:	460c      	mov	r4, r1
 800dfc4:	4616      	mov	r6, r2
 800dfc6:	d505      	bpl.n	800dfd4 <__swrite+0x1e>
 800dfc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfcc:	2302      	movs	r3, #2
 800dfce:	2200      	movs	r2, #0
 800dfd0:	f000 f868 	bl	800e0a4 <_lseek_r>
 800dfd4:	89a3      	ldrh	r3, [r4, #12]
 800dfd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dfda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dfde:	81a3      	strh	r3, [r4, #12]
 800dfe0:	4632      	mov	r2, r6
 800dfe2:	463b      	mov	r3, r7
 800dfe4:	4628      	mov	r0, r5
 800dfe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dfea:	f000 b817 	b.w	800e01c <_write_r>

0800dfee <__sseek>:
 800dfee:	b510      	push	{r4, lr}
 800dff0:	460c      	mov	r4, r1
 800dff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dff6:	f000 f855 	bl	800e0a4 <_lseek_r>
 800dffa:	1c43      	adds	r3, r0, #1
 800dffc:	89a3      	ldrh	r3, [r4, #12]
 800dffe:	bf15      	itete	ne
 800e000:	6560      	strne	r0, [r4, #84]	; 0x54
 800e002:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e006:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e00a:	81a3      	strheq	r3, [r4, #12]
 800e00c:	bf18      	it	ne
 800e00e:	81a3      	strhne	r3, [r4, #12]
 800e010:	bd10      	pop	{r4, pc}

0800e012 <__sclose>:
 800e012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e016:	f000 b813 	b.w	800e040 <_close_r>
	...

0800e01c <_write_r>:
 800e01c:	b538      	push	{r3, r4, r5, lr}
 800e01e:	4d07      	ldr	r5, [pc, #28]	; (800e03c <_write_r+0x20>)
 800e020:	4604      	mov	r4, r0
 800e022:	4608      	mov	r0, r1
 800e024:	4611      	mov	r1, r2
 800e026:	2200      	movs	r2, #0
 800e028:	602a      	str	r2, [r5, #0]
 800e02a:	461a      	mov	r2, r3
 800e02c:	f7f3 ff91 	bl	8001f52 <_write>
 800e030:	1c43      	adds	r3, r0, #1
 800e032:	d102      	bne.n	800e03a <_write_r+0x1e>
 800e034:	682b      	ldr	r3, [r5, #0]
 800e036:	b103      	cbz	r3, 800e03a <_write_r+0x1e>
 800e038:	6023      	str	r3, [r4, #0]
 800e03a:	bd38      	pop	{r3, r4, r5, pc}
 800e03c:	200021f0 	.word	0x200021f0

0800e040 <_close_r>:
 800e040:	b538      	push	{r3, r4, r5, lr}
 800e042:	4d06      	ldr	r5, [pc, #24]	; (800e05c <_close_r+0x1c>)
 800e044:	2300      	movs	r3, #0
 800e046:	4604      	mov	r4, r0
 800e048:	4608      	mov	r0, r1
 800e04a:	602b      	str	r3, [r5, #0]
 800e04c:	f7f3 ff9d 	bl	8001f8a <_close>
 800e050:	1c43      	adds	r3, r0, #1
 800e052:	d102      	bne.n	800e05a <_close_r+0x1a>
 800e054:	682b      	ldr	r3, [r5, #0]
 800e056:	b103      	cbz	r3, 800e05a <_close_r+0x1a>
 800e058:	6023      	str	r3, [r4, #0]
 800e05a:	bd38      	pop	{r3, r4, r5, pc}
 800e05c:	200021f0 	.word	0x200021f0

0800e060 <_fstat_r>:
 800e060:	b538      	push	{r3, r4, r5, lr}
 800e062:	4d07      	ldr	r5, [pc, #28]	; (800e080 <_fstat_r+0x20>)
 800e064:	2300      	movs	r3, #0
 800e066:	4604      	mov	r4, r0
 800e068:	4608      	mov	r0, r1
 800e06a:	4611      	mov	r1, r2
 800e06c:	602b      	str	r3, [r5, #0]
 800e06e:	f7f3 ff98 	bl	8001fa2 <_fstat>
 800e072:	1c43      	adds	r3, r0, #1
 800e074:	d102      	bne.n	800e07c <_fstat_r+0x1c>
 800e076:	682b      	ldr	r3, [r5, #0]
 800e078:	b103      	cbz	r3, 800e07c <_fstat_r+0x1c>
 800e07a:	6023      	str	r3, [r4, #0]
 800e07c:	bd38      	pop	{r3, r4, r5, pc}
 800e07e:	bf00      	nop
 800e080:	200021f0 	.word	0x200021f0

0800e084 <_isatty_r>:
 800e084:	b538      	push	{r3, r4, r5, lr}
 800e086:	4d06      	ldr	r5, [pc, #24]	; (800e0a0 <_isatty_r+0x1c>)
 800e088:	2300      	movs	r3, #0
 800e08a:	4604      	mov	r4, r0
 800e08c:	4608      	mov	r0, r1
 800e08e:	602b      	str	r3, [r5, #0]
 800e090:	f7f3 ff97 	bl	8001fc2 <_isatty>
 800e094:	1c43      	adds	r3, r0, #1
 800e096:	d102      	bne.n	800e09e <_isatty_r+0x1a>
 800e098:	682b      	ldr	r3, [r5, #0]
 800e09a:	b103      	cbz	r3, 800e09e <_isatty_r+0x1a>
 800e09c:	6023      	str	r3, [r4, #0]
 800e09e:	bd38      	pop	{r3, r4, r5, pc}
 800e0a0:	200021f0 	.word	0x200021f0

0800e0a4 <_lseek_r>:
 800e0a4:	b538      	push	{r3, r4, r5, lr}
 800e0a6:	4d07      	ldr	r5, [pc, #28]	; (800e0c4 <_lseek_r+0x20>)
 800e0a8:	4604      	mov	r4, r0
 800e0aa:	4608      	mov	r0, r1
 800e0ac:	4611      	mov	r1, r2
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	602a      	str	r2, [r5, #0]
 800e0b2:	461a      	mov	r2, r3
 800e0b4:	f7f3 ff90 	bl	8001fd8 <_lseek>
 800e0b8:	1c43      	adds	r3, r0, #1
 800e0ba:	d102      	bne.n	800e0c2 <_lseek_r+0x1e>
 800e0bc:	682b      	ldr	r3, [r5, #0]
 800e0be:	b103      	cbz	r3, 800e0c2 <_lseek_r+0x1e>
 800e0c0:	6023      	str	r3, [r4, #0]
 800e0c2:	bd38      	pop	{r3, r4, r5, pc}
 800e0c4:	200021f0 	.word	0x200021f0

0800e0c8 <_read_r>:
 800e0c8:	b538      	push	{r3, r4, r5, lr}
 800e0ca:	4d07      	ldr	r5, [pc, #28]	; (800e0e8 <_read_r+0x20>)
 800e0cc:	4604      	mov	r4, r0
 800e0ce:	4608      	mov	r0, r1
 800e0d0:	4611      	mov	r1, r2
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	602a      	str	r2, [r5, #0]
 800e0d6:	461a      	mov	r2, r3
 800e0d8:	f7f3 ff1e 	bl	8001f18 <_read>
 800e0dc:	1c43      	adds	r3, r0, #1
 800e0de:	d102      	bne.n	800e0e6 <_read_r+0x1e>
 800e0e0:	682b      	ldr	r3, [r5, #0]
 800e0e2:	b103      	cbz	r3, 800e0e6 <_read_r+0x1e>
 800e0e4:	6023      	str	r3, [r4, #0]
 800e0e6:	bd38      	pop	{r3, r4, r5, pc}
 800e0e8:	200021f0 	.word	0x200021f0

0800e0ec <_init>:
 800e0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0ee:	bf00      	nop
 800e0f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0f2:	bc08      	pop	{r3}
 800e0f4:	469e      	mov	lr, r3
 800e0f6:	4770      	bx	lr

0800e0f8 <_fini>:
 800e0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0fa:	bf00      	nop
 800e0fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0fe:	bc08      	pop	{r3}
 800e100:	469e      	mov	lr, r3
 800e102:	4770      	bx	lr
