digraph "CFG for '_Z16reduceGmemUnrollPiS_j' function" {
	label="CFG for '_Z16reduceGmemUnrollPiS_j' function";

	Node0x638cce0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = shl i32 %5, 2\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %4\l  %14 = zext i32 %12 to i64\l  %15 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %14\l  %16 = mul nuw nsw i32 %10, 3\l  %17 = add i32 %13, %16\l  %18 = icmp ult i32 %17, %2\l  br i1 %18, label %19, label %38\l|{<s0>T|<s1>F}}"];
	Node0x638cce0:s0 -> Node0x638da40;
	Node0x638cce0:s1 -> Node0x638efb0;
	Node0x638da40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%19:\l19:                                               \l  %20 = zext i32 %13 to i64\l  %21 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %20\l  %22 = load i32, i32 addrspace(1)* %21, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %23 = add i32 %13, %10\l  %24 = zext i32 %23 to i64\l  %25 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %24\l  %26 = load i32, i32 addrspace(1)* %25, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %27 = shl nuw nsw i32 %10, 1\l  %28 = add i32 %13, %27\l  %29 = zext i32 %28 to i64\l  %30 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %29\l  %31 = load i32, i32 addrspace(1)* %30, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %32 = zext i32 %17 to i64\l  %33 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %32\l  %34 = load i32, i32 addrspace(1)* %33, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %35 = add nsw i32 %26, %22\l  %36 = add nsw i32 %35, %31\l  %37 = add nsw i32 %36, %34\l  store i32 %37, i32 addrspace(1)* %21, align 4, !tbaa !7\l  br label %38\l}"];
	Node0x638da40 -> Node0x638efb0;
	Node0x638efb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%38:\l38:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %39 = icmp ugt i16 %9, 1023\l  %40 = icmp ult i32 %4, 512\l  %41 = select i1 %39, i1 %40, i1 false\l  br i1 %41, label %42, label %51\l|{<s0>T|<s1>F}}"];
	Node0x638efb0:s0 -> Node0x6390fd0;
	Node0x638efb0:s1 -> Node0x6391060;
	Node0x6390fd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%42:\l42:                                               \l  %43 = add nuw nsw i32 %4, 512\l  %44 = zext i32 %43 to i64\l  %45 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %44\l  %46 = load i32, i32 addrspace(1)* %45, align 4, !tbaa !7\l  %47 = zext i32 %4 to i64\l  %48 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %47\l  %49 = load i32, i32 addrspace(1)* %48, align 4, !tbaa !7\l  %50 = add nsw i32 %49, %46\l  store i32 %50, i32 addrspace(1)* %48, align 4, !tbaa !7\l  br label %51\l}"];
	Node0x6390fd0 -> Node0x6391060;
	Node0x6391060 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %52 = icmp ugt i16 %9, 511\l  %53 = icmp ult i32 %4, 256\l  %54 = select i1 %52, i1 %53, i1 false\l  br i1 %54, label %55, label %64\l|{<s0>T|<s1>F}}"];
	Node0x6391060:s0 -> Node0x6391a30;
	Node0x6391060:s1 -> Node0x6391a80;
	Node0x6391a30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%55:\l55:                                               \l  %56 = add nuw nsw i32 %4, 256\l  %57 = zext i32 %56 to i64\l  %58 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %57\l  %59 = load i32, i32 addrspace(1)* %58, align 4, !tbaa !7\l  %60 = zext i32 %4 to i64\l  %61 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %60\l  %62 = load i32, i32 addrspace(1)* %61, align 4, !tbaa !7\l  %63 = add nsw i32 %62, %59\l  store i32 %63, i32 addrspace(1)* %61, align 4, !tbaa !7\l  br label %64\l}"];
	Node0x6391a30 -> Node0x6391a80;
	Node0x6391a80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%64:\l64:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %65 = icmp ugt i16 %9, 255\l  %66 = icmp ult i32 %4, 128\l  %67 = select i1 %65, i1 %66, i1 false\l  br i1 %67, label %68, label %77\l|{<s0>T|<s1>F}}"];
	Node0x6391a80:s0 -> Node0x6392660;
	Node0x6391a80:s1 -> Node0x63926b0;
	Node0x6392660 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%68:\l68:                                               \l  %69 = add nuw nsw i32 %4, 128\l  %70 = zext i32 %69 to i64\l  %71 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %70\l  %72 = load i32, i32 addrspace(1)* %71, align 4, !tbaa !7\l  %73 = zext i32 %4 to i64\l  %74 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %73\l  %75 = load i32, i32 addrspace(1)* %74, align 4, !tbaa !7\l  %76 = add nsw i32 %75, %72\l  store i32 %76, i32 addrspace(1)* %74, align 4, !tbaa !7\l  br label %77\l}"];
	Node0x6392660 -> Node0x63926b0;
	Node0x63926b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%77:\l77:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %78 = icmp ugt i16 %9, 127\l  %79 = icmp ult i32 %4, 64\l  %80 = select i1 %78, i1 %79, i1 false\l  br i1 %80, label %81, label %90\l|{<s0>T|<s1>F}}"];
	Node0x63926b0:s0 -> Node0x63930b0;
	Node0x63926b0:s1 -> Node0x6393100;
	Node0x63930b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%81:\l81:                                               \l  %82 = add nuw nsw i32 %4, 64\l  %83 = zext i32 %82 to i64\l  %84 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %83\l  %85 = load i32, i32 addrspace(1)* %84, align 4, !tbaa !7\l  %86 = zext i32 %4 to i64\l  %87 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %86\l  %88 = load i32, i32 addrspace(1)* %87, align 4, !tbaa !7\l  %89 = add nsw i32 %88, %85\l  store i32 %89, i32 addrspace(1)* %87, align 4, !tbaa !7\l  br label %90\l}"];
	Node0x63930b0 -> Node0x6393100;
	Node0x6393100 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%90:\l90:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %91 = icmp ult i32 %4, 32\l  br i1 %91, label %92, label %138\l|{<s0>T|<s1>F}}"];
	Node0x6393100:s0 -> Node0x6393950;
	Node0x6393100:s1 -> Node0x63939a0;
	Node0x6393950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%92:\l92:                                               \l  %93 = add nuw nsw i32 %4, 32\l  %94 = zext i32 %93 to i64\l  %95 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %94\l  %96 = addrspacecast i32 addrspace(1)* %95 to i32*\l  %97 = load volatile i32, i32* %96, align 4, !tbaa !7\l  %98 = zext i32 %4 to i64\l  %99 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %98\l  %100 = addrspacecast i32 addrspace(1)* %99 to i32*\l  %101 = load volatile i32, i32* %100, align 4, !tbaa !7\l  %102 = add nsw i32 %101, %97\l  store volatile i32 %102, i32* %100, align 4, !tbaa !7\l  %103 = add nuw nsw i32 %4, 16\l  %104 = zext i32 %103 to i64\l  %105 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %104\l  %106 = addrspacecast i32 addrspace(1)* %105 to i32*\l  %107 = load volatile i32, i32* %106, align 4, !tbaa !7\l  %108 = load volatile i32, i32* %100, align 4, !tbaa !7\l  %109 = add nsw i32 %108, %107\l  store volatile i32 %109, i32* %100, align 4, !tbaa !7\l  %110 = add nuw nsw i32 %4, 8\l  %111 = zext i32 %110 to i64\l  %112 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %111\l  %113 = addrspacecast i32 addrspace(1)* %112 to i32*\l  %114 = load volatile i32, i32* %113, align 4, !tbaa !7\l  %115 = load volatile i32, i32* %100, align 4, !tbaa !7\l  %116 = add nsw i32 %115, %114\l  store volatile i32 %116, i32* %100, align 4, !tbaa !7\l  %117 = add nuw nsw i32 %4, 4\l  %118 = zext i32 %117 to i64\l  %119 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %118\l  %120 = addrspacecast i32 addrspace(1)* %119 to i32*\l  %121 = load volatile i32, i32* %120, align 4, !tbaa !7\l  %122 = load volatile i32, i32* %100, align 4, !tbaa !7\l  %123 = add nsw i32 %122, %121\l  store volatile i32 %123, i32* %100, align 4, !tbaa !7\l  %124 = add nuw nsw i32 %4, 2\l  %125 = zext i32 %124 to i64\l  %126 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %125\l  %127 = addrspacecast i32 addrspace(1)* %126 to i32*\l  %128 = load volatile i32, i32* %127, align 4, !tbaa !7\l  %129 = load volatile i32, i32* %100, align 4, !tbaa !7\l  %130 = add nsw i32 %129, %128\l  store volatile i32 %130, i32* %100, align 4, !tbaa !7\l  %131 = add nuw nsw i32 %4, 1\l  %132 = zext i32 %131 to i64\l  %133 = getelementptr inbounds i32, i32 addrspace(1)* %15, i64 %132\l  %134 = addrspacecast i32 addrspace(1)* %133 to i32*\l  %135 = load volatile i32, i32* %134, align 4, !tbaa !7\l  %136 = load volatile i32, i32* %100, align 4, !tbaa !7\l  %137 = add nsw i32 %136, %135\l  store volatile i32 %137, i32* %100, align 4, !tbaa !7\l  br label %138\l}"];
	Node0x6393950 -> Node0x63939a0;
	Node0x63939a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%138:\l138:                                              \l  %139 = icmp eq i32 %4, 0\l  br i1 %139, label %140, label %144\l|{<s0>T|<s1>F}}"];
	Node0x63939a0:s0 -> Node0x6395a40;
	Node0x63939a0:s1 -> Node0x6395a90;
	Node0x6395a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%140:\l140:                                              \l  %141 = load i32, i32 addrspace(1)* %15, align 4, !tbaa !7\l  %142 = zext i32 %5 to i64\l  %143 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %142\l  store i32 %141, i32 addrspace(1)* %143, align 4, !tbaa !7\l  br label %144\l}"];
	Node0x6395a40 -> Node0x6395a90;
	Node0x6395a90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%144:\l144:                                              \l  ret void\l}"];
}
