{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669145848691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669145848691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 14:37:28 2022 " "Processing started: Tue Nov 22 14:37:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669145848691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669145848691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dig_Stopwatch -c Dig_Stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dig_Stopwatch -c Dig_Stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669145848691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669145848883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669145848883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 2 2 " "Found 2 design units, including 2 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF0 " "Found entity 1: DFF0" {  } { { "DFlipflop.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/DFlipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669145853465 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF4 " "Found entity 2: DFF4" {  } { { "DFlipflop.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/DFlipflop.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669145853465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669145853465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "Clk_divider.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669145853466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669145853466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dig_Stopwatch " "Found entity 1: Dig_Stopwatch" {  } { { "Stopwatch.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669145853467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669145853467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca.v 2 2 " "Found 2 design units, including 2 entities, in source file rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "RCA.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/RCA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669145853468 ""} { "Info" "ISGN_ENTITY_NAME" "2 RCA " "Found entity 2: RCA" {  } { { "RCA.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/RCA.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669145853468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669145853468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count10.v 1 1 " "Found 1 design units, including 1 entities, in source file count10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count10 " "Found entity 1: Count10" {  } { { "Count10.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Count10.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669145853469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669145853469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count6.v 1 1 " "Found 1 design units, including 1 entities, in source file count6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count6 " "Found entity 1: Count6" {  } { { "Count6.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Count6.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669145853470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669145853470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a BCD7Segment.v(3) " "Verilog HDL Declaration information at BCD7Segment.v(3): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "BCD7Segment.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/BCD7Segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669145853471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b BCD7Segment.v(3) " "Verilog HDL Declaration information at BCD7Segment.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "BCD7Segment.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/BCD7Segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669145853471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c BCD7Segment.v(3) " "Verilog HDL Declaration information at BCD7Segment.v(3): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "BCD7Segment.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/BCD7Segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669145853471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d BCD7Segment.v(3) " "Verilog HDL Declaration information at BCD7Segment.v(3): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "BCD7Segment.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/BCD7Segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669145853471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD7Segment " "Found entity 1: BCD7Segment" {  } { { "BCD7Segment.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/BCD7Segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669145853471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669145853471 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Stopwatch.v(15) " "Verilog HDL Instantiation warning at Stopwatch.v(15): instance has no name" {  } { { "Stopwatch.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669145853471 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Stopwatch.v(17) " "Verilog HDL Instantiation warning at Stopwatch.v(17): instance has no name" {  } { { "Stopwatch.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669145853471 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Stopwatch.v(18) " "Verilog HDL Instantiation warning at Stopwatch.v(18): instance has no name" {  } { { "Stopwatch.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669145853471 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Stopwatch.v(19) " "Verilog HDL Instantiation warning at Stopwatch.v(19): instance has no name" {  } { { "Stopwatch.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669145853471 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Stopwatch.v(20) " "Verilog HDL Instantiation warning at Stopwatch.v(20): instance has no name" {  } { { "Stopwatch.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669145853471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dig_Stopwatch " "Elaborating entity \"Dig_Stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669145853487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:comb_7 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:comb_7\"" {  } { { "Stopwatch.v" "comb_7" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853495 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clkdiv\[18\] 0 Clk_divider.v(6) " "Net \"clkdiv\[18\]\" at Clk_divider.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Clk_divider.v" "" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Clk_divider.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669145853496 "|Dig_Stopwatch|clk_divider:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF0 clk_divider:comb_7\|DFF0:dff_inst0 " "Elaborating entity \"DFF0\" for hierarchy \"clk_divider:comb_7\|DFF0:dff_inst0\"" {  } { { "Clk_divider.v" "dff_inst0" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Clk_divider.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count10 Count10:comb_8 " "Elaborating entity \"Count10\" for hierarchy \"Count10:comb_8\"" {  } { { "Stopwatch.v" "comb_8" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF4 Count10:comb_8\|DFF4:dff " "Elaborating entity \"DFF4\" for hierarchy \"Count10:comb_8\|DFF4:dff\"" {  } { { "Count10.v" "dff" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Count10.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA Count10:comb_8\|RCA:rca " "Elaborating entity \"RCA\" for hierarchy \"Count10:comb_8\|RCA:rca\"" {  } { { "Count10.v" "rca" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Count10.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA Count10:comb_8\|RCA:rca\|HA:u1 " "Elaborating entity \"HA\" for hierarchy \"Count10:comb_8\|RCA:rca\|HA:u1\"" {  } { { "RCA.v" "u1" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/RCA.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count6 Count6:comb_11 " "Elaborating entity \"Count6\" for hierarchy \"Count6:comb_11\"" {  } { { "Stopwatch.v" "comb_11" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853528 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "out comb_11 " "Port \"out\" does not exist in macrofunction \"comb_11\"" {  } { { "Stopwatch.v" "comb_11" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 20 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853543 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst comb_11 " "Port \"rst\" does not exist in macrofunction \"comb_11\"" {  } { { "Stopwatch.v" "comb_11" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 20 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853543 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "out comb_10 " "Port \"out\" does not exist in macrofunction \"comb_10\"" {  } { { "Stopwatch.v" "comb_10" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 19 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853543 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst comb_10 " "Port \"rst\" does not exist in macrofunction \"comb_10\"" {  } { { "Stopwatch.v" "comb_10" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 19 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853543 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "out comb_9 " "Port \"out\" does not exist in macrofunction \"comb_9\"" {  } { { "Stopwatch.v" "comb_9" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853543 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst comb_9 " "Port \"rst\" does not exist in macrofunction \"comb_9\"" {  } { { "Stopwatch.v" "comb_9" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853543 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "out comb_8 " "Port \"out\" does not exist in macrofunction \"comb_8\"" {  } { { "Stopwatch.v" "comb_8" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 17 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853544 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rst comb_8 " "Port \"rst\" does not exist in macrofunction \"comb_8\"" {  } { { "Stopwatch.v" "comb_8" { Text "C:/Users/alago/Documents/Github/DLD/Final Project/Stopwatch.v" 17 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669145853544 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669145853552 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alago/Documents/Github/DLD/Final Project/output_files/Dig_Stopwatch.map.smsg " "Generated suppressed messages file C:/Users/alago/Documents/Github/DLD/Final Project/output_files/Dig_Stopwatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669145853565 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669145853600 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 22 14:37:33 2022 " "Processing ended: Tue Nov 22 14:37:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669145853600 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669145853600 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669145853600 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669145853600 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669145854160 ""}
