<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: Kernel/include/cpu.hpp File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('df/dbe/cpu_8hpp.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">cpu.hpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="../../d0/df4/Kernel_2include_2types_8h_source.html">types.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpu/x86/cpuid_intel.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../d7/d48/cpuid__amd_8hpp_source.html">cpu/x86/cpuid_amd.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cpu/x86/x32/cr.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../d3/d82/x32_2msr_8hpp_source.html">cpu/x86/x32/msr.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../dd/deb/x64_2cr_8hpp_source.html">cpu/x86/x64/cr.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../d4/db2/x64_2msr_8hpp_source.html">cpu/x86/x64/msr.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../da/d49/exceptions_8hpp_source.html">cpu/x86/exceptions.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../d8/d0a/interrupts_8hpp_source.html">cpu/x86/interrupts.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../d8/dfd/signatures_8hpp_source.html">cpu/signatures.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../db/d81/membar_8hpp_source.html">cpu/membar.hpp</a>&gt;</code><br />
<code>#include &lt;cstring&gt;</code><br />
</div>
<p><a href="../../df/dbe/cpu_8hpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:d2/d22/unionCPU_1_1x32_1_1____packed"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d2/d22/unionCPU_1_1x32_1_1____packed">CPU::x32::__packed</a></td></tr>
<tr class="memdesc:d2/d22/unionCPU_1_1x32_1_1____packed"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSR_APIC_BASE structure.  <a href="../../de/d78/namespaceCPU_1_1x32.html#d2/d22/unionCPU_1_1x32_1_1____packed">More...</a><br /></td></tr>
<tr class="separator:d2/d22/unionCPU_1_1x32_1_1____packed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d1/d7c/unionCPU_1_1x32_1_1EFLAGS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d1/d7c/unionCPU_1_1x32_1_1EFLAGS">CPU::x32::EFLAGS</a></td></tr>
<tr class="separator:d1/d7c/unionCPU_1_1x32_1_1EFLAGS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d3/d23/structCPU_1_1x32_1_1TrapFrame"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d3/d23/structCPU_1_1x32_1_1TrapFrame">CPU::x32::TrapFrame</a></td></tr>
<tr class="separator:d3/d23/structCPU_1_1x32_1_1TrapFrame"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d2/d22/unionCPU_1_1x32_1_1DR6"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d2/d22/unionCPU_1_1x32_1_1DR6">CPU::x32::DR6</a></td></tr>
<tr class="separator:d2/d22/unionCPU_1_1x32_1_1DR6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dd/db5/unionCPU_1_1x32_1_1DR7"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#dd/db5/unionCPU_1_1x32_1_1DR7">CPU::x32::DR7</a></td></tr>
<tr class="separator:dd/db5/unionCPU_1_1x32_1_1DR7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d4/d34/structCPU_1_1x32_1_1FXState"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d4/d34/structCPU_1_1x32_1_1FXState">CPU::x32::FXState</a></td></tr>
<tr class="separator:d4/d34/structCPU_1_1x32_1_1FXState"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d7/d45/unionCPU_1_1x64_1_1____packed"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d7/d45/unionCPU_1_1x64_1_1____packed">CPU::x64::__packed</a></td></tr>
<tr class="memdesc:d7/d45/unionCPU_1_1x64_1_1____packed"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSR_APIC_BASE structure.  <a href="../../d9/d25/namespaceCPU_1_1x64.html#d7/d45/unionCPU_1_1x64_1_1____packed">More...</a><br /></td></tr>
<tr class="separator:d7/d45/unionCPU_1_1x64_1_1____packed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d8/dd8/unionCPU_1_1x64_1_1RFLAGS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d8/dd8/unionCPU_1_1x64_1_1RFLAGS">CPU::x64::RFLAGS</a></td></tr>
<tr class="separator:d8/dd8/unionCPU_1_1x64_1_1RFLAGS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:df/df2/structCPU_1_1x64_1_1TrapFrame"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#df/df2/structCPU_1_1x64_1_1TrapFrame">CPU::x64::TrapFrame</a></td></tr>
<tr class="separator:df/df2/structCPU_1_1x64_1_1TrapFrame"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dd/d51/structCPU_1_1x64_1_1ExceptionFrame"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dd/d51/structCPU_1_1x64_1_1ExceptionFrame">CPU::x64::ExceptionFrame</a></td></tr>
<tr class="separator:dd/d51/structCPU_1_1x64_1_1ExceptionFrame"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dd/dfd/unionCPU_1_1x64_1_1EFER"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dd/dfd/unionCPU_1_1x64_1_1EFER">CPU::x64::EFER</a></td></tr>
<tr class="separator:dd/dfd/unionCPU_1_1x64_1_1EFER"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dc/dd4/unionCPU_1_1x64_1_1DR6"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dc/dd4/unionCPU_1_1x64_1_1DR6">CPU::x64::DR6</a></td></tr>
<tr class="separator:dc/dd4/unionCPU_1_1x64_1_1DR6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d5/dca/unionCPU_1_1x64_1_1DR7"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d5/dca/unionCPU_1_1x64_1_1DR7">CPU::x64::DR7</a></td></tr>
<tr class="separator:d5/dca/unionCPU_1_1x64_1_1DR7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:df/d46/unionCPU_1_1x64_1_1PageFaultErrorCode"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#df/d46/unionCPU_1_1x64_1_1PageFaultErrorCode">CPU::x64::PageFaultErrorCode</a></td></tr>
<tr class="separator:df/d46/unionCPU_1_1x64_1_1PageFaultErrorCode"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dc/d33/unionCPU_1_1x64_1_1SelectorErrorCode"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dc/d33/unionCPU_1_1x64_1_1SelectorErrorCode">CPU::x64::SelectorErrorCode</a></td></tr>
<tr class="separator:dc/d33/unionCPU_1_1x64_1_1SelectorErrorCode"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:df/d25/structCPU_1_1x64_1_1FXState"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#df/d25/structCPU_1_1x64_1_1FXState">CPU::x64::FXState</a></td></tr>
<tr class="separator:df/d25/structCPU_1_1x64_1_1FXState"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d7/d03/structCPU_1_1aarch64_1_1TrapFrame"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbc/namespaceCPU_1_1aarch64.html#d7/d03/structCPU_1_1aarch64_1_1TrapFrame">CPU::aarch64::TrapFrame</a></td></tr>
<tr class="separator:d7/d03/structCPU_1_1aarch64_1_1TrapFrame"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/df4/structCPU_1_1x32_1_1____packed_8____unnamed762____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/df4/structCPU_1_1x32_1_1____packed_8____unnamed762____">CPU::x32::__packed.__unnamed762__</a></td></tr>
<tr class="separator:d9/df4/structCPU_1_1x32_1_1____packed_8____unnamed762____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d8/dfb/structCPU_1_1x32_1_1EFLAGS_8____unnamed764____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d8/dfb/structCPU_1_1x32_1_1EFLAGS_8____unnamed764____">CPU::x32::EFLAGS.__unnamed764__</a></td></tr>
<tr class="separator:d8/dfb/structCPU_1_1x32_1_1EFLAGS_8____unnamed764____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/da9/structCPU_1_1x32_1_1DR6_8____unnamed766____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/da9/structCPU_1_1x32_1_1DR6_8____unnamed766____">CPU::x32::DR6.__unnamed766__</a></td></tr>
<tr class="separator:d9/da9/structCPU_1_1x32_1_1DR6_8____unnamed766____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:da/da2/structCPU_1_1x32_1_1DR7_8____unnamed768____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#da/da2/structCPU_1_1x32_1_1DR7_8____unnamed768____">CPU::x32::DR7.__unnamed768__</a></td></tr>
<tr class="separator:da/da2/structCPU_1_1x32_1_1DR7_8____unnamed768____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d49/structCPU_1_1x64_1_1____packed_8____aligned"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d9/d49/structCPU_1_1x64_1_1____packed_8____aligned">CPU::x64::__packed.__aligned</a></td></tr>
<tr class="separator:d9/d49/structCPU_1_1x64_1_1____packed_8____aligned"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d0d/structCPU_1_1x64_1_1____packed_8____unnamed771____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d9/d0d/structCPU_1_1x64_1_1____packed_8____unnamed771____">CPU::x64::__packed.__unnamed771__</a></td></tr>
<tr class="separator:d9/d0d/structCPU_1_1x64_1_1____packed_8____unnamed771____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d53/structCPU_1_1x64_1_1RFLAGS_8____unnamed773____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d9/d53/structCPU_1_1x64_1_1RFLAGS_8____unnamed773____">CPU::x64::RFLAGS.__unnamed773__</a></td></tr>
<tr class="separator:d9/d53/structCPU_1_1x64_1_1RFLAGS_8____unnamed773____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dc/daa/structCPU_1_1x64_1_1EFER_8____unnamed775____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dc/daa/structCPU_1_1x64_1_1EFER_8____unnamed775____">CPU::x64::EFER.__unnamed775__</a></td></tr>
<tr class="separator:dc/daa/structCPU_1_1x64_1_1EFER_8____unnamed775____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:df/dc6/structCPU_1_1x64_1_1DR6_8____unnamed777____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#df/dc6/structCPU_1_1x64_1_1DR6_8____unnamed777____">CPU::x64::DR6.__unnamed777__</a></td></tr>
<tr class="separator:df/dc6/structCPU_1_1x64_1_1DR6_8____unnamed777____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/db4/structCPU_1_1x64_1_1DR7_8____unnamed779____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d9/db4/structCPU_1_1x64_1_1DR7_8____unnamed779____">CPU::x64::DR7.__unnamed779__</a></td></tr>
<tr class="separator:d9/db4/structCPU_1_1x64_1_1DR7_8____unnamed779____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dd/d17/structCPU_1_1x64_1_1PageFaultErrorCode_8____unnamed781____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dd/d17/structCPU_1_1x64_1_1PageFaultErrorCode_8____unnamed781____">CPU::x64::PageFaultErrorCode.__unnamed781__</a></td></tr>
<tr class="separator:dd/d17/structCPU_1_1x64_1_1PageFaultErrorCode_8____unnamed781____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d2/d8c/structCPU_1_1x64_1_1SelectorErrorCode_8____unnamed783____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d2/d8c/structCPU_1_1x64_1_1SelectorErrorCode_8____unnamed783____">CPU::x64::SelectorErrorCode.__unnamed783__</a></td></tr>
<tr class="separator:d2/d8c/structCPU_1_1x64_1_1SelectorErrorCode_8____unnamed783____"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:d7/dfa/namespaceCPU"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></td></tr>
<tr class="memdesc:d7/dfa/namespaceCPU"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> related functions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:de/d78/namespaceCPU_1_1x32"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html">CPU::x32</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d25/namespaceCPU_1_1x64"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html">CPU::x64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d8/dbc/namespaceCPU_1_1aarch64"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbc/namespaceCPU_1_1aarch64.html">CPU::aarch64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:adf6237eb2d523ea01afa38024b37a2ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#adf6237eb2d523ea01afa38024b37a2ac">thisPageTable</a>&#160;&#160;&#160;(<a class="el" href="../../df/d1d/classMemory_1_1PageTable.html">Memory::PageTable</a> *)<a class="el" href="../../d7/dfa/namespaceCPU.html#a91241794b7196a732d94084fc08f6ec5">CPU::PageTable</a>()</td></tr>
<tr class="separator:adf6237eb2d523ea01afa38024b37a2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ab8c3cc68e17ce5981e25ba497688fdc1"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d2/d22/unionCPU_1_1x32_1_1DR6">CPU::x32::DR6</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#ab8c3cc68e17ce5981e25ba497688fdc1">CPU::x32::DR6</a></td></tr>
<tr class="separator:ab8c3cc68e17ce5981e25ba497688fdc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc94818075b7067d4104ee607c422991"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#dd/db5/unionCPU_1_1x32_1_1DR7">CPU::x32::DR7</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#acc94818075b7067d4104ee607c422991">CPU::x32::DR7</a></td></tr>
<tr class="separator:acc94818075b7067d4104ee607c422991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13405810a0f92e2ad6107c5a1d2f685"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dd/dfd/unionCPU_1_1x64_1_1EFER">CPU::x64::EFER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#ae13405810a0f92e2ad6107c5a1d2f685">CPU::x64::EFER</a></td></tr>
<tr class="separator:ae13405810a0f92e2ad6107c5a1d2f685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a923a47daa21faa50405f8397b735b"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dc/dd4/unionCPU_1_1x64_1_1DR6">CPU::x64::DR6</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a31a923a47daa21faa50405f8397b735b">CPU::x64::DR6</a></td></tr>
<tr class="separator:a31a923a47daa21faa50405f8397b735b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3e456145bd0e0b402efa6c16ffb864"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d5/dca/unionCPU_1_1x64_1_1DR7">CPU::x64::DR7</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a4b3e456145bd0e0b402efa6c16ffb864">CPU::x64::DR7</a></td></tr>
<tr class="separator:a4b3e456145bd0e0b402efa6c16ffb864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75f18d588864de6d36447d9d3987045"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#df/d46/unionCPU_1_1x64_1_1PageFaultErrorCode">CPU::x64::PageFaultErrorCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#aa75f18d588864de6d36447d9d3987045">CPU::x64::PageFaultErrorCode</a></td></tr>
<tr class="separator:aa75f18d588864de6d36447d9d3987045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca18081f834ac01ea5fe9d9d5a0d6c4b"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dc/d33/unionCPU_1_1x64_1_1SelectorErrorCode">CPU::x64::SelectorErrorCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#aca18081f834ac01ea5fe9d9d5a0d6c4b">CPU::x64::SelectorErrorCode</a></td></tr>
<tr class="separator:aca18081f834ac01ea5fe9d9d5a0d6c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a8fcf1f2cabd7ed5b6d22e93765aaf178"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a8fcf1f2cabd7ed5b6d22e93765aaf178">CPU::InterruptsType</a> { <a class="el" href="../../d7/dfa/namespaceCPU.html#a8fcf1f2cabd7ed5b6d22e93765aaf178a2e45a41bd35e0fdd2a5f320d9dfde0db">CPU::Check</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a8fcf1f2cabd7ed5b6d22e93765aaf178adb91be1ff77d40242e5c3ea53f344b05">CPU::Enable</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a8fcf1f2cabd7ed5b6d22e93765aaf178ad9f455a07bfc57fc6a9a63100ba5ded4">CPU::Disable</a>
 }</td></tr>
<tr class="memdesc:a8fcf1f2cabd7ed5b6d22e93765aaf178"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum for <a class="el" href="d7/dfa/namespaceCPU.html#a0d106989c5e6c864175365b9ed51c960" title="Check if interrupts are enabled.">CPU::Interrupts()</a> function.  <a href="../../d7/dfa/namespaceCPU.html#a8fcf1f2cabd7ed5b6d22e93765aaf178">More...</a><br /></td></tr>
<tr class="separator:a8fcf1f2cabd7ed5b6d22e93765aaf178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7152a6891aa829fafb5d7cdc3c31c9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9">CPU::x86SIMDType</a> { <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9aed8a9f388df50bf7944d048caf52be17">CPU::SIMD_NONE</a> = (1 &lt;&lt; 0)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a9c02b303f2b1b7689fa1a404b2c3e8b2">CPU::SIMD_SSE</a> = (1 &lt;&lt; 1)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a0bddfab10ab67dd079518ac27b44de64">CPU::SIMD_SSE2</a> = (1 &lt;&lt; 2)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a7a8dbce208816205ba9008314b953b70">CPU::SIMD_SSE3</a> = (1 &lt;&lt; 3)
, <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9aff181d5aa19033fd79fcbe1169343cbb">CPU::SIMD_SSSE3</a> = (1 &lt;&lt; 4)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9abbcc74bc18e848d9ba50ae0b3f854659">CPU::SIMD_SSE41</a> = (1 &lt;&lt; 5)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a98e536aff2bf638955b2b61585e91b7c">CPU::SIMD_SSE42</a> = (1 &lt;&lt; 6)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a7294b96f97c1e17738f19cd403cace1d">CPU::SIMD_AVX</a> = (1 &lt;&lt; 7)
, <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a8fa09a3ee42bda382443dc78b943c452">CPU::SIMD_AVX2</a> = (1 &lt;&lt; 8)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a20ecbf7e59a6de3fbad7544001ee60f9">CPU::SIMD_AVX512</a> = (1 &lt;&lt; 9)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9aba277647448e419a353df061bb23ceda">CPU::SIMD_AVX512F</a> = (1 &lt;&lt; 10)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9ae6e994da67125a8b3868b0ceddeb641c">CPU::SIMD_AVX512CD</a> = (1 &lt;&lt; 11)
, <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a7e07f90126cac2d8f6341064fa7db55c">CPU::SIMD_AVX512ER</a> = (1 &lt;&lt; 12)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a0b9348d44fba39d84d0d09cb8342a7fc">CPU::SIMD_AVX512PF</a> = (1 &lt;&lt; 13)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9ae1d4c012b0937402e34f328952486885">CPU::SIMD_AVX512VL</a> = (1 &lt;&lt; 14)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a98ce539eacb549a6d00887b2719eeac5">CPU::SIMD_AVX512DQ</a> = (1 &lt;&lt; 16)
, <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9add31486e618662b84c125557c0451a02">CPU::SIMD_AVX512BW</a> = (1 &lt;&lt; 15)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9aab4f25f29227303b441cff9f266d1cea">CPU::SIMD_AVX512IFMA</a> = (1 &lt;&lt; 17)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a3180d84d8f5322510a8c2213ae14ce43">CPU::SIMD_AVX512VBMI</a> = (1 &lt;&lt; 18)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9ab1dc8147b7a6b6f851d2b3489820d50a">CPU::SIMD_AVX5124VNNIW</a> = (1 &lt;&lt; 19)
, <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a9e4b037df07275e141b7eb7c185be231">CPU::SIMD_AVX5124FMAPS</a> = (1 &lt;&lt; 20)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a51931900dccd949f46f9b0d729ab2cc0">CPU::SIMD_AVX512VPOPCNTDQ</a> = (1 &lt;&lt; 21)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9ab886e9c60f8ef87cf1c73930f0d51d1f">CPU::SIMD_AVX512VNNI</a> = (1 &lt;&lt; 22)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9afe5043eb6aa7f49c89e39eeaa1310264">CPU::SIMD_AVX512VBMI2</a> = (1 &lt;&lt; 23)
, <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a007810eec04c08b874a72e6505d849ea">CPU::SIMD_AVX512BITALG</a> = (1 &lt;&lt; 24)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a76b77248c2494111158ee44022e1ffde">CPU::SIMD_AVX512VP2INTERSECT</a> = (1 &lt;&lt; 25)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a8e3c075a0c42e1bd1386ce1b2c59a3fd">CPU::SIMD_AVX512GFNI</a> = (1 &lt;&lt; 26)
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a636676c68215b9220738fc0a699fe846">CPU::SIMD_AVX512VPCLMULQDQ</a> = (1 &lt;&lt; 27)
, <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a22d18e3234ec28a2a6c1d8677c96c950">CPU::SIMD_AVX512VAES</a> = (1 &lt;&lt; 28)
<br />
 }</td></tr>
<tr class="separator:a9b7152a6891aa829fafb5d7cdc3c31c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a5ec1ffd60694e9823ed2cb69ee1b37cd"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a5ec1ffd60694e9823ed2cb69ee1b37cd">CPU::Vendor</a> ()</td></tr>
<tr class="memdesc:a5ec1ffd60694e9823ed2cb69ee1b37cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> vendor identifier.  <a href="../../d7/dfa/namespaceCPU.html#a5ec1ffd60694e9823ed2cb69ee1b37cd">More...</a><br /></td></tr>
<tr class="separator:a5ec1ffd60694e9823ed2cb69ee1b37cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2666633b57974db680ea4f94c98f510"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#aa2666633b57974db680ea4f94c98f510">CPU::Name</a> ()</td></tr>
<tr class="memdesc:aa2666633b57974db680ea4f94c98f510"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> name.  <a href="../../d7/dfa/namespaceCPU.html#aa2666633b57974db680ea4f94c98f510">More...</a><br /></td></tr>
<tr class="separator:aa2666633b57974db680ea4f94c98f510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045407e047f73998e6a6f6c759c4edb6"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a045407e047f73998e6a6f6c759c4edb6">CPU::Hypervisor</a> ()</td></tr>
<tr class="memdesc:a045407e047f73998e6a6f6c759c4edb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> hypervisor vendor.  <a href="../../d7/dfa/namespaceCPU.html#a045407e047f73998e6a6f6c759c4edb6">More...</a><br /></td></tr>
<tr class="separator:a045407e047f73998e6a6f6c759c4edb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1175128f59cc4c5428896140965fc8f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a1175128f59cc4c5428896140965fc8f5">CPU::CheckSIMD</a> ()</td></tr>
<tr class="memdesc:a1175128f59cc4c5428896140965fc8f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check SIMD support. It will return the highest supported SIMD type.  <a href="../../d7/dfa/namespaceCPU.html#a1175128f59cc4c5428896140965fc8f5">More...</a><br /></td></tr>
<tr class="separator:a1175128f59cc4c5428896140965fc8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d16e0a922dd9127759b9d447c983ffd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/dba/Drivers_2include_2types_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a3d16e0a922dd9127759b9d447c983ffd">CPU::CheckSIMD</a> (x86SIMDType Type)</td></tr>
<tr class="memdesc:a3d16e0a922dd9127759b9d447c983ffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check SIMD support.  <a href="../../d7/dfa/namespaceCPU.html#a3d16e0a922dd9127759b9d447c983ffd">More...</a><br /></td></tr>
<tr class="separator:a3d16e0a922dd9127759b9d447c983ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a4fab0619f0ce21510172b1aab17ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> <a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a84a4fab0619f0ce21510172b1aab17ee">CPU::Pause</a> (<a class="el" href="../../d4/dba/Drivers_2include_2types_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> Loop=<a class="el" href="../../d8/d3a/doomtype_8h.html#a7c6368b321bd9acd0149b030bb8275edae9de385ef6fe9bf3360d1038396b884c">false</a>)</td></tr>
<tr class="memdesc:a84a4fab0619f0ce21510172b1aab17ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pause the <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a>.  <a href="../../d7/dfa/namespaceCPU.html#a84a4fab0619f0ce21510172b1aab17ee">More...</a><br /></td></tr>
<tr class="separator:a84a4fab0619f0ce21510172b1aab17ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d66aba1e2db1bbe0b9233304298f9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5b6df4fe38493e14648842364a76075f">__noreturn</a> <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a9314dbac96b8097be9506b69c32f5ae9">__used</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a43d66aba1e2db1bbe0b9233304298f9e">CPU::Stop</a> ()</td></tr>
<tr class="memdesc:a43d66aba1e2db1bbe0b9233304298f9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop the <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> (infinite loop)  <a href="../../d7/dfa/namespaceCPU.html#a43d66aba1e2db1bbe0b9233304298f9e">More...</a><br /></td></tr>
<tr class="separator:a43d66aba1e2db1bbe0b9233304298f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a8c0cec9df180033ce7e710317eec3c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> <a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a5a8c0cec9df180033ce7e710317eec3c">CPU::Halt</a> (<a class="el" href="../../d4/dba/Drivers_2include_2types_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> Loop=<a class="el" href="../../d8/d3a/doomtype_8h.html#a7c6368b321bd9acd0149b030bb8275edae9de385ef6fe9bf3360d1038396b884c">false</a>)</td></tr>
<tr class="memdesc:a5a8c0cec9df180033ce7e710317eec3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Halt the <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a>.  <a href="../../d7/dfa/namespaceCPU.html#a5a8c0cec9df180033ce7e710317eec3c">More...</a><br /></td></tr>
<tr class="separator:a5a8c0cec9df180033ce7e710317eec3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d106989c5e6c864175365b9ed51c960"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/dba/Drivers_2include_2types_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a0d106989c5e6c864175365b9ed51c960">CPU::Interrupts</a> (InterruptsType Type=<a class="el" href="../../dc/ddf/XallocV1_8cpp.html#ad747a13f77a96a815e4f5630a03354dd">Check</a>)</td></tr>
<tr class="memdesc:a0d106989c5e6c864175365b9ed51c960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if interrupts are enabled.  <a href="../../d7/dfa/namespaceCPU.html#a0d106989c5e6c864175365b9ed51c960">More...</a><br /></td></tr>
<tr class="separator:a0d106989c5e6c864175365b9ed51c960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91241794b7196a732d94084fc08f6ec5"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a91241794b7196a732d94084fc08f6ec5">CPU::PageTable</a> (void *PT=nullptr)</td></tr>
<tr class="memdesc:a91241794b7196a732d94084fc08f6ec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get/Set the <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a>'s page table.  <a href="../../d7/dfa/namespaceCPU.html#a91241794b7196a732d94084fc08f6ec5">More...</a><br /></td></tr>
<tr class="separator:a91241794b7196a732d94084fc08f6ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468f1f9a421fc5b73355598e96a58d5c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a468f1f9a421fc5b73355598e96a58d5c">CPU::InitializeFeatures</a> (int Core)</td></tr>
<tr class="memdesc:a468f1f9a421fc5b73355598e96a58d5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">To be used only once.  <a href="../../d7/dfa/namespaceCPU.html#a468f1f9a421fc5b73355598e96a58d5c">More...</a><br /></td></tr>
<tr class="separator:a468f1f9a421fc5b73355598e96a58d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe4248cc88b3b6deebb92b8e074561a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#adfe4248cc88b3b6deebb92b8e074561a">CPU::Counter</a> ()</td></tr>
<tr class="memdesc:adfe4248cc88b3b6deebb92b8e074561a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> counter value.  <a href="../../d7/dfa/namespaceCPU.html#adfe4248cc88b3b6deebb92b8e074561a">More...</a><br /></td></tr>
<tr class="separator:adfe4248cc88b3b6deebb92b8e074561a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5fea71c780c7bc4e1ff5e76dc7594b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a3a5fea71c780c7bc4e1ff5e76dc7594b">CPU::x32::cpuid</a> (<a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="../../d6/d3f/rltypedefs_8h.html#a38bf8b007a281c3c96504ad1d2614af4">Function</a>, <a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *eax, <a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *ebx, <a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *ecx, <a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *edx)</td></tr>
<tr class="memdesc:a3a5fea71c780c7bc4e1ff5e76dc7594b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID.  <a href="../../de/d78/namespaceCPU_1_1x32.html#a3a5fea71c780c7bc4e1ff5e76dc7594b">More...</a><br /></td></tr>
<tr class="separator:a3a5fea71c780c7bc4e1ff5e76dc7594b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14eab3b1530ae0b4eaeb6c2a39a5793c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a14eab3b1530ae0b4eaeb6c2a39a5793c">CPU::x32::lgdt</a> (void *gdt)</td></tr>
<tr class="separator:a14eab3b1530ae0b4eaeb6c2a39a5793c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53801b044364ffb4f0601a0636dfda0e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a53801b044364ffb4f0601a0636dfda0e">CPU::x32::lidt</a> (void *idt)</td></tr>
<tr class="separator:a53801b044364ffb4f0601a0636dfda0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c70910d1eac5d6aaf0037a0cd2948d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#ad7c70910d1eac5d6aaf0037a0cd2948d">CPU::x32::ltr</a> (<a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a> Segment)</td></tr>
<tr class="separator:ad7c70910d1eac5d6aaf0037a0cd2948d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17e3b9e22b0614b046f2d5fca19a48ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a17e3b9e22b0614b046f2d5fca19a48ee">CPU::x32::invlpg</a> (void *<a class="el" href="../../d0/daf/ac97_8cpp.html#aca1b23fd721c8d8dc70a8227e336b6e8">Address</a>)</td></tr>
<tr class="separator:a17e3b9e22b0614b046f2d5fca19a48ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de9b22ee8ebd0232142b9ebd47bdce9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a9de9b22ee8ebd0232142b9ebd47bdce9">CPU::x32::fxsave</a> (void *FXSaveArea)</td></tr>
<tr class="separator:a9de9b22ee8ebd0232142b9ebd47bdce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac302f8b3ce6a461766063bbc03e5f013"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#ac302f8b3ce6a461766063bbc03e5f013">CPU::x32::fxrstor</a> (void *FXRstorArea)</td></tr>
<tr class="separator:ac302f8b3ce6a461766063bbc03e5f013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6210f65714d72158ea0735ca17163500"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#df/d25/structCPU_1_1x64_1_1FXState">CPU::x64::FXState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a6210f65714d72158ea0735ca17163500">CPU::x64::__aligned</a> (16)</td></tr>
<tr class="separator:a6210f65714d72158ea0735ca17163500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475c0c7a11bbda597ab21445ee4e27ce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a475c0c7a11bbda597ab21445ee4e27ce">CPU::x64::lgdt</a> (void *gdt)</td></tr>
<tr class="separator:a475c0c7a11bbda597ab21445ee4e27ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28e1aba3b3a17171f5722d7b63533ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#aa28e1aba3b3a17171f5722d7b63533ab">CPU::x64::lidt</a> (void *idt)</td></tr>
<tr class="separator:aa28e1aba3b3a17171f5722d7b63533ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa7172cad3aab175383106178d11bf5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a3aa7172cad3aab175383106178d11bf5">CPU::x64::ltr</a> (<a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a> Segment)</td></tr>
<tr class="separator:a3aa7172cad3aab175383106178d11bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32cce023d69830dad4a2e559449b55f4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a32cce023d69830dad4a2e559449b55f4">CPU::x64::invlpg</a> (void *<a class="el" href="../../d0/daf/ac97_8cpp.html#aca1b23fd721c8d8dc70a8227e336b6e8">Address</a>)</td></tr>
<tr class="separator:a32cce023d69830dad4a2e559449b55f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0f3d588b314e473b68960e03132b95"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#aff0f3d588b314e473b68960e03132b95">CPU::x64::cpuid</a> (<a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="../../d6/d3f/rltypedefs_8h.html#a38bf8b007a281c3c96504ad1d2614af4">Function</a>, <a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *eax, <a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *ebx, <a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *ecx, <a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *edx)</td></tr>
<tr class="memdesc:aff0f3d588b314e473b68960e03132b95"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID.  <a href="../../d9/d25/namespaceCPU_1_1x64.html#aff0f3d588b314e473b68960e03132b95">More...</a><br /></td></tr>
<tr class="separator:aff0f3d588b314e473b68960e03132b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d5aaa375fccba9f8e0529b475e9041"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> <a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a51d5aaa375fccba9f8e0529b475e9041">CPU::x64::GetHighestLeaf</a> ()</td></tr>
<tr class="separator:a51d5aaa375fccba9f8e0529b475e9041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56b84517cfdd0b9a65842c6f1c494cb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#aa56b84517cfdd0b9a65842c6f1c494cb">CPU::x64::fxsave</a> (void *FXSaveArea)</td></tr>
<tr class="separator:aa56b84517cfdd0b9a65842c6f1c494cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682a26ee977fdaf9c02bd442080c1248"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0d3da560e24cfa70ee06d69ce540fa30">nsa</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a682a26ee977fdaf9c02bd442080c1248">CPU::x64::fxrstor</a> (void *FXRstorArea)</td></tr>
<tr class="separator:a682a26ee977fdaf9c02bd442080c1248"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a5e7c3327db0d967578ef13b0e0775924"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d4/d34/structCPU_1_1x32_1_1FXState">CPU::x32::FXState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a5e7c3327db0d967578ef13b0e0775924">CPU::x32::__packed</a></td></tr>
<tr class="separator:a5e7c3327db0d967578ef13b0e0775924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e33b01fe25cb595f498d300575eb310"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#a2e33b01fe25cb595f498d300575eb310">fcw</a></td></tr>
<tr class="memdesc:a2e33b01fe25cb595f498d300575eb310"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU control word.  <a href="../../df/dbe/cpu_8hpp.html#a2e33b01fe25cb595f498d300575eb310">More...</a><br /></td></tr>
<tr class="separator:a2e33b01fe25cb595f498d300575eb310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22d66ef6012b705c21f163e38fa496e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#ab22d66ef6012b705c21f163e38fa496e">fsw</a></td></tr>
<tr class="memdesc:ab22d66ef6012b705c21f163e38fa496e"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU status word.  <a href="../../df/dbe/cpu_8hpp.html#ab22d66ef6012b705c21f163e38fa496e">More...</a><br /></td></tr>
<tr class="separator:ab22d66ef6012b705c21f163e38fa496e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c0ce85422a2a1bb4c709c3fa9bfdd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#ae7c0ce85422a2a1bb4c709c3fa9bfdd5">ftw</a></td></tr>
<tr class="memdesc:ae7c0ce85422a2a1bb4c709c3fa9bfdd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU tag words.  <a href="../../df/dbe/cpu_8hpp.html#ae7c0ce85422a2a1bb4c709c3fa9bfdd5">More...</a><br /></td></tr>
<tr class="separator:ae7c0ce85422a2a1bb4c709c3fa9bfdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68394408e82008fe25bfe2931b59ce58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#a68394408e82008fe25bfe2931b59ce58">Reserved</a></td></tr>
<tr class="memdesc:a68394408e82008fe25bfe2931b59ce58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved (zero)  <a href="../../df/dbe/cpu_8hpp.html#a68394408e82008fe25bfe2931b59ce58">More...</a><br /></td></tr>
<tr class="separator:a68394408e82008fe25bfe2931b59ce58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf1ee01ae13a6701cbbcdc3f8330da9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#aaaf1ee01ae13a6701cbbcdc3f8330da9">fop</a></td></tr>
<tr class="memdesc:aaaf1ee01ae13a6701cbbcdc3f8330da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU opcode.  <a href="../../df/dbe/cpu_8hpp.html#aaaf1ee01ae13a6701cbbcdc3f8330da9">More...</a><br /></td></tr>
<tr class="separator:aaaf1ee01ae13a6701cbbcdc3f8330da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e28f434559f0582a69699dc4dbc286"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#a90e28f434559f0582a69699dc4dbc286">rip</a></td></tr>
<tr class="memdesc:a90e28f434559f0582a69699dc4dbc286"><td class="mdescLeft">&#160;</td><td class="mdescRight">PFU instruction pointer.  <a href="../../df/dbe/cpu_8hpp.html#a90e28f434559f0582a69699dc4dbc286">More...</a><br /></td></tr>
<tr class="separator:a90e28f434559f0582a69699dc4dbc286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631e90d006f9914332fd0898840cf728"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#a631e90d006f9914332fd0898840cf728">rdp</a></td></tr>
<tr class="memdesc:a631e90d006f9914332fd0898840cf728"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU data pointer.  <a href="../../df/dbe/cpu_8hpp.html#a631e90d006f9914332fd0898840cf728">More...</a><br /></td></tr>
<tr class="separator:a631e90d006f9914332fd0898840cf728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1485787f3c2fb8d9f8e3668eb0dbbfe3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#a1485787f3c2fb8d9f8e3668eb0dbbfe3">mxcsr</a></td></tr>
<tr class="memdesc:a1485787f3c2fb8d9f8e3668eb0dbbfe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSE control register.  <a href="../../df/dbe/cpu_8hpp.html#a1485787f3c2fb8d9f8e3668eb0dbbfe3">More...</a><br /></td></tr>
<tr class="separator:a1485787f3c2fb8d9f8e3668eb0dbbfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34c8517083c2fe1c7d1a7bfce6896d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#ab34c8517083c2fe1c7d1a7bfce6896d5">mxcsrmask</a></td></tr>
<tr class="memdesc:ab34c8517083c2fe1c7d1a7bfce6896d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSE control register mask.  <a href="../../df/dbe/cpu_8hpp.html#ab34c8517083c2fe1c7d1a7bfce6896d5">More...</a><br /></td></tr>
<tr class="separator:ab34c8517083c2fe1c7d1a7bfce6896d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a64417463dada5f616e896c2f393e9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#a3a64417463dada5f616e896c2f393e9e">st</a> [8][16]</td></tr>
<tr class="memdesc:a3a64417463dada5f616e896c2f393e9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU registers (last 6 bytes reserved)  <a href="../../df/dbe/cpu_8hpp.html#a3a64417463dada5f616e896c2f393e9e">More...</a><br /></td></tr>
<tr class="separator:a3a64417463dada5f616e896c2f393e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a70c3b20deed66804857c7998a83ded"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#a0a70c3b20deed66804857c7998a83ded">xmm</a> [16][16]</td></tr>
<tr class="memdesc:a0a70c3b20deed66804857c7998a83ded"><td class="mdescLeft">&#160;</td><td class="mdescRight">XMM registers.  <a href="../../df/dbe/cpu_8hpp.html#a0a70c3b20deed66804857c7998a83ded">More...</a><br /></td></tr>
<tr class="separator:a0a70c3b20deed66804857c7998a83ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="d2/d22/unionCPU_1_1x32_1_1____packed" id="d2/d22/unionCPU_1_1x32_1_1____packed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d2/d22/unionCPU_1_1x32_1_1____packed">&#9670;&nbsp;</a></span>CPU::x32::__packed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::__packed</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>MSR_APIC_BASE structure. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a6c41656dc4a6f098c79385cfedda7ff6aae69c6e0738a184dd1ec443dab2f6924">MSR_APIC_BASE</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00220">220</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae42c07d7b814798423b777335f4ffc5b"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/df4/structCPU_1_1x32_1_1____packed_8____unnamed762____">__packed</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a31dacb0c97ecc6bec4b42ab0c396b72a"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d1/d7c/unionCPU_1_1x32_1_1EFLAGS" id="d1/d7c/unionCPU_1_1x32_1_1EFLAGS"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d1/d7c/unionCPU_1_1x32_1_1EFLAGS">&#9670;&nbsp;</a></span>CPU::x32::EFLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::EFLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00245">245</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab75a7cd4572e7f281cfc99721af195c4"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d8/dfb/structCPU_1_1x32_1_1EFLAGS_8____unnamed764____">EFLAGS</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a896ee47cf16552f2ac6b0314837b143e"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d3/d23/structCPU_1_1x32_1_1TrapFrame" id="d3/d23/structCPU_1_1x32_1_1TrapFrame"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d3/d23/structCPU_1_1x32_1_1TrapFrame">&#9670;&nbsp;</a></span>CPU::x32::TrapFrame</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::TrapFrame</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00295">295</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a78f9510bbdb2dae0b81eccb5fab16a66"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
cs</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac718cd3974b6e09521f8300694db44c7"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
eax</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab828a678809d399c43a0bbe808a58daf"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
ebp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="addde57b897f69da20a84194864c7d2bd"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
ebx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2430e2c45f09c9b86c5634ec67927884"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
ecx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0072a67dacae04df35333419beeb9d9b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
edi</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad5926a24827ad398754331e1f31c4d05"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
edx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad9505ce78f379c94e58698c7a6157b54"></a><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d1/d7c/unionCPU_1_1x32_1_1EFLAGS">EFLAGS</a></td>
<td class="fieldname">
eflags</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a499078b3dd0d49535723ebb948b19ba7"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
eip</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a147f65c2580a988634010960f9c1132b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
ErrorCode</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aaf4d21d355c4396c6d9e6c8133102942"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
esi</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac013b914e6edceeace783393c6da2929"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
esp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a06f321bc816fc969938cb77def9f8141"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
InterruptNumber</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab1c56078b4f51cfb35eb5e1efee09114"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
r3_esp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a8eb11aab7c374b562c74e3a1c761419c"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
r3_ss</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d2/d22/unionCPU_1_1x32_1_1DR6" id="d2/d22/unionCPU_1_1x32_1_1DR6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d2/d22/unionCPU_1_1x32_1_1DR6">&#9670;&nbsp;</a></span>CPU::x32::DR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::DR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00317">317</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a2459ea4a96206b5a5e7d78fa952fa696"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/da9/structCPU_1_1x32_1_1DR6_8____unnamed766____">DR6</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a19bf660c78aaad4cda3323d7589ef545"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="dd/db5/unionCPU_1_1x32_1_1DR7" id="dd/db5/unionCPU_1_1x32_1_1DR7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dd/db5/unionCPU_1_1x32_1_1DR7">&#9670;&nbsp;</a></span>CPU::x32::DR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::DR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00345">345</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9f004b0842f20cf5a53e5e6c41e77d36"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#da/da2/structCPU_1_1x32_1_1DR7_8____unnamed768____">DR7</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab82ed7010e43fcc4c7d5108a5e760359"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d4/d34/structCPU_1_1x32_1_1FXState" id="d4/d34/structCPU_1_1x32_1_1FXState"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d4/d34/structCPU_1_1x32_1_1FXState">&#9670;&nbsp;</a></span>CPU::x32::FXState</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::FXState</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00397">397</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab7e9f80ab23a0ea589899ab6765e5ab6"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fcw</td>
<td class="fielddoc">
FPU control word. </td></tr>
<tr><td class="fieldtype">
<a id="ae87a065b46127534a87fb2893ae47635"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fop</td>
<td class="fielddoc">
FPU opcode. </td></tr>
<tr><td class="fieldtype">
<a id="ac86c6917599f5463421647ebc7ae3419"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fsw</td>
<td class="fielddoc">
FPU status word. </td></tr>
<tr><td class="fieldtype">
<a id="a5d8222a5fcfb8246784ea9af8df89037"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
ftw</td>
<td class="fielddoc">
FPU tag words. </td></tr>
<tr><td class="fieldtype">
<a id="aee0125e96dd4664221c09263fe0460c6"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
mxcsr</td>
<td class="fielddoc">
SSE control register. </td></tr>
<tr><td class="fieldtype">
<a id="ab59a0090b7cdad8a6a35ff95b167aabd"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
mxcsrmask</td>
<td class="fielddoc">
SSE control register mask. </td></tr>
<tr><td class="fieldtype">
<a id="aac635f543e67441e5c44c5a88231b016"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rdp</td>
<td class="fielddoc">
FPU data pointer. </td></tr>
<tr><td class="fieldtype">
<a id="a86c804bef6abacdd9cd4cc7c37558f07"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
Reserved</td>
<td class="fielddoc">
Reserved (zero) </td></tr>
<tr><td class="fieldtype">
<a id="a1f40d156d129ace4c0570ed4f56d22c1"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rip</td>
<td class="fielddoc">
PFU instruction pointer. </td></tr>
<tr><td class="fieldtype">
<a id="a2ac8630b86935c456fed4f7714ff9bb8"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
st[8][16]</td>
<td class="fielddoc">
FPU registers (last 6 bytes reserved) </td></tr>
<tr><td class="fieldtype">
<a id="ad3bb87920e522ae9e052e9748941b8f2"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
xmm[16][16]</td>
<td class="fielddoc">
XMM registers. </td></tr>
</table>

</div>
</div>
<a name="d7/d45/unionCPU_1_1x64_1_1____packed" id="d7/d45/unionCPU_1_1x64_1_1____packed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d7/d45/unionCPU_1_1x64_1_1____packed">&#9670;&nbsp;</a></span>CPU::x64::__packed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x64::__packed</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>MSR_APIC_BASE structure. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a54d16e130528efcdb696a7571814f3bdab6add2f9ef9f2d593028df69fad5b0ab">MSR_APIC_BASE</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00529">529</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4a460a42107688d6986bc993c0f38ac4"></a>struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d9/d0d/structCPU_1_1x64_1_1____packed_8____unnamed771____">__packed</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2aad5bcd3a5f731a4cd86411103f0b17"></a>struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d9/d49/structCPU_1_1x64_1_1____packed_8____aligned">__packed</a></td>
<td class="fieldname">
__aligned</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a6dbc786d9be55e52e81396c37869cc15"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a5dfb9a41960b988aa5ccf1d49f5dddad"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d8/dd8/unionCPU_1_1x64_1_1RFLAGS" id="d8/dd8/unionCPU_1_1x64_1_1RFLAGS"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d8/dd8/unionCPU_1_1x64_1_1RFLAGS">&#9670;&nbsp;</a></span>CPU::x64::RFLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x64::RFLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00563">563</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a0a04c8933b0e3efec228d804cb519d83"></a>struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d9/d53/structCPU_1_1x64_1_1RFLAGS_8____unnamed773____">RFLAGS</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a525ea7157832b0006f9f5cc8419a1326"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="df/df2/structCPU_1_1x64_1_1TrapFrame" id="df/df2/structCPU_1_1x64_1_1TrapFrame"></a>
<h2 class="memtitle"><span class="permalink"><a href="#df/df2/structCPU_1_1x64_1_1TrapFrame">&#9670;&nbsp;</a></span>CPU::x64::TrapFrame</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::TrapFrame</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00615">615</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="afacea517d58f361afa31af1845d0b2f2"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
cs</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa8d027ef9a9ac392b882c6db2e5facb1"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
ErrorCode</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ee6a2e1258dec8d64b07c15704d5f37"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
InterruptNumber</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a59011a06041c8ecb39e4212b2879f7a3"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r10</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac7cc57c062b17dbe47bd0fa03a43c7cc"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r11</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab5fa0cd2278cb5c5989e43627cc11e9e"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r12</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad4cb2b031d6cc36c118ffe5bf64746e6"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r13</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0fe33d32158d444c0d6b479a4b08f97f"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r14</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a476e0e552c165c1bc52af02f8811bbfa"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r15</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4f66f71dbb8dd2cf189cb68eb0246da3"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r8</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab9b84c40d96809382aaa08408ea732fd"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r9</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7bcfb6f3cf137d6b582e687b1a523fac"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rax</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a294bc32f40bcd9b1dea22c818f33b475"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rbp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae6726d3b577f9ba615a8c5c5c2178735"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rbx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4e85093ff9b7bef74d590f1dac47c07d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rcx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2c9738159f4660c1fdbe0c3d5f9cda2b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rdi</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3131089e9972072f36c32de7e149a8d5"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rdx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4b42a178ea8372431b59e90e380a37bc"></a><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d8/dd8/unionCPU_1_1x64_1_1RFLAGS">RFLAGS</a></td>
<td class="fieldname">
rflags</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aceaa3517a6197985bdb520e85a98dcd9"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rip</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad13f07a8a684c7261df173ef08995e63"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rsi</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0c505d55e325e8548504b065adbe7211"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rsp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a38219207ff59967dfcb5923e7279f368"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
ss</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="dd/d51/structCPU_1_1x64_1_1ExceptionFrame" id="dd/d51/structCPU_1_1x64_1_1ExceptionFrame"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dd/d51/structCPU_1_1x64_1_1ExceptionFrame">&#9670;&nbsp;</a></span>CPU::x64::ExceptionFrame</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::ExceptionFrame</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00644">644</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa163b88f3d0cc77492fc5c82e4d296a5"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
cr0</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9a43cc1eb625d591af88ca534636ff00"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
cr2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac6f96bb9bb7204601204f3e2fb32c4c2"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
cr3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab9505cc54edfc447758bfe364ad44e11"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
cr4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a75131fca9415997269b1b83e3f6633aa"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
cr8</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a557e2220ac4d646cc3948dd272c2bf72"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
cs</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0bd8017410d5deca7a834c9ef6bdff67"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
dr0</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2be0daf532183130051d4d87d942dd30"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
dr1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac34f7f0b2af85a53ba074e97c37cd91c"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
dr2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab25a2343aae9ba03a87a7a375b08666a"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
dr3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aab8812388a4fe6361bd90d9bdd3f72a7"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
dr6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="afeb426e3846efe414a2fc29d977e08b7"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
dr7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="adc7798f2bad18a0471925782ce5d1968"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
ds</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aca243010cce6b6665cbef9bf7ef9d0b9"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
ErrorCode</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a577544fa40320daf250e988b5319ca3d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
es</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9d8cbd3210384ed5d9ee3a912b9d094f"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
fs</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4fa6244e5752686c7031780f95d6c12c"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
gs</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a5749e3b9f8318f3154e796b40f5b07c6"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
InterruptNumber</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7c8d3cdada800cf4a7d770b07e16a4b3"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r10</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a816bdad6730aac5a6e821755afa23057"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r11</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a71a7e3245a60020ee151f10bb7e77423"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r12</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="acaebf6c6aa0554c98e4bc07f6350ea43"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r13</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac6636940a9332fc7912d781de14d121c"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r14</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a272d9116550ae359ed94e2c92f62f8d9"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r15</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3c757895077fdcdc1274adbb411aa1cd"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r8</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a1d5881a5f3f7e68c6286a517d33b5115"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
r9</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad93eb8b91d0782c6292b1d34adb34c6c"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rax</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a41c3958c985a2c8c965203891c610c9e"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rbp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab21d6aba58b5c4dafe5f685008553c12"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rbx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa0096947cebca6148d13343d065e0af9"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rcx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a1e39e6b66c201431cd0bb1d7064d2b35"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rdi</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a357e050b3583604ebc7746aef00e3616"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rdx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abf3025802ab6925b4d610ffdb01fa150"></a><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d8/dd8/unionCPU_1_1x64_1_1RFLAGS">RFLAGS</a></td>
<td class="fieldname">
rflags</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a84130d9dc489a642d70e6bd08a78dddc"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rip</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abd2cc991b3398c0dff9ae69d47ae4dd3"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rsi</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9b5cd5f0db04bb3c71f10a11adbb3b62"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rsp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab03b2eded8e0ddaf7641bd50c788180f"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
ss</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="dd/dfd/unionCPU_1_1x64_1_1EFER" id="dd/dfd/unionCPU_1_1x64_1_1EFER"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dd/dfd/unionCPU_1_1x64_1_1EFER">&#9670;&nbsp;</a></span>CPU::x64::EFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x64::EFER</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00691">691</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a32e236ef19d42b6f543d68a3a61d03f4"></a>struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dc/daa/structCPU_1_1x64_1_1EFER_8____unnamed775____">EFER</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9fc77b125c13bc21ef75b07595ff8f2b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="dc/dd4/unionCPU_1_1x64_1_1DR6" id="dc/dd4/unionCPU_1_1x64_1_1DR6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dc/dd4/unionCPU_1_1x64_1_1DR6">&#9670;&nbsp;</a></span>CPU::x64::DR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x64::DR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a6953d02719d457311352491a0007d9e0"></a>struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#df/dc6/structCPU_1_1x64_1_1DR6_8____unnamed777____">DR6</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a97246ad8f445ec5b7f29a3068cc08786"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d5/dca/unionCPU_1_1x64_1_1DR7" id="d5/dca/unionCPU_1_1x64_1_1DR7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d5/dca/unionCPU_1_1x64_1_1DR7">&#9670;&nbsp;</a></span>CPU::x64::DR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x64::DR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00751">751</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a98762ebf07e450b1d1ef21ac4c3b79f6"></a>struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d9/db4/structCPU_1_1x64_1_1DR7_8____unnamed779____">DR7</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab76da42ae04560f6ad70658beac514d5"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="df/d46/unionCPU_1_1x64_1_1PageFaultErrorCode" id="df/d46/unionCPU_1_1x64_1_1PageFaultErrorCode"></a>
<h2 class="memtitle"><span class="permalink"><a href="#df/d46/unionCPU_1_1x64_1_1PageFaultErrorCode">&#9670;&nbsp;</a></span>CPU::x64::PageFaultErrorCode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x64::PageFaultErrorCode</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00805">805</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9c0d8fbc61f8671a0ac529e01922525c"></a>struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dd/d17/structCPU_1_1x64_1_1PageFaultErrorCode_8____unnamed781____">PageFaultErrorCode</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3d76d9f9253ee69232856b15b8209a59"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="dc/d33/unionCPU_1_1x64_1_1SelectorErrorCode" id="dc/d33/unionCPU_1_1x64_1_1SelectorErrorCode"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dc/d33/unionCPU_1_1x64_1_1SelectorErrorCode">&#9670;&nbsp;</a></span>CPU::x64::SelectorErrorCode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x64::SelectorErrorCode</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00834">834</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ad860d65e7be908d589d7e37378124a39"></a>struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d2/d8c/structCPU_1_1x64_1_1SelectorErrorCode_8____unnamed783____">SelectorErrorCode</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a64c19d0a6f995faee5668438d863af26"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="df/d25/structCPU_1_1x64_1_1FXState" id="df/d25/structCPU_1_1x64_1_1FXState"></a>
<h2 class="memtitle"><span class="permalink"><a href="#df/d25/structCPU_1_1x64_1_1FXState">&#9670;&nbsp;</a></span>CPU::x64::FXState</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::FXState</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00855">855</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a3331be027d91ed9e759acaf4e00236ce"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fcw</td>
<td class="fielddoc">
FPU control word. </td></tr>
<tr><td class="fieldtype">
<a id="aed407e4986680600c000c11f1368c299"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fop</td>
<td class="fielddoc">
FPU opcode. </td></tr>
<tr><td class="fieldtype">
<a id="a4e4d107a7460c98681a54409f0310fc9"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fsw</td>
<td class="fielddoc">
FPU status word. </td></tr>
<tr><td class="fieldtype">
<a id="ac2ff0311b66addcb13175fa2aac7d037"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
ftw</td>
<td class="fielddoc">
FPU tag words. </td></tr>
<tr><td class="fieldtype">
<a id="ad376adf5e82fe58c984275df49adba62"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
mxcsr</td>
<td class="fielddoc">
SSE control register. </td></tr>
<tr><td class="fieldtype">
<a id="a62d208b30ed5e670fd113391650513bd"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
mxcsrmask</td>
<td class="fielddoc">
SSE control register mask. </td></tr>
<tr><td class="fieldtype">
<a id="ac17bf15d1b561da00f5a5cab0f5f0b07"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rdp</td>
<td class="fielddoc">
FPU data pointer. </td></tr>
<tr><td class="fieldtype">
<a id="afde98bf3333f2496637d0797aedb8b56"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
Reserved</td>
<td class="fielddoc">
Reserved (zero) </td></tr>
<tr><td class="fieldtype">
<a id="ae318021b5fc97f0aafa5fd58961ecd19"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
rip</td>
<td class="fielddoc">
PFU instruction pointer. </td></tr>
<tr><td class="fieldtype">
<a id="abb8411fab671d152ba00e61c213fd066"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
st[8][16]</td>
<td class="fielddoc">
FPU registers (last 6 bytes reserved) </td></tr>
<tr><td class="fieldtype">
<a id="ac89d43a7c94fa15bebe77eb0ab0c286a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
xmm[16][16]</td>
<td class="fielddoc">
XMM registers. </td></tr>
</table>

</div>
</div>
<a name="d7/d03/structCPU_1_1aarch64_1_1TrapFrame" id="d7/d03/structCPU_1_1aarch64_1_1TrapFrame"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d7/d03/structCPU_1_1aarch64_1_1TrapFrame">&#9670;&nbsp;</a></span>CPU::aarch64::TrapFrame</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::aarch64::TrapFrame</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00979">979</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aea3e94d7312241135320412690ad818f"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
esr</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a503ac3b3e9d10d15ee76222a3511825a"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
far</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a8da0987c1c09c03ddac148e6e8f1af31"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
fp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a8fd16ddd37f31a8c70f74d3cb392eaf2"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
lr</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a583a211cb1a809aca6a7ddcadef4a3bf"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
pc</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a427010849c18ca327d5669b976bf998f"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
pstate</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aca41b16dbcebe414090321158babebd5"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
sp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a25121ddf8f6bd45319f3fe832f36a183"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x0</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="afc0bc7a43d25ed6780c01c3dff5ab627"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad0deb619694edc9c12e886f0a00c3f3b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x10</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a6b4c020f92c4543a83cb874dfac21607"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x11</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a910927b036b48ae51d0abd86d19fec06"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x12</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac09f3b21041aafdbc43e55b41af873f6"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x13</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae6db6fdbd201166fe0eaa8f435a1aacd"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x14</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a961252b4c0f2251dc55a5dc2c618cec7"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x15</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4beb704579cb0109e1fab9b644283b24"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x16</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a73a11cccd2a5878eab9e7434d2d1f8ba"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x17</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a63bef405eb0a9e3c741b32b0bb8582c2"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x18</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3f9c4edf066d105c01852581151b6d2f"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x19</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa4f8a6eee8bea473fe03a5c79f413f08"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0a79eae8616199023034d9d751e5c129"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x20</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a85f95203cf76214e7fa73657235cb2a0"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x21</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4c300734c9a5c8afa854a8aedaf971be"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x22</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a14a830caaf8f9b42c488b1167c842791"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x23</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aea6d4c335b913fed2168cc873742911d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x24</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab9cb504d37671f883eb11595e68b9a79"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x25</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="af2a9328a4dc9d40b2a8d8458a89dfb7b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x26</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac80f24e4a327e39afea08a627ef4e43e"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x27</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a45b110b1369d1bff9b952e1b33d5884e"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x28</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a15139971d10e2d9df92c429860f5e46a"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x3</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a64d62a9b5a9eca6f475a0808fc01202a"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0a9b99c3b0c84a361e8b59976ac01bad"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x5</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa1fac1e95d34a6f5bb60c6191e91d29c"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x6</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa136b5ac957799170cd280c1c303c0cf"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x7</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9aef0d2e20cb97719ade98f07b6b0c48"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x8</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa3b70e00e6c1210eebccda7350c4635d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
x9</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d9/df4/structCPU_1_1x32_1_1____packed_8____unnamed762____" id="d9/df4/structCPU_1_1x32_1_1____packed_8____unnamed762____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d9/df4/structCPU_1_1x32_1_1____packed_8____unnamed762____">&#9670;&nbsp;</a></span>CPU::x32::__packed.__unnamed762__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::__packed.__unnamed762__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00222">222</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a0e3aad2f7384b2da11dbe3af7588bb7d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
ApicBaseHi: 32</td>
<td class="fielddoc">
<a class="el" href="../../d3/d88/namespaceAPIC.html">APIC</a> Base High Address. </td></tr>
<tr><td class="fieldtype">
<a id="a78a92cde996f5ab594d36d58a7580274"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
ApicBaseLo: 20</td>
<td class="fielddoc">
<a class="el" href="../../d3/d88/namespaceAPIC.html">APIC</a> Base Low Address. </td></tr>
<tr><td class="fieldtype">
<a id="adb55f5a9e3472e08cf5af25914d2c94a"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
BSP: 1</td>
<td class="fielddoc">
BSP Flag. <p>If the BSP flag is set to 1, the processor is the bootstrap processor. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aaa85f1840e282d8a8304dbc2c0d7c9b2"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
EN: 1</td>
<td class="fielddoc">
<a class="el" href="../../d3/d88/namespaceAPIC.html">APIC</a> Global Enable. </td></tr>
<tr><td class="fieldtype">
<a id="a288007ca832046dc103d5834fc8abf79"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
EXTD: 1</td>
<td class="fielddoc">
Enable x2APIC mode. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
Reserved0: 8</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
</table>

</div>
</div>
<a name="d8/dfb/structCPU_1_1x32_1_1EFLAGS_8____unnamed764____" id="d8/dfb/structCPU_1_1x32_1_1EFLAGS_8____unnamed764____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d8/dfb/structCPU_1_1x32_1_1EFLAGS_8____unnamed764____">&#9670;&nbsp;</a></span>CPU::x32::EFLAGS.__unnamed764__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::EFLAGS.__unnamed764__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00247">247</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4144e097d2fa7a491cec2a7a4322f2bc"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
AC: 1</td>
<td class="fielddoc">
Alignment Check. </td></tr>
<tr><td class="fieldtype">
<a id="a06fa567b72d78b7e3ea746973fbbd1d5"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
AF: 1</td>
<td class="fielddoc">
Auxiliary Carry Flag. </td></tr>
<tr><td class="fieldtype">
<a id="aede1a165030b54c6ad9fd6f430f8b37c"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
AlwaysOne: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a758951cac5e62129e654698c8ca0333b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
CF: 1</td>
<td class="fielddoc">
Carry Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ab98f83032f6e8ca0c8f5a38bca1e3d75"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
DF: 1</td>
<td class="fielddoc">
Direction Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ab718adec73e04ce3ec720dd11a06a308"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
ID: 1</td>
<td class="fielddoc">
ID Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ade6ee2b5d856295add4d5e3631fbfb93"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
IF: 1</td>
<td class="fielddoc">
Interrupt Enable Flag. </td></tr>
<tr><td class="fieldtype">
<a id="aea38da0eb6d7ff0f19341087c9dedf0a"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
IOPL: 2</td>
<td class="fielddoc">
I/O Privilege Level. </td></tr>
<tr><td class="fieldtype">
<a id="acb48af3e40ab9ec3622c07b8faf27cf3"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
NT: 1</td>
<td class="fielddoc">
Nested Task. </td></tr>
<tr><td class="fieldtype">
<a id="a7e4137add2dfe45e078e7f076aec84df"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
OF: 1</td>
<td class="fielddoc">
Overflow Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a21080924b5d026e4a6011eb987ae1ec8"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
PF: 1</td>
<td class="fielddoc">
Parity Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
Reserved0: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
Reserved2: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a3fe3de84275c2edcd95efff999764322"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
RF: 1</td>
<td class="fielddoc">
Resume Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a94a990462684a2fbb5dfc7fab1c8975d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
SF: 1</td>
<td class="fielddoc">
Sign Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ac3ee2af7ca7bbe492f11cf36a6a7cea7"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
TF: 1</td>
<td class="fielddoc">
Trap Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a1312efee6c4f649a8d4abcb41b3d4092"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
VIF: 1</td>
<td class="fielddoc">
Virtual Interrupt Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a5a11e0bd65af42743f1db2f10bcbba8e"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
VIP: 1</td>
<td class="fielddoc">
Virtual Interrupt Pending. </td></tr>
<tr><td class="fieldtype">
<a id="a583a65df9db4119165f5ea0abaa50281"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
VM: 1</td>
<td class="fielddoc">
Virtual 8086 <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a>. </td></tr>
<tr><td class="fieldtype">
<a id="a8ec66b3387ffaa10d0be63d1a95c280a"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
ZF: 1</td>
<td class="fielddoc">
Zero Flag. </td></tr>
</table>

</div>
</div>
<a name="d9/da9/structCPU_1_1x32_1_1DR6_8____unnamed766____" id="d9/da9/structCPU_1_1x32_1_1DR6_8____unnamed766____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d9/da9/structCPU_1_1x32_1_1DR6_8____unnamed766____">&#9670;&nbsp;</a></span>CPU::x32::DR6.__unnamed766__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::DR6.__unnamed766__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00319">319</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4c769c2c9989abb9fa024ab9930270e5"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
B0: 1</td>
<td class="fielddoc">
Breakpoint #0 Condition Detected. </td></tr>
<tr><td class="fieldtype">
<a id="ac9512565ef6194ca664dc41ec0de7a53"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
B1: 1</td>
<td class="fielddoc">
Breakpoint #1 Condition Detected. </td></tr>
<tr><td class="fieldtype">
<a id="abbd97b00c539801e32317ab550867ec4"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
B2: 1</td>
<td class="fielddoc">
Breakpoint #2 Condition Detected. </td></tr>
<tr><td class="fieldtype">
<a id="a0c4ecd7b59ebc5b9f47974cb9845fd02"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
B3: 1</td>
<td class="fielddoc">
Breakpoint #3 Condition Detected. </td></tr>
<tr><td class="fieldtype">
<a id="a87a47565be4714701a8bc2354cbaea36"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
BD: 1</td>
<td class="fielddoc">
Breakpoint Debug Access Detected. </td></tr>
<tr><td class="fieldtype">
<a id="a9a231c14a3416b1055b8ffb960151aee"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
BS: 1</td>
<td class="fielddoc">
Breakpoint Single Step. </td></tr>
<tr><td class="fieldtype">
<a id="a277b18808bb6fba9845a813795fe8baa"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
BT: 1</td>
<td class="fielddoc">
Breakpoint Task Switch. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved0: 8</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved2: 15</td>
<td class="fielddoc">
Reserved. </td></tr>
</table>

</div>
</div>
<a name="da/da2/structCPU_1_1x32_1_1DR7_8____unnamed768____" id="da/da2/structCPU_1_1x32_1_1DR7_8____unnamed768____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#da/da2/structCPU_1_1x32_1_1DR7_8____unnamed768____">&#9670;&nbsp;</a></span>CPU::x32::DR7.__unnamed768__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::DR7.__unnamed768__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00347">347</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a22294e216be9e629e37caf9fa0cc5872"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
G0: 1</td>
<td class="fielddoc">
Global Exact Breakpoint #0 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="ac0497521d35d66866e3af408094864c3"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
G1: 1</td>
<td class="fielddoc">
Global Exact Breakpoint #1 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="ad24bade136bc8cd77e37395ea94226eb"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
G2: 1</td>
<td class="fielddoc">
Global Exact Breakpoint #2 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="abc75ca3e24efaf835d947dbe27a95c8a"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
G3: 1</td>
<td class="fielddoc">
Global Exact Breakpoint #3 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="a56a036735e46821195a55359c5ad144f"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
GD: 1</td>
<td class="fielddoc">
General Detect Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="af803729628adf4199f224c2a225038e9"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
GE: 1</td>
<td class="fielddoc">
Global Exact Breakpoint Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="a9b2571fa925a02f94028dcc9ec129866"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
L0: 1</td>
<td class="fielddoc">
Local Exact Breakpoint #0 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="a9ec4c0afd450ceac7adb81c3bcfc9732"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
L1: 1</td>
<td class="fielddoc">
Local Exact Breakpoint #1 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="a7e6aa2d53f6ee2b1a34b017fa403cb76"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
L2: 1</td>
<td class="fielddoc">
Local Exact Breakpoint #2 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="a842ce6eb510f7e7047da883915ec90e0"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
L3: 1</td>
<td class="fielddoc">
Local Exact Breakpoint #3 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="acfe6055d2e0503be378bb63449ec7ba6"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
LE: 1</td>
<td class="fielddoc">
Local Exact Breakpoint Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="aa151ccd00518a4d0104c074ebb4bd2a3"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
LEN0: 2</td>
<td class="fielddoc">
Length of Breakpoint #0. </td></tr>
<tr><td class="fieldtype">
<a id="a7cb1e01dee3fb2ccb90197aff13640cf"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
LEN1: 2</td>
<td class="fielddoc">
Length of Breakpoint #1. </td></tr>
<tr><td class="fieldtype">
<a id="a0ac6df4d09deb3cc374554c8fa7e1e68"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
LEN2: 2</td>
<td class="fielddoc">
Length of Breakpoint #2. </td></tr>
<tr><td class="fieldtype">
<a id="a835193d8b9d5e135592004928182232a"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
LEN3: 2</td>
<td class="fielddoc">
Length of Breakpoint #3. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
Reserved0: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
Reserved1: 2</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
Reserved2: 2</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="aa85ccaf28cad3517553d1575f0a1a2ca"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
RW0: 2</td>
<td class="fielddoc">
Type of Transaction(s) to Trap. </td></tr>
<tr><td class="fieldtype">
<a id="a013858b526a1d764d889d41ff22a27e7"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
RW1: 2</td>
<td class="fielddoc">
Type of Transaction(s) to Trap. </td></tr>
<tr><td class="fieldtype">
<a id="a424148acf2adb331977c39998e2cfe36"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
RW2: 2</td>
<td class="fielddoc">
Type of Transaction(s) to Trap. </td></tr>
<tr><td class="fieldtype">
<a id="ac211beff9de93518ff3fb577f625a245"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></td>
<td class="fieldname">
RW3: 2</td>
<td class="fielddoc">
Type of Transaction(s) to Trap. </td></tr>
</table>

</div>
</div>
<a name="d9/d49/structCPU_1_1x64_1_1____packed_8____aligned" id="d9/d49/structCPU_1_1x64_1_1____packed_8____aligned"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d9/d49/structCPU_1_1x64_1_1____packed_8____aligned">&#9670;&nbsp;</a></span>CPU::x64::__packed.__aligned</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::__packed.__aligned</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00531">531</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a3e7b82e00c9f1dbd1ae1bfa7117ad7e4"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
ABAHigh: 32</td>
<td class="fielddoc">
<a class="el" href="../../d3/d88/namespaceAPIC.html">APIC</a> Base High Address. </td></tr>
<tr><td class="fieldtype">
<a id="a8c6af7ba7656fff5ec82e0c3d7ed8a00"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
ABALow: 20</td>
<td class="fielddoc">
<a class="el" href="../../d3/d88/namespaceAPIC.html">APIC</a> Base Low Address. </td></tr>
<tr><td class="fieldtype">
<a id="aea8a1a99f6c94c275a58dcd78f418c1f"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
AE: 1</td>
<td class="fielddoc">
<p><a class="el" href="../../d3/d88/namespaceAPIC.html">APIC</a> Enable </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7d8f5a30d16254d9944d310de7e23095"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
BSC: 1</td>
<td class="fielddoc">
<p>Boot Strap <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> Core </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a288007ca832046dc103d5834fc8abf79"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
EXTD: 1</td>
<td class="fielddoc">
<p>x2APIC <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Enable </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved0: 8</td>
<td class="fielddoc">
<p>Reserved </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
<p>Reserved </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved2: 12</td>
<td class="fielddoc">
<p>Reserved </p>
</td></tr>
</table>

</div>
</div>
<a name="d9/d0d/structCPU_1_1x64_1_1____packed_8____unnamed771____" id="d9/d0d/structCPU_1_1x64_1_1____packed_8____unnamed771____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d9/d0d/structCPU_1_1x64_1_1____packed_8____unnamed771____">&#9670;&nbsp;</a></span>CPU::x64::__packed.__unnamed771__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::__packed.__unnamed771__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00555">555</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a5ef612cfef9d854de7c3f963fcc33c8b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
AID: 8</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a942d4e37dd5607ab68e54755540d4a47"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved: 24</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d9/d53/structCPU_1_1x64_1_1RFLAGS_8____unnamed773____" id="d9/d53/structCPU_1_1x64_1_1RFLAGS_8____unnamed773____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d9/d53/structCPU_1_1x64_1_1RFLAGS_8____unnamed773____">&#9670;&nbsp;</a></span>CPU::x64::RFLAGS.__unnamed773__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::RFLAGS.__unnamed773__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00565">565</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4144e097d2fa7a491cec2a7a4322f2bc"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
AC: 1</td>
<td class="fielddoc">
Alignment Check. </td></tr>
<tr><td class="fieldtype">
<a id="a06fa567b72d78b7e3ea746973fbbd1d5"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
AF: 1</td>
<td class="fielddoc">
Auxiliary Carry Flag. </td></tr>
<tr><td class="fieldtype">
<a id="aede1a165030b54c6ad9fd6f430f8b37c"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
AlwaysOne: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a758951cac5e62129e654698c8ca0333b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
CF: 1</td>
<td class="fielddoc">
Carry Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ab98f83032f6e8ca0c8f5a38bca1e3d75"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
DF: 1</td>
<td class="fielddoc">
Direction Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ab718adec73e04ce3ec720dd11a06a308"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
ID: 1</td>
<td class="fielddoc">
ID Flag (Allow using CPUID instruction) </td></tr>
<tr><td class="fieldtype">
<a id="ade6ee2b5d856295add4d5e3631fbfb93"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
IF: 1</td>
<td class="fielddoc">
Interrupt Enable Flag. </td></tr>
<tr><td class="fieldtype">
<a id="aea38da0eb6d7ff0f19341087c9dedf0a"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
IOPL: 2</td>
<td class="fielddoc">
I/O Privilege Level. </td></tr>
<tr><td class="fieldtype">
<a id="acb48af3e40ab9ec3622c07b8faf27cf3"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
NT: 1</td>
<td class="fielddoc">
Nested Task. </td></tr>
<tr><td class="fieldtype">
<a id="a7e4137add2dfe45e078e7f076aec84df"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
OF: 1</td>
<td class="fielddoc">
Overflow Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a21080924b5d026e4a6011eb987ae1ec8"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
PF: 1</td>
<td class="fielddoc">
Parity Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved0: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved2: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ab3edf740b9a6b5d2be22c377fe076c04"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved3: 10</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a3fe3de84275c2edcd95efff999764322"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
RF: 1</td>
<td class="fielddoc">
Resume Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a94a990462684a2fbb5dfc7fab1c8975d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
SF: 1</td>
<td class="fielddoc">
Sign Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ac3ee2af7ca7bbe492f11cf36a6a7cea7"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
TF: 1</td>
<td class="fielddoc">
Trap Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a1312efee6c4f649a8d4abcb41b3d4092"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
VIF: 1</td>
<td class="fielddoc">
Virtual Interrupt Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a5a11e0bd65af42743f1db2f10bcbba8e"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
VIP: 1</td>
<td class="fielddoc">
Virtual Interrupt Pending. </td></tr>
<tr><td class="fieldtype">
<a id="a583a65df9db4119165f5ea0abaa50281"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
VM: 1</td>
<td class="fielddoc">
Virtual 8086 <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a>. </td></tr>
<tr><td class="fieldtype">
<a id="a8ec66b3387ffaa10d0be63d1a95c280a"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
ZF: 1</td>
<td class="fielddoc">
Zero Flag. </td></tr>
</table>

</div>
</div>
<a name="dc/daa/structCPU_1_1x64_1_1EFER_8____unnamed775____" id="dc/daa/structCPU_1_1x64_1_1EFER_8____unnamed775____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dc/daa/structCPU_1_1x64_1_1EFER_8____unnamed775____">&#9670;&nbsp;</a></span>CPU::x64::EFER.__unnamed775__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::EFER.__unnamed775__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00693">693</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7f31fb80ec8aebb4ba3d71448fadf795"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
FFXSR: 1</td>
<td class="fielddoc">
Enable Fast FXSAVE/FXRSTOR. </td></tr>
<tr><td class="fieldtype">
<a id="a6df8d0415ebe8faadcf40719ec36f209"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
LMA: 1</td>
<td class="fielddoc">
Indicates long. </td></tr>
<tr><td class="fieldtype">
<a id="adfdad30fb438d14f9742408313e1b6a3"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
LME: 1</td>
<td class="fielddoc">
Enable long mode. </td></tr>
<tr><td class="fieldtype">
<a id="a4b90531c4b57f6152ff0795cc33c465d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
LMSLE: 1</td>
<td class="fielddoc">
Enable Long <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Segment Limit. </td></tr>
<tr><td class="fieldtype">
<a id="a556f3ed9d0f8caeccdada383a0345223"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
NXE: 1</td>
<td class="fielddoc">
Enable No-Execute Bit. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved0: 7</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved2: 32</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a4f1fcf80c07532facc35db354783b0b2"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
SCE: 1</td>
<td class="fielddoc">
Enable syscall &amp; sysret instructions in 64-bit mode. </td></tr>
<tr><td class="fieldtype">
<a id="a7736dcefdc757d139bbe54b6f4731704"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
SVME: 1</td>
<td class="fielddoc">
Enable Secure Virtual Machine. </td></tr>
<tr><td class="fieldtype">
<a id="aa93108959b74bc7abe4ffb1344be0769"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
TCE: 1</td>
<td class="fielddoc">
Enable Translation Cache Extension. </td></tr>
</table>

</div>
</div>
<a name="df/dc6/structCPU_1_1x64_1_1DR6_8____unnamed777____" id="df/dc6/structCPU_1_1x64_1_1DR6_8____unnamed777____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#df/dc6/structCPU_1_1x64_1_1DR6_8____unnamed777____">&#9670;&nbsp;</a></span>CPU::x64::DR6.__unnamed777__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::DR6.__unnamed777__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4c769c2c9989abb9fa024ab9930270e5"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
B0: 1</td>
<td class="fielddoc">
Breakpoint #0 Condition Detected. </td></tr>
<tr><td class="fieldtype">
<a id="ac9512565ef6194ca664dc41ec0de7a53"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
B1: 1</td>
<td class="fielddoc">
Breakpoint #1 Condition Detected. </td></tr>
<tr><td class="fieldtype">
<a id="abbd97b00c539801e32317ab550867ec4"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
B2: 1</td>
<td class="fielddoc">
Breakpoint #2 Condition Detected. </td></tr>
<tr><td class="fieldtype">
<a id="a0c4ecd7b59ebc5b9f47974cb9845fd02"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
B3: 1</td>
<td class="fielddoc">
Breakpoint #3 Condition Detected. </td></tr>
<tr><td class="fieldtype">
<a id="a87a47565be4714701a8bc2354cbaea36"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
BD: 1</td>
<td class="fielddoc">
Breakpoint Debug Access Detected. </td></tr>
<tr><td class="fieldtype">
<a id="a9a231c14a3416b1055b8ffb960151aee"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
BS: 1</td>
<td class="fielddoc">
Breakpoint Single Step. </td></tr>
<tr><td class="fieldtype">
<a id="a277b18808bb6fba9845a813795fe8baa"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
BT: 1</td>
<td class="fielddoc">
Breakpoint Task Switch. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved0: 8</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved2: 15</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ab3edf740b9a6b5d2be22c377fe076c04"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved3: 32</td>
<td class="fielddoc">
Reserved. </td></tr>
</table>

</div>
</div>
<a name="d9/db4/structCPU_1_1x64_1_1DR7_8____unnamed779____" id="d9/db4/structCPU_1_1x64_1_1DR7_8____unnamed779____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d9/db4/structCPU_1_1x64_1_1DR7_8____unnamed779____">&#9670;&nbsp;</a></span>CPU::x64::DR7.__unnamed779__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::DR7.__unnamed779__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00753">753</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a22294e216be9e629e37caf9fa0cc5872"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
G0: 1</td>
<td class="fielddoc">
Global Exact Breakpoint #0 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="ac0497521d35d66866e3af408094864c3"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
G1: 1</td>
<td class="fielddoc">
Global Exact Breakpoint #1 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="ad24bade136bc8cd77e37395ea94226eb"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
G2: 1</td>
<td class="fielddoc">
Global Exact Breakpoint #2 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="abc75ca3e24efaf835d947dbe27a95c8a"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
G3: 1</td>
<td class="fielddoc">
Global Exact Breakpoint #3 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="a56a036735e46821195a55359c5ad144f"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
GD: 1</td>
<td class="fielddoc">
General Detect Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="af803729628adf4199f224c2a225038e9"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
GE: 1</td>
<td class="fielddoc">
Global Exact Breakpoint Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="a9b2571fa925a02f94028dcc9ec129866"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
L0: 1</td>
<td class="fielddoc">
Local Exact Breakpoint #0 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="a9ec4c0afd450ceac7adb81c3bcfc9732"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
L1: 1</td>
<td class="fielddoc">
Local Exact Breakpoint #1 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="a7e6aa2d53f6ee2b1a34b017fa403cb76"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
L2: 1</td>
<td class="fielddoc">
Local Exact Breakpoint #2 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="a842ce6eb510f7e7047da883915ec90e0"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
L3: 1</td>
<td class="fielddoc">
Local Exact Breakpoint #3 Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="acfe6055d2e0503be378bb63449ec7ba6"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
LE: 1</td>
<td class="fielddoc">
Local Exact Breakpoint Enabled. </td></tr>
<tr><td class="fieldtype">
<a id="aa151ccd00518a4d0104c074ebb4bd2a3"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
LEN0: 2</td>
<td class="fielddoc">
Length of Breakpoint #0. </td></tr>
<tr><td class="fieldtype">
<a id="a7cb1e01dee3fb2ccb90197aff13640cf"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
LEN1: 2</td>
<td class="fielddoc">
Length of Breakpoint #1. </td></tr>
<tr><td class="fieldtype">
<a id="a0ac6df4d09deb3cc374554c8fa7e1e68"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
LEN2: 2</td>
<td class="fielddoc">
Length of Breakpoint #2. </td></tr>
<tr><td class="fieldtype">
<a id="a835193d8b9d5e135592004928182232a"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
LEN3: 2</td>
<td class="fielddoc">
Length of Breakpoint #3. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved0: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved1: 2</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved2: 2</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ab3edf740b9a6b5d2be22c377fe076c04"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved3: 32</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="aa85ccaf28cad3517553d1575f0a1a2ca"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
RW0: 2</td>
<td class="fielddoc">
Type of Transaction(s) to Trap. </td></tr>
<tr><td class="fieldtype">
<a id="a013858b526a1d764d889d41ff22a27e7"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
RW1: 2</td>
<td class="fielddoc">
Type of Transaction(s) to Trap. </td></tr>
<tr><td class="fieldtype">
<a id="a424148acf2adb331977c39998e2cfe36"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
RW2: 2</td>
<td class="fielddoc">
Type of Transaction(s) to Trap. </td></tr>
<tr><td class="fieldtype">
<a id="ac211beff9de93518ff3fb577f625a245"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
RW3: 2</td>
<td class="fielddoc">
Type of Transaction(s) to Trap. </td></tr>
</table>

</div>
</div>
<a name="dd/d17/structCPU_1_1x64_1_1PageFaultErrorCode_8____unnamed781____" id="dd/d17/structCPU_1_1x64_1_1PageFaultErrorCode_8____unnamed781____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dd/d17/structCPU_1_1x64_1_1PageFaultErrorCode_8____unnamed781____">&#9670;&nbsp;</a></span>CPU::x64::PageFaultErrorCode.__unnamed781__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::PageFaultErrorCode.__unnamed781__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00807">807</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="add7536794b63bf90eccfd37f9b147d7f"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
I: 1</td>
<td class="fielddoc">
When set, the page fault was caused by an instruction fetch. This only applies when the No-Execute bit is supported and enabled. </td></tr>
<tr><td class="fieldtype">
<a id="a44c29edb103a2872f519ad0c9a0fdaaa"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
P: 1</td>
<td class="fielddoc">
When set, the page fault was caused by a page-protection violation. When not set, it was caused by a non-present page. </td></tr>
<tr><td class="fieldtype">
<a id="ad71bdd22c8bb93b8d287dce6f46aed25"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
PK: 1</td>
<td class="fielddoc">
When set, the page fault was caused by a protection-key violation. The PKRU register (for user-mode accesses) or PKRS MSR (for supervisor-mode accesses) specifies the protection key rights. </td></tr>
<tr><td class="fieldtype">
<a id="ae1e1d3d40573127e9ee0480caf1283d6"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
R: 1</td>
<td class="fielddoc">
When set, one or more page directory entries contain reserved bits which are set to 1. This only applies when the PSE or PAE flags in <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d5/dab/unionCPU_1_1x64_1_1CR4">CR4</a> are set to 1. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved0: 8</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved1: 16</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a040c2c86f27b569b907565f2895fffd7"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
SGX: 1</td>
<td class="fielddoc">
When set, the fault was due to an SGX violation. The fault is unrelated to ordinary paging. </td></tr>
<tr><td class="fieldtype">
<a id="ad53aeb78abc83a52ab8982f5c82a3d5b"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
SS: 1</td>
<td class="fielddoc">
When set, the page fault was caused by a shadow stack access. </td></tr>
<tr><td class="fieldtype">
<a id="a4c614360da93c0a041b22e537de151eb"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
U: 1</td>
<td class="fielddoc">
When set, the page fault was caused while CPL = 3. This does not necessarily mean that the page fault was a privilege violation. </td></tr>
<tr><td class="fieldtype">
<a id="a61e9c06ea9a85a5088a499df6458d276"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
W: 1</td>
<td class="fielddoc">
When set, the page fault was caused by a write access. When not set, it was caused by a read access. </td></tr>
</table>

</div>
</div>
<a name="d2/d8c/structCPU_1_1x64_1_1SelectorErrorCode_8____unnamed783____" id="d2/d8c/structCPU_1_1x64_1_1SelectorErrorCode_8____unnamed783____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d2/d8c/structCPU_1_1x64_1_1SelectorErrorCode_8____unnamed783____">&#9670;&nbsp;</a></span>CPU::x64::SelectorErrorCode.__unnamed783__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::SelectorErrorCode.__unnamed783__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00836">836</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab206a1b4ea1097761f78e8876f6da779"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
External: 1</td>
<td class="fielddoc">
When set, the exception originated externally to the processor. </td></tr>
<tr><td class="fieldtype">
<a id="a3c81cbbd361d97d7021798df6ff50939"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Idx: 13</td>
<td class="fielddoc">
The index in the GDT, IDT or LDT. </td></tr>
<tr><td class="fieldtype">
<a id="a942d4e37dd5607ab68e54755540d4a47"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Reserved: 16</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a51c45b795d5d18a3e4e0c37e8b20a141"></a><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a></td>
<td class="fieldname">
Table: 2</td>
<td class="fielddoc">
IDT/GDT/LDT Table. <p>0b00 - The Selector Index references a descriptor in the GDT.</p>
<p>0b01 - The Selector Index references a descriptor in the IDT.</p>
<p>0b10 - The Selector Index references a descriptor in the LDT.</p>
<p>0b11 - The Selector Index references a descriptor in the IDT. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="adf6237eb2d523ea01afa38024b37a2ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6237eb2d523ea01afa38024b37a2ac">&#9670;&nbsp;</a></span>thisPageTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define thisPageTable&#160;&#160;&#160;(<a class="el" href="../../df/d1d/classMemory_1_1PageTable.html">Memory::PageTable</a> *)<a class="el" href="../../d7/dfa/namespaceCPU.html#a91241794b7196a732d94084fc08f6ec5">CPU::PageTable</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00206">206</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a2e33b01fe25cb595f498d300575eb310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e33b01fe25cb595f498d300575eb310">&#9670;&nbsp;</a></span>fcw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a> fcw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPU control word. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00001">1</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="aaaf1ee01ae13a6701cbbcdc3f8330da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf1ee01ae13a6701cbbcdc3f8330da9">&#9670;&nbsp;</a></span>fop</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a> fop</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPU opcode. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00009">9</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="ab22d66ef6012b705c21f163e38fa496e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22d66ef6012b705c21f163e38fa496e">&#9670;&nbsp;</a></span>fsw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a> fsw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPU status word. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00003">3</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="ae7c0ce85422a2a1bb4c709c3fa9bfdd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c0ce85422a2a1bb4c709c3fa9bfdd5">&#9670;&nbsp;</a></span>ftw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> ftw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPU tag words. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00005">5</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="a1485787f3c2fb8d9f8e3668eb0dbbfe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1485787f3c2fb8d9f8e3668eb0dbbfe3">&#9670;&nbsp;</a></span>mxcsr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> mxcsr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSE control register. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00015">15</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="ab34c8517083c2fe1c7d1a7bfce6896d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab34c8517083c2fe1c7d1a7bfce6896d5">&#9670;&nbsp;</a></span>mxcsrmask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> mxcsrmask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSE control register mask. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00017">17</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="a631e90d006f9914332fd0898840cf728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631e90d006f9914332fd0898840cf728">&#9670;&nbsp;</a></span>rdp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a> rdp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPU data pointer. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00013">13</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="a68394408e82008fe25bfe2931b59ce58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68394408e82008fe25bfe2931b59ce58">&#9670;&nbsp;</a></span>Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> Reserved</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved (zero) </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00007">7</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="a90e28f434559f0582a69699dc4dbc286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e28f434559f0582a69699dc4dbc286">&#9670;&nbsp;</a></span>rip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#aaa5d1cd013383c889537491c3cfd9aad">uint64_t</a> rip</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PFU instruction pointer. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00011">11</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../dc/da4/dnsd_8c_source.html#l00095">undot()</a>.</p>

</div>
</div>
<a id="a3a64417463dada5f616e896c2f393e9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a64417463dada5f616e896c2f393e9e">&#9670;&nbsp;</a></span>st</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> <a class="el" href="../../d7/d63/pleval_8c.html#d7/deb/structst">st</a>[8][16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPU registers (last 6 bytes reserved) </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00019">19</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d9/daf/pthread__cancel_8c_source.html#l00021">__syscall_cp_c()</a>, <a class="el" href="../../da/d71/Lynx_2UEFI_2src_2Memory_2liballoc__1__1_8c_source.html#l00174">allocate_new_page()</a>, <a class="el" href="../../d5/dd0/f__finale_8c_source.html#l00358">F_CastTicker()</a>, <a class="el" href="../../d0/da6/findcmd_8c_source.html#l00501">find_absolute_program()</a>, <a class="el" href="../../d9/d13/symbols_8cpp_source.html#l00028">SymbolResolver::Symbols::GetSymbol()</a>, <a class="el" href="../../d7/d9a/mailstat_8c_source.html#l00055">mailstat()</a>, <a class="el" href="../../d4/de4/p__mobj_8c_source.html#l00049">P_SetMobjState()</a>, <a class="el" href="../../d4/de4/p__mobj_8c_source.html#l00507">P_SpawnMobj()</a>, <a class="el" href="../../d3/d61/vfprintf_8c_source.html#l00430">printf_core()</a>, <a class="el" href="../../d2/d2a/finfo_8c_source.html#l00188">printfinfo()</a>, <a class="el" href="../../d2/d2a/finfo_8c_source.html#l00312">printsome()</a>, <a class="el" href="../../d0/da6/findcmd_8c_source.html#l00336">search_for_command()</a>, <a class="el" href="../../d1/dbe/ash_8c_source.html#l04270">sprint_status48()</a>, <a class="el" href="../../df/d8e/jobs_8c_source.html#l03541">start_job()</a>, <a class="el" href="../../dd/d98/vfscanf_8c_source.html#l00056">vfscanf()</a>, <a class="el" href="../../d1/dbe/ash_8c_source.html#l05381">waitforjob()</a>, and <a class="el" href="../../d1/d40/vfwprintf_8c_source.html#l00152">wprintf_core()</a>.</p>

</div>
</div>
<a id="a0a70c3b20deed66804857c7998a83ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a70c3b20deed66804857c7998a83ded">&#9670;&nbsp;</a></span>xmm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> xmm[16][16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>XMM registers. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00021">21</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_52bed8acfaac088d5968cb2c84d7645d.html">Kernel</a></li><li class="navelem"><a class="el" href="../../dir_2c335c1ccbf6ef7c89cc08c9ed88be2e.html">include</a></li><li class="navelem"><a class="el" href="../../df/dbe/cpu_8hpp.html">cpu.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
