
IND_X.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c830  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000bae8  0800c8ec  0800c8ec  0001c8ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080183d4  080183d4  00030044  2**0
                  CONTENTS
  4 .ARM          00000000  080183d4  080183d4  00030044  2**0
                  CONTENTS
  5 .preinit_array 00000000  080183d4  080183d4  00030044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080183d4  080183d4  000283d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080183d8  080183d8  000283d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000044  20000000  080183dc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033d8  20000044  08018420  00030044  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000341c  08018420  0003341c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00030044  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019245  00000000  00000000  0003006c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035bb  00000000  00000000  000492b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001928  00000000  00000000  0004c870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017b0  00000000  00000000  0004e198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c89a  00000000  00000000  0004f948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c9a5  00000000  00000000  0006c1e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000afb43  00000000  00000000  00088b87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001386ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c24  00000000  00000000  0013871c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000044 	.word	0x20000044
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800c8d4 	.word	0x0800c8d4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000048 	.word	0x20000048
 8000100:	0800c8d4 	.word	0x0800c8d4

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	0002      	movs	r2, r0
 8000224:	1dfb      	adds	r3, r7, #7
 8000226:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	781b      	ldrb	r3, [r3, #0]
 800022c:	2b7f      	cmp	r3, #127	; 0x7f
 800022e:	d809      	bhi.n	8000244 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000230:	1dfb      	adds	r3, r7, #7
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	001a      	movs	r2, r3
 8000236:	231f      	movs	r3, #31
 8000238:	401a      	ands	r2, r3
 800023a:	4b04      	ldr	r3, [pc, #16]	; (800024c <__NVIC_EnableIRQ+0x30>)
 800023c:	2101      	movs	r1, #1
 800023e:	4091      	lsls	r1, r2
 8000240:	000a      	movs	r2, r1
 8000242:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000244:	46c0      	nop			; (mov r8, r8)
 8000246:	46bd      	mov	sp, r7
 8000248:	b002      	add	sp, #8
 800024a:	bd80      	pop	{r7, pc}
 800024c:	e000e100 	.word	0xe000e100

08000250 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000250:	b590      	push	{r4, r7, lr}
 8000252:	b083      	sub	sp, #12
 8000254:	af00      	add	r7, sp, #0
 8000256:	0002      	movs	r2, r0
 8000258:	6039      	str	r1, [r7, #0]
 800025a:	1dfb      	adds	r3, r7, #7
 800025c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800025e:	1dfb      	adds	r3, r7, #7
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	2b7f      	cmp	r3, #127	; 0x7f
 8000264:	d828      	bhi.n	80002b8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000266:	4a2f      	ldr	r2, [pc, #188]	; (8000324 <__NVIC_SetPriority+0xd4>)
 8000268:	1dfb      	adds	r3, r7, #7
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	b25b      	sxtb	r3, r3
 800026e:	089b      	lsrs	r3, r3, #2
 8000270:	33c0      	adds	r3, #192	; 0xc0
 8000272:	009b      	lsls	r3, r3, #2
 8000274:	589b      	ldr	r3, [r3, r2]
 8000276:	1dfa      	adds	r2, r7, #7
 8000278:	7812      	ldrb	r2, [r2, #0]
 800027a:	0011      	movs	r1, r2
 800027c:	2203      	movs	r2, #3
 800027e:	400a      	ands	r2, r1
 8000280:	00d2      	lsls	r2, r2, #3
 8000282:	21ff      	movs	r1, #255	; 0xff
 8000284:	4091      	lsls	r1, r2
 8000286:	000a      	movs	r2, r1
 8000288:	43d2      	mvns	r2, r2
 800028a:	401a      	ands	r2, r3
 800028c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	019b      	lsls	r3, r3, #6
 8000292:	22ff      	movs	r2, #255	; 0xff
 8000294:	401a      	ands	r2, r3
 8000296:	1dfb      	adds	r3, r7, #7
 8000298:	781b      	ldrb	r3, [r3, #0]
 800029a:	0018      	movs	r0, r3
 800029c:	2303      	movs	r3, #3
 800029e:	4003      	ands	r3, r0
 80002a0:	00db      	lsls	r3, r3, #3
 80002a2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002a4:	481f      	ldr	r0, [pc, #124]	; (8000324 <__NVIC_SetPriority+0xd4>)
 80002a6:	1dfb      	adds	r3, r7, #7
 80002a8:	781b      	ldrb	r3, [r3, #0]
 80002aa:	b25b      	sxtb	r3, r3
 80002ac:	089b      	lsrs	r3, r3, #2
 80002ae:	430a      	orrs	r2, r1
 80002b0:	33c0      	adds	r3, #192	; 0xc0
 80002b2:	009b      	lsls	r3, r3, #2
 80002b4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80002b6:	e031      	b.n	800031c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002b8:	4a1b      	ldr	r2, [pc, #108]	; (8000328 <__NVIC_SetPriority+0xd8>)
 80002ba:	1dfb      	adds	r3, r7, #7
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	0019      	movs	r1, r3
 80002c0:	230f      	movs	r3, #15
 80002c2:	400b      	ands	r3, r1
 80002c4:	3b08      	subs	r3, #8
 80002c6:	089b      	lsrs	r3, r3, #2
 80002c8:	3306      	adds	r3, #6
 80002ca:	009b      	lsls	r3, r3, #2
 80002cc:	18d3      	adds	r3, r2, r3
 80002ce:	3304      	adds	r3, #4
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	1dfa      	adds	r2, r7, #7
 80002d4:	7812      	ldrb	r2, [r2, #0]
 80002d6:	0011      	movs	r1, r2
 80002d8:	2203      	movs	r2, #3
 80002da:	400a      	ands	r2, r1
 80002dc:	00d2      	lsls	r2, r2, #3
 80002de:	21ff      	movs	r1, #255	; 0xff
 80002e0:	4091      	lsls	r1, r2
 80002e2:	000a      	movs	r2, r1
 80002e4:	43d2      	mvns	r2, r2
 80002e6:	401a      	ands	r2, r3
 80002e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ea:	683b      	ldr	r3, [r7, #0]
 80002ec:	019b      	lsls	r3, r3, #6
 80002ee:	22ff      	movs	r2, #255	; 0xff
 80002f0:	401a      	ands	r2, r3
 80002f2:	1dfb      	adds	r3, r7, #7
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	0018      	movs	r0, r3
 80002f8:	2303      	movs	r3, #3
 80002fa:	4003      	ands	r3, r0
 80002fc:	00db      	lsls	r3, r3, #3
 80002fe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000300:	4809      	ldr	r0, [pc, #36]	; (8000328 <__NVIC_SetPriority+0xd8>)
 8000302:	1dfb      	adds	r3, r7, #7
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	001c      	movs	r4, r3
 8000308:	230f      	movs	r3, #15
 800030a:	4023      	ands	r3, r4
 800030c:	3b08      	subs	r3, #8
 800030e:	089b      	lsrs	r3, r3, #2
 8000310:	430a      	orrs	r2, r1
 8000312:	3306      	adds	r3, #6
 8000314:	009b      	lsls	r3, r3, #2
 8000316:	18c3      	adds	r3, r0, r3
 8000318:	3304      	adds	r3, #4
 800031a:	601a      	str	r2, [r3, #0]
}
 800031c:	46c0      	nop			; (mov r8, r8)
 800031e:	46bd      	mov	sp, r7
 8000320:	b003      	add	sp, #12
 8000322:	bd90      	pop	{r4, r7, pc}
 8000324:	e000e100 	.word	0xe000e100
 8000328:	e000ed00 	.word	0xe000ed00

0800032c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	2201      	movs	r2, #1
 800033a:	431a      	orrs	r2, r3
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	601a      	str	r2, [r3, #0]
}
 8000340:	46c0      	nop			; (mov r8, r8)
 8000342:	46bd      	mov	sp, r7
 8000344:	b002      	add	sp, #8
 8000346:	bd80      	pop	{r7, pc}

08000348 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4a03      	ldr	r2, [pc, #12]	; (8000364 <LL_USART_DisableFIFO+0x1c>)
 8000356:	401a      	ands	r2, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	601a      	str	r2, [r3, #0]
}
 800035c:	46c0      	nop			; (mov r8, r8)
 800035e:	46bd      	mov	sp, r7
 8000360:	b002      	add	sp, #8
 8000362:	bd80      	pop	{r7, pc}
 8000364:	dfffffff 	.word	0xdfffffff

08000368 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b086      	sub	sp, #24
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
 8000370:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000372:	f3ef 8310 	mrs	r3, PRIMASK
 8000376:	60bb      	str	r3, [r7, #8]
  return(result);
 8000378:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800037a:	617b      	str	r3, [r7, #20]
 800037c:	2301      	movs	r3, #1
 800037e:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000380:	68fb      	ldr	r3, [r7, #12]
 8000382:	f383 8810 	msr	PRIMASK, r3
}
 8000386:	46c0      	nop			; (mov r8, r8)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	689b      	ldr	r3, [r3, #8]
 800038c:	00db      	lsls	r3, r3, #3
 800038e:	08da      	lsrs	r2, r3, #3
 8000390:	683b      	ldr	r3, [r7, #0]
 8000392:	075b      	lsls	r3, r3, #29
 8000394:	431a      	orrs	r2, r3
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	609a      	str	r2, [r3, #8]
 800039a:	697b      	ldr	r3, [r7, #20]
 800039c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800039e:	693b      	ldr	r3, [r7, #16]
 80003a0:	f383 8810 	msr	PRIMASK, r3
}
 80003a4:	46c0      	nop			; (mov r8, r8)
}
 80003a6:	46c0      	nop			; (mov r8, r8)
 80003a8:	46bd      	mov	sp, r7
 80003aa:	b006      	add	sp, #24
 80003ac:	bd80      	pop	{r7, pc}
	...

080003b0 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b086      	sub	sp, #24
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
 80003b8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80003ba:	f3ef 8310 	mrs	r3, PRIMASK
 80003be:	60bb      	str	r3, [r7, #8]
  return(result);
 80003c0:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 80003c2:	617b      	str	r3, [r7, #20]
 80003c4:	2301      	movs	r3, #1
 80003c6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80003c8:	68fb      	ldr	r3, [r7, #12]
 80003ca:	f383 8810 	msr	PRIMASK, r3
}
 80003ce:	46c0      	nop			; (mov r8, r8)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	689b      	ldr	r3, [r3, #8]
 80003d4:	4a08      	ldr	r2, [pc, #32]	; (80003f8 <LL_USART_SetRXFIFOThreshold+0x48>)
 80003d6:	401a      	ands	r2, r3
 80003d8:	683b      	ldr	r3, [r7, #0]
 80003da:	065b      	lsls	r3, r3, #25
 80003dc:	431a      	orrs	r2, r3
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	609a      	str	r2, [r3, #8]
 80003e2:	697b      	ldr	r3, [r7, #20]
 80003e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80003e6:	693b      	ldr	r3, [r7, #16]
 80003e8:	f383 8810 	msr	PRIMASK, r3
}
 80003ec:	46c0      	nop			; (mov r8, r8)
}
 80003ee:	46c0      	nop			; (mov r8, r8)
 80003f0:	46bd      	mov	sp, r7
 80003f2:	b006      	add	sp, #24
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	46c0      	nop			; (mov r8, r8)
 80003f8:	f1ffffff 	.word	0xf1ffffff

080003fc <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b082      	sub	sp, #8
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	685b      	ldr	r3, [r3, #4]
 8000408:	4a07      	ldr	r2, [pc, #28]	; (8000428 <LL_USART_ConfigAsyncMode+0x2c>)
 800040a:	401a      	ands	r2, r3
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	689b      	ldr	r3, [r3, #8]
 8000414:	222a      	movs	r2, #42	; 0x2a
 8000416:	4393      	bics	r3, r2
 8000418:	001a      	movs	r2, r3
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	609a      	str	r2, [r3, #8]
}
 800041e:	46c0      	nop			; (mov r8, r8)
 8000420:	46bd      	mov	sp, r7
 8000422:	b002      	add	sp, #8
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	ffffb7ff 	.word	0xffffb7ff

0800042c <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	69da      	ldr	r2, [r3, #28]
 8000438:	2380      	movs	r3, #128	; 0x80
 800043a:	039b      	lsls	r3, r3, #14
 800043c:	401a      	ands	r2, r3
 800043e:	2380      	movs	r3, #128	; 0x80
 8000440:	039b      	lsls	r3, r3, #14
 8000442:	429a      	cmp	r2, r3
 8000444:	d101      	bne.n	800044a <LL_USART_IsActiveFlag_TEACK+0x1e>
 8000446:	2301      	movs	r3, #1
 8000448:	e000      	b.n	800044c <LL_USART_IsActiveFlag_TEACK+0x20>
 800044a:	2300      	movs	r3, #0
}
 800044c:	0018      	movs	r0, r3
 800044e:	46bd      	mov	sp, r7
 8000450:	b002      	add	sp, #8
 8000452:	bd80      	pop	{r7, pc}

08000454 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b082      	sub	sp, #8
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	69da      	ldr	r2, [r3, #28]
 8000460:	2380      	movs	r3, #128	; 0x80
 8000462:	03db      	lsls	r3, r3, #15
 8000464:	401a      	ands	r2, r3
 8000466:	2380      	movs	r3, #128	; 0x80
 8000468:	03db      	lsls	r3, r3, #15
 800046a:	429a      	cmp	r2, r3
 800046c:	d101      	bne.n	8000472 <LL_USART_IsActiveFlag_REACK+0x1e>
 800046e:	2301      	movs	r3, #1
 8000470:	e000      	b.n	8000474 <LL_USART_IsActiveFlag_REACK+0x20>
 8000472:	2300      	movs	r3, #0
}
 8000474:	0018      	movs	r0, r3
 8000476:	46bd      	mov	sp, r7
 8000478:	b002      	add	sp, #8
 800047a:	bd80      	pop	{r7, pc}

0800047c <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b086      	sub	sp, #24
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000484:	f3ef 8310 	mrs	r3, PRIMASK
 8000488:	60bb      	str	r3, [r7, #8]
  return(result);
 800048a:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800048c:	617b      	str	r3, [r7, #20]
 800048e:	2301      	movs	r3, #1
 8000490:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	f383 8810 	msr	PRIMASK, r3
}
 8000498:	46c0      	nop			; (mov r8, r8)
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	2220      	movs	r2, #32
 80004a0:	431a      	orrs	r2, r3
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	601a      	str	r2, [r3, #0]
 80004a6:	697b      	ldr	r3, [r7, #20]
 80004a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80004aa:	693b      	ldr	r3, [r7, #16]
 80004ac:	f383 8810 	msr	PRIMASK, r3
}
 80004b0:	46c0      	nop			; (mov r8, r8)
}
 80004b2:	46c0      	nop			; (mov r8, r8)
 80004b4:	46bd      	mov	sp, r7
 80004b6:	b006      	add	sp, #24
 80004b8:	bd80      	pop	{r7, pc}

080004ba <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 80004ba:	b580      	push	{r7, lr}
 80004bc:	b086      	sub	sp, #24
 80004be:	af00      	add	r7, sp, #0
 80004c0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80004c2:	f3ef 8310 	mrs	r3, PRIMASK
 80004c6:	60bb      	str	r3, [r7, #8]
  return(result);
 80004c8:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80004ca:	617b      	str	r3, [r7, #20]
 80004cc:	2301      	movs	r3, #1
 80004ce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	f383 8810 	msr	PRIMASK, r3
}
 80004d6:	46c0      	nop			; (mov r8, r8)
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	689b      	ldr	r3, [r3, #8]
 80004dc:	2201      	movs	r2, #1
 80004de:	431a      	orrs	r2, r3
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	609a      	str	r2, [r3, #8]
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80004e8:	693b      	ldr	r3, [r7, #16]
 80004ea:	f383 8810 	msr	PRIMASK, r3
}
 80004ee:	46c0      	nop			; (mov r8, r8)
}
 80004f0:	46c0      	nop			; (mov r8, r8)
 80004f2:	46bd      	mov	sp, r7
 80004f4:	b006      	add	sp, #24
 80004f6:	bd80      	pop	{r7, pc}

080004f8 <LL_USART_ReceiveData9>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData9
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x1FF
  */
__STATIC_INLINE uint16_t LL_USART_ReceiveData9(const USART_TypeDef *USARTx)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000504:	b29b      	uxth	r3, r3
 8000506:	05db      	lsls	r3, r3, #23
 8000508:	0ddb      	lsrs	r3, r3, #23
 800050a:	b29b      	uxth	r3, r3
}
 800050c:	0018      	movs	r0, r3
 800050e:	46bd      	mov	sp, r7
 8000510:	b002      	add	sp, #8
 8000512:	bd80      	pop	{r7, pc}

08000514 <LL_SYSCFG_EnableFastModePlus>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
  SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 800051c:	4b04      	ldr	r3, [pc, #16]	; (8000530 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 800051e:	6819      	ldr	r1, [r3, #0]
 8000520:	4b03      	ldr	r3, [pc, #12]	; (8000530 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 8000522:	687a      	ldr	r2, [r7, #4]
 8000524:	430a      	orrs	r2, r1
 8000526:	601a      	str	r2, [r3, #0]
}
 8000528:	46c0      	nop			; (mov r8, r8)
 800052a:	46bd      	mov	sp, r7
 800052c:	b002      	add	sp, #8
 800052e:	bd80      	pop	{r7, pc}
 8000530:	40010000 	.word	0x40010000

08000534 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
 800053c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	683a      	ldr	r2, [r7, #0]
 8000542:	619a      	str	r2, [r3, #24]
}
 8000544:	46c0      	nop			; (mov r8, r8)
 8000546:	46bd      	mov	sp, r7
 8000548:	b002      	add	sp, #8
 800054a:	bd80      	pop	{r7, pc}

0800054c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	683a      	ldr	r2, [r7, #0]
 800055a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800055c:	46c0      	nop			; (mov r8, r8)
 800055e:	46bd      	mov	sp, r7
 8000560:	b002      	add	sp, #8
 8000562:	bd80      	pop	{r7, pc}

08000564 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 800056c:	4b07      	ldr	r3, [pc, #28]	; (800058c <LL_APB1_GRP1_EnableClock+0x28>)
 800056e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <LL_APB1_GRP1_EnableClock+0x28>)
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	430a      	orrs	r2, r1
 8000576:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 8000578:	4b04      	ldr	r3, [pc, #16]	; (800058c <LL_APB1_GRP1_EnableClock+0x28>)
 800057a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	4013      	ands	r3, r2
 8000580:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000582:	68fb      	ldr	r3, [r7, #12]
}
 8000584:	46c0      	nop			; (mov r8, r8)
 8000586:	46bd      	mov	sp, r7
 8000588:	b004      	add	sp, #16
 800058a:	bd80      	pop	{r7, pc}
 800058c:	40021000 	.word	0x40021000

08000590 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000598:	4b07      	ldr	r3, [pc, #28]	; (80005b8 <LL_IOP_GRP1_EnableClock+0x28>)
 800059a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800059c:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <LL_IOP_GRP1_EnableClock+0x28>)
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	430a      	orrs	r2, r1
 80005a2:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80005a4:	4b04      	ldr	r3, [pc, #16]	; (80005b8 <LL_IOP_GRP1_EnableClock+0x28>)
 80005a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005a8:	687a      	ldr	r2, [r7, #4]
 80005aa:	4013      	ands	r3, r2
 80005ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005ae:	68fb      	ldr	r3, [r7, #12]
}
 80005b0:	46c0      	nop			; (mov r8, r8)
 80005b2:	46bd      	mov	sp, r7
 80005b4:	b004      	add	sp, #16
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	40021000 	.word	0x40021000

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b088      	sub	sp, #32
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint16_t testINPUT = 0;
 80005c2:	231e      	movs	r3, #30
 80005c4:	18fb      	adds	r3, r7, r3
 80005c6:	2200      	movs	r2, #0
 80005c8:	801a      	strh	r2, [r3, #0]
	uint16_t testAns = 0;
 80005ca:	231c      	movs	r3, #28
 80005cc:	18fb      	adds	r3, r7, r3
 80005ce:	2200      	movs	r2, #0
 80005d0:	801a      	strh	r2, [r3, #0]
	uint16_t i = 0;
 80005d2:	231a      	movs	r3, #26
 80005d4:	18fb      	adds	r3, r7, r3
 80005d6:	2200      	movs	r2, #0
 80005d8:	801a      	strh	r2, [r3, #0]
	uint16_t beep1 = 0x0000;
 80005da:	2318      	movs	r3, #24
 80005dc:	18fb      	adds	r3, r7, r3
 80005de:	2200      	movs	r2, #0
 80005e0:	801a      	strh	r2, [r3, #0]
	uint16_t beep2 = 0xFFFF;
 80005e2:	2316      	movs	r3, #22
 80005e4:	18fb      	adds	r3, r7, r3
 80005e6:	2201      	movs	r2, #1
 80005e8:	4252      	negs	r2, r2
 80005ea:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ec:	f004 f80a 	bl	8004604 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f0:	f000 f878 	bl	80006e4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80005f4:	4b35      	ldr	r3, [pc, #212]	; (80006cc <main+0x110>)
 80005f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80005f8:	4b34      	ldr	r3, [pc, #208]	; (80006cc <main+0x110>)
 80005fa:	2101      	movs	r1, #1
 80005fc:	430a      	orrs	r2, r1
 80005fe:	635a      	str	r2, [r3, #52]	; 0x34
 8000600:	4b32      	ldr	r3, [pc, #200]	; (80006cc <main+0x110>)
 8000602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000604:	2201      	movs	r2, #1
 8000606:	4013      	ands	r3, r2
 8000608:	60fb      	str	r3, [r7, #12]
 800060a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800060c:	4b2f      	ldr	r3, [pc, #188]	; (80006cc <main+0x110>)
 800060e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000610:	4b2e      	ldr	r3, [pc, #184]	; (80006cc <main+0x110>)
 8000612:	2102      	movs	r1, #2
 8000614:	430a      	orrs	r2, r1
 8000616:	635a      	str	r2, [r3, #52]	; 0x34
 8000618:	4b2c      	ldr	r3, [pc, #176]	; (80006cc <main+0x110>)
 800061a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800061c:	2202      	movs	r2, #2
 800061e:	4013      	ands	r3, r2
 8000620:	60bb      	str	r3, [r7, #8]
 8000622:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000624:	4b29      	ldr	r3, [pc, #164]	; (80006cc <main+0x110>)
 8000626:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000628:	4b28      	ldr	r3, [pc, #160]	; (80006cc <main+0x110>)
 800062a:	2104      	movs	r1, #4
 800062c:	430a      	orrs	r2, r1
 800062e:	635a      	str	r2, [r3, #52]	; 0x34
 8000630:	4b26      	ldr	r3, [pc, #152]	; (80006cc <main+0x110>)
 8000632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000634:	2204      	movs	r2, #4
 8000636:	4013      	ands	r3, r2
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063c:	f000 fbb0 	bl	8000da0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000640:	f000 fb80 	bl	8000d44 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000644:	f000 fa86 	bl	8000b54 <MX_USART2_UART_Init>
  MX_COMP1_Init();
 8000648:	f000 f8aa 	bl	80007a0 <MX_COMP1_Init>
  MX_TIM1_Init();
 800064c:	f000 f988 	bl	8000960 <MX_TIM1_Init>
  MX_USART3_Init();
 8000650:	f000 fb36 	bl	8000cc0 <MX_USART3_Init>
  MX_I2S1_Init();
 8000654:	f000 f916 	bl	8000884 <MX_I2S1_Init>
  MX_I2C1_Init();
 8000658:	f000 f8d4 	bl	8000804 <MX_I2C1_Init>
  MX_SPI2_Init();
 800065c:	f000 f93c 	bl	80008d8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	HAL_COMP_Start(&hcomp1);
 8000660:	4b1b      	ldr	r3, [pc, #108]	; (80006d0 <main+0x114>)
 8000662:	0018      	movs	r0, r3
 8000664:	f004 fa9c 	bl	8004ba0 <HAL_COMP_Start>
	HAL_Delay(100);
 8000668:	2064      	movs	r0, #100	; 0x64
 800066a:	f004 f851 	bl	8004710 <HAL_Delay>
	uint8_t I2Cbuf[5];
	MEM_Reset();
 800066e:	f001 fdfd 	bl	800226c <MEM_Reset>

	weoInit();
 8000672:	f000 fe5d 	bl	8001330 <weoInit>
	HAL_Delay(1);
 8000676:	2001      	movs	r0, #1
 8000678:	f004 f84a 	bl	8004710 <HAL_Delay>
	weoClear();
 800067c:	f000 fef4 	bl	8001468 <weoClear>
	MEM_GetID();
 8000680:	f002 fad4 	bl	8002c2c <MEM_GetID>
	soundSetup();
 8000684:	f001 f902 	bl	800188c <soundSetup>
	LIS3DHsetup();
 8000688:	f003 faca 	bl	8003c20 <LIS3DHsetup>
//	I2C_SOUND_ChangePage(0x01);
//	WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
//	WriteReg_I2C_SOUND(0x2E, 0x24);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000) FF- speaker muted, 0x00 - 0x74 - available
//    squeak_triple(signal);
//    squeak_long();
  USART2->CR1 |= (USART_CR1_UE | USART_CR1_RE | USART_CR1_TE|USART_CR1_M); // Enable USART, Receive and Transmit
 800068c:	4b11      	ldr	r3, [pc, #68]	; (80006d4 <main+0x118>)
 800068e:	681a      	ldr	r2, [r3, #0]
 8000690:	4b10      	ldr	r3, [pc, #64]	; (80006d4 <main+0x118>)
 8000692:	4911      	ldr	r1, [pc, #68]	; (80006d8 <main+0x11c>)
 8000694:	430a      	orrs	r2, r1
 8000696:	601a      	str	r2, [r3, #0]
	LL_USART_EnableIT_RXNE(USART2);
 8000698:	4b0e      	ldr	r3, [pc, #56]	; (80006d4 <main+0x118>)
 800069a:	0018      	movs	r0, r3
 800069c:	f7ff feee 	bl	800047c <LL_USART_EnableIT_RXNE_RXFNE>
	LL_USART_EnableIT_ERROR(USART2);
 80006a0:	4b0c      	ldr	r3, [pc, #48]	; (80006d4 <main+0x118>)
 80006a2:	0018      	movs	r0, r3
 80006a4:	f7ff ff09 	bl	80004ba <LL_USART_EnableIT_ERROR>
	USART2->ICR|=USART_ICR_ORECF;
 80006a8:	4b0a      	ldr	r3, [pc, #40]	; (80006d4 <main+0x118>)
 80006aa:	6a1a      	ldr	r2, [r3, #32]
 80006ac:	4b09      	ldr	r3, [pc, #36]	; (80006d4 <main+0x118>)
 80006ae:	2108      	movs	r1, #8
 80006b0:	430a      	orrs	r2, r1
 80006b2:	621a      	str	r2, [r3, #32]
//	{
//		soundPlay(k);
//		HAL_Delay(1000);
//	}
//    GPIOB->PUPDR &= ~0x3F000;
	GPIOC->ODR |= 1 << 6;
 80006b4:	4b09      	ldr	r3, [pc, #36]	; (80006dc <main+0x120>)
 80006b6:	695a      	ldr	r2, [r3, #20]
 80006b8:	4b08      	ldr	r3, [pc, #32]	; (80006dc <main+0x120>)
 80006ba:	2140      	movs	r1, #64	; 0x40
 80006bc:	430a      	orrs	r2, r1
 80006be:	615a      	str	r2, [r3, #20]
//	weoShowFullScreen(4);
	while (1) {
//		weoShowSmallImage(0x02,0x70,0x00);
//		LIS3DHreadData();
		cmdExecute(cmd2Execute);
 80006c0:	4b07      	ldr	r3, [pc, #28]	; (80006e0 <main+0x124>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	0018      	movs	r0, r3
 80006c6:	f002 fb13 	bl	8002cf0 <cmdExecute>
 80006ca:	e7f9      	b.n	80006c0 <main+0x104>
 80006cc:	40021000 	.word	0x40021000
 80006d0:	20000060 	.word	0x20000060
 80006d4:	40004400 	.word	0x40004400
 80006d8:	1000100d 	.word	0x1000100d
 80006dc:	50000800 	.word	0x50000800
 80006e0:	20000402 	.word	0x20000402

080006e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e4:	b590      	push	{r4, r7, lr}
 80006e6:	b093      	sub	sp, #76	; 0x4c
 80006e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ea:	2410      	movs	r4, #16
 80006ec:	193b      	adds	r3, r7, r4
 80006ee:	0018      	movs	r0, r3
 80006f0:	2338      	movs	r3, #56	; 0x38
 80006f2:	001a      	movs	r2, r3
 80006f4:	2100      	movs	r1, #0
 80006f6:	f00c f8e5 	bl	800c8c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006fa:	003b      	movs	r3, r7
 80006fc:	0018      	movs	r0, r3
 80006fe:	2310      	movs	r3, #16
 8000700:	001a      	movs	r2, r3
 8000702:	2100      	movs	r1, #0
 8000704:	f00c f8de 	bl	800c8c4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000708:	2380      	movs	r3, #128	; 0x80
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	0018      	movs	r0, r3
 800070e:	f006 fe09 	bl	8007324 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000712:	193b      	adds	r3, r7, r4
 8000714:	2202      	movs	r2, #2
 8000716:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000718:	193b      	adds	r3, r7, r4
 800071a:	2280      	movs	r2, #128	; 0x80
 800071c:	0052      	lsls	r2, r2, #1
 800071e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000720:	0021      	movs	r1, r4
 8000722:	187b      	adds	r3, r7, r1
 8000724:	2200      	movs	r2, #0
 8000726:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000728:	187b      	adds	r3, r7, r1
 800072a:	2240      	movs	r2, #64	; 0x40
 800072c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800072e:	187b      	adds	r3, r7, r1
 8000730:	2202      	movs	r2, #2
 8000732:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000734:	187b      	adds	r3, r7, r1
 8000736:	2202      	movs	r2, #2
 8000738:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2200      	movs	r2, #0
 800073e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000740:	187b      	adds	r3, r7, r1
 8000742:	2208      	movs	r2, #8
 8000744:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000746:	187b      	adds	r3, r7, r1
 8000748:	2280      	movs	r2, #128	; 0x80
 800074a:	0292      	lsls	r2, r2, #10
 800074c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800074e:	187b      	adds	r3, r7, r1
 8000750:	2280      	movs	r2, #128	; 0x80
 8000752:	0492      	lsls	r2, r2, #18
 8000754:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000756:	187b      	adds	r3, r7, r1
 8000758:	2280      	movs	r2, #128	; 0x80
 800075a:	0592      	lsls	r2, r2, #22
 800075c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075e:	187b      	adds	r3, r7, r1
 8000760:	0018      	movs	r0, r3
 8000762:	f006 fe2b 	bl	80073bc <HAL_RCC_OscConfig>
 8000766:	1e03      	subs	r3, r0, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800076a:	f003 fa8b 	bl	8003c84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800076e:	003b      	movs	r3, r7
 8000770:	2207      	movs	r2, #7
 8000772:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000774:	003b      	movs	r3, r7
 8000776:	2202      	movs	r2, #2
 8000778:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800077a:	003b      	movs	r3, r7
 800077c:	2200      	movs	r2, #0
 800077e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000780:	003b      	movs	r3, r7
 8000782:	2200      	movs	r2, #0
 8000784:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000786:	003b      	movs	r3, r7
 8000788:	2102      	movs	r1, #2
 800078a:	0018      	movs	r0, r3
 800078c:	f007 f930 	bl	80079f0 <HAL_RCC_ClockConfig>
 8000790:	1e03      	subs	r3, r0, #0
 8000792:	d001      	beq.n	8000798 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000794:	f003 fa76 	bl	8003c84 <Error_Handler>
  }
}
 8000798:	46c0      	nop			; (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	b013      	add	sp, #76	; 0x4c
 800079e:	bd90      	pop	{r4, r7, pc}

080007a0 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 80007a4:	4b15      	ldr	r3, [pc, #84]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007a6:	4a16      	ldr	r2, [pc, #88]	; (8000800 <MX_COMP1_Init+0x60>)
 80007a8:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 80007aa:	4b14      	ldr	r3, [pc, #80]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007ac:	2280      	movs	r2, #128	; 0x80
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	611a      	str	r2, [r3, #16]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 80007b2:	4b12      	ldr	r3, [pc, #72]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007b4:	2230      	movs	r2, #48	; 0x30
 80007b6:	615a      	str	r2, [r3, #20]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80007b8:	4b10      	ldr	r3, [pc, #64]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
  hcomp1.Init.WindowOutput = COMP_WINDOWOUTPUT_EACH_COMP;
 80007be:	4b0f      	ldr	r3, [pc, #60]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80007c4:	4b0d      	ldr	r3, [pc, #52]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	619a      	str	r2, [r3, #24]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_TIM1_OC5;
 80007ca:	4b0c      	ldr	r3, [pc, #48]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007cc:	2280      	movs	r2, #128	; 0x80
 80007ce:	0392      	lsls	r2, r2, #14
 80007d0:	621a      	str	r2, [r3, #32]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 80007d2:	4b0a      	ldr	r3, [pc, #40]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	60da      	str	r2, [r3, #12]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80007d8:	4b08      	ldr	r3, [pc, #32]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_EVENT_RISING;
 80007de:	4b07      	ldr	r3, [pc, #28]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007e0:	2212      	movs	r2, #18
 80007e2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80007e4:	4b05      	ldr	r3, [pc, #20]	; (80007fc <MX_COMP1_Init+0x5c>)
 80007e6:	0018      	movs	r0, r3
 80007e8:	f004 f878 	bl	80048dc <HAL_COMP_Init>
 80007ec:	1e03      	subs	r3, r0, #0
 80007ee:	d001      	beq.n	80007f4 <MX_COMP1_Init+0x54>
  {
    Error_Handler();
 80007f0:	f003 fa48 	bl	8003c84 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80007f4:	46c0      	nop			; (mov r8, r8)
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	20000060 	.word	0x20000060
 8000800:	40010200 	.word	0x40010200

08000804 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000808:	4b1b      	ldr	r3, [pc, #108]	; (8000878 <MX_I2C1_Init+0x74>)
 800080a:	4a1c      	ldr	r2, [pc, #112]	; (800087c <MX_I2C1_Init+0x78>)
 800080c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x1094102C;
 800080e:	4b1a      	ldr	r3, [pc, #104]	; (8000878 <MX_I2C1_Init+0x74>)
 8000810:	4a1b      	ldr	r2, [pc, #108]	; (8000880 <MX_I2C1_Init+0x7c>)
 8000812:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000814:	4b18      	ldr	r3, [pc, #96]	; (8000878 <MX_I2C1_Init+0x74>)
 8000816:	2200      	movs	r2, #0
 8000818:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800081a:	4b17      	ldr	r3, [pc, #92]	; (8000878 <MX_I2C1_Init+0x74>)
 800081c:	2201      	movs	r2, #1
 800081e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000820:	4b15      	ldr	r3, [pc, #84]	; (8000878 <MX_I2C1_Init+0x74>)
 8000822:	2200      	movs	r2, #0
 8000824:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000826:	4b14      	ldr	r3, [pc, #80]	; (8000878 <MX_I2C1_Init+0x74>)
 8000828:	2200      	movs	r2, #0
 800082a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800082c:	4b12      	ldr	r3, [pc, #72]	; (8000878 <MX_I2C1_Init+0x74>)
 800082e:	2200      	movs	r2, #0
 8000830:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000832:	4b11      	ldr	r3, [pc, #68]	; (8000878 <MX_I2C1_Init+0x74>)
 8000834:	2200      	movs	r2, #0
 8000836:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000838:	4b0f      	ldr	r3, [pc, #60]	; (8000878 <MX_I2C1_Init+0x74>)
 800083a:	2200      	movs	r2, #0
 800083c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800083e:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <MX_I2C1_Init+0x74>)
 8000840:	0018      	movs	r0, r3
 8000842:	f004 ff6b 	bl	800571c <HAL_I2C_Init>
 8000846:	1e03      	subs	r3, r0, #0
 8000848:	d001      	beq.n	800084e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800084a:	f003 fa1b 	bl	8003c84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800084e:	4b0a      	ldr	r3, [pc, #40]	; (8000878 <MX_I2C1_Init+0x74>)
 8000850:	2100      	movs	r1, #0
 8000852:	0018      	movs	r0, r3
 8000854:	f006 f8f4 	bl	8006a40 <HAL_I2CEx_ConfigAnalogFilter>
 8000858:	1e03      	subs	r3, r0, #0
 800085a:	d001      	beq.n	8000860 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800085c:	f003 fa12 	bl	8003c84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000860:	4b05      	ldr	r3, [pc, #20]	; (8000878 <MX_I2C1_Init+0x74>)
 8000862:	2100      	movs	r1, #0
 8000864:	0018      	movs	r0, r3
 8000866:	f006 f937 	bl	8006ad8 <HAL_I2CEx_ConfigDigitalFilter>
 800086a:	1e03      	subs	r3, r0, #0
 800086c:	d001      	beq.n	8000872 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800086e:	f003 fa09 	bl	8003c84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20000090 	.word	0x20000090
 800087c:	40005400 	.word	0x40005400
 8000880:	1094102c 	.word	0x1094102c

08000884 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000888:	4b11      	ldr	r3, [pc, #68]	; (80008d0 <MX_I2S1_Init+0x4c>)
 800088a:	4a12      	ldr	r2, [pc, #72]	; (80008d4 <MX_I2S1_Init+0x50>)
 800088c:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 800088e:	4b10      	ldr	r3, [pc, #64]	; (80008d0 <MX_I2S1_Init+0x4c>)
 8000890:	2280      	movs	r2, #128	; 0x80
 8000892:	0092      	lsls	r2, r2, #2
 8000894:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8000896:	4b0e      	ldr	r3, [pc, #56]	; (80008d0 <MX_I2S1_Init+0x4c>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 800089c:	4b0c      	ldr	r3, [pc, #48]	; (80008d0 <MX_I2S1_Init+0x4c>)
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80008a2:	4b0b      	ldr	r3, [pc, #44]	; (80008d0 <MX_I2S1_Init+0x4c>)
 80008a4:	2280      	movs	r2, #128	; 0x80
 80008a6:	0092      	lsls	r2, r2, #2
 80008a8:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80008aa:	4b09      	ldr	r3, [pc, #36]	; (80008d0 <MX_I2S1_Init+0x4c>)
 80008ac:	22fa      	movs	r2, #250	; 0xfa
 80008ae:	0192      	lsls	r2, r2, #6
 80008b0:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 80008b2:	4b07      	ldr	r3, [pc, #28]	; (80008d0 <MX_I2S1_Init+0x4c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 80008b8:	4b05      	ldr	r3, [pc, #20]	; (80008d0 <MX_I2S1_Init+0x4c>)
 80008ba:	0018      	movs	r0, r3
 80008bc:	f006 f958 	bl	8006b70 <HAL_I2S_Init>
 80008c0:	1e03      	subs	r3, r0, #0
 80008c2:	d001      	beq.n	80008c8 <MX_I2S1_Init+0x44>
  {
    Error_Handler();
 80008c4:	f003 f9de 	bl	8003c84 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 80008c8:	46c0      	nop			; (mov r8, r8)
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	200000e4 	.word	0x200000e4
 80008d4:	40013000 	.word	0x40013000

080008d8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80008dc:	4b1e      	ldr	r3, [pc, #120]	; (8000958 <MX_SPI2_Init+0x80>)
 80008de:	2208      	movs	r2, #8
 80008e0:	61da      	str	r2, [r3, #28]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80008e2:	4b1d      	ldr	r3, [pc, #116]	; (8000958 <MX_SPI2_Init+0x80>)
 80008e4:	4a1d      	ldr	r2, [pc, #116]	; (800095c <MX_SPI2_Init+0x84>)
 80008e6:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008e8:	4b1b      	ldr	r3, [pc, #108]	; (8000958 <MX_SPI2_Init+0x80>)
 80008ea:	2282      	movs	r2, #130	; 0x82
 80008ec:	0052      	lsls	r2, r2, #1
 80008ee:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008f0:	4b19      	ldr	r3, [pc, #100]	; (8000958 <MX_SPI2_Init+0x80>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80008f6:	4b18      	ldr	r3, [pc, #96]	; (8000958 <MX_SPI2_Init+0x80>)
 80008f8:	22e0      	movs	r2, #224	; 0xe0
 80008fa:	00d2      	lsls	r2, r2, #3
 80008fc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008fe:	4b16      	ldr	r3, [pc, #88]	; (8000958 <MX_SPI2_Init+0x80>)
 8000900:	2200      	movs	r2, #0
 8000902:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000904:	4b14      	ldr	r3, [pc, #80]	; (8000958 <MX_SPI2_Init+0x80>)
 8000906:	2200      	movs	r2, #0
 8000908:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800090a:	4b13      	ldr	r3, [pc, #76]	; (8000958 <MX_SPI2_Init+0x80>)
 800090c:	2280      	movs	r2, #128	; 0x80
 800090e:	0092      	lsls	r2, r2, #2
 8000910:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000912:	4b11      	ldr	r3, [pc, #68]	; (8000958 <MX_SPI2_Init+0x80>)
 8000914:	2210      	movs	r2, #16
 8000916:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000918:	4b0f      	ldr	r3, [pc, #60]	; (8000958 <MX_SPI2_Init+0x80>)
 800091a:	2200      	movs	r2, #0
 800091c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800091e:	4b0e      	ldr	r3, [pc, #56]	; (8000958 <MX_SPI2_Init+0x80>)
 8000920:	2200      	movs	r2, #0
 8000922:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000924:	4b0c      	ldr	r3, [pc, #48]	; (8000958 <MX_SPI2_Init+0x80>)
 8000926:	2200      	movs	r2, #0
 8000928:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800092a:	4b0b      	ldr	r3, [pc, #44]	; (8000958 <MX_SPI2_Init+0x80>)
 800092c:	2207      	movs	r2, #7
 800092e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000930:	4b09      	ldr	r3, [pc, #36]	; (8000958 <MX_SPI2_Init+0x80>)
 8000932:	2200      	movs	r2, #0
 8000934:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000936:	4b08      	ldr	r3, [pc, #32]	; (8000958 <MX_SPI2_Init+0x80>)
 8000938:	2208      	movs	r2, #8
 800093a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800093c:	4b06      	ldr	r3, [pc, #24]	; (8000958 <MX_SPI2_Init+0x80>)
 800093e:	0018      	movs	r0, r3
 8000940:	f007 ff00 	bl	8008744 <HAL_SPI_Init>
 8000944:	1e03      	subs	r3, r0, #0
 8000946:	d001      	beq.n	800094c <MX_SPI2_Init+0x74>
  {
    Error_Handler();
 8000948:	f003 f99c 	bl	8003c84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800094c:	4b02      	ldr	r3, [pc, #8]	; (8000958 <MX_SPI2_Init+0x80>)
 800094e:	2208      	movs	r2, #8
 8000950:	61da      	str	r2, [r3, #28]
  /* USER CODE END SPI2_Init 2 */

}
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	2000017c 	.word	0x2000017c
 800095c:	40003800 	.word	0x40003800

08000960 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b09e      	sub	sp, #120	; 0x78
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000966:	2368      	movs	r3, #104	; 0x68
 8000968:	18fb      	adds	r3, r7, r3
 800096a:	0018      	movs	r0, r3
 800096c:	2310      	movs	r3, #16
 800096e:	001a      	movs	r2, r3
 8000970:	2100      	movs	r1, #0
 8000972:	f00b ffa7 	bl	800c8c4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000976:	235c      	movs	r3, #92	; 0x5c
 8000978:	18fb      	adds	r3, r7, r3
 800097a:	0018      	movs	r0, r3
 800097c:	230c      	movs	r3, #12
 800097e:	001a      	movs	r2, r3
 8000980:	2100      	movs	r1, #0
 8000982:	f00b ff9f 	bl	800c8c4 <memset>
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8000986:	2350      	movs	r3, #80	; 0x50
 8000988:	18fb      	adds	r3, r7, r3
 800098a:	0018      	movs	r0, r3
 800098c:	230c      	movs	r3, #12
 800098e:	001a      	movs	r2, r3
 8000990:	2100      	movs	r1, #0
 8000992:	f00b ff97 	bl	800c8c4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000996:	2334      	movs	r3, #52	; 0x34
 8000998:	18fb      	adds	r3, r7, r3
 800099a:	0018      	movs	r0, r3
 800099c:	231c      	movs	r3, #28
 800099e:	001a      	movs	r2, r3
 80009a0:	2100      	movs	r1, #0
 80009a2:	f00b ff8f 	bl	800c8c4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009a6:	003b      	movs	r3, r7
 80009a8:	0018      	movs	r0, r3
 80009aa:	2334      	movs	r3, #52	; 0x34
 80009ac:	001a      	movs	r2, r3
 80009ae:	2100      	movs	r1, #0
 80009b0:	f00b ff88 	bl	800c8c4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009b4:	4b64      	ldr	r3, [pc, #400]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009b6:	4a65      	ldr	r2, [pc, #404]	; (8000b4c <MX_TIM1_Init+0x1ec>)
 80009b8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80009ba:	4b63      	ldr	r3, [pc, #396]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009bc:	2200      	movs	r2, #0
 80009be:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c0:	4b61      	ldr	r3, [pc, #388]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 639;
 80009c6:	4b60      	ldr	r3, [pc, #384]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009c8:	4a61      	ldr	r2, [pc, #388]	; (8000b50 <MX_TIM1_Init+0x1f0>)
 80009ca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009cc:	4b5e      	ldr	r3, [pc, #376]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009d2:	4b5d      	ldr	r3, [pc, #372]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009d8:	4b5b      	ldr	r3, [pc, #364]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009da:	2280      	movs	r2, #128	; 0x80
 80009dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80009de:	4b5a      	ldr	r3, [pc, #360]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009e0:	0018      	movs	r0, r3
 80009e2:	f009 faaf 	bl	8009f44 <HAL_TIM_Base_Init>
 80009e6:	1e03      	subs	r3, r0, #0
 80009e8:	d001      	beq.n	80009ee <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80009ea:	f003 f94b 	bl	8003c84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009ee:	2168      	movs	r1, #104	; 0x68
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	2280      	movs	r2, #128	; 0x80
 80009f4:	0152      	lsls	r2, r2, #5
 80009f6:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80009f8:	187a      	adds	r2, r7, r1
 80009fa:	4b53      	ldr	r3, [pc, #332]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 80009fc:	0011      	movs	r1, r2
 80009fe:	0018      	movs	r0, r3
 8000a00:	f009 fd42 	bl	800a488 <HAL_TIM_ConfigClockSource>
 8000a04:	1e03      	subs	r3, r0, #0
 8000a06:	d001      	beq.n	8000a0c <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000a08:	f003 f93c 	bl	8003c84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a0c:	4b4e      	ldr	r3, [pc, #312]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 8000a0e:	0018      	movs	r0, r3
 8000a10:	f009 faf0 	bl	8009ff4 <HAL_TIM_PWM_Init>
 8000a14:	1e03      	subs	r3, r0, #0
 8000a16:	d001      	beq.n	8000a1c <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8000a18:	f003 f934 	bl	8003c84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a1c:	215c      	movs	r1, #92	; 0x5c
 8000a1e:	187b      	adds	r3, r7, r1
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a24:	187b      	adds	r3, r7, r1
 8000a26:	2200      	movs	r2, #0
 8000a28:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a2a:	187b      	adds	r3, r7, r1
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a30:	187a      	adds	r2, r7, r1
 8000a32:	4b45      	ldr	r3, [pc, #276]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 8000a34:	0011      	movs	r1, r2
 8000a36:	0018      	movs	r0, r3
 8000a38:	f00a fa00 	bl	800ae3c <HAL_TIMEx_MasterConfigSynchronization>
 8000a3c:	1e03      	subs	r3, r0, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 8000a40:	f003 f920 	bl	8003c84 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 8000a44:	2150      	movs	r1, #80	; 0x50
 8000a46:	187b      	adds	r3, r7, r1
 8000a48:	2202      	movs	r2, #2
 8000a4a:	601a      	str	r2, [r3, #0]
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	2201      	movs	r2, #1
 8000a50:	605a      	str	r2, [r3, #4]
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8000a52:	187b      	adds	r3, r7, r1
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8000a58:	187a      	adds	r2, r7, r1
 8000a5a:	4b3b      	ldr	r3, [pc, #236]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	0018      	movs	r0, r3
 8000a60:	f00a fb00 	bl	800b064 <HAL_TIMEx_ConfigBreakInput>
 8000a64:	1e03      	subs	r3, r0, #0
 8000a66:	d001      	beq.n	8000a6c <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8000a68:	f003 f90c 	bl	8003c84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a6c:	2134      	movs	r1, #52	; 0x34
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	2260      	movs	r2, #96	; 0x60
 8000a72:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 200;
 8000a74:	187b      	adds	r3, r7, r1
 8000a76:	22c8      	movs	r2, #200	; 0xc8
 8000a78:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a80:	187b      	adds	r3, r7, r1
 8000a82:	2200      	movs	r2, #0
 8000a84:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000a86:	187b      	adds	r3, r7, r1
 8000a88:	2204      	movs	r2, #4
 8000a8a:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a8c:	187b      	adds	r3, r7, r1
 8000a8e:	2200      	movs	r2, #0
 8000a90:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a92:	187b      	adds	r3, r7, r1
 8000a94:	2200      	movs	r2, #0
 8000a96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a98:	1879      	adds	r1, r7, r1
 8000a9a:	4b2b      	ldr	r3, [pc, #172]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f009 fbf2 	bl	800a288 <HAL_TIM_PWM_ConfigChannel>
 8000aa4:	1e03      	subs	r3, r0, #0
 8000aa6:	d001      	beq.n	8000aac <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8000aa8:	f003 f8ec 	bl	8003c84 <Error_Handler>
  }
  sConfigOC.Pulse = 50;
 8000aac:	2134      	movs	r1, #52	; 0x34
 8000aae:	187b      	adds	r3, r7, r1
 8000ab0:	2232      	movs	r2, #50	; 0x32
 8000ab2:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8000ab4:	1879      	adds	r1, r7, r1
 8000ab6:	4b24      	ldr	r3, [pc, #144]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 8000ab8:	2210      	movs	r2, #16
 8000aba:	0018      	movs	r0, r3
 8000abc:	f009 fbe4 	bl	800a288 <HAL_TIM_PWM_ConfigChannel>
 8000ac0:	1e03      	subs	r3, r0, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_TIM1_Init+0x168>
  {
    Error_Handler();
 8000ac4:	f003 f8de 	bl	8003c84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000ac8:	003b      	movs	r3, r7
 8000aca:	2280      	movs	r2, #128	; 0x80
 8000acc:	0112      	lsls	r2, r2, #4
 8000ace:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000ad0:	003b      	movs	r3, r7
 8000ad2:	2280      	movs	r2, #128	; 0x80
 8000ad4:	00d2      	lsls	r2, r2, #3
 8000ad6:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ad8:	003b      	movs	r3, r7
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ade:	003b      	movs	r3, r7
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000ae4:	003b      	movs	r3, r7
 8000ae6:	2280      	movs	r2, #128	; 0x80
 8000ae8:	0152      	lsls	r2, r2, #5
 8000aea:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000aec:	003b      	movs	r3, r7
 8000aee:	2280      	movs	r2, #128	; 0x80
 8000af0:	0192      	lsls	r2, r2, #6
 8000af2:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 10;
 8000af4:	003b      	movs	r3, r7
 8000af6:	220a      	movs	r2, #10
 8000af8:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000afa:	003b      	movs	r3, r7
 8000afc:	2200      	movs	r2, #0
 8000afe:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000b00:	003b      	movs	r3, r7
 8000b02:	2200      	movs	r2, #0
 8000b04:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000b06:	003b      	movs	r3, r7
 8000b08:	2280      	movs	r2, #128	; 0x80
 8000b0a:	0492      	lsls	r2, r2, #18
 8000b0c:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000b0e:	003b      	movs	r3, r7
 8000b10:	2200      	movs	r2, #0
 8000b12:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000b14:	003b      	movs	r3, r7
 8000b16:	2200      	movs	r2, #0
 8000b18:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8000b1a:	003b      	movs	r3, r7
 8000b1c:	2280      	movs	r2, #128	; 0x80
 8000b1e:	01d2      	lsls	r2, r2, #7
 8000b20:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000b22:	003a      	movs	r2, r7
 8000b24:	4b08      	ldr	r3, [pc, #32]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 8000b26:	0011      	movs	r1, r2
 8000b28:	0018      	movs	r0, r3
 8000b2a:	f00a f9f5 	bl	800af18 <HAL_TIMEx_ConfigBreakDeadTime>
 8000b2e:	1e03      	subs	r3, r0, #0
 8000b30:	d001      	beq.n	8000b36 <MX_TIM1_Init+0x1d6>
  {
    Error_Handler();
 8000b32:	f003 f8a7 	bl	8003c84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000b36:	4b04      	ldr	r3, [pc, #16]	; (8000b48 <MX_TIM1_Init+0x1e8>)
 8000b38:	0018      	movs	r0, r3
 8000b3a:	f003 fb2d 	bl	8004198 <HAL_TIM_MspPostInit>

}
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	46bd      	mov	sp, r7
 8000b42:	b01e      	add	sp, #120	; 0x78
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	20000298 	.word	0x20000298
 8000b4c:	40012c00 	.word	0x40012c00
 8000b50:	0000027f 	.word	0x0000027f

08000b54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b54:	b590      	push	{r4, r7, lr}
 8000b56:	b09d      	sub	sp, #116	; 0x74
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000b5a:	2350      	movs	r3, #80	; 0x50
 8000b5c:	18fb      	adds	r3, r7, r3
 8000b5e:	0018      	movs	r0, r3
 8000b60:	2320      	movs	r3, #32
 8000b62:	001a      	movs	r2, r3
 8000b64:	2100      	movs	r1, #0
 8000b66:	f00b fead 	bl	800c8c4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6a:	2338      	movs	r3, #56	; 0x38
 8000b6c:	18fb      	adds	r3, r7, r3
 8000b6e:	0018      	movs	r0, r3
 8000b70:	2318      	movs	r3, #24
 8000b72:	001a      	movs	r2, r3
 8000b74:	2100      	movs	r1, #0
 8000b76:	f00b fea5 	bl	800c8c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b7a:	1d3b      	adds	r3, r7, #4
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	2334      	movs	r3, #52	; 0x34
 8000b80:	001a      	movs	r2, r3
 8000b82:	2100      	movs	r1, #0
 8000b84:	f00b fe9e 	bl	800c8c4 <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b88:	1d3b      	adds	r3, r7, #4
 8000b8a:	2202      	movs	r2, #2
 8000b8c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b8e:	1d3b      	adds	r3, r7, #4
 8000b90:	2200      	movs	r2, #0
 8000b92:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b94:	1d3b      	adds	r3, r7, #4
 8000b96:	0018      	movs	r0, r3
 8000b98:	f007 f8d4 	bl	8007d44 <HAL_RCCEx_PeriphCLKConfig>
 8000b9c:	1e03      	subs	r3, r0, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
 8000ba0:	f003 f870 	bl	8003c84 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000ba4:	2380      	movs	r3, #128	; 0x80
 8000ba6:	029b      	lsls	r3, r3, #10
 8000ba8:	0018      	movs	r0, r3
 8000baa:	f7ff fcdb 	bl	8000564 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000bae:	2001      	movs	r0, #1
 8000bb0:	f7ff fcee 	bl	8000590 <LL_IOP_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000bb4:	2438      	movs	r4, #56	; 0x38
 8000bb6:	193b      	adds	r3, r7, r4
 8000bb8:	2204      	movs	r2, #4
 8000bba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000bbc:	193b      	adds	r3, r7, r4
 8000bbe:	2202      	movs	r2, #2
 8000bc0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc2:	193b      	adds	r3, r7, r4
 8000bc4:	2203      	movs	r2, #3
 8000bc6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000bc8:	193b      	adds	r3, r7, r4
 8000bca:	2200      	movs	r2, #0
 8000bcc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000bce:	193b      	adds	r3, r7, r4
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000bd4:	193b      	adds	r3, r7, r4
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bda:	193a      	adds	r2, r7, r4
 8000bdc:	23a0      	movs	r3, #160	; 0xa0
 8000bde:	05db      	lsls	r3, r3, #23
 8000be0:	0011      	movs	r1, r2
 8000be2:	0018      	movs	r0, r3
 8000be4:	f00b faec 	bl	800c1c0 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000be8:	0021      	movs	r1, r4
 8000bea:	187b      	adds	r3, r7, r1
 8000bec:	2208      	movs	r2, #8
 8000bee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000bf0:	187b      	adds	r3, r7, r1
 8000bf2:	2202      	movs	r2, #2
 8000bf4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf6:	187b      	adds	r3, r7, r1
 8000bf8:	2203      	movs	r2, #3
 8000bfa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000bfc:	187b      	adds	r3, r7, r1
 8000bfe:	2200      	movs	r2, #0
 8000c00:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000c02:	187b      	adds	r3, r7, r1
 8000c04:	2201      	movs	r2, #1
 8000c06:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000c08:	187b      	adds	r3, r7, r1
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0e:	187a      	adds	r2, r7, r1
 8000c10:	23a0      	movs	r3, #160	; 0xa0
 8000c12:	05db      	lsls	r3, r3, #23
 8000c14:	0011      	movs	r1, r2
 8000c16:	0018      	movs	r0, r3
 8000c18:	f00b fad2 	bl	800c1c0 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	201c      	movs	r0, #28
 8000c20:	f7ff fb16 	bl	8000250 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8000c24:	201c      	movs	r0, #28
 8000c26:	f7ff faf9 	bl	800021c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8000c2a:	2150      	movs	r1, #80	; 0x50
 8000c2c:	187b      	adds	r3, r7, r1
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
  USART_InitStruct.BaudRate = 57600;
 8000c32:	187b      	adds	r3, r7, r1
 8000c34:	22e1      	movs	r2, #225	; 0xe1
 8000c36:	0212      	lsls	r2, r2, #8
 8000c38:	605a      	str	r2, [r3, #4]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_9B;
 8000c3a:	187b      	adds	r3, r7, r1
 8000c3c:	2280      	movs	r2, #128	; 0x80
 8000c3e:	0152      	lsls	r2, r2, #5
 8000c40:	609a      	str	r2, [r3, #8]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000c42:	187b      	adds	r3, r7, r1
 8000c44:	2200      	movs	r2, #0
 8000c46:	60da      	str	r2, [r3, #12]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	611a      	str	r2, [r3, #16]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000c4e:	187b      	adds	r3, r7, r1
 8000c50:	220c      	movs	r2, #12
 8000c52:	615a      	str	r2, [r3, #20]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000c54:	187b      	adds	r3, r7, r1
 8000c56:	2200      	movs	r2, #0
 8000c58:	619a      	str	r2, [r3, #24]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000c5a:	187b      	adds	r3, r7, r1
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	61da      	str	r2, [r3, #28]
  LL_USART_Init(USART2, &USART_InitStruct);
 8000c60:	187b      	adds	r3, r7, r1
 8000c62:	4a16      	ldr	r2, [pc, #88]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000c64:	0019      	movs	r1, r3
 8000c66:	0010      	movs	r0, r2
 8000c68:	f00b fd7a 	bl	800c760 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8000c6c:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000c6e:	2100      	movs	r1, #0
 8000c70:	0018      	movs	r0, r3
 8000c72:	f7ff fb79 	bl	8000368 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8000c76:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000c78:	2100      	movs	r1, #0
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	f7ff fb98 	bl	80003b0 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART2);
 8000c80:	4b0e      	ldr	r3, [pc, #56]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000c82:	0018      	movs	r0, r3
 8000c84:	f7ff fb60 	bl	8000348 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART2);
 8000c88:	4b0c      	ldr	r3, [pc, #48]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	f7ff fbb6 	bl	80003fc <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 8000c90:	4b0a      	ldr	r3, [pc, #40]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000c92:	0018      	movs	r0, r3
 8000c94:	f7ff fb4a 	bl	800032c <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2))) || (!(LL_USART_IsActiveFlag_REACK(USART2))))
 8000c98:	46c0      	nop			; (mov r8, r8)
 8000c9a:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f7ff fbc5 	bl	800042c <LL_USART_IsActiveFlag_TEACK>
 8000ca2:	1e03      	subs	r3, r0, #0
 8000ca4:	d0f9      	beq.n	8000c9a <MX_USART2_UART_Init+0x146>
 8000ca6:	4b05      	ldr	r3, [pc, #20]	; (8000cbc <MX_USART2_UART_Init+0x168>)
 8000ca8:	0018      	movs	r0, r3
 8000caa:	f7ff fbd3 	bl	8000454 <LL_USART_IsActiveFlag_REACK>
 8000cae:	1e03      	subs	r3, r0, #0
 8000cb0:	d0f3      	beq.n	8000c9a <MX_USART2_UART_Init+0x146>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cb2:	46c0      	nop			; (mov r8, r8)
 8000cb4:	46c0      	nop			; (mov r8, r8)
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	b01d      	add	sp, #116	; 0x74
 8000cba:	bd90      	pop	{r4, r7, pc}
 8000cbc:	40004400 	.word	0x40004400

08000cc0 <MX_USART3_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */
//	USART3->CR2 &= ~(USART_CR1_UE);
	USART3->CR2|=USART_CR2_MSBFIRST;
 8000cc4:	4b1c      	ldr	r3, [pc, #112]	; (8000d38 <MX_USART3_Init+0x78>)
 8000cc6:	685a      	ldr	r2, [r3, #4]
 8000cc8:	4b1b      	ldr	r3, [pc, #108]	; (8000d38 <MX_USART3_Init+0x78>)
 8000cca:	2180      	movs	r1, #128	; 0x80
 8000ccc:	0309      	lsls	r1, r1, #12
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  husart3.Instance = USART3;
 8000cd2:	4b1a      	ldr	r3, [pc, #104]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000cd4:	4a18      	ldr	r2, [pc, #96]	; (8000d38 <MX_USART3_Init+0x78>)
 8000cd6:	601a      	str	r2, [r3, #0]
  husart3.Init.BaudRate = 8000000;
 8000cd8:	4b18      	ldr	r3, [pc, #96]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000cda:	4a19      	ldr	r2, [pc, #100]	; (8000d40 <MX_USART3_Init+0x80>)
 8000cdc:	605a      	str	r2, [r3, #4]
  husart3.Init.WordLength = USART_WORDLENGTH_8B;
 8000cde:	4b17      	ldr	r3, [pc, #92]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	609a      	str	r2, [r3, #8]
  husart3.Init.StopBits = USART_STOPBITS_1;
 8000ce4:	4b15      	ldr	r3, [pc, #84]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	60da      	str	r2, [r3, #12]
  husart3.Init.Parity = USART_PARITY_NONE;
 8000cea:	4b14      	ldr	r3, [pc, #80]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	611a      	str	r2, [r3, #16]
  husart3.Init.Mode = USART_MODE_TX;
 8000cf0:	4b12      	ldr	r3, [pc, #72]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000cf2:	2208      	movs	r2, #8
 8000cf4:	615a      	str	r2, [r3, #20]
  husart3.Init.CLKPolarity = USART_POLARITY_HIGH;
 8000cf6:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000cf8:	2280      	movs	r2, #128	; 0x80
 8000cfa:	00d2      	lsls	r2, r2, #3
 8000cfc:	619a      	str	r2, [r3, #24]
  husart3.Init.CLKPhase = USART_PHASE_2EDGE;
 8000cfe:	4b0f      	ldr	r3, [pc, #60]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000d00:	2280      	movs	r2, #128	; 0x80
 8000d02:	0092      	lsls	r2, r2, #2
 8000d04:	61da      	str	r2, [r3, #28]
  husart3.Init.CLKLastBit = USART_LASTBIT_ENABLE;
 8000d06:	4b0d      	ldr	r3, [pc, #52]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000d08:	2280      	movs	r2, #128	; 0x80
 8000d0a:	0052      	lsls	r2, r2, #1
 8000d0c:	621a      	str	r2, [r3, #32]
  husart3.Init.ClockPrescaler = USART_PRESCALER_DIV1;
 8000d0e:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	625a      	str	r2, [r3, #36]	; 0x24
  husart3.SlaveMode = USART_SLAVEMODE_DISABLE;
 8000d14:	4b09      	ldr	r3, [pc, #36]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_USART_Init(&husart3) != HAL_OK)
 8000d1a:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f00a fa4d 	bl	800b1bc <HAL_USART_Init>
 8000d22:	1e03      	subs	r3, r0, #0
 8000d24:	d001      	beq.n	8000d2a <MX_USART3_Init+0x6a>
  {
    Error_Handler();
 8000d26:	f002 ffad 	bl	8003c84 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  husart3.Init.BaudRate = 8000000;
 8000d2a:	4b04      	ldr	r3, [pc, #16]	; (8000d3c <MX_USART3_Init+0x7c>)
 8000d2c:	4a04      	ldr	r2, [pc, #16]	; (8000d40 <MX_USART3_Init+0x80>)
 8000d2e:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART3_Init 2 */

}
 8000d30:	46c0      	nop			; (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	46c0      	nop			; (mov r8, r8)
 8000d38:	40004800 	.word	0x40004800
 8000d3c:	200002e4 	.word	0x200002e4
 8000d40:	007a1200 	.word	0x007a1200

08000d44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d4a:	4b14      	ldr	r3, [pc, #80]	; (8000d9c <MX_DMA_Init+0x58>)
 8000d4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000d4e:	4b13      	ldr	r3, [pc, #76]	; (8000d9c <MX_DMA_Init+0x58>)
 8000d50:	2101      	movs	r1, #1
 8000d52:	430a      	orrs	r2, r1
 8000d54:	639a      	str	r2, [r3, #56]	; 0x38
 8000d56:	4b11      	ldr	r3, [pc, #68]	; (8000d9c <MX_DMA_Init+0x58>)
 8000d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	607b      	str	r3, [r7, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d62:	2200      	movs	r2, #0
 8000d64:	2100      	movs	r1, #0
 8000d66:	2009      	movs	r0, #9
 8000d68:	f004 f818 	bl	8004d9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d6c:	2009      	movs	r0, #9
 8000d6e:	f004 f82a 	bl	8004dc6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2100      	movs	r1, #0
 8000d76:	200a      	movs	r0, #10
 8000d78:	f004 f810 	bl	8004d9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000d7c:	200a      	movs	r0, #10
 8000d7e:	f004 f822 	bl	8004dc6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMAMUX1_OVR_IRQn, 0, 0);
 8000d82:	2200      	movs	r2, #0
 8000d84:	2100      	movs	r1, #0
 8000d86:	200b      	movs	r0, #11
 8000d88:	f004 f808 	bl	8004d9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMAMUX1_OVR_IRQn);
 8000d8c:	200b      	movs	r0, #11
 8000d8e:	f004 f81a 	bl	8004dc6 <HAL_NVIC_EnableIRQ>

}
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	46bd      	mov	sp, r7
 8000d96:	b002      	add	sp, #8
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	40021000 	.word	0x40021000

08000da0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da6:	003b      	movs	r3, r7
 8000da8:	0018      	movs	r0, r3
 8000daa:	2318      	movs	r3, #24
 8000dac:	001a      	movs	r2, r3
 8000dae:	2100      	movs	r1, #0
 8000db0:	f00b fd88 	bl	800c8c4 <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8000db4:	2002      	movs	r0, #2
 8000db6:	f7ff fbeb 	bl	8000590 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8000dba:	2004      	movs	r0, #4
 8000dbc:	f7ff fbe8 	bl	8000590 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f7ff fbe5 	bl	8000590 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(MEM_CS_GPIO_Port, MEM_CS_Pin);
 8000dc6:	2380      	movs	r3, #128	; 0x80
 8000dc8:	009b      	lsls	r3, r3, #2
 8000dca:	4aa0      	ldr	r2, [pc, #640]	; (800104c <MX_GPIO_Init+0x2ac>)
 8000dcc:	0019      	movs	r1, r3
 8000dce:	0010      	movs	r0, r2
 8000dd0:	f7ff fbb0 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_WP_GPIO_Port, MEM_WP_Pin);
 8000dd4:	2380      	movs	r3, #128	; 0x80
 8000dd6:	01db      	lsls	r3, r3, #7
 8000dd8:	4a9d      	ldr	r2, [pc, #628]	; (8001050 <MX_GPIO_Init+0x2b0>)
 8000dda:	0019      	movs	r1, r3
 8000ddc:	0010      	movs	r0, r2
 8000dde:	f7ff fba9 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_HOLD_GPIO_Port, MEM_HOLD_Pin);
 8000de2:	2380      	movs	r3, #128	; 0x80
 8000de4:	021b      	lsls	r3, r3, #8
 8000de6:	4a9a      	ldr	r2, [pc, #616]	; (8001050 <MX_GPIO_Init+0x2b0>)
 8000de8:	0019      	movs	r1, r3
 8000dea:	0010      	movs	r0, r2
 8000dec:	f7ff fba2 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_CS_GPIO_Port, DISP_CS_Pin);
 8000df0:	23a0      	movs	r3, #160	; 0xa0
 8000df2:	05db      	lsls	r3, r3, #23
 8000df4:	2140      	movs	r1, #64	; 0x40
 8000df6:	0018      	movs	r0, r3
 8000df8:	f7ff fb9c 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_D_C_GPIO_Port, DISP_D_C_Pin);
 8000dfc:	23a0      	movs	r3, #160	; 0xa0
 8000dfe:	05db      	lsls	r3, r3, #23
 8000e00:	2180      	movs	r1, #128	; 0x80
 8000e02:	0018      	movs	r0, r3
 8000e04:	f7ff fb96 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(BF_GPIO_Port, BF_Pin);
 8000e08:	4b91      	ldr	r3, [pc, #580]	; (8001050 <MX_GPIO_Init+0x2b0>)
 8000e0a:	2140      	movs	r1, #64	; 0x40
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	f7ff fb91 	bl	8000534 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_1_GPIO_Port, TEST_1_Pin);
 8000e12:	2380      	movs	r3, #128	; 0x80
 8000e14:	011a      	lsls	r2, r3, #4
 8000e16:	23a0      	movs	r3, #160	; 0xa0
 8000e18:	05db      	lsls	r3, r3, #23
 8000e1a:	0011      	movs	r1, r2
 8000e1c:	0018      	movs	r0, r3
 8000e1e:	f7ff fb95 	bl	800054c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TEST_2_GPIO_Port, TEST_2_Pin);
 8000e22:	2380      	movs	r3, #128	; 0x80
 8000e24:	015a      	lsls	r2, r3, #5
 8000e26:	23a0      	movs	r3, #160	; 0xa0
 8000e28:	05db      	lsls	r3, r3, #23
 8000e2a:	0011      	movs	r1, r2
 8000e2c:	0018      	movs	r0, r3
 8000e2e:	f7ff fb8d 	bl	800054c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = MEM_CS_Pin;
 8000e32:	003b      	movs	r3, r7
 8000e34:	2280      	movs	r2, #128	; 0x80
 8000e36:	0092      	lsls	r2, r2, #2
 8000e38:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e3a:	003b      	movs	r3, r7
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000e40:	003b      	movs	r3, r7
 8000e42:	2203      	movs	r2, #3
 8000e44:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e46:	003b      	movs	r3, r7
 8000e48:	2200      	movs	r2, #0
 8000e4a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000e4c:	003b      	movs	r3, r7
 8000e4e:	2201      	movs	r2, #1
 8000e50:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_CS_GPIO_Port, &GPIO_InitStruct);
 8000e52:	003b      	movs	r3, r7
 8000e54:	4a7d      	ldr	r2, [pc, #500]	; (800104c <MX_GPIO_Init+0x2ac>)
 8000e56:	0019      	movs	r1, r3
 8000e58:	0010      	movs	r0, r2
 8000e5a:	f00b f9b1 	bl	800c1c0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_WP_Pin;
 8000e5e:	003b      	movs	r3, r7
 8000e60:	2280      	movs	r2, #128	; 0x80
 8000e62:	01d2      	lsls	r2, r2, #7
 8000e64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e66:	003b      	movs	r3, r7
 8000e68:	2201      	movs	r2, #1
 8000e6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e6c:	003b      	movs	r3, r7
 8000e6e:	2200      	movs	r2, #0
 8000e70:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e72:	003b      	movs	r3, r7
 8000e74:	2200      	movs	r2, #0
 8000e76:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000e78:	003b      	movs	r3, r7
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_WP_GPIO_Port, &GPIO_InitStruct);
 8000e7e:	003b      	movs	r3, r7
 8000e80:	4a73      	ldr	r2, [pc, #460]	; (8001050 <MX_GPIO_Init+0x2b0>)
 8000e82:	0019      	movs	r1, r3
 8000e84:	0010      	movs	r0, r2
 8000e86:	f00b f99b 	bl	800c1c0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_HOLD_Pin;
 8000e8a:	003b      	movs	r3, r7
 8000e8c:	2280      	movs	r2, #128	; 0x80
 8000e8e:	0212      	lsls	r2, r2, #8
 8000e90:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e92:	003b      	movs	r3, r7
 8000e94:	2201      	movs	r2, #1
 8000e96:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e98:	003b      	movs	r3, r7
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e9e:	003b      	movs	r3, r7
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000ea4:	003b      	movs	r3, r7
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_HOLD_GPIO_Port, &GPIO_InitStruct);
 8000eaa:	003b      	movs	r3, r7
 8000eac:	4a68      	ldr	r2, [pc, #416]	; (8001050 <MX_GPIO_Init+0x2b0>)
 8000eae:	0019      	movs	r1, r3
 8000eb0:	0010      	movs	r0, r2
 8000eb2:	f00b f985 	bl	800c1c0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_3_Pin;
 8000eb6:	003b      	movs	r3, r7
 8000eb8:	2201      	movs	r2, #1
 8000eba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000ebc:	003b      	movs	r3, r7
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000ec2:	003b      	movs	r3, r7
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_3_GPIO_Port, &GPIO_InitStruct);
 8000ec8:	003a      	movs	r2, r7
 8000eca:	23a0      	movs	r3, #160	; 0xa0
 8000ecc:	05db      	lsls	r3, r3, #23
 8000ece:	0011      	movs	r1, r2
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	f00b f975 	bl	800c1c0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_2_Pin;
 8000ed6:	003b      	movs	r3, r7
 8000ed8:	2202      	movs	r2, #2
 8000eda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000edc:	003b      	movs	r3, r7
 8000ede:	2200      	movs	r2, #0
 8000ee0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000ee2:	003b      	movs	r3, r7
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_2_GPIO_Port, &GPIO_InitStruct);
 8000ee8:	003a      	movs	r2, r7
 8000eea:	23a0      	movs	r3, #160	; 0xa0
 8000eec:	05db      	lsls	r3, r3, #23
 8000eee:	0011      	movs	r1, r2
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	f00b f965 	bl	800c1c0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_1_Pin;
 8000ef6:	003b      	movs	r3, r7
 8000ef8:	2210      	movs	r2, #16
 8000efa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000efc:	003b      	movs	r3, r7
 8000efe:	2200      	movs	r2, #0
 8000f00:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000f02:	003b      	movs	r3, r7
 8000f04:	2201      	movs	r2, #1
 8000f06:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_1_GPIO_Port, &GPIO_InitStruct);
 8000f08:	003a      	movs	r2, r7
 8000f0a:	23a0      	movs	r3, #160	; 0xa0
 8000f0c:	05db      	lsls	r3, r3, #23
 8000f0e:	0011      	movs	r1, r2
 8000f10:	0018      	movs	r0, r3
 8000f12:	f00b f955 	bl	800c1c0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_CS_Pin;
 8000f16:	003b      	movs	r3, r7
 8000f18:	2240      	movs	r2, #64	; 0x40
 8000f1a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f1c:	003b      	movs	r3, r7
 8000f1e:	2201      	movs	r2, #1
 8000f20:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000f22:	003b      	movs	r3, r7
 8000f24:	2203      	movs	r2, #3
 8000f26:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f28:	003b      	movs	r3, r7
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f2e:	003b      	movs	r3, r7
 8000f30:	2200      	movs	r2, #0
 8000f32:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_CS_GPIO_Port, &GPIO_InitStruct);
 8000f34:	003a      	movs	r2, r7
 8000f36:	23a0      	movs	r3, #160	; 0xa0
 8000f38:	05db      	lsls	r3, r3, #23
 8000f3a:	0011      	movs	r1, r2
 8000f3c:	0018      	movs	r0, r3
 8000f3e:	f00b f93f 	bl	800c1c0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_D_C_Pin;
 8000f42:	003b      	movs	r3, r7
 8000f44:	2280      	movs	r2, #128	; 0x80
 8000f46:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f48:	003b      	movs	r3, r7
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4e:	003b      	movs	r3, r7
 8000f50:	2203      	movs	r2, #3
 8000f52:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f54:	003b      	movs	r3, r7
 8000f56:	2200      	movs	r2, #0
 8000f58:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f5a:	003b      	movs	r3, r7
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_D_C_GPIO_Port, &GPIO_InitStruct);
 8000f60:	003a      	movs	r2, r7
 8000f62:	23a0      	movs	r3, #160	; 0xa0
 8000f64:	05db      	lsls	r3, r3, #23
 8000f66:	0011      	movs	r1, r2
 8000f68:	0018      	movs	r0, r3
 8000f6a:	f00b f929 	bl	800c1c0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BF_Pin;
 8000f6e:	003b      	movs	r3, r7
 8000f70:	2240      	movs	r2, #64	; 0x40
 8000f72:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000f74:	003b      	movs	r3, r7
 8000f76:	2201      	movs	r2, #1
 8000f78:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000f7a:	003b      	movs	r3, r7
 8000f7c:	2203      	movs	r2, #3
 8000f7e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f80:	003b      	movs	r3, r7
 8000f82:	2200      	movs	r2, #0
 8000f84:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000f86:	003b      	movs	r3, r7
 8000f88:	2201      	movs	r2, #1
 8000f8a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(BF_GPIO_Port, &GPIO_InitStruct);
 8000f8c:	003b      	movs	r3, r7
 8000f8e:	4a30      	ldr	r2, [pc, #192]	; (8001050 <MX_GPIO_Init+0x2b0>)
 8000f90:	0019      	movs	r1, r3
 8000f92:	0010      	movs	r0, r2
 8000f94:	f00b f914 	bl	800c1c0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_1_Pin;
 8000f98:	003b      	movs	r3, r7
 8000f9a:	2280      	movs	r2, #128	; 0x80
 8000f9c:	0112      	lsls	r2, r2, #4
 8000f9e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000fa0:	003b      	movs	r3, r7
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa6:	003b      	movs	r3, r7
 8000fa8:	2203      	movs	r2, #3
 8000faa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000fac:	003b      	movs	r3, r7
 8000fae:	2200      	movs	r2, #0
 8000fb0:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fb2:	003b      	movs	r3, r7
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_1_GPIO_Port, &GPIO_InitStruct);
 8000fb8:	003a      	movs	r2, r7
 8000fba:	23a0      	movs	r3, #160	; 0xa0
 8000fbc:	05db      	lsls	r3, r3, #23
 8000fbe:	0011      	movs	r1, r2
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	f00b f8fd 	bl	800c1c0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TEST_2_Pin;
 8000fc6:	003b      	movs	r3, r7
 8000fc8:	2280      	movs	r2, #128	; 0x80
 8000fca:	0152      	lsls	r2, r2, #5
 8000fcc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000fce:	003b      	movs	r3, r7
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000fd4:	003b      	movs	r3, r7
 8000fd6:	2203      	movs	r2, #3
 8000fd8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000fda:	003b      	movs	r3, r7
 8000fdc:	2200      	movs	r2, #0
 8000fde:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fe0:	003b      	movs	r3, r7
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(TEST_2_GPIO_Port, &GPIO_InitStruct);
 8000fe6:	003a      	movs	r2, r7
 8000fe8:	23a0      	movs	r3, #160	; 0xa0
 8000fea:	05db      	lsls	r3, r3, #23
 8000fec:	0011      	movs	r1, r2
 8000fee:	0018      	movs	r0, r3
 8000ff0:	f00b f8e6 	bl	800c1c0 <LL_GPIO_Init>
  /**/
    GPIO_InitStruct.Pin = KEY_4_Pin;
 8000ff4:	003b      	movs	r3, r7
 8000ff6:	2280      	movs	r2, #128	; 0x80
 8000ff8:	0192      	lsls	r2, r2, #6
 8000ffa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000ffc:	003b      	movs	r3, r7
 8000ffe:	2200      	movs	r2, #0
 8001000:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001002:	003b      	movs	r3, r7
 8001004:	2201      	movs	r2, #1
 8001006:	611a      	str	r2, [r3, #16]
    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
 8001008:	003a      	movs	r2, r7
 800100a:	23a0      	movs	r3, #160	; 0xa0
 800100c:	05db      	lsls	r3, r3, #23
 800100e:	0011      	movs	r1, r2
 8001010:	0018      	movs	r0, r3
 8001012:	f00b f8d5 	bl	800c1c0 <LL_GPIO_Init>
    /**/
      GPIO_InitStruct.Pin = KEY_5_Pin;
 8001016:	003b      	movs	r3, r7
 8001018:	2280      	movs	r2, #128	; 0x80
 800101a:	01d2      	lsls	r2, r2, #7
 800101c:	601a      	str	r2, [r3, #0]
      GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800101e:	003b      	movs	r3, r7
 8001020:	2200      	movs	r2, #0
 8001022:	605a      	str	r2, [r3, #4]
      GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001024:	003b      	movs	r3, r7
 8001026:	2201      	movs	r2, #1
 8001028:	611a      	str	r2, [r3, #16]
      LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
 800102a:	003a      	movs	r2, r7
 800102c:	23a0      	movs	r3, #160	; 0xa0
 800102e:	05db      	lsls	r3, r3, #23
 8001030:	0011      	movs	r1, r2
 8001032:	0018      	movs	r0, r3
 8001034:	f00b f8c4 	bl	800c1c0 <LL_GPIO_Init>
  /**/
  LL_SYSCFG_EnableFastModePlus(LL_SYSCFG_I2C_FASTMODEPLUS_PB9);
 8001038:	2380      	movs	r3, #128	; 0x80
 800103a:	031b      	lsls	r3, r3, #12
 800103c:	0018      	movs	r0, r3
 800103e:	f7ff fa69 	bl	8000514 <LL_SYSCFG_EnableFastModePlus>

}
 8001042:	46c0      	nop			; (mov r8, r8)
 8001044:	46bd      	mov	sp, r7
 8001046:	b006      	add	sp, #24
 8001048:	bd80      	pop	{r7, pc}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	50000400 	.word	0x50000400
 8001050:	50000800 	.word	0x50000800

08001054 <USART2_RX_Callback>:
//    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
//    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
    /**/

void  USART2_RX_Callback(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  dt1 = LL_USART_ReceiveData9(USART2);// LL implementaion of 1 byte receive
 8001058:	4b14      	ldr	r3, [pc, #80]	; (80010ac <USART2_RX_Callback+0x58>)
 800105a:	0018      	movs	r0, r3
 800105c:	f7ff fa4c 	bl	80004f8 <LL_USART_ReceiveData9>
 8001060:	0003      	movs	r3, r0
 8001062:	001a      	movs	r2, r3
 8001064:	4b12      	ldr	r3, [pc, #72]	; (80010b0 <USART2_RX_Callback+0x5c>)
 8001066:	801a      	strh	r2, [r3, #0]
//	dt1 = (uint16_t)(USART2->RDR & 0x01FF);//CMSIS implementaion of 1 byte receive
  ByteReceived=1;
 8001068:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <USART2_RX_Callback+0x60>)
 800106a:	2201      	movs	r2, #1
 800106c:	701a      	strb	r2, [r3, #0]
  if(dt1 & 0x100){
 800106e:	4b10      	ldr	r3, [pc, #64]	; (80010b0 <USART2_RX_Callback+0x5c>)
 8001070:	881b      	ldrh	r3, [r3, #0]
 8001072:	001a      	movs	r2, r3
 8001074:	2380      	movs	r3, #128	; 0x80
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	4013      	ands	r3, r2
 800107a:	d00a      	beq.n	8001092 <USART2_RX_Callback+0x3e>
	  cmd[0]=dt1;
 800107c:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <USART2_RX_Callback+0x5c>)
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	b2da      	uxtb	r2, r3
 8001082:	4b0d      	ldr	r3, [pc, #52]	; (80010b8 <USART2_RX_Callback+0x64>)
 8001084:	701a      	strb	r2, [r3, #0]
	  ind = 0;
 8001086:	4b0d      	ldr	r3, [pc, #52]	; (80010bc <USART2_RX_Callback+0x68>)
 8001088:	2200      	movs	r2, #0
 800108a:	801a      	strh	r2, [r3, #0]
	  firstByteReceived=1;
 800108c:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <USART2_RX_Callback+0x6c>)
 800108e:	2201      	movs	r2, #1
 8001090:	701a      	strb	r2, [r3, #0]
//  while (!LL_USART_IsActiveFlag_TXE(USART2)) {}
//  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
  }
//  cmdReceive();
  if(firstByteReceived==1){
 8001092:	4b0b      	ldr	r3, [pc, #44]	; (80010c0 <USART2_RX_Callback+0x6c>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d104      	bne.n	80010a4 <USART2_RX_Callback+0x50>
	  cmdReceive(dt1);
 800109a:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <USART2_RX_Callback+0x5c>)
 800109c:	881b      	ldrh	r3, [r3, #0]
 800109e:	0018      	movs	r0, r3
 80010a0:	f000 f8aa 	bl	80011f8 <cmdReceive>
  }
}
 80010a4:	46c0      	nop			; (mov r8, r8)
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	40004400 	.word	0x40004400
 80010b0:	200003fe 	.word	0x200003fe
 80010b4:	200003fc 	.word	0x200003fc
 80010b8:	200003cc 	.word	0x200003cc
 80010bc:	20000400 	.word	0x20000400
 80010c0:	200003fd 	.word	0x200003fd

080010c4 <HAL_SPI_RxHalfCpltCallback>:
//====================================================================================================================
void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi2)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
//  	GPIOA->ODR &= ~(1 << 11);	//reset test 1
//  	decY=0x01;
//  			if(imY % 2 !=0){
//  				decY=0x02;
//  			}
  	if(cmdCur == 0x11)
 80010cc:	4b1c      	ldr	r3, [pc, #112]	; (8001140 <HAL_SPI_RxHalfCpltCallback+0x7c>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2b11      	cmp	r3, #17
 80010d2:	d116      	bne.n	8001102 <HAL_SPI_RxHalfCpltCallback+0x3e>
  	{
  	GPIOA->ODR &= ~(1 << 6);	//reset cs of DISPLAY
 80010d4:	23a0      	movs	r3, #160	; 0xa0
 80010d6:	05db      	lsls	r3, r3, #23
 80010d8:	695a      	ldr	r2, [r3, #20]
 80010da:	23a0      	movs	r3, #160	; 0xa0
 80010dc:	05db      	lsls	r3, r3, #23
 80010de:	2140      	movs	r1, #64	; 0x40
 80010e0:	438a      	bics	r2, r1
 80010e2:	615a      	str	r2, [r3, #20]
  		GPIOA->ODR |= 1 << 7;	//set   dc of DISPLAY
 80010e4:	23a0      	movs	r3, #160	; 0xa0
 80010e6:	05db      	lsls	r3, r3, #23
 80010e8:	695a      	ldr	r2, [r3, #20]
 80010ea:	23a0      	movs	r3, #160	; 0xa0
 80010ec:	05db      	lsls	r3, r3, #23
 80010ee:	2180      	movs	r1, #128	; 0x80
 80010f0:	430a      	orrs	r2, r1
 80010f2:	615a      	str	r2, [r3, #20]
  		HAL_USART_Transmit_DMA(&husart3, MEM_Buffer,imLen);
 80010f4:	4b13      	ldr	r3, [pc, #76]	; (8001144 <HAL_SPI_RxHalfCpltCallback+0x80>)
 80010f6:	881a      	ldrh	r2, [r3, #0]
 80010f8:	4913      	ldr	r1, [pc, #76]	; (8001148 <HAL_SPI_RxHalfCpltCallback+0x84>)
 80010fa:	4b14      	ldr	r3, [pc, #80]	; (800114c <HAL_SPI_RxHalfCpltCallback+0x88>)
 80010fc:	0018      	movs	r0, r3
 80010fe:	f00a f96b 	bl	800b3d8 <HAL_USART_Transmit_DMA>
  	}
  	if(cmdCur == 0x12)
 8001102:	4b0f      	ldr	r3, [pc, #60]	; (8001140 <HAL_SPI_RxHalfCpltCallback+0x7c>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b12      	cmp	r3, #18
 8001108:	d116      	bne.n	8001138 <HAL_SPI_RxHalfCpltCallback+0x74>
  	{
  	GPIOA->ODR &= ~(1 << 6);	//reset cs of DISPLAY
 800110a:	23a0      	movs	r3, #160	; 0xa0
 800110c:	05db      	lsls	r3, r3, #23
 800110e:	695a      	ldr	r2, [r3, #20]
 8001110:	23a0      	movs	r3, #160	; 0xa0
 8001112:	05db      	lsls	r3, r3, #23
 8001114:	2140      	movs	r1, #64	; 0x40
 8001116:	438a      	bics	r2, r1
 8001118:	615a      	str	r2, [r3, #20]
  		GPIOA->ODR |= 1 << 7;	//set   dc of DISPLAY
 800111a:	23a0      	movs	r3, #160	; 0xa0
 800111c:	05db      	lsls	r3, r3, #23
 800111e:	695a      	ldr	r2, [r3, #20]
 8001120:	23a0      	movs	r3, #160	; 0xa0
 8001122:	05db      	lsls	r3, r3, #23
 8001124:	2180      	movs	r1, #128	; 0x80
 8001126:	430a      	orrs	r2, r1
 8001128:	615a      	str	r2, [r3, #20]
  		HAL_USART_Transmit_DMA(&husart3, MEM_Buffer,imLen);
 800112a:	4b06      	ldr	r3, [pc, #24]	; (8001144 <HAL_SPI_RxHalfCpltCallback+0x80>)
 800112c:	881a      	ldrh	r2, [r3, #0]
 800112e:	4906      	ldr	r1, [pc, #24]	; (8001148 <HAL_SPI_RxHalfCpltCallback+0x84>)
 8001130:	4b06      	ldr	r3, [pc, #24]	; (800114c <HAL_SPI_RxHalfCpltCallback+0x88>)
 8001132:	0018      	movs	r0, r3
 8001134:	f00a f950 	bl	800b3d8 <HAL_USART_Transmit_DMA>
  	{

//  	  		HAL_I2S_Transmit_DMA(&hi2s1, MEM_Buffer,len*2);
	}

}
 8001138:	46c0      	nop			; (mov r8, r8)
 800113a:	46bd      	mov	sp, r7
 800113c:	b002      	add	sp, #8
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20000403 	.word	0x20000403
 8001144:	20000406 	.word	0x20000406
 8001148:	20000408 	.word	0x20000408
 800114c:	200002e4 	.word	0x200002e4

08001150 <HAL_SPI_RxCpltCallback>:
//==========================================================
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi2)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
//	if(cmd2Execute==0x11){
		GPIOB->ODR |= 1 << 9; // set cs
 8001158:	4b05      	ldr	r3, [pc, #20]	; (8001170 <HAL_SPI_RxCpltCallback+0x20>)
 800115a:	695a      	ldr	r2, [r3, #20]
 800115c:	4b04      	ldr	r3, [pc, #16]	; (8001170 <HAL_SPI_RxCpltCallback+0x20>)
 800115e:	2180      	movs	r1, #128	; 0x80
 8001160:	0089      	lsls	r1, r1, #2
 8001162:	430a      	orrs	r2, r1
 8001164:	615a      	str	r2, [r3, #20]

//	}
//	if(cmd2Execute==0x14){
//return;
//	}
}
 8001166:	46c0      	nop			; (mov r8, r8)
 8001168:	46bd      	mov	sp, r7
 800116a:	b002      	add	sp, #8
 800116c:	bd80      	pop	{r7, pc}
 800116e:	46c0      	nop			; (mov r8, r8)
 8001170:	50000400 	.word	0x50000400

08001174 <HAL_USART_TxCpltCallback>:
//==============================================================
void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart3)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
	while(!(USART3->ISR & USART_ISR_TXE)){};
 800117c:	46c0      	nop			; (mov r8, r8)
 800117e:	4b11      	ldr	r3, [pc, #68]	; (80011c4 <HAL_USART_TxCpltCallback+0x50>)
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	2280      	movs	r2, #128	; 0x80
 8001184:	4013      	ands	r3, r2
 8001186:	d0fa      	beq.n	800117e <HAL_USART_TxCpltCallback+0xa>
	GPIOA->ODR &= ~(1 << 7);	// reset dc
 8001188:	23a0      	movs	r3, #160	; 0xa0
 800118a:	05db      	lsls	r3, r3, #23
 800118c:	695a      	ldr	r2, [r3, #20]
 800118e:	23a0      	movs	r3, #160	; 0xa0
 8001190:	05db      	lsls	r3, r3, #23
 8001192:	2180      	movs	r1, #128	; 0x80
 8001194:	438a      	bics	r2, r1
 8001196:	615a      	str	r2, [r3, #20]
	GPIOA->ODR |= 1 << 6;	//set Display CS
 8001198:	23a0      	movs	r3, #160	; 0xa0
 800119a:	05db      	lsls	r3, r3, #23
 800119c:	695a      	ldr	r2, [r3, #20]
 800119e:	23a0      	movs	r3, #160	; 0xa0
 80011a0:	05db      	lsls	r3, r3, #23
 80011a2:	2140      	movs	r1, #64	; 0x40
 80011a4:	430a      	orrs	r2, r1
 80011a6:	615a      	str	r2, [r3, #20]

//	while(BFEN==0){};
	cmd2Execute=0;
 80011a8:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <HAL_USART_TxCpltCallback+0x54>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	701a      	strb	r2, [r3, #0]
	GPIOC->ODR |= 1 << 6;	//set BF
 80011ae:	4b07      	ldr	r3, [pc, #28]	; (80011cc <HAL_USART_TxCpltCallback+0x58>)
 80011b0:	695a      	ldr	r2, [r3, #20]
 80011b2:	4b06      	ldr	r3, [pc, #24]	; (80011cc <HAL_USART_TxCpltCallback+0x58>)
 80011b4:	2140      	movs	r1, #64	; 0x40
 80011b6:	430a      	orrs	r2, r1
 80011b8:	615a      	str	r2, [r3, #20]

}
 80011ba:	46c0      	nop			; (mov r8, r8)
 80011bc:	46bd      	mov	sp, r7
 80011be:	b002      	add	sp, #8
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	46c0      	nop			; (mov r8, r8)
 80011c4:	40004800 	.word	0x40004800
 80011c8:	20000402 	.word	0x20000402
 80011cc:	50000800 	.word	0x50000800

080011d0 <HAL_I2S_TxHalfCpltCallback>:
	//	cmd2Execute=0;
//	GPIOC->ODR |= 1 << 6;	//set BF
}
//======================================================================================================================
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s1)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
	sound_half_transfer_callback();
 80011d8:	f001 fc84 	bl	8002ae4 <sound_half_transfer_callback>
}
 80011dc:	46c0      	nop			; (mov r8, r8)
 80011de:	46bd      	mov	sp, r7
 80011e0:	b002      	add	sp, #8
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <HAL_I2S_TxCpltCallback>:
//======================================================================================================================
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s1)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
	sound_full_transfer_callback();
 80011ec:	f001 fc84 	bl	8002af8 <sound_full_transfer_callback>
}
 80011f0:	46c0      	nop			; (mov r8, r8)
 80011f2:	46bd      	mov	sp, r7
 80011f4:	b002      	add	sp, #8
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <cmdReceive>:
//=======================================================================================================================
	void cmdReceive (uint16_t dt1)
	{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	0002      	movs	r2, r0
 8001200:	1dbb      	adds	r3, r7, #6
 8001202:	801a      	strh	r2, [r3, #0]
//	  uint8_t inputCS=0;
	  uint8_t i=0;
 8001204:	230f      	movs	r3, #15
 8001206:	18fb      	adds	r3, r7, r3
 8001208:	2200      	movs	r2, #0
 800120a:	701a      	strb	r2, [r3, #0]
	  while (!ByteReceived) {}
 800120c:	46c0      	nop			; (mov r8, r8)
 800120e:	4b39      	ldr	r3, [pc, #228]	; (80012f4 <cmdReceive+0xfc>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d0fb      	beq.n	800120e <cmdReceive+0x16>
	  ByteReceived=0;
 8001216:	4b37      	ldr	r3, [pc, #220]	; (80012f4 <cmdReceive+0xfc>)
 8001218:	2200      	movs	r2, #0
 800121a:	701a      	strb	r2, [r3, #0]
	  cmd[ind] = dt1;
 800121c:	4b36      	ldr	r3, [pc, #216]	; (80012f8 <cmdReceive+0x100>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	001a      	movs	r2, r3
 8001222:	1dbb      	adds	r3, r7, #6
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	b2d9      	uxtb	r1, r3
 8001228:	4b34      	ldr	r3, [pc, #208]	; (80012fc <cmdReceive+0x104>)
 800122a:	5499      	strb	r1, [r3, r2]
//	  if(dt1==0x110){
//		  BFEN=0;
//	  }
	  ind++;
 800122c:	4b32      	ldr	r3, [pc, #200]	; (80012f8 <cmdReceive+0x100>)
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	3301      	adds	r3, #1
 8001232:	b29a      	uxth	r2, r3
 8001234:	4b30      	ldr	r3, [pc, #192]	; (80012f8 <cmdReceive+0x100>)
 8001236:	801a      	strh	r2, [r3, #0]
	  if(ind>=1){
 8001238:	4b2f      	ldr	r3, [pc, #188]	; (80012f8 <cmdReceive+0x100>)
 800123a:	881b      	ldrh	r3, [r3, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d04f      	beq.n	80012e0 <cmdReceive+0xe8>
//		  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
		  if(ind>cmd[1]+1){
 8001240:	4b2d      	ldr	r3, [pc, #180]	; (80012f8 <cmdReceive+0x100>)
 8001242:	881b      	ldrh	r3, [r3, #0]
 8001244:	001a      	movs	r2, r3
 8001246:	4b2d      	ldr	r3, [pc, #180]	; (80012fc <cmdReceive+0x104>)
 8001248:	785b      	ldrb	r3, [r3, #1]
 800124a:	3301      	adds	r3, #1
 800124c:	429a      	cmp	r2, r3
 800124e:	dd47      	ble.n	80012e0 <cmdReceive+0xe8>
//			  LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
			 for(i=0;i<(cmd[1]+2);i++){
 8001250:	230f      	movs	r3, #15
 8001252:	18fb      	adds	r3, r7, r3
 8001254:	2200      	movs	r2, #0
 8001256:	701a      	strb	r2, [r3, #0]
 8001258:	e00f      	b.n	800127a <cmdReceive+0x82>
				 inputCS+=cmd[i];
 800125a:	210f      	movs	r1, #15
 800125c:	187b      	adds	r3, r7, r1
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	4a26      	ldr	r2, [pc, #152]	; (80012fc <cmdReceive+0x104>)
 8001262:	5cd2      	ldrb	r2, [r2, r3]
 8001264:	4b26      	ldr	r3, [pc, #152]	; (8001300 <cmdReceive+0x108>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	18d3      	adds	r3, r2, r3
 800126a:	b2da      	uxtb	r2, r3
 800126c:	4b24      	ldr	r3, [pc, #144]	; (8001300 <cmdReceive+0x108>)
 800126e:	701a      	strb	r2, [r3, #0]
			 for(i=0;i<(cmd[1]+2);i++){
 8001270:	187b      	adds	r3, r7, r1
 8001272:	781a      	ldrb	r2, [r3, #0]
 8001274:	187b      	adds	r3, r7, r1
 8001276:	3201      	adds	r2, #1
 8001278:	701a      	strb	r2, [r3, #0]
 800127a:	4b20      	ldr	r3, [pc, #128]	; (80012fc <cmdReceive+0x104>)
 800127c:	785b      	ldrb	r3, [r3, #1]
 800127e:	1c5a      	adds	r2, r3, #1
 8001280:	210f      	movs	r1, #15
 8001282:	187b      	adds	r3, r7, r1
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	429a      	cmp	r2, r3
 8001288:	dae7      	bge.n	800125a <cmdReceive+0x62>
			 }
			 if(!(inputCS==0x00)&&(ind==cmd[1]+2)){
 800128a:	4b1d      	ldr	r3, [pc, #116]	; (8001300 <cmdReceive+0x108>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d022      	beq.n	80012d8 <cmdReceive+0xe0>
 8001292:	4b19      	ldr	r3, [pc, #100]	; (80012f8 <cmdReceive+0x100>)
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	001a      	movs	r2, r3
 8001298:	4b18      	ldr	r3, [pc, #96]	; (80012fc <cmdReceive+0x104>)
 800129a:	785b      	ldrb	r3, [r3, #1]
 800129c:	3302      	adds	r3, #2
 800129e:	429a      	cmp	r2, r3
 80012a0:	d11a      	bne.n	80012d8 <cmdReceive+0xe0>
//			 	LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
				 firstByteReceived=0;
 80012a2:	4b18      	ldr	r3, [pc, #96]	; (8001304 <cmdReceive+0x10c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
				 				 for (i=0;i<cmd[1]+2;i++){
 80012a8:	187b      	adds	r3, r7, r1
 80012aa:	2200      	movs	r2, #0
 80012ac:	701a      	strb	r2, [r3, #0]
 80012ae:	e00a      	b.n	80012c6 <cmdReceive+0xce>
				 					 cmd[i]=0;
 80012b0:	200f      	movs	r0, #15
 80012b2:	183b      	adds	r3, r7, r0
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	4a11      	ldr	r2, [pc, #68]	; (80012fc <cmdReceive+0x104>)
 80012b8:	2100      	movs	r1, #0
 80012ba:	54d1      	strb	r1, [r2, r3]
				 				 for (i=0;i<cmd[1]+2;i++){
 80012bc:	183b      	adds	r3, r7, r0
 80012be:	781a      	ldrb	r2, [r3, #0]
 80012c0:	183b      	adds	r3, r7, r0
 80012c2:	3201      	adds	r2, #1
 80012c4:	701a      	strb	r2, [r3, #0]
 80012c6:	4b0d      	ldr	r3, [pc, #52]	; (80012fc <cmdReceive+0x104>)
 80012c8:	785b      	ldrb	r3, [r3, #1]
 80012ca:	1c5a      	adds	r2, r3, #1
 80012cc:	230f      	movs	r3, #15
 80012ce:	18fb      	adds	r3, r7, r3
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	429a      	cmp	r2, r3
 80012d4:	daec      	bge.n	80012b0 <cmdReceive+0xb8>
			 if(!(inputCS==0x00)&&(ind==cmd[1]+2)){
 80012d6:	e003      	b.n	80012e0 <cmdReceive+0xe8>
				 				 }
			 }
			 else{
				 answer2CPU(cmd);
 80012d8:	4b08      	ldr	r3, [pc, #32]	; (80012fc <cmdReceive+0x104>)
 80012da:	0018      	movs	r0, r3
 80012dc:	f000 fb60 	bl	80019a0 <answer2CPU>
//				 GPIOC->ODR |= 1 << 6;	//set BF
//			 }
		  }
	  }
//	  ind = 0;
	  USART2->ICR|=USART_ICR_ORECF;
 80012e0:	4b09      	ldr	r3, [pc, #36]	; (8001308 <cmdReceive+0x110>)
 80012e2:	6a1a      	ldr	r2, [r3, #32]
 80012e4:	4b08      	ldr	r3, [pc, #32]	; (8001308 <cmdReceive+0x110>)
 80012e6:	2108      	movs	r1, #8
 80012e8:	430a      	orrs	r2, r1
 80012ea:	621a      	str	r2, [r3, #32]
	}
 80012ec:	46c0      	nop			; (mov r8, r8)
 80012ee:	46bd      	mov	sp, r7
 80012f0:	b004      	add	sp, #16
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	200003fc 	.word	0x200003fc
 80012f8:	20000400 	.word	0x20000400
 80012fc:	200003cc 	.word	0x200003cc
 8001300:	20000405 	.word	0x20000405
 8001304:	200003fd 	.word	0x200003fd
 8001308:	40004400 	.word	0x40004400

0800130c <USART_AS_SPI_sendCMD>:
	void USART_AS_SPI_sendCMD(uint8_t byte) {
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	0002      	movs	r2, r0
 8001314:	1dfb      	adds	r3, r7, #7
 8001316:	701a      	strb	r2, [r3, #0]
			HAL_USART_Transmit(&husart3, (uint8_t*)&byte, 1, 10);
 8001318:	1df9      	adds	r1, r7, #7
 800131a:	4804      	ldr	r0, [pc, #16]	; (800132c <USART_AS_SPI_sendCMD+0x20>)
 800131c:	230a      	movs	r3, #10
 800131e:	2201      	movs	r2, #1
 8001320:	f009 ff9c 	bl	800b25c <HAL_USART_Transmit>
		}
 8001324:	46c0      	nop			; (mov r8, r8)
 8001326:	46bd      	mov	sp, r7
 8001328:	b002      	add	sp, #8
 800132a:	bd80      	pop	{r7, pc}
 800132c:	200002e4 	.word	0x200002e4

08001330 <weoInit>:
	void USART_AS_SPI_sendDAT(uint8_t byte) //(Without CS and D/C)
	{
		HAL_USART_Transmit(&husart3, (uint8_t*) &byte, 1, 10);
	}
	void weoInit(void) {
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0

		USART3->CR1 &= ~(USART_CR1_UE);
 8001334:	4b4a      	ldr	r3, [pc, #296]	; (8001460 <weoInit+0x130>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	4b49      	ldr	r3, [pc, #292]	; (8001460 <weoInit+0x130>)
 800133a:	2101      	movs	r1, #1
 800133c:	438a      	bics	r2, r1
 800133e:	601a      	str	r2, [r3, #0]
		USART3->CR2 |= USART_CR2_MSBFIRST;
 8001340:	4b47      	ldr	r3, [pc, #284]	; (8001460 <weoInit+0x130>)
 8001342:	685a      	ldr	r2, [r3, #4]
 8001344:	4b46      	ldr	r3, [pc, #280]	; (8001460 <weoInit+0x130>)
 8001346:	2180      	movs	r1, #128	; 0x80
 8001348:	0309      	lsls	r1, r1, #12
 800134a:	430a      	orrs	r2, r1
 800134c:	605a      	str	r2, [r3, #4]
		USART3->CR1 |= USART_CR1_UE;
 800134e:	4b44      	ldr	r3, [pc, #272]	; (8001460 <weoInit+0x130>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	4b43      	ldr	r3, [pc, #268]	; (8001460 <weoInit+0x130>)
 8001354:	2101      	movs	r1, #1
 8001356:	430a      	orrs	r2, r1
 8001358:	601a      	str	r2, [r3, #0]

		HAL_Delay(1);
 800135a:	2001      	movs	r0, #1
 800135c:	f003 f9d8 	bl	8004710 <HAL_Delay>
		HAL_Delay(1);
 8001360:	2001      	movs	r0, #1
 8001362:	f003 f9d5 	bl	8004710 <HAL_Delay>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001366:	4b3f      	ldr	r3, [pc, #252]	; (8001464 <weoInit+0x134>)
 8001368:	2100      	movs	r1, #0
 800136a:	0018      	movs	r0, r3
 800136c:	f008 fea2 	bl	800a0b4 <HAL_TIM_PWM_Start>
		HAL_Delay(1);
 8001370:	2001      	movs	r0, #1
 8001372:	f003 f9cd 	bl	8004710 <HAL_Delay>

		GPIOA->ODR &= ~(1 << 6);	//reset cs
 8001376:	23a0      	movs	r3, #160	; 0xa0
 8001378:	05db      	lsls	r3, r3, #23
 800137a:	695a      	ldr	r2, [r3, #20]
 800137c:	23a0      	movs	r3, #160	; 0xa0
 800137e:	05db      	lsls	r3, r3, #23
 8001380:	2140      	movs	r1, #64	; 0x40
 8001382:	438a      	bics	r2, r1
 8001384:	615a      	str	r2, [r3, #20]
		GPIOA->ODR &= ~(1 << 7);	// reset dc
 8001386:	23a0      	movs	r3, #160	; 0xa0
 8001388:	05db      	lsls	r3, r3, #23
 800138a:	695a      	ldr	r2, [r3, #20]
 800138c:	23a0      	movs	r3, #160	; 0xa0
 800138e:	05db      	lsls	r3, r3, #23
 8001390:	2180      	movs	r1, #128	; 0x80
 8001392:	438a      	bics	r2, r1
 8001394:	615a      	str	r2, [r3, #20]
		USART_AS_SPI_sendCMD(0xAF);
 8001396:	20af      	movs	r0, #175	; 0xaf
 8001398:	f7ff ffb8 	bl	800130c <USART_AS_SPI_sendCMD>
//		USART_AS_SPI_sendCMD(0xB6);	//Set Second precharge Period
//		USART_AS_SPI_sendCMD(0x0F);	// 0x00 - 0x0F availible default = 0x04 = 0b0100
//		USART_AS_SPI_sendCMD(0xBC);	//Set Vp
//		USART_AS_SPI_sendCMD(0x08);	// 0x05 - default

		USART_AS_SPI_sendCMD(0xB8);
 800139c:	20b8      	movs	r0, #184	; 0xb8
 800139e:	f7ff ffb5 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0);
 80013a2:	2000      	movs	r0, #0
 80013a4:	f7ff ffb2 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0);
 80013a8:	2000      	movs	r0, #0
 80013aa:	f7ff ffaf 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(1);
 80013ae:	2001      	movs	r0, #1
 80013b0:	f7ff ffac 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(2);
 80013b4:	2002      	movs	r0, #2
 80013b6:	f7ff ffa9 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(4);
 80013ba:	2004      	movs	r0, #4
 80013bc:	f7ff ffa6 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(7);
 80013c0:	2007      	movs	r0, #7
 80013c2:	f7ff ffa3 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(11);
 80013c6:	200b      	movs	r0, #11
 80013c8:	f7ff ffa0 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(14);
 80013cc:	200e      	movs	r0, #14
 80013ce:	f7ff ff9d 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(18);
 80013d2:	2012      	movs	r0, #18
 80013d4:	f7ff ff9a 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(23);
 80013d8:	2017      	movs	r0, #23
 80013da:	f7ff ff97 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(27);
 80013de:	201b      	movs	r0, #27
 80013e0:	f7ff ff94 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(33);
 80013e4:	2021      	movs	r0, #33	; 0x21
 80013e6:	f7ff ff91 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(40);
 80013ea:	2028      	movs	r0, #40	; 0x28
 80013ec:	f7ff ff8e 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(49);
 80013f0:	2031      	movs	r0, #49	; 0x31
 80013f2:	f7ff ff8b 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(63);
 80013f6:	203f      	movs	r0, #63	; 0x3f
 80013f8:	f7ff ff88 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA0);	//Set Re-map
 80013fc:	20a0      	movs	r0, #160	; 0xa0
 80013fe:	f7ff ff85 	bl	800130c <USART_AS_SPI_sendCMD>
//		USART_AS_SPI_sendCMD(0x54);
//		USART_AS_SPI_sendCMD(0b00010100);
		USART_AS_SPI_sendCMD(0x51); //	0x51 is a proper remap!
 8001402:	2051      	movs	r0, #81	; 0x51
 8001404:	f7ff ff82 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 8001408:	2081      	movs	r0, #129	; 0x81
 800140a:	f7ff ff7f 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xFF);
 800140e:	20ff      	movs	r0, #255	; 0xff
 8001410:	f7ff ff7c 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA1);	//Set Display Start Line
 8001414:	20a1      	movs	r0, #161	; 0xa1
 8001416:	f7ff ff79 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 800141a:	2000      	movs	r0, #0
 800141c:	f7ff ff76 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA2);	//Set Display Offset
 8001420:	20a2      	movs	r0, #162	; 0xa2
 8001422:	f7ff ff73 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 8001426:	2000      	movs	r0, #0
 8001428:	f7ff ff70 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA8);  // Select Multiplex Ratio
 800142c:	20a8      	movs	r0, #168	; 0xa8
 800142e:	f7ff ff6d 	bl	800130c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x7F); // Default => 0x3F (1/64 Duty)	0x1F(1/32 Duty)
 8001432:	207f      	movs	r0, #127	; 0x7f
 8001434:	f7ff ff6a 	bl	800130c <USART_AS_SPI_sendCMD>


//		USART_AS_SPI_sendCMD(0xFF);
//		USART_AS_SPI_sendCMD(0xFF);
		GPIOA->ODR |= 1 << 7;	//set dc
 8001438:	23a0      	movs	r3, #160	; 0xa0
 800143a:	05db      	lsls	r3, r3, #23
 800143c:	695a      	ldr	r2, [r3, #20]
 800143e:	23a0      	movs	r3, #160	; 0xa0
 8001440:	05db      	lsls	r3, r3, #23
 8001442:	2180      	movs	r1, #128	; 0x80
 8001444:	430a      	orrs	r2, r1
 8001446:	615a      	str	r2, [r3, #20]
		GPIOA->ODR |= 1 << 6;	//set cs
 8001448:	23a0      	movs	r3, #160	; 0xa0
 800144a:	05db      	lsls	r3, r3, #23
 800144c:	695a      	ldr	r2, [r3, #20]
 800144e:	23a0      	movs	r3, #160	; 0xa0
 8001450:	05db      	lsls	r3, r3, #23
 8001452:	2140      	movs	r1, #64	; 0x40
 8001454:	430a      	orrs	r2, r1
 8001456:	615a      	str	r2, [r3, #20]
		//=======================================================================================================
	}
 8001458:	46c0      	nop			; (mov r8, r8)
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	46c0      	nop			; (mov r8, r8)
 8001460:	40004800 	.word	0x40004800
 8001464:	20000298 	.word	0x20000298

08001468 <weoClear>:
	void weoClear(void) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
		uint16_t i;

					GPIOA->ODR &= ~(1 << 6);	//reset cs
 800146e:	23a0      	movs	r3, #160	; 0xa0
 8001470:	05db      	lsls	r3, r3, #23
 8001472:	695a      	ldr	r2, [r3, #20]
 8001474:	23a0      	movs	r3, #160	; 0xa0
 8001476:	05db      	lsls	r3, r3, #23
 8001478:	2140      	movs	r1, #64	; 0x40
 800147a:	438a      	bics	r2, r1
 800147c:	615a      	str	r2, [r3, #20]
					GPIOA->ODR &= ~(1 << 7);	// reset dc
 800147e:	23a0      	movs	r3, #160	; 0xa0
 8001480:	05db      	lsls	r3, r3, #23
 8001482:	695a      	ldr	r2, [r3, #20]
 8001484:	23a0      	movs	r3, #160	; 0xa0
 8001486:	05db      	lsls	r3, r3, #23
 8001488:	2180      	movs	r1, #128	; 0x80
 800148a:	438a      	bics	r2, r1
 800148c:	615a      	str	r2, [r3, #20]
						USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 800148e:	2075      	movs	r0, #117	; 0x75
 8001490:	f7ff ff3c 	bl	800130c <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 8001494:	2000      	movs	r0, #0
 8001496:	f7ff ff39 	bl	800130c <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 800149a:	207f      	movs	r0, #127	; 0x7f
 800149c:	f7ff ff36 	bl	800130c <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 80014a0:	2015      	movs	r0, #21
 80014a2:	f7ff ff33 	bl	800130c <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x00);
 80014a6:	2000      	movs	r0, #0
 80014a8:	f7ff ff30 	bl	800130c <USART_AS_SPI_sendCMD>
						USART_AS_SPI_sendCMD(0x7F);
 80014ac:	207f      	movs	r0, #127	; 0x7f
 80014ae:	f7ff ff2d 	bl	800130c <USART_AS_SPI_sendCMD>
					GPIOA->ODR &= ~(1 << 6);	//reset cs
 80014b2:	23a0      	movs	r3, #160	; 0xa0
 80014b4:	05db      	lsls	r3, r3, #23
 80014b6:	695a      	ldr	r2, [r3, #20]
 80014b8:	23a0      	movs	r3, #160	; 0xa0
 80014ba:	05db      	lsls	r3, r3, #23
 80014bc:	2140      	movs	r1, #64	; 0x40
 80014be:	438a      	bics	r2, r1
 80014c0:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 7;	// set dc
 80014c2:	23a0      	movs	r3, #160	; 0xa0
 80014c4:	05db      	lsls	r3, r3, #23
 80014c6:	695a      	ldr	r2, [r3, #20]
 80014c8:	23a0      	movs	r3, #160	; 0xa0
 80014ca:	05db      	lsls	r3, r3, #23
 80014cc:	2180      	movs	r1, #128	; 0x80
 80014ce:	430a      	orrs	r2, r1
 80014d0:	615a      	str	r2, [r3, #20]
					for (i = 0; i <= 8193;i++) {	//fullScreen + small reserve
 80014d2:	1dbb      	adds	r3, r7, #6
 80014d4:	2200      	movs	r2, #0
 80014d6:	801a      	strh	r2, [r3, #0]
 80014d8:	e00d      	b.n	80014f6 <weoClear+0x8e>
						while(!(USART3->ISR & USART_ISR_TXE)){};
 80014da:	46c0      	nop			; (mov r8, r8)
 80014dc:	4b12      	ldr	r3, [pc, #72]	; (8001528 <weoClear+0xc0>)
 80014de:	69db      	ldr	r3, [r3, #28]
 80014e0:	2280      	movs	r2, #128	; 0x80
 80014e2:	4013      	ands	r3, r2
 80014e4:	d0fa      	beq.n	80014dc <weoClear+0x74>
						USART3->TDR = (uint8_t) 0x00;
 80014e6:	4b10      	ldr	r3, [pc, #64]	; (8001528 <weoClear+0xc0>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	629a      	str	r2, [r3, #40]	; 0x28
					for (i = 0; i <= 8193;i++) {	//fullScreen + small reserve
 80014ec:	1dbb      	adds	r3, r7, #6
 80014ee:	881a      	ldrh	r2, [r3, #0]
 80014f0:	1dbb      	adds	r3, r7, #6
 80014f2:	3201      	adds	r2, #1
 80014f4:	801a      	strh	r2, [r3, #0]
 80014f6:	1dbb      	adds	r3, r7, #6
 80014f8:	881b      	ldrh	r3, [r3, #0]
 80014fa:	4a0c      	ldr	r2, [pc, #48]	; (800152c <weoClear+0xc4>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d9ec      	bls.n	80014da <weoClear+0x72>
					}
					GPIOA->ODR &= ~(1 << 7);	//reset dc
 8001500:	23a0      	movs	r3, #160	; 0xa0
 8001502:	05db      	lsls	r3, r3, #23
 8001504:	695a      	ldr	r2, [r3, #20]
 8001506:	23a0      	movs	r3, #160	; 0xa0
 8001508:	05db      	lsls	r3, r3, #23
 800150a:	2180      	movs	r1, #128	; 0x80
 800150c:	438a      	bics	r2, r1
 800150e:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= 1 << 6;	//set cs
 8001510:	23a0      	movs	r3, #160	; 0xa0
 8001512:	05db      	lsls	r3, r3, #23
 8001514:	695a      	ldr	r2, [r3, #20]
 8001516:	23a0      	movs	r3, #160	; 0xa0
 8001518:	05db      	lsls	r3, r3, #23
 800151a:	2140      	movs	r1, #64	; 0x40
 800151c:	430a      	orrs	r2, r1
 800151e:	615a      	str	r2, [r3, #20]
	}
 8001520:	46c0      	nop			; (mov r8, r8)
 8001522:	46bd      	mov	sp, r7
 8001524:	b002      	add	sp, #8
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40004800 	.word	0x40004800
 800152c:	00002001 	.word	0x00002001

08001530 <weoDrawRectangleFilled>:
//========================================================================================================================
	void weoDrawRectangleFilled(unsigned char start_x, unsigned char start_y,
				unsigned char end_x, unsigned char end_y, unsigned char contrast,
				uint8_t MEM_Buffer[]) {
 8001530:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	0005      	movs	r5, r0
 8001538:	000c      	movs	r4, r1
 800153a:	0010      	movs	r0, r2
 800153c:	0019      	movs	r1, r3
 800153e:	1dfb      	adds	r3, r7, #7
 8001540:	1c2a      	adds	r2, r5, #0
 8001542:	701a      	strb	r2, [r3, #0]
 8001544:	1dbb      	adds	r3, r7, #6
 8001546:	1c22      	adds	r2, r4, #0
 8001548:	701a      	strb	r2, [r3, #0]
 800154a:	1d7b      	adds	r3, r7, #5
 800154c:	1c02      	adds	r2, r0, #0
 800154e:	701a      	strb	r2, [r3, #0]
 8001550:	1d3b      	adds	r3, r7, #4
 8001552:	1c0a      	adds	r2, r1, #0
 8001554:	701a      	strb	r2, [r3, #0]
			uint16_t i = 0;
 8001556:	240e      	movs	r4, #14
 8001558:	193b      	adds	r3, r7, r4
 800155a:	2200      	movs	r2, #0
 800155c:	801a      	strh	r2, [r3, #0]
			uint8_t start_x_New,start_y_New,end_x_New,end_y_New;
			if (start_x > OLED_DIM_WIDTH || start_y > OLED_DIM_HEIGHT
 800155e:	1dfb      	adds	r3, r7, #7
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	b25b      	sxtb	r3, r3
 8001564:	2b00      	cmp	r3, #0
 8001566:	da00      	bge.n	800156a <weoDrawRectangleFilled+0x3a>
 8001568:	e0c2      	b.n	80016f0 <weoDrawRectangleFilled+0x1c0>
 800156a:	1dbb      	adds	r3, r7, #6
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	b25b      	sxtb	r3, r3
 8001570:	2b00      	cmp	r3, #0
 8001572:	da00      	bge.n	8001576 <weoDrawRectangleFilled+0x46>
 8001574:	e0bc      	b.n	80016f0 <weoDrawRectangleFilled+0x1c0>
					|| end_x > OLED_DIM_WIDTH || end_y > OLED_DIM_HEIGHT) {
 8001576:	1d7b      	adds	r3, r7, #5
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	b25b      	sxtb	r3, r3
 800157c:	2b00      	cmp	r3, #0
 800157e:	da00      	bge.n	8001582 <weoDrawRectangleFilled+0x52>
 8001580:	e0b6      	b.n	80016f0 <weoDrawRectangleFilled+0x1c0>
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	b25b      	sxtb	r3, r3
 8001588:	2b00      	cmp	r3, #0
 800158a:	da00      	bge.n	800158e <weoDrawRectangleFilled+0x5e>
 800158c:	e0b0      	b.n	80016f0 <weoDrawRectangleFilled+0x1c0>
				return;
			}

			start_x_New=start_x;
 800158e:	250d      	movs	r5, #13
 8001590:	197b      	adds	r3, r7, r5
 8001592:	1dfa      	adds	r2, r7, #7
 8001594:	7812      	ldrb	r2, [r2, #0]
 8001596:	701a      	strb	r2, [r3, #0]
			start_y_New=0x7F-end_y;
 8001598:	260c      	movs	r6, #12
 800159a:	19bb      	adds	r3, r7, r6
 800159c:	1d3a      	adds	r2, r7, #4
 800159e:	7812      	ldrb	r2, [r2, #0]
 80015a0:	217f      	movs	r1, #127	; 0x7f
 80015a2:	1a8a      	subs	r2, r1, r2
 80015a4:	701a      	strb	r2, [r3, #0]
			end_x_New=end_x;
 80015a6:	230b      	movs	r3, #11
 80015a8:	18fb      	adds	r3, r7, r3
 80015aa:	1d7a      	adds	r2, r7, #5
 80015ac:	7812      	ldrb	r2, [r2, #0]
 80015ae:	701a      	strb	r2, [r3, #0]
			end_y_New=0x7F-start_y;
 80015b0:	220a      	movs	r2, #10
 80015b2:	18bb      	adds	r3, r7, r2
 80015b4:	1dba      	adds	r2, r7, #6
 80015b6:	7812      	ldrb	r2, [r2, #0]
 80015b8:	217f      	movs	r1, #127	; 0x7f
 80015ba:	1a8a      	subs	r2, r1, r2
 80015bc:	701a      	strb	r2, [r3, #0]

			GPIOA->ODR &= ~(1 << 6);	//reset cs
 80015be:	23a0      	movs	r3, #160	; 0xa0
 80015c0:	05db      	lsls	r3, r3, #23
 80015c2:	695a      	ldr	r2, [r3, #20]
 80015c4:	23a0      	movs	r3, #160	; 0xa0
 80015c6:	05db      	lsls	r3, r3, #23
 80015c8:	2140      	movs	r1, #64	; 0x40
 80015ca:	438a      	bics	r2, r1
 80015cc:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 80015ce:	23a0      	movs	r3, #160	; 0xa0
 80015d0:	05db      	lsls	r3, r3, #23
 80015d2:	695a      	ldr	r2, [r3, #20]
 80015d4:	23a0      	movs	r3, #160	; 0xa0
 80015d6:	05db      	lsls	r3, r3, #23
 80015d8:	2180      	movs	r1, #128	; 0x80
 80015da:	438a      	bics	r2, r1
 80015dc:	615a      	str	r2, [r3, #20]
					USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 80015de:	2075      	movs	r0, #117	; 0x75
 80015e0:	f7ff fe94 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_x_New);
 80015e4:	197b      	adds	r3, r7, r5
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	0018      	movs	r0, r3
 80015ea:	f7ff fe8f 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_x_New);
 80015ee:	230b      	movs	r3, #11
 80015f0:	18fb      	adds	r3, r7, r3
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	0018      	movs	r0, r3
 80015f6:	f7ff fe89 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 80015fa:	2015      	movs	r0, #21
 80015fc:	f7ff fe86 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_y_New/2);
 8001600:	19bb      	adds	r3, r7, r6
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	085b      	lsrs	r3, r3, #1
 8001606:	b2db      	uxtb	r3, r3
 8001608:	0018      	movs	r0, r3
 800160a:	f7ff fe7f 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_y_New/2);
 800160e:	220a      	movs	r2, #10
 8001610:	18bb      	adds	r3, r7, r2
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	085b      	lsrs	r3, r3, #1
 8001616:	b2db      	uxtb	r3, r3
 8001618:	0018      	movs	r0, r3
 800161a:	f7ff fe77 	bl	800130c <USART_AS_SPI_sendCMD>
			GPIOA->ODR |= 1 << 7;	//set dc
 800161e:	23a0      	movs	r3, #160	; 0xa0
 8001620:	05db      	lsls	r3, r3, #23
 8001622:	695a      	ldr	r2, [r3, #20]
 8001624:	23a0      	movs	r3, #160	; 0xa0
 8001626:	05db      	lsls	r3, r3, #23
 8001628:	2180      	movs	r1, #128	; 0x80
 800162a:	430a      	orrs	r2, r1
 800162c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 800162e:	23a0      	movs	r3, #160	; 0xa0
 8001630:	05db      	lsls	r3, r3, #23
 8001632:	695a      	ldr	r2, [r3, #20]
 8001634:	23a0      	movs	r3, #160	; 0xa0
 8001636:	05db      	lsls	r3, r3, #23
 8001638:	2140      	movs	r1, #64	; 0x40
 800163a:	430a      	orrs	r2, r1
 800163c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 6);	//reset cs
 800163e:	23a0      	movs	r3, #160	; 0xa0
 8001640:	05db      	lsls	r3, r3, #23
 8001642:	695a      	ldr	r2, [r3, #20]
 8001644:	23a0      	movs	r3, #160	; 0xa0
 8001646:	05db      	lsls	r3, r3, #23
 8001648:	2140      	movs	r1, #64	; 0x40
 800164a:	438a      	bics	r2, r1
 800164c:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 7;	// set dc
 800164e:	23a0      	movs	r3, #160	; 0xa0
 8001650:	05db      	lsls	r3, r3, #23
 8001652:	695a      	ldr	r2, [r3, #20]
 8001654:	23a0      	movs	r3, #160	; 0xa0
 8001656:	05db      	lsls	r3, r3, #23
 8001658:	2180      	movs	r1, #128	; 0x80
 800165a:	430a      	orrs	r2, r1
 800165c:	615a      	str	r2, [r3, #20]

			for (i = 0; i < ((end_x_New - start_x_New + 1) * (end_y_New/2 - start_y_New /2 + 1)+1);i++) {
 800165e:	193b      	adds	r3, r7, r4
 8001660:	2200      	movs	r2, #0
 8001662:	801a      	strh	r2, [r3, #0]
 8001664:	e012      	b.n	800168c <weoDrawRectangleFilled+0x15c>
//			for (i = 0; i < len;i++) {
				while(!(USART3->ISR & USART_ISR_TXE)){};
 8001666:	46c0      	nop			; (mov r8, r8)
 8001668:	4b23      	ldr	r3, [pc, #140]	; (80016f8 <weoDrawRectangleFilled+0x1c8>)
 800166a:	69db      	ldr	r3, [r3, #28]
 800166c:	2280      	movs	r2, #128	; 0x80
 800166e:	4013      	ands	r3, r2
 8001670:	d0fa      	beq.n	8001668 <weoDrawRectangleFilled+0x138>
				USART3->TDR =MEM_Buffer[i];
 8001672:	210e      	movs	r1, #14
 8001674:	187b      	adds	r3, r7, r1
 8001676:	881b      	ldrh	r3, [r3, #0]
 8001678:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800167a:	18d3      	adds	r3, r2, r3
 800167c:	781a      	ldrb	r2, [r3, #0]
 800167e:	4b1e      	ldr	r3, [pc, #120]	; (80016f8 <weoDrawRectangleFilled+0x1c8>)
 8001680:	629a      	str	r2, [r3, #40]	; 0x28
			for (i = 0; i < ((end_x_New - start_x_New + 1) * (end_y_New/2 - start_y_New /2 + 1)+1);i++) {
 8001682:	187b      	adds	r3, r7, r1
 8001684:	881a      	ldrh	r2, [r3, #0]
 8001686:	187b      	adds	r3, r7, r1
 8001688:	3201      	adds	r2, #1
 800168a:	801a      	strh	r2, [r3, #0]
 800168c:	230b      	movs	r3, #11
 800168e:	18fb      	adds	r3, r7, r3
 8001690:	781a      	ldrb	r2, [r3, #0]
 8001692:	230d      	movs	r3, #13
 8001694:	18fb      	adds	r3, r7, r3
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	3301      	adds	r3, #1
 800169c:	220a      	movs	r2, #10
 800169e:	18ba      	adds	r2, r7, r2
 80016a0:	7812      	ldrb	r2, [r2, #0]
 80016a2:	0852      	lsrs	r2, r2, #1
 80016a4:	b2d2      	uxtb	r2, r2
 80016a6:	0011      	movs	r1, r2
 80016a8:	220c      	movs	r2, #12
 80016aa:	18ba      	adds	r2, r7, r2
 80016ac:	7812      	ldrb	r2, [r2, #0]
 80016ae:	0852      	lsrs	r2, r2, #1
 80016b0:	b2d2      	uxtb	r2, r2
 80016b2:	1a8a      	subs	r2, r1, r2
 80016b4:	3201      	adds	r2, #1
 80016b6:	435a      	muls	r2, r3
 80016b8:	230e      	movs	r3, #14
 80016ba:	18fb      	adds	r3, r7, r3
 80016bc:	881b      	ldrh	r3, [r3, #0]
 80016be:	429a      	cmp	r2, r3
 80016c0:	dad1      	bge.n	8001666 <weoDrawRectangleFilled+0x136>
			}
			while(!(USART3->ISR & USART_ISR_TXE)){};
 80016c2:	46c0      	nop			; (mov r8, r8)
 80016c4:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <weoDrawRectangleFilled+0x1c8>)
 80016c6:	69db      	ldr	r3, [r3, #28]
 80016c8:	2280      	movs	r2, #128	; 0x80
 80016ca:	4013      	ands	r3, r2
 80016cc:	d0fa      	beq.n	80016c4 <weoDrawRectangleFilled+0x194>
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 80016ce:	23a0      	movs	r3, #160	; 0xa0
 80016d0:	05db      	lsls	r3, r3, #23
 80016d2:	695a      	ldr	r2, [r3, #20]
 80016d4:	23a0      	movs	r3, #160	; 0xa0
 80016d6:	05db      	lsls	r3, r3, #23
 80016d8:	2180      	movs	r1, #128	; 0x80
 80016da:	438a      	bics	r2, r1
 80016dc:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 80016de:	23a0      	movs	r3, #160	; 0xa0
 80016e0:	05db      	lsls	r3, r3, #23
 80016e2:	695a      	ldr	r2, [r3, #20]
 80016e4:	23a0      	movs	r3, #160	; 0xa0
 80016e6:	05db      	lsls	r3, r3, #23
 80016e8:	2140      	movs	r1, #64	; 0x40
 80016ea:	430a      	orrs	r2, r1
 80016ec:	615a      	str	r2, [r3, #20]
 80016ee:	e000      	b.n	80016f2 <weoDrawRectangleFilled+0x1c2>
				return;
 80016f0:	46c0      	nop			; (mov r8, r8)
		}
 80016f2:	46bd      	mov	sp, r7
 80016f4:	b005      	add	sp, #20
 80016f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016f8:	40004800 	.word	0x40004800

080016fc <weoDrawRectangleInit>:
//========================================================================================================================
	void weoDrawRectangleInit(unsigned char start_x, unsigned char start_y,
				unsigned char end_x, unsigned char end_y) {
 80016fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	0005      	movs	r5, r0
 8001704:	000c      	movs	r4, r1
 8001706:	0010      	movs	r0, r2
 8001708:	0019      	movs	r1, r3
 800170a:	1dfb      	adds	r3, r7, #7
 800170c:	1c2a      	adds	r2, r5, #0
 800170e:	701a      	strb	r2, [r3, #0]
 8001710:	1dbb      	adds	r3, r7, #6
 8001712:	1c22      	adds	r2, r4, #0
 8001714:	701a      	strb	r2, [r3, #0]
 8001716:	1d7b      	adds	r3, r7, #5
 8001718:	1c02      	adds	r2, r0, #0
 800171a:	701a      	strb	r2, [r3, #0]
 800171c:	1d3b      	adds	r3, r7, #4
 800171e:	1c0a      	adds	r2, r1, #0
 8001720:	701a      	strb	r2, [r3, #0]
			uint16_t i = 0;
 8001722:	230e      	movs	r3, #14
 8001724:	18fb      	adds	r3, r7, r3
 8001726:	2200      	movs	r2, #0
 8001728:	801a      	strh	r2, [r3, #0]
			uint8_t start_x_New,start_y_New,end_x_New,end_y_New;
			if (start_x > OLED_DIM_WIDTH || start_y > OLED_DIM_HEIGHT
 800172a:	1dfb      	adds	r3, r7, #7
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	b25b      	sxtb	r3, r3
 8001730:	2b00      	cmp	r3, #0
 8001732:	db66      	blt.n	8001802 <weoDrawRectangleInit+0x106>
 8001734:	1dbb      	adds	r3, r7, #6
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	b25b      	sxtb	r3, r3
 800173a:	2b00      	cmp	r3, #0
 800173c:	db61      	blt.n	8001802 <weoDrawRectangleInit+0x106>
					|| end_x > OLED_DIM_WIDTH || end_y > OLED_DIM_HEIGHT) {
 800173e:	1d7b      	adds	r3, r7, #5
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	b25b      	sxtb	r3, r3
 8001744:	2b00      	cmp	r3, #0
 8001746:	db5c      	blt.n	8001802 <weoDrawRectangleInit+0x106>
 8001748:	1d3b      	adds	r3, r7, #4
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	b25b      	sxtb	r3, r3
 800174e:	2b00      	cmp	r3, #0
 8001750:	db57      	blt.n	8001802 <weoDrawRectangleInit+0x106>
				return;
			}
			start_x_New=start_x;
 8001752:	240d      	movs	r4, #13
 8001754:	193b      	adds	r3, r7, r4
 8001756:	1dfa      	adds	r2, r7, #7
 8001758:	7812      	ldrb	r2, [r2, #0]
 800175a:	701a      	strb	r2, [r3, #0]
			start_y_New=0x7F-end_y;
 800175c:	250c      	movs	r5, #12
 800175e:	197b      	adds	r3, r7, r5
 8001760:	1d3a      	adds	r2, r7, #4
 8001762:	7812      	ldrb	r2, [r2, #0]
 8001764:	217f      	movs	r1, #127	; 0x7f
 8001766:	1a8a      	subs	r2, r1, r2
 8001768:	701a      	strb	r2, [r3, #0]
			end_x_New=end_x;
 800176a:	260b      	movs	r6, #11
 800176c:	19bb      	adds	r3, r7, r6
 800176e:	1d7a      	adds	r2, r7, #5
 8001770:	7812      	ldrb	r2, [r2, #0]
 8001772:	701a      	strb	r2, [r3, #0]
			end_y_New=0x7F-start_y;
 8001774:	230a      	movs	r3, #10
 8001776:	18fb      	adds	r3, r7, r3
 8001778:	1dba      	adds	r2, r7, #6
 800177a:	7812      	ldrb	r2, [r2, #0]
 800177c:	217f      	movs	r1, #127	; 0x7f
 800177e:	1a8a      	subs	r2, r1, r2
 8001780:	701a      	strb	r2, [r3, #0]

			GPIOA->ODR &= ~(1 << 6);	//reset cs
 8001782:	23a0      	movs	r3, #160	; 0xa0
 8001784:	05db      	lsls	r3, r3, #23
 8001786:	695a      	ldr	r2, [r3, #20]
 8001788:	23a0      	movs	r3, #160	; 0xa0
 800178a:	05db      	lsls	r3, r3, #23
 800178c:	2140      	movs	r1, #64	; 0x40
 800178e:	438a      	bics	r2, r1
 8001790:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 8001792:	23a0      	movs	r3, #160	; 0xa0
 8001794:	05db      	lsls	r3, r3, #23
 8001796:	695a      	ldr	r2, [r3, #20]
 8001798:	23a0      	movs	r3, #160	; 0xa0
 800179a:	05db      	lsls	r3, r3, #23
 800179c:	2180      	movs	r1, #128	; 0x80
 800179e:	438a      	bics	r2, r1
 80017a0:	615a      	str	r2, [r3, #20]
					USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 80017a2:	2075      	movs	r0, #117	; 0x75
 80017a4:	f7ff fdb2 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_x_New);
 80017a8:	193b      	adds	r3, r7, r4
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	0018      	movs	r0, r3
 80017ae:	f7ff fdad 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_x_New);
 80017b2:	19bb      	adds	r3, r7, r6
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	0018      	movs	r0, r3
 80017b8:	f7ff fda8 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 80017bc:	2015      	movs	r0, #21
 80017be:	f7ff fda5 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_y_New/2);
 80017c2:	197b      	adds	r3, r7, r5
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	085b      	lsrs	r3, r3, #1
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	0018      	movs	r0, r3
 80017cc:	f7ff fd9e 	bl	800130c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_y_New/2);
 80017d0:	230a      	movs	r3, #10
 80017d2:	18fb      	adds	r3, r7, r3
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	085b      	lsrs	r3, r3, #1
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	0018      	movs	r0, r3
 80017dc:	f7ff fd96 	bl	800130c <USART_AS_SPI_sendCMD>
			GPIOA->ODR |= 1 << 7;	//set dc
 80017e0:	23a0      	movs	r3, #160	; 0xa0
 80017e2:	05db      	lsls	r3, r3, #23
 80017e4:	695a      	ldr	r2, [r3, #20]
 80017e6:	23a0      	movs	r3, #160	; 0xa0
 80017e8:	05db      	lsls	r3, r3, #23
 80017ea:	2180      	movs	r1, #128	; 0x80
 80017ec:	430a      	orrs	r2, r1
 80017ee:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 80017f0:	23a0      	movs	r3, #160	; 0xa0
 80017f2:	05db      	lsls	r3, r3, #23
 80017f4:	695a      	ldr	r2, [r3, #20]
 80017f6:	23a0      	movs	r3, #160	; 0xa0
 80017f8:	05db      	lsls	r3, r3, #23
 80017fa:	2140      	movs	r1, #64	; 0x40
 80017fc:	430a      	orrs	r2, r1
 80017fe:	615a      	str	r2, [r3, #20]
 8001800:	e000      	b.n	8001804 <weoDrawRectangleInit+0x108>
				return;
 8001802:	46c0      	nop			; (mov r8, r8)
		}
 8001804:	46bd      	mov	sp, r7
 8001806:	b005      	add	sp, #20
 8001808:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800180c <I2C_SOUND_ChangePage>:
//		LL_GPIO_ResetOutputPin(GPIOC, DISP_RES_Pin);
		HAL_Delay(1);
//		LL_GPIO_SetOutputPin(GPIOC, DISP_RES_Pin);
		HAL_Delay(1);
	}
	void I2C_SOUND_ChangePage(uint8_t pageNum) {
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af02      	add	r7, sp, #8
 8001812:	0002      	movs	r2, r0
 8001814:	1dfb      	adds	r3, r7, #7
 8001816:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { 0x00, pageNum };
 8001818:	210c      	movs	r1, #12
 800181a:	187b      	adds	r3, r7, r1
 800181c:	2200      	movs	r2, #0
 800181e:	701a      	strb	r2, [r3, #0]
 8001820:	187b      	adds	r3, r7, r1
 8001822:	1dfa      	adds	r2, r7, #7
 8001824:	7812      	ldrb	r2, [r2, #0]
 8001826:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x30, buf, 2, 1000);
 8001828:	187a      	adds	r2, r7, r1
 800182a:	4806      	ldr	r0, [pc, #24]	; (8001844 <I2C_SOUND_ChangePage+0x38>)
 800182c:	23fa      	movs	r3, #250	; 0xfa
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	9300      	str	r3, [sp, #0]
 8001832:	2302      	movs	r3, #2
 8001834:	2130      	movs	r1, #48	; 0x30
 8001836:	f004 f807 	bl	8005848 <HAL_I2C_Master_Transmit>
	}
 800183a:	46c0      	nop			; (mov r8, r8)
 800183c:	46bd      	mov	sp, r7
 800183e:	b004      	add	sp, #16
 8001840:	bd80      	pop	{r7, pc}
 8001842:	46c0      	nop			; (mov r8, r8)
 8001844:	20000090 	.word	0x20000090

08001848 <WriteReg_I2C_SOUND>:
	void WriteReg_I2C_SOUND(uint8_t reg, uint8_t data) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af02      	add	r7, sp, #8
 800184e:	0002      	movs	r2, r0
 8001850:	1dfb      	adds	r3, r7, #7
 8001852:	701a      	strb	r2, [r3, #0]
 8001854:	1dbb      	adds	r3, r7, #6
 8001856:	1c0a      	adds	r2, r1, #0
 8001858:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { reg, data };
 800185a:	210c      	movs	r1, #12
 800185c:	187b      	adds	r3, r7, r1
 800185e:	1dfa      	adds	r2, r7, #7
 8001860:	7812      	ldrb	r2, [r2, #0]
 8001862:	701a      	strb	r2, [r3, #0]
 8001864:	187b      	adds	r3, r7, r1
 8001866:	1dba      	adds	r2, r7, #6
 8001868:	7812      	ldrb	r2, [r2, #0]
 800186a:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x30, buf, 2, 1000);	//(uint8_t*)&
 800186c:	187a      	adds	r2, r7, r1
 800186e:	4806      	ldr	r0, [pc, #24]	; (8001888 <WriteReg_I2C_SOUND+0x40>)
 8001870:	23fa      	movs	r3, #250	; 0xfa
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	9300      	str	r3, [sp, #0]
 8001876:	2302      	movs	r3, #2
 8001878:	2130      	movs	r1, #48	; 0x30
 800187a:	f003 ffe5 	bl	8005848 <HAL_I2C_Master_Transmit>
	}
 800187e:	46c0      	nop			; (mov r8, r8)
 8001880:	46bd      	mov	sp, r7
 8001882:	b004      	add	sp, #16
 8001884:	bd80      	pop	{r7, pc}
 8001886:	46c0      	nop			; (mov r8, r8)
 8001888:	20000090 	.word	0x20000090

0800188c <soundSetup>:
	void soundSetup(void) {
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
		I2C_SOUND_ChangePage(0x00);
 8001890:	2000      	movs	r0, #0
 8001892:	f7ff ffbb 	bl	800180c <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x01);	//Assert Software reset (P0, R1, D0=1)
 8001896:	2101      	movs	r1, #1
 8001898:	2001      	movs	r0, #1
 800189a:	f7ff ffd5 	bl	8001848 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x01);
 800189e:	2001      	movs	r0, #1
 80018a0:	f7ff ffb4 	bl	800180c <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x02, 0x00);	//LDO output programmed as 1.8V and Level shifters powered up. (P1, R2, D5-D4=00, D3=0)
 80018a4:	2100      	movs	r1, #0
 80018a6:	2002      	movs	r0, #2
 80018a8:	f7ff ffce 	bl	8001848 <WriteReg_I2C_SOUND>
		HAL_Delay(15);
 80018ac:	200f      	movs	r0, #15
 80018ae:	f002 ff2f 	bl	8004710 <HAL_Delay>
		I2C_SOUND_ChangePage(0x00);
 80018b2:	2000      	movs	r0, #0
 80018b4:	f7ff ffaa 	bl	800180c <I2C_SOUND_ChangePage>
	WriteReg_I2C_SOUND(0x04,0x03);//PLL_clkin = MCLK, codec_clkin = PLL_CLK, MCLK should be 11.2896MHz
 80018b8:	2103      	movs	r1, #3
 80018ba:	2004      	movs	r0, #4
 80018bc:	f7ff ffc4 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x05,0x91);//Power up PLL, set P=1, R=1
 80018c0:	2191      	movs	r1, #145	; 0x91
 80018c2:	2005      	movs	r0, #5
 80018c4:	f7ff ffc0 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x06,0x04);//Set J = 4
 80018c8:	2104      	movs	r1, #4
 80018ca:	2006      	movs	r0, #6
 80018cc:	f7ff ffbc 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x07,0x00);//SET D=0000
 80018d0:	2100      	movs	r1, #0
 80018d2:	2007      	movs	r0, #7
 80018d4:	f7ff ffb8 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x08,0x00);//SET D=0000
 80018d8:	2100      	movs	r1, #0
 80018da:	2008      	movs	r0, #8
 80018dc:	f7ff ffb4 	bl	8001848 <WriteReg_I2C_SOUND>
	HAL_Delay(15);
 80018e0:	200f      	movs	r0, #15
 80018e2:	f002 ff15 	bl	8004710 <HAL_Delay>
	WriteReg_I2C_SOUND(0x0B,0x84);//DAC NDAC Powered up, set NDAC = 4
 80018e6:	2184      	movs	r1, #132	; 0x84
 80018e8:	200b      	movs	r0, #11
 80018ea:	f7ff ffad 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0C,0x82);//DAC MDAC Powered up, set MDAC = 2
 80018ee:	2182      	movs	r1, #130	; 0x82
 80018f0:	200c      	movs	r0, #12
 80018f2:	f7ff ffa9 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0D,0x00);//DAC OSR(9:0)-> DOSR=128
 80018f6:	2100      	movs	r1, #0
 80018f8:	200d      	movs	r0, #13
 80018fa:	f7ff ffa5 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x0E,0x80);//DAC OSR(9:0)
 80018fe:	2180      	movs	r1, #128	; 0x80
 8001900:	200e      	movs	r0, #14
 8001902:	f7ff ffa1 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x1B, 0x00);	//Codec Interface control Word length = 16bits, BCLK&WCLK inputs, I2S mode. (P0, R27, D7-D6=00, D5-D4=00, D3-D2=00)
 8001906:	2100      	movs	r1, #0
 8001908:	201b      	movs	r0, #27
 800190a:	f7ff ff9d 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x1C,0x00);//Data slot offset
 800190e:	2100      	movs	r1, #0
 8001910:	201c      	movs	r0, #28
 8001912:	f7ff ff99 	bl	8001848 <WriteReg_I2C_SOUND>
	WriteReg_I2C_SOUND(0x3c,0x02);//Dac Instruction programming PRB #2 for Mono routing. Type interpolation (x8) and 3 programmable	Biquads. (P0, R60, D4-D0=0010)
 8001916:	2102      	movs	r1, #2
 8001918:	203c      	movs	r0, #60	; 0x3c
 800191a:	f7ff ff95 	bl	8001848 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x01);
 800191e:	2001      	movs	r0, #1
 8001920:	f7ff ff74 	bl	800180c <I2C_SOUND_ChangePage>
		WriteReg_I2C_SOUND(0x01, 0x10);	//Master Reference Powered on (P1, R1, D4=1)
 8001924:	2110      	movs	r1, #16
 8001926:	2001      	movs	r0, #1
 8001928:	f7ff ff8e 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x0A, 0x00);	//Output common mode for DAC set to 0.9V (default) (P1, R10)
 800192c:	2100      	movs	r1, #0
 800192e:	200a      	movs	r0, #10
 8001930:	f7ff ff8a 	bl	8001848 <WriteReg_I2C_SOUND>
		////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x0C, 0x00);	// No analog routing to headphone//0x0c,0x15 by SB
 8001934:	2100      	movs	r1, #0
 8001936:	200c      	movs	r0, #12
 8001938:	f7ff ff86 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x16, 0x00);	// Headphone volume=0//0x16,0x75 by SB
 800193c:	2100      	movs	r1, #0
 800193e:	2016      	movs	r0, #22
 8001940:	f7ff ff82 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x18, 0x00);	//No need to enable Mixer M and Mixer P, AINL Voulme, 0dB Gain 0x18,0x75 by SB
 8001944:	2100      	movs	r1, #0
 8001946:	2018      	movs	r0, #24
 8001948:	f7ff ff7e 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x19, 0x00);	//No need to enable Mixer M and Mixer P, AINR Voulme, 0dB Gain 0x19,0x75 by SB
 800194c:	2100      	movs	r1, #0
 800194e:	2019      	movs	r0, #25
 8001950:	f7ff ff7a 	bl	8001848 <WriteReg_I2C_SOUND>
		//////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x09, 0x00);	//AINL,AINR are powered down
 8001954:	2100      	movs	r1, #0
 8001956:	2009      	movs	r0, #9
 8001958:	f7ff ff76 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 800195c:	2100      	movs	r1, #0
 800195e:	2010      	movs	r0, #16
 8001960:	f7ff ff72 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x2E, 0x00);	//SPK attn. Gain =0dB (P1, R46, D6-D0=000000)
 8001964:	2100      	movs	r1, #0
 8001966:	202e      	movs	r0, #46	; 0x2e
 8001968:	f7ff ff6e 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x30, 0x10);	//SPK driver Gain=6.0dB (P1, R48, D6-D4=001)
 800196c:	2110      	movs	r1, #16
 800196e:	2030      	movs	r0, #48	; 0x30
 8001970:	f7ff ff6a 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x2D, 0x02);	//SPK powered up (P1, R45, D1=1)
 8001974:	2102      	movs	r1, #2
 8001976:	202d      	movs	r0, #45	; 0x2d
 8001978:	f7ff ff66 	bl	8001848 <WriteReg_I2C_SOUND>
		I2C_SOUND_ChangePage(0x00);
 800197c:	2000      	movs	r0, #0
 800197e:	f7ff ff45 	bl	800180c <I2C_SOUND_ChangePage>
		//////////////////////////////////////////////////////////////////////////
		WriteReg_I2C_SOUND(0x3F, 0x90);	//DAC powered up, Soft step 1 per Fs. (P0, R63, D7=1, D5-D4=01, D3-D2=00, D1-D0=00)
 8001982:	2190      	movs	r1, #144	; 0x90
 8001984:	203f      	movs	r0, #63	; 0x3f
 8001986:	f7ff ff5f 	bl	8001848 <WriteReg_I2C_SOUND>
		// 1<<7|1<<4|2 by SB
		WriteReg_I2C_SOUND(0x41, 0x00);	//DAC digital gain 0dB (P0, R65, D7-D0=00000000) cnDacValueOn by SB
 800198a:	2100      	movs	r1, #0
 800198c:	2041      	movs	r0, #65	; 0x41
 800198e:	f7ff ff5b 	bl	8001848 <WriteReg_I2C_SOUND>
		WriteReg_I2C_SOUND(0x40, 0x04);	//DAC volume not muted. (P0, R64, D3=0, D2=1) 1<<4 by SB
 8001992:	2104      	movs	r1, #4
 8001994:	2040      	movs	r0, #64	; 0x40
 8001996:	f7ff ff57 	bl	8001848 <WriteReg_I2C_SOUND>
	}
 800199a:	46c0      	nop			; (mov r8, r8)
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}

080019a0 <answer2CPU>:
//=============================================================================================
	uint8_t answer2CPU(uint8_t cmd[]) {
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
		uint8_t keyboard = 0xFF;
 80019a8:	230f      	movs	r3, #15
 80019aa:	18fb      	adds	r3, r7, r3
 80019ac:	22ff      	movs	r2, #255	; 0xff
 80019ae:	701a      	strb	r2, [r3, #0]
//		uint16_t ans[10];
		uint8_t i;
		uint8_t myCS = 0;					//   COMMON PART FOR EVERY COMMAND
 80019b0:	230d      	movs	r3, #13
 80019b2:	18fb      	adds	r3, r7, r3
 80019b4:	2200      	movs	r2, #0
 80019b6:	701a      	strb	r2, [r3, #0]
		uint8_t myLength;
		isReceiverDisabled=1;
 80019b8:	4bd5      	ldr	r3, [pc, #852]	; (8001d10 <answer2CPU+0x370>)
 80019ba:	2201      	movs	r2, #1
 80019bc:	701a      	strb	r2, [r3, #0]

		cmd2Execute=0;
 80019be:	4bd5      	ldr	r3, [pc, #852]	; (8001d14 <answer2CPU+0x374>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	701a      	strb	r2, [r3, #0]
		cmd[0]&=~0x100;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	781a      	ldrb	r2, [r3, #0]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	701a      	strb	r2, [r3, #0]
		if ((cmd[0] == 0x11)||(cmd[0] == 0x12)||(cmd[0] == 0x13)||(cmd[0] == 0x14)||(cmd[0] == 0x15)) {GPIOC->ODR &= ~(1 << 6);}//reset BF
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b11      	cmp	r3, #17
 80019d2:	d00f      	beq.n	80019f4 <answer2CPU+0x54>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b12      	cmp	r3, #18
 80019da:	d00b      	beq.n	80019f4 <answer2CPU+0x54>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	2b13      	cmp	r3, #19
 80019e2:	d007      	beq.n	80019f4 <answer2CPU+0x54>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	2b14      	cmp	r3, #20
 80019ea:	d003      	beq.n	80019f4 <answer2CPU+0x54>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b15      	cmp	r3, #21
 80019f2:	d105      	bne.n	8001a00 <answer2CPU+0x60>
 80019f4:	4bc8      	ldr	r3, [pc, #800]	; (8001d18 <answer2CPU+0x378>)
 80019f6:	695a      	ldr	r2, [r3, #20]
 80019f8:	4bc7      	ldr	r3, [pc, #796]	; (8001d18 <answer2CPU+0x378>)
 80019fa:	2140      	movs	r1, #64	; 0x40
 80019fc:	438a      	bics	r2, r1
 80019fe:	615a      	str	r2, [r3, #20]
		if (cmd[0] == 0x11) {
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b11      	cmp	r3, #17
 8001a06:	d105      	bne.n	8001a14 <answer2CPU+0x74>
//			GPIOC->ODR &= ~(1 << 6);
			GPIOC->ODR &=~ GPIO_ODR_OD6;
 8001a08:	4bc3      	ldr	r3, [pc, #780]	; (8001d18 <answer2CPU+0x378>)
 8001a0a:	695a      	ldr	r2, [r3, #20]
 8001a0c:	4bc2      	ldr	r3, [pc, #776]	; (8001d18 <answer2CPU+0x378>)
 8001a0e:	2140      	movs	r1, #64	; 0x40
 8001a10:	438a      	bics	r2, r1
 8001a12:	615a      	str	r2, [r3, #20]
		}//reset BF
		ans[0] = cmd[0]|0x80;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2280      	movs	r2, #128	; 0x80
 8001a1a:	4252      	negs	r2, r2
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	4bbe      	ldr	r3, [pc, #760]	; (8001d1c <answer2CPU+0x37c>)
 8001a24:	801a      	strh	r2, [r3, #0]
//==================================================================================================
			if ((cmd[0] >= 0x10)&&(cmd[0] < 0x16)) { //answer is keyboard + stuff information                  0003
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	2b0f      	cmp	r3, #15
 8001a2c:	d800      	bhi.n	8001a30 <answer2CPU+0x90>
 8001a2e:	e15a      	b.n	8001ce6 <answer2CPU+0x346>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b15      	cmp	r3, #21
 8001a36:	d900      	bls.n	8001a3a <answer2CPU+0x9a>
 8001a38:	e155      	b.n	8001ce6 <answer2CPU+0x346>
//		if (cmd[0] != 0x10) {
//			GPIOC->ODR &= ~(1 << 6);
				if ((GPIOA->IDR & (1 << 4)) == 0) {
 8001a3a:	23a0      	movs	r3, #160	; 0xa0
 8001a3c:	05db      	lsls	r3, r3, #23
 8001a3e:	691b      	ldr	r3, [r3, #16]
 8001a40:	2210      	movs	r2, #16
 8001a42:	4013      	ands	r3, r2
 8001a44:	d106      	bne.n	8001a54 <answer2CPU+0xb4>
					keyboard &= 0b11111110;
 8001a46:	220f      	movs	r2, #15
 8001a48:	18bb      	adds	r3, r7, r2
 8001a4a:	18ba      	adds	r2, r7, r2
 8001a4c:	7812      	ldrb	r2, [r2, #0]
 8001a4e:	2101      	movs	r1, #1
 8001a50:	438a      	bics	r2, r1
 8001a52:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 1)) == 0) {
 8001a54:	23a0      	movs	r3, #160	; 0xa0
 8001a56:	05db      	lsls	r3, r3, #23
 8001a58:	691b      	ldr	r3, [r3, #16]
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	d106      	bne.n	8001a6e <answer2CPU+0xce>
					keyboard &= 0b11111101;
 8001a60:	220f      	movs	r2, #15
 8001a62:	18bb      	adds	r3, r7, r2
 8001a64:	18ba      	adds	r2, r7, r2
 8001a66:	7812      	ldrb	r2, [r2, #0]
 8001a68:	2102      	movs	r1, #2
 8001a6a:	438a      	bics	r2, r1
 8001a6c:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 0)) == 0) {
 8001a6e:	23a0      	movs	r3, #160	; 0xa0
 8001a70:	05db      	lsls	r3, r3, #23
 8001a72:	691b      	ldr	r3, [r3, #16]
 8001a74:	2201      	movs	r2, #1
 8001a76:	4013      	ands	r3, r2
 8001a78:	d106      	bne.n	8001a88 <answer2CPU+0xe8>
					keyboard &= 0b11111011;
 8001a7a:	220f      	movs	r2, #15
 8001a7c:	18bb      	adds	r3, r7, r2
 8001a7e:	18ba      	adds	r2, r7, r2
 8001a80:	7812      	ldrb	r2, [r2, #0]
 8001a82:	2104      	movs	r1, #4
 8001a84:	438a      	bics	r2, r1
 8001a86:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 13)) == 0) {
 8001a88:	23a0      	movs	r3, #160	; 0xa0
 8001a8a:	05db      	lsls	r3, r3, #23
 8001a8c:	691a      	ldr	r2, [r3, #16]
 8001a8e:	2380      	movs	r3, #128	; 0x80
 8001a90:	019b      	lsls	r3, r3, #6
 8001a92:	4013      	ands	r3, r2
 8001a94:	d106      	bne.n	8001aa4 <answer2CPU+0x104>
					keyboard &= 0b11110111;
 8001a96:	220f      	movs	r2, #15
 8001a98:	18bb      	adds	r3, r7, r2
 8001a9a:	18ba      	adds	r2, r7, r2
 8001a9c:	7812      	ldrb	r2, [r2, #0]
 8001a9e:	2108      	movs	r1, #8
 8001aa0:	438a      	bics	r2, r1
 8001aa2:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 14)) == 0) {
 8001aa4:	23a0      	movs	r3, #160	; 0xa0
 8001aa6:	05db      	lsls	r3, r3, #23
 8001aa8:	691a      	ldr	r2, [r3, #16]
 8001aaa:	2380      	movs	r3, #128	; 0x80
 8001aac:	01db      	lsls	r3, r3, #7
 8001aae:	4013      	ands	r3, r2
 8001ab0:	d106      	bne.n	8001ac0 <answer2CPU+0x120>
					keyboard &= 0b11101111;
 8001ab2:	220f      	movs	r2, #15
 8001ab4:	18bb      	adds	r3, r7, r2
 8001ab6:	18ba      	adds	r2, r7, r2
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	2110      	movs	r1, #16
 8001abc:	438a      	bics	r2, r1
 8001abe:	701a      	strb	r2, [r3, #0]
				}

				keyboard = ~keyboard;
 8001ac0:	210f      	movs	r1, #15
 8001ac2:	187b      	adds	r3, r7, r1
 8001ac4:	187a      	adds	r2, r7, r1
 8001ac6:	7812      	ldrb	r2, [r2, #0]
 8001ac8:	43d2      	mvns	r2, r2
 8001aca:	701a      	strb	r2, [r3, #0]
//				keyboard&=bf;
				myLength = 0x04;
 8001acc:	200c      	movs	r0, #12
 8001ace:	183b      	adds	r3, r7, r0
 8001ad0:	2204      	movs	r2, #4
 8001ad2:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001ad4:	183b      	adds	r3, r7, r0
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	3b02      	subs	r3, #2
 8001adc:	b29a      	uxth	r2, r3
 8001ade:	4b8f      	ldr	r3, [pc, #572]	; (8001d1c <answer2CPU+0x37c>)
 8001ae0:	805a      	strh	r2, [r3, #2]
				ans[2] = keyboard;				//			MANAGEMENT COMMANDS
 8001ae2:	187b      	adds	r3, r7, r1
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	b29a      	uxth	r2, r3
 8001ae8:	4b8c      	ldr	r3, [pc, #560]	; (8001d1c <answer2CPU+0x37c>)
 8001aea:	809a      	strh	r2, [r3, #4]

				for (i = 0; i < myLength-1; i++) {
 8001aec:	230e      	movs	r3, #14
 8001aee:	18fb      	adds	r3, r7, r3
 8001af0:	2200      	movs	r2, #0
 8001af2:	701a      	strb	r2, [r3, #0]
 8001af4:	e011      	b.n	8001b1a <answer2CPU+0x17a>
					myCS = myCS + ans[i];
 8001af6:	200e      	movs	r0, #14
 8001af8:	183b      	adds	r3, r7, r0
 8001afa:	781a      	ldrb	r2, [r3, #0]
 8001afc:	4b87      	ldr	r3, [pc, #540]	; (8001d1c <answer2CPU+0x37c>)
 8001afe:	0052      	lsls	r2, r2, #1
 8001b00:	5ad3      	ldrh	r3, [r2, r3]
 8001b02:	b2d9      	uxtb	r1, r3
 8001b04:	220d      	movs	r2, #13
 8001b06:	18bb      	adds	r3, r7, r2
 8001b08:	18ba      	adds	r2, r7, r2
 8001b0a:	7812      	ldrb	r2, [r2, #0]
 8001b0c:	188a      	adds	r2, r1, r2
 8001b0e:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8001b10:	183b      	adds	r3, r7, r0
 8001b12:	781a      	ldrb	r2, [r3, #0]
 8001b14:	183b      	adds	r3, r7, r0
 8001b16:	3201      	adds	r2, #1
 8001b18:	701a      	strb	r2, [r3, #0]
 8001b1a:	200e      	movs	r0, #14
 8001b1c:	183b      	adds	r3, r7, r0
 8001b1e:	781a      	ldrb	r2, [r3, #0]
 8001b20:	230c      	movs	r3, #12
 8001b22:	18fb      	adds	r3, r7, r3
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	3b01      	subs	r3, #1
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	dbe4      	blt.n	8001af6 <answer2CPU+0x156>
				}
				myCS = 0 - myCS;
 8001b2c:	210d      	movs	r1, #13
 8001b2e:	187b      	adds	r3, r7, r1
 8001b30:	187a      	adds	r2, r7, r1
 8001b32:	7812      	ldrb	r2, [r2, #0]
 8001b34:	4252      	negs	r2, r2
 8001b36:	701a      	strb	r2, [r3, #0]
				ans[3] = myCS;
 8001b38:	187b      	adds	r3, r7, r1
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	4b77      	ldr	r3, [pc, #476]	; (8001d1c <answer2CPU+0x37c>)
 8001b40:	80da      	strh	r2, [r3, #6]
				i=0;
 8001b42:	183b      	adds	r3, r7, r0
 8001b44:	2200      	movs	r2, #0
 8001b46:	701a      	strb	r2, [r3, #0]
//======================================================================================================================================

				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001b48:	46c0      	nop			; (mov r8, r8)
 8001b4a:	4b75      	ldr	r3, [pc, #468]	; (8001d20 <answer2CPU+0x380>)
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	2280      	movs	r2, #128	; 0x80
 8001b50:	4013      	ands	r3, r2
 8001b52:	d0fa      	beq.n	8001b4a <answer2CPU+0x1aa>
				USART2->TDR = ans[0]|0x0100;
 8001b54:	4b71      	ldr	r3, [pc, #452]	; (8001d1c <answer2CPU+0x37c>)
 8001b56:	881b      	ldrh	r3, [r3, #0]
 8001b58:	2280      	movs	r2, #128	; 0x80
 8001b5a:	0052      	lsls	r2, r2, #1
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	b29a      	uxth	r2, r3
 8001b60:	4b6f      	ldr	r3, [pc, #444]	; (8001d20 <answer2CPU+0x380>)
 8001b62:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 8001b64:	230e      	movs	r3, #14
 8001b66:	18fb      	adds	r3, r7, r3
 8001b68:	2201      	movs	r2, #1
 8001b6a:	701a      	strb	r2, [r3, #0]
 8001b6c:	e013      	b.n	8001b96 <answer2CPU+0x1f6>
				  {												//answer2cpu was given
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8001b6e:	46c0      	nop			; (mov r8, r8)
 8001b70:	4b6b      	ldr	r3, [pc, #428]	; (8001d20 <answer2CPU+0x380>)
 8001b72:	69db      	ldr	r3, [r3, #28]
 8001b74:	2280      	movs	r2, #128	; 0x80
 8001b76:	4013      	ands	r3, r2
 8001b78:	d0fa      	beq.n	8001b70 <answer2CPU+0x1d0>
				    USART2->TDR = (uint8_t)ans[i];
 8001b7a:	210e      	movs	r1, #14
 8001b7c:	187b      	adds	r3, r7, r1
 8001b7e:	781a      	ldrb	r2, [r3, #0]
 8001b80:	4b66      	ldr	r3, [pc, #408]	; (8001d1c <answer2CPU+0x37c>)
 8001b82:	0052      	lsls	r2, r2, #1
 8001b84:	5ad3      	ldrh	r3, [r2, r3]
 8001b86:	b2da      	uxtb	r2, r3
 8001b88:	4b65      	ldr	r3, [pc, #404]	; (8001d20 <answer2CPU+0x380>)
 8001b8a:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 8001b8c:	187b      	adds	r3, r7, r1
 8001b8e:	781a      	ldrb	r2, [r3, #0]
 8001b90:	187b      	adds	r3, r7, r1
 8001b92:	3201      	adds	r2, #1
 8001b94:	701a      	strb	r2, [r3, #0]
 8001b96:	230e      	movs	r3, #14
 8001b98:	18fa      	adds	r2, r7, r3
 8001b9a:	230c      	movs	r3, #12
 8001b9c:	18fb      	adds	r3, r7, r3
 8001b9e:	7812      	ldrb	r2, [r2, #0]
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d3e3      	bcc.n	8001b6e <answer2CPU+0x1ce>
				  }
//				HAL_Delay(1);
				USART2->CR1 |= USART_CR1_RE;
 8001ba6:	4b5e      	ldr	r3, [pc, #376]	; (8001d20 <answer2CPU+0x380>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	4b5d      	ldr	r3, [pc, #372]	; (8001d20 <answer2CPU+0x380>)
 8001bac:	2104      	movs	r1, #4
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	601a      	str	r2, [r3, #0]
				isReceiverDisabled=0;
 8001bb2:	4b57      	ldr	r3, [pc, #348]	; (8001d10 <answer2CPU+0x370>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	701a      	strb	r2, [r3, #0]
//				BFEN=1;
//=======================================================================================================================================
				if (cmd[0] == 0x11) {//Show full screen background;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	2b11      	cmp	r3, #17
 8001bbe:	d109      	bne.n	8001bd4 <answer2CPU+0x234>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					picNum = cmd[2];
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	789a      	ldrb	r2, [r3, #2]
 8001bc4:	4b57      	ldr	r3, [pc, #348]	; (8001d24 <answer2CPU+0x384>)
 8001bc6:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x11;
 8001bc8:	4b52      	ldr	r3, [pc, #328]	; (8001d14 <answer2CPU+0x374>)
 8001bca:	2211      	movs	r2, #17
 8001bcc:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001bce:	4b56      	ldr	r3, [pc, #344]	; (8001d28 <answer2CPU+0x388>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	701a      	strb	r2, [r3, #0]
				}
//=======================================================================================================================================
				if (cmd[0] == 0x12) {				//show small image
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2b12      	cmp	r3, #18
 8001bda:	d115      	bne.n	8001c08 <answer2CPU+0x268>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					imX = cmd[2];
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	3302      	adds	r3, #2
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	001a      	movs	r2, r3
 8001be4:	4b51      	ldr	r3, [pc, #324]	; (8001d2c <answer2CPU+0x38c>)
 8001be6:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3303      	adds	r3, #3
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	001a      	movs	r2, r3
 8001bf0:	4b4f      	ldr	r3, [pc, #316]	; (8001d30 <answer2CPU+0x390>)
 8001bf2:	601a      	str	r2, [r3, #0]
					picNum=cmd[4];
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	791a      	ldrb	r2, [r3, #4]
 8001bf8:	4b4a      	ldr	r3, [pc, #296]	; (8001d24 <answer2CPU+0x384>)
 8001bfa:	701a      	strb	r2, [r3, #0]
//					weoShowSmallImage(dataASCII[i], ASCII_X, ASCII_Y);
					cmd2Execute=0x12;
 8001bfc:	4b45      	ldr	r3, [pc, #276]	; (8001d14 <answer2CPU+0x374>)
 8001bfe:	2212      	movs	r2, #18
 8001c00:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001c02:	4b49      	ldr	r3, [pc, #292]	; (8001d28 <answer2CPU+0x388>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x13) {			//show ASCII code(s)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	2b13      	cmp	r3, #19
 8001c0e:	d140      	bne.n	8001c92 <answer2CPU+0x2f2>
//					GPIOC->ODR &= ~(1 << 6);//reset BF
					imX = cmd[2];
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	3302      	adds	r3, #2
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	001a      	movs	r2, r3
 8001c18:	4b44      	ldr	r3, [pc, #272]	; (8001d2c <answer2CPU+0x38c>)
 8001c1a:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3303      	adds	r3, #3
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	001a      	movs	r2, r3
 8001c24:	4b42      	ldr	r3, [pc, #264]	; (8001d30 <answer2CPU+0x390>)
 8001c26:	601a      	str	r2, [r3, #0]
					fontInfo= cmd[4];
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	791a      	ldrb	r2, [r3, #4]
 8001c2c:	4b41      	ldr	r3, [pc, #260]	; (8001d34 <answer2CPU+0x394>)
 8001c2e:	701a      	strb	r2, [r3, #0]
					color=fontInfo|0xF0;
 8001c30:	4b40      	ldr	r3, [pc, #256]	; (8001d34 <answer2CPU+0x394>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	2210      	movs	r2, #16
 8001c36:	4252      	negs	r2, r2
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	4b3e      	ldr	r3, [pc, #248]	; (8001d38 <answer2CPU+0x398>)
 8001c3e:	701a      	strb	r2, [r3, #0]
					strLen = cmd[1] - 0x04;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3301      	adds	r3, #1
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	3b04      	subs	r3, #4
 8001c48:	b2da      	uxtb	r2, r3
 8001c4a:	4b3c      	ldr	r3, [pc, #240]	; (8001d3c <answer2CPU+0x39c>)
 8001c4c:	701a      	strb	r2, [r3, #0]
					for (i = 0; i <strLen; i++) {
 8001c4e:	230e      	movs	r3, #14
 8001c50:	18fb      	adds	r3, r7, r3
 8001c52:	2200      	movs	r2, #0
 8001c54:	701a      	strb	r2, [r3, #0]
 8001c56:	e00f      	b.n	8001c78 <answer2CPU+0x2d8>
					dataASCII[i] = cmd[i+5];
 8001c58:	200e      	movs	r0, #14
 8001c5a:	183b      	adds	r3, r7, r0
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	3305      	adds	r3, #5
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	18d2      	adds	r2, r2, r3
 8001c64:	183b      	adds	r3, r7, r0
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	7811      	ldrb	r1, [r2, #0]
 8001c6a:	4a35      	ldr	r2, [pc, #212]	; (8001d40 <answer2CPU+0x3a0>)
 8001c6c:	54d1      	strb	r1, [r2, r3]
					for (i = 0; i <strLen; i++) {
 8001c6e:	183b      	adds	r3, r7, r0
 8001c70:	781a      	ldrb	r2, [r3, #0]
 8001c72:	183b      	adds	r3, r7, r0
 8001c74:	3201      	adds	r2, #1
 8001c76:	701a      	strb	r2, [r3, #0]
 8001c78:	4b30      	ldr	r3, [pc, #192]	; (8001d3c <answer2CPU+0x39c>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	220e      	movs	r2, #14
 8001c7e:	18ba      	adds	r2, r7, r2
 8001c80:	7812      	ldrb	r2, [r2, #0]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d3e8      	bcc.n	8001c58 <answer2CPU+0x2b8>
				}
					cmd2Execute=0x13;
 8001c86:	4b23      	ldr	r3, [pc, #140]	; (8001d14 <answer2CPU+0x374>)
 8001c88:	2213      	movs	r2, #19
 8001c8a:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001c8c:	4b26      	ldr	r3, [pc, #152]	; (8001d28 <answer2CPU+0x388>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x14) {			//издать звук
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	2b14      	cmp	r3, #20
 8001c98:	d10c      	bne.n	8001cb4 <answer2CPU+0x314>
					isSoundOver = 1;
 8001c9a:	4b2a      	ldr	r3, [pc, #168]	; (8001d44 <answer2CPU+0x3a4>)
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	701a      	strb	r2, [r3, #0]
					numSound = cmd[2];
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	789a      	ldrb	r2, [r3, #2]
 8001ca4:	4b28      	ldr	r3, [pc, #160]	; (8001d48 <answer2CPU+0x3a8>)
 8001ca6:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x14;
 8001ca8:	4b1a      	ldr	r3, [pc, #104]	; (8001d14 <answer2CPU+0x374>)
 8001caa:	2214      	movs	r2, #20
 8001cac:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001cae:	4b1e      	ldr	r3, [pc, #120]	; (8001d28 <answer2CPU+0x388>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x15) {
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b15      	cmp	r3, #21
 8001cba:	d10d      	bne.n	8001cd8 <answer2CPU+0x338>
					volume = cmd[2];
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	789a      	ldrb	r2, [r3, #2]
 8001cc0:	4b22      	ldr	r3, [pc, #136]	; (8001d4c <answer2CPU+0x3ac>)
 8001cc2:	701a      	strb	r2, [r3, #0]
					contrast = cmd[3];
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	78da      	ldrb	r2, [r3, #3]
 8001cc8:	4b21      	ldr	r3, [pc, #132]	; (8001d50 <answer2CPU+0x3b0>)
 8001cca:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x15;
 8001ccc:	4b11      	ldr	r3, [pc, #68]	; (8001d14 <answer2CPU+0x374>)
 8001cce:	2215      	movs	r2, #21
 8001cd0:	701a      	strb	r2, [r3, #0]
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001cd2:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <answer2CPU+0x388>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x16) {
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	2b16      	cmp	r3, #22
 8001cde:	d102      	bne.n	8001ce6 <answer2CPU+0x346>
//					volume = cmd[3];
//					contrast = cmd[4];
//					cmd2Execute=0x16;
//					cmd[0]=0xFF;
					bf4me=0x00; //reset BF flag for me
 8001ce0:	4b11      	ldr	r3, [pc, #68]	; (8001d28 <answer2CPU+0x388>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	701a      	strb	r2, [r3, #0]
				}
//				weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, Image);
//				USART2->ICR|=USART_ICR_ORECF;
			}
//==========================================================================================================================
			if (cmd[0] == 0x00) { //request of pcb type
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d000      	beq.n	8001cf0 <answer2CPU+0x350>
 8001cee:	e0a1      	b.n	8001e34 <answer2CPU+0x494>
				myLength = 0x14; //20 bytes length answer
 8001cf0:	210c      	movs	r1, #12
 8001cf2:	187b      	adds	r3, r7, r1
 8001cf4:	2214      	movs	r2, #20
 8001cf6:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001cf8:	187b      	adds	r3, r7, r1
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	b29b      	uxth	r3, r3
 8001cfe:	3b02      	subs	r3, #2
 8001d00:	b29a      	uxth	r2, r3
 8001d02:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <answer2CPU+0x37c>)
 8001d04:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8001d06:	230e      	movs	r3, #14
 8001d08:	18fb      	adds	r3, r7, r3
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	701a      	strb	r2, [r3, #0]
 8001d0e:	e032      	b.n	8001d76 <answer2CPU+0x3d6>
 8001d10:	200003a0 	.word	0x200003a0
 8001d14:	20000402 	.word	0x20000402
 8001d18:	50000800 	.word	0x50000800
 8001d1c:	200003e8 	.word	0x200003e8
 8001d20:	40004400 	.word	0x40004400
 8001d24:	200003a1 	.word	0x200003a1
 8001d28:	20000404 	.word	0x20000404
 8001d2c:	200003a8 	.word	0x200003a8
 8001d30:	200003ac 	.word	0x200003ac
 8001d34:	20002408 	.word	0x20002408
 8001d38:	20002409 	.word	0x20002409
 8001d3c:	200003a6 	.word	0x200003a6
 8001d40:	200003b4 	.word	0x200003b4
 8001d44:	20003415 	.word	0x20003415
 8001d48:	200003a2 	.word	0x200003a2
 8001d4c:	200003a3 	.word	0x200003a3
 8001d50:	200003a4 	.word	0x200003a4
					ans[i + 2] = PCB_type[i];
 8001d54:	200e      	movs	r0, #14
 8001d56:	183b      	adds	r3, r7, r0
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	4acb      	ldr	r2, [pc, #812]	; (8002088 <answer2CPU+0x6e8>)
 8001d5c:	5cd1      	ldrb	r1, [r2, r3]
 8001d5e:	183b      	adds	r3, r7, r0
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	1c9a      	adds	r2, r3, #2
 8001d64:	b289      	uxth	r1, r1
 8001d66:	4bc9      	ldr	r3, [pc, #804]	; (800208c <answer2CPU+0x6ec>)
 8001d68:	0052      	lsls	r2, r2, #1
 8001d6a:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8001d6c:	183b      	adds	r3, r7, r0
 8001d6e:	781a      	ldrb	r2, [r3, #0]
 8001d70:	183b      	adds	r3, r7, r0
 8001d72:	3201      	adds	r2, #1
 8001d74:	701a      	strb	r2, [r3, #0]
 8001d76:	220e      	movs	r2, #14
 8001d78:	18bb      	adds	r3, r7, r2
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	2b10      	cmp	r3, #16
 8001d7e:	d9e9      	bls.n	8001d54 <answer2CPU+0x3b4>
				}
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 8001d80:	18bb      	adds	r3, r7, r2
 8001d82:	2200      	movs	r2, #0
 8001d84:	701a      	strb	r2, [r3, #0]
 8001d86:	e011      	b.n	8001dac <answer2CPU+0x40c>
					myCS = myCS + ans[i];
 8001d88:	200e      	movs	r0, #14
 8001d8a:	183b      	adds	r3, r7, r0
 8001d8c:	781a      	ldrb	r2, [r3, #0]
 8001d8e:	4bbf      	ldr	r3, [pc, #764]	; (800208c <answer2CPU+0x6ec>)
 8001d90:	0052      	lsls	r2, r2, #1
 8001d92:	5ad3      	ldrh	r3, [r2, r3]
 8001d94:	b2d9      	uxtb	r1, r3
 8001d96:	220d      	movs	r2, #13
 8001d98:	18bb      	adds	r3, r7, r2
 8001d9a:	18ba      	adds	r2, r7, r2
 8001d9c:	7812      	ldrb	r2, [r2, #0]
 8001d9e:	188a      	adds	r2, r1, r2
 8001da0:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 8001da2:	183b      	adds	r3, r7, r0
 8001da4:	781a      	ldrb	r2, [r3, #0]
 8001da6:	183b      	adds	r3, r7, r0
 8001da8:	3201      	adds	r2, #1
 8001daa:	701a      	strb	r2, [r3, #0]
 8001dac:	230e      	movs	r3, #14
 8001dae:	18fb      	adds	r3, r7, r3
 8001db0:	781a      	ldrb	r2, [r3, #0]
 8001db2:	200c      	movs	r0, #12
 8001db4:	183b      	adds	r3, r7, r0
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	3b01      	subs	r3, #1
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	dbe4      	blt.n	8001d88 <answer2CPU+0x3e8>
				}
				myCS = 0 - myCS;
 8001dbe:	210d      	movs	r1, #13
 8001dc0:	187b      	adds	r3, r7, r1
 8001dc2:	187a      	adds	r2, r7, r1
 8001dc4:	7812      	ldrb	r2, [r2, #0]
 8001dc6:	4252      	negs	r2, r2
 8001dc8:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001dca:	183b      	adds	r3, r7, r0
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	1e5a      	subs	r2, r3, #1
 8001dd0:	187b      	adds	r3, r7, r1
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	b299      	uxth	r1, r3
 8001dd6:	4bad      	ldr	r3, [pc, #692]	; (800208c <answer2CPU+0x6ec>)
 8001dd8:	0052      	lsls	r2, r2, #1
 8001dda:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001ddc:	46c0      	nop			; (mov r8, r8)
 8001dde:	4bac      	ldr	r3, [pc, #688]	; (8002090 <answer2CPU+0x6f0>)
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	2280      	movs	r2, #128	; 0x80
 8001de4:	4013      	ands	r3, r2
 8001de6:	d0fa      	beq.n	8001dde <answer2CPU+0x43e>
				USART2->TDR = ans[0]|0x0100;
 8001de8:	4ba8      	ldr	r3, [pc, #672]	; (800208c <answer2CPU+0x6ec>)
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	2280      	movs	r2, #128	; 0x80
 8001dee:	0052      	lsls	r2, r2, #1
 8001df0:	4313      	orrs	r3, r2
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	4ba6      	ldr	r3, [pc, #664]	; (8002090 <answer2CPU+0x6f0>)
 8001df6:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8001df8:	e014      	b.n	8001e24 <answer2CPU+0x484>
				  {
				    i++;
 8001dfa:	210e      	movs	r1, #14
 8001dfc:	187b      	adds	r3, r7, r1
 8001dfe:	781a      	ldrb	r2, [r3, #0]
 8001e00:	187b      	adds	r3, r7, r1
 8001e02:	3201      	adds	r2, #1
 8001e04:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8001e06:	46c0      	nop			; (mov r8, r8)
 8001e08:	4ba1      	ldr	r3, [pc, #644]	; (8002090 <answer2CPU+0x6f0>)
 8001e0a:	69db      	ldr	r3, [r3, #28]
 8001e0c:	2280      	movs	r2, #128	; 0x80
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d0fa      	beq.n	8001e08 <answer2CPU+0x468>
				    USART2->TDR = (uint8_t)ans[i];
 8001e12:	230e      	movs	r3, #14
 8001e14:	18fb      	adds	r3, r7, r3
 8001e16:	781a      	ldrb	r2, [r3, #0]
 8001e18:	4b9c      	ldr	r3, [pc, #624]	; (800208c <answer2CPU+0x6ec>)
 8001e1a:	0052      	lsls	r2, r2, #1
 8001e1c:	5ad3      	ldrh	r3, [r2, r3]
 8001e1e:	b2da      	uxtb	r2, r3
 8001e20:	4b9b      	ldr	r3, [pc, #620]	; (8002090 <answer2CPU+0x6f0>)
 8001e22:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8001e24:	230e      	movs	r3, #14
 8001e26:	18fb      	adds	r3, r7, r3
 8001e28:	781a      	ldrb	r2, [r3, #0]
 8001e2a:	4b98      	ldr	r3, [pc, #608]	; (800208c <answer2CPU+0x6ec>)
 8001e2c:	0052      	lsls	r2, r2, #1
 8001e2e:	5ad3      	ldrh	r3, [r2, r3]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d1e2      	bne.n	8001dfa <answer2CPU+0x45a>
				  }
//				 cmd2Execute=0x00;
			}
//============================================================================================================================
			if (cmd[0] == 0x01) { //request of pcb revision
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d000      	beq.n	8001e3e <answer2CPU+0x49e>
 8001e3c:	e07f      	b.n	8001f3e <answer2CPU+0x59e>
				myLength = 0x0B; //19 bytes length answer
 8001e3e:	210c      	movs	r1, #12
 8001e40:	187b      	adds	r3, r7, r1
 8001e42:	220b      	movs	r2, #11
 8001e44:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001e46:	187b      	adds	r3, r7, r1
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	3b02      	subs	r3, #2
 8001e4e:	b29a      	uxth	r2, r3
 8001e50:	4b8e      	ldr	r3, [pc, #568]	; (800208c <answer2CPU+0x6ec>)
 8001e52:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8001e54:	230e      	movs	r3, #14
 8001e56:	18fb      	adds	r3, r7, r3
 8001e58:	2200      	movs	r2, #0
 8001e5a:	701a      	strb	r2, [r3, #0]
 8001e5c:	e010      	b.n	8001e80 <answer2CPU+0x4e0>
					ans[i + 2] = PCB_rev[i];
 8001e5e:	200e      	movs	r0, #14
 8001e60:	183b      	adds	r3, r7, r0
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	4a8b      	ldr	r2, [pc, #556]	; (8002094 <answer2CPU+0x6f4>)
 8001e66:	5cd1      	ldrb	r1, [r2, r3]
 8001e68:	183b      	adds	r3, r7, r0
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	1c9a      	adds	r2, r3, #2
 8001e6e:	b289      	uxth	r1, r1
 8001e70:	4b86      	ldr	r3, [pc, #536]	; (800208c <answer2CPU+0x6ec>)
 8001e72:	0052      	lsls	r2, r2, #1
 8001e74:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8001e76:	183b      	adds	r3, r7, r0
 8001e78:	781a      	ldrb	r2, [r3, #0]
 8001e7a:	183b      	adds	r3, r7, r0
 8001e7c:	3201      	adds	r2, #1
 8001e7e:	701a      	strb	r2, [r3, #0]
 8001e80:	220e      	movs	r2, #14
 8001e82:	18bb      	adds	r3, r7, r2
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	2b10      	cmp	r3, #16
 8001e88:	d9e9      	bls.n	8001e5e <answer2CPU+0x4be>
				}
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8001e8a:	18bb      	adds	r3, r7, r2
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	701a      	strb	r2, [r3, #0]
 8001e90:	e011      	b.n	8001eb6 <answer2CPU+0x516>
					myCS = myCS + ans[i];
 8001e92:	200e      	movs	r0, #14
 8001e94:	183b      	adds	r3, r7, r0
 8001e96:	781a      	ldrb	r2, [r3, #0]
 8001e98:	4b7c      	ldr	r3, [pc, #496]	; (800208c <answer2CPU+0x6ec>)
 8001e9a:	0052      	lsls	r2, r2, #1
 8001e9c:	5ad3      	ldrh	r3, [r2, r3]
 8001e9e:	b2d9      	uxtb	r1, r3
 8001ea0:	220d      	movs	r2, #13
 8001ea2:	18bb      	adds	r3, r7, r2
 8001ea4:	18ba      	adds	r2, r7, r2
 8001ea6:	7812      	ldrb	r2, [r2, #0]
 8001ea8:	188a      	adds	r2, r1, r2
 8001eaa:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8001eac:	183b      	adds	r3, r7, r0
 8001eae:	781a      	ldrb	r2, [r3, #0]
 8001eb0:	183b      	adds	r3, r7, r0
 8001eb2:	3201      	adds	r2, #1
 8001eb4:	701a      	strb	r2, [r3, #0]
 8001eb6:	230e      	movs	r3, #14
 8001eb8:	18fb      	adds	r3, r7, r3
 8001eba:	781a      	ldrb	r2, [r3, #0]
 8001ebc:	200c      	movs	r0, #12
 8001ebe:	183b      	adds	r3, r7, r0
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	3b01      	subs	r3, #1
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	dbe4      	blt.n	8001e92 <answer2CPU+0x4f2>
				}
				myCS = 0 - myCS;
 8001ec8:	210d      	movs	r1, #13
 8001eca:	187b      	adds	r3, r7, r1
 8001ecc:	187a      	adds	r2, r7, r1
 8001ece:	7812      	ldrb	r2, [r2, #0]
 8001ed0:	4252      	negs	r2, r2
 8001ed2:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001ed4:	183b      	adds	r3, r7, r0
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	1e5a      	subs	r2, r3, #1
 8001eda:	187b      	adds	r3, r7, r1
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	b299      	uxth	r1, r3
 8001ee0:	4b6a      	ldr	r3, [pc, #424]	; (800208c <answer2CPU+0x6ec>)
 8001ee2:	0052      	lsls	r2, r2, #1
 8001ee4:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001ee6:	46c0      	nop			; (mov r8, r8)
 8001ee8:	4b69      	ldr	r3, [pc, #420]	; (8002090 <answer2CPU+0x6f0>)
 8001eea:	69db      	ldr	r3, [r3, #28]
 8001eec:	2280      	movs	r2, #128	; 0x80
 8001eee:	4013      	ands	r3, r2
 8001ef0:	d0fa      	beq.n	8001ee8 <answer2CPU+0x548>
				USART2->TDR = ans[0]|0x0100;
 8001ef2:	4b66      	ldr	r3, [pc, #408]	; (800208c <answer2CPU+0x6ec>)
 8001ef4:	881b      	ldrh	r3, [r3, #0]
 8001ef6:	2280      	movs	r2, #128	; 0x80
 8001ef8:	0052      	lsls	r2, r2, #1
 8001efa:	4313      	orrs	r3, r2
 8001efc:	b29a      	uxth	r2, r3
 8001efe:	4b64      	ldr	r3, [pc, #400]	; (8002090 <answer2CPU+0x6f0>)
 8001f00:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8001f02:	e014      	b.n	8001f2e <answer2CPU+0x58e>
					  {
					    i++;
 8001f04:	210e      	movs	r1, #14
 8001f06:	187b      	adds	r3, r7, r1
 8001f08:	781a      	ldrb	r2, [r3, #0]
 8001f0a:	187b      	adds	r3, r7, r1
 8001f0c:	3201      	adds	r2, #1
 8001f0e:	701a      	strb	r2, [r3, #0]
					    while(!(USART2->ISR & USART_ISR_TXE)){};
 8001f10:	46c0      	nop			; (mov r8, r8)
 8001f12:	4b5f      	ldr	r3, [pc, #380]	; (8002090 <answer2CPU+0x6f0>)
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	2280      	movs	r2, #128	; 0x80
 8001f18:	4013      	ands	r3, r2
 8001f1a:	d0fa      	beq.n	8001f12 <answer2CPU+0x572>
					    USART2->TDR = (uint8_t)ans[i];
 8001f1c:	230e      	movs	r3, #14
 8001f1e:	18fb      	adds	r3, r7, r3
 8001f20:	781a      	ldrb	r2, [r3, #0]
 8001f22:	4b5a      	ldr	r3, [pc, #360]	; (800208c <answer2CPU+0x6ec>)
 8001f24:	0052      	lsls	r2, r2, #1
 8001f26:	5ad3      	ldrh	r3, [r2, r3]
 8001f28:	b2da      	uxtb	r2, r3
 8001f2a:	4b59      	ldr	r3, [pc, #356]	; (8002090 <answer2CPU+0x6f0>)
 8001f2c:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8001f2e:	230e      	movs	r3, #14
 8001f30:	18fb      	adds	r3, r7, r3
 8001f32:	781a      	ldrb	r2, [r3, #0]
 8001f34:	4b55      	ldr	r3, [pc, #340]	; (800208c <answer2CPU+0x6ec>)
 8001f36:	0052      	lsls	r2, r2, #1
 8001f38:	5ad3      	ldrh	r3, [r2, r3]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1e2      	bne.n	8001f04 <answer2CPU+0x564>
					  }
//				 cmd2Execute=0x01;
			}
//================================================================================================================================
			if (cmd[0] == 0x02) { //request of emitter SN
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d000      	beq.n	8001f48 <answer2CPU+0x5a8>
 8001f46:	e07f      	b.n	8002048 <answer2CPU+0x6a8>
				myLength = 0x13; //19 bytes length answer
 8001f48:	210c      	movs	r1, #12
 8001f4a:	187b      	adds	r3, r7, r1
 8001f4c:	2213      	movs	r2, #19
 8001f4e:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001f50:	187b      	adds	r3, r7, r1
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	3b02      	subs	r3, #2
 8001f58:	b29a      	uxth	r2, r3
 8001f5a:	4b4c      	ldr	r3, [pc, #304]	; (800208c <answer2CPU+0x6ec>)
 8001f5c:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8001f5e:	230e      	movs	r3, #14
 8001f60:	18fb      	adds	r3, r7, r3
 8001f62:	2200      	movs	r2, #0
 8001f64:	701a      	strb	r2, [r3, #0]
 8001f66:	e010      	b.n	8001f8a <answer2CPU+0x5ea>
					ans[i + 2] = EmitterSN[i];
 8001f68:	200e      	movs	r0, #14
 8001f6a:	183b      	adds	r3, r7, r0
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	4a4a      	ldr	r2, [pc, #296]	; (8002098 <answer2CPU+0x6f8>)
 8001f70:	5cd1      	ldrb	r1, [r2, r3]
 8001f72:	183b      	adds	r3, r7, r0
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	1c9a      	adds	r2, r3, #2
 8001f78:	b289      	uxth	r1, r1
 8001f7a:	4b44      	ldr	r3, [pc, #272]	; (800208c <answer2CPU+0x6ec>)
 8001f7c:	0052      	lsls	r2, r2, #1
 8001f7e:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8001f80:	183b      	adds	r3, r7, r0
 8001f82:	781a      	ldrb	r2, [r3, #0]
 8001f84:	183b      	adds	r3, r7, r0
 8001f86:	3201      	adds	r2, #1
 8001f88:	701a      	strb	r2, [r3, #0]
 8001f8a:	220e      	movs	r2, #14
 8001f8c:	18bb      	adds	r3, r7, r2
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	2b10      	cmp	r3, #16
 8001f92:	d9e9      	bls.n	8001f68 <answer2CPU+0x5c8>
				}
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8001f94:	18bb      	adds	r3, r7, r2
 8001f96:	2200      	movs	r2, #0
 8001f98:	701a      	strb	r2, [r3, #0]
 8001f9a:	e011      	b.n	8001fc0 <answer2CPU+0x620>
					myCS = myCS + ans[i];
 8001f9c:	200e      	movs	r0, #14
 8001f9e:	183b      	adds	r3, r7, r0
 8001fa0:	781a      	ldrb	r2, [r3, #0]
 8001fa2:	4b3a      	ldr	r3, [pc, #232]	; (800208c <answer2CPU+0x6ec>)
 8001fa4:	0052      	lsls	r2, r2, #1
 8001fa6:	5ad3      	ldrh	r3, [r2, r3]
 8001fa8:	b2d9      	uxtb	r1, r3
 8001faa:	220d      	movs	r2, #13
 8001fac:	18bb      	adds	r3, r7, r2
 8001fae:	18ba      	adds	r2, r7, r2
 8001fb0:	7812      	ldrb	r2, [r2, #0]
 8001fb2:	188a      	adds	r2, r1, r2
 8001fb4:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8001fb6:	183b      	adds	r3, r7, r0
 8001fb8:	781a      	ldrb	r2, [r3, #0]
 8001fba:	183b      	adds	r3, r7, r0
 8001fbc:	3201      	adds	r2, #1
 8001fbe:	701a      	strb	r2, [r3, #0]
 8001fc0:	230e      	movs	r3, #14
 8001fc2:	18fb      	adds	r3, r7, r3
 8001fc4:	781a      	ldrb	r2, [r3, #0]
 8001fc6:	200c      	movs	r0, #12
 8001fc8:	183b      	adds	r3, r7, r0
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	3b01      	subs	r3, #1
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	dbe4      	blt.n	8001f9c <answer2CPU+0x5fc>
				}
				myCS = 0 - myCS;
 8001fd2:	210d      	movs	r1, #13
 8001fd4:	187b      	adds	r3, r7, r1
 8001fd6:	187a      	adds	r2, r7, r1
 8001fd8:	7812      	ldrb	r2, [r2, #0]
 8001fda:	4252      	negs	r2, r2
 8001fdc:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001fde:	183b      	adds	r3, r7, r0
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	1e5a      	subs	r2, r3, #1
 8001fe4:	187b      	adds	r3, r7, r1
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	b299      	uxth	r1, r3
 8001fea:	4b28      	ldr	r3, [pc, #160]	; (800208c <answer2CPU+0x6ec>)
 8001fec:	0052      	lsls	r2, r2, #1
 8001fee:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001ff0:	46c0      	nop			; (mov r8, r8)
 8001ff2:	4b27      	ldr	r3, [pc, #156]	; (8002090 <answer2CPU+0x6f0>)
 8001ff4:	69db      	ldr	r3, [r3, #28]
 8001ff6:	2280      	movs	r2, #128	; 0x80
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	d0fa      	beq.n	8001ff2 <answer2CPU+0x652>
				USART2->TDR = ans[0]|0x0100;
 8001ffc:	4b23      	ldr	r3, [pc, #140]	; (800208c <answer2CPU+0x6ec>)
 8001ffe:	881b      	ldrh	r3, [r3, #0]
 8002000:	2280      	movs	r2, #128	; 0x80
 8002002:	0052      	lsls	r2, r2, #1
 8002004:	4313      	orrs	r3, r2
 8002006:	b29a      	uxth	r2, r3
 8002008:	4b21      	ldr	r3, [pc, #132]	; (8002090 <answer2CPU+0x6f0>)
 800200a:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 800200c:	e014      	b.n	8002038 <answer2CPU+0x698>
				  {
				    i++;
 800200e:	210e      	movs	r1, #14
 8002010:	187b      	adds	r3, r7, r1
 8002012:	781a      	ldrb	r2, [r3, #0]
 8002014:	187b      	adds	r3, r7, r1
 8002016:	3201      	adds	r2, #1
 8002018:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 800201a:	46c0      	nop			; (mov r8, r8)
 800201c:	4b1c      	ldr	r3, [pc, #112]	; (8002090 <answer2CPU+0x6f0>)
 800201e:	69db      	ldr	r3, [r3, #28]
 8002020:	2280      	movs	r2, #128	; 0x80
 8002022:	4013      	ands	r3, r2
 8002024:	d0fa      	beq.n	800201c <answer2CPU+0x67c>
				    	USART2->TDR = (uint8_t)ans[i];
 8002026:	230e      	movs	r3, #14
 8002028:	18fb      	adds	r3, r7, r3
 800202a:	781a      	ldrb	r2, [r3, #0]
 800202c:	4b17      	ldr	r3, [pc, #92]	; (800208c <answer2CPU+0x6ec>)
 800202e:	0052      	lsls	r2, r2, #1
 8002030:	5ad3      	ldrh	r3, [r2, r3]
 8002032:	b2da      	uxtb	r2, r3
 8002034:	4b16      	ldr	r3, [pc, #88]	; (8002090 <answer2CPU+0x6f0>)
 8002036:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8002038:	230e      	movs	r3, #14
 800203a:	18fb      	adds	r3, r7, r3
 800203c:	781a      	ldrb	r2, [r3, #0]
 800203e:	4b13      	ldr	r3, [pc, #76]	; (800208c <answer2CPU+0x6ec>)
 8002040:	0052      	lsls	r2, r2, #1
 8002042:	5ad3      	ldrh	r3, [r2, r3]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d1e2      	bne.n	800200e <answer2CPU+0x66e>
				  }
//				cmd2Execute=0x02;
			}
//===============================================================================================================================
			if (cmd[0] == 0x03) { //request of current consumption
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	2b03      	cmp	r3, #3
 800204e:	d000      	beq.n	8002052 <answer2CPU+0x6b2>
 8002050:	e07c      	b.n	800214c <answer2CPU+0x7ac>
				myLength = 0x04; //4 bytes length answer
 8002052:	210c      	movs	r1, #12
 8002054:	187b      	adds	r3, r7, r1
 8002056:	2204      	movs	r2, #4
 8002058:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 800205a:	187b      	adds	r3, r7, r1
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	b29b      	uxth	r3, r3
 8002060:	3b02      	subs	r3, #2
 8002062:	b29a      	uxth	r2, r3
 8002064:	4b09      	ldr	r3, [pc, #36]	; (800208c <answer2CPU+0x6ec>)
 8002066:	805a      	strh	r2, [r3, #2]
				ans[2] = currentConsumption;
 8002068:	4b0c      	ldr	r3, [pc, #48]	; (800209c <answer2CPU+0x6fc>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	b29a      	uxth	r2, r3
 800206e:	4b07      	ldr	r3, [pc, #28]	; (800208c <answer2CPU+0x6ec>)
 8002070:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8002072:	230d      	movs	r3, #13
 8002074:	18fb      	adds	r3, r7, r3
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	b29a      	uxth	r2, r3
 800207a:	4b04      	ldr	r3, [pc, #16]	; (800208c <answer2CPU+0x6ec>)
 800207c:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 800207e:	230e      	movs	r3, #14
 8002080:	18fb      	adds	r3, r7, r3
 8002082:	2200      	movs	r2, #0
 8002084:	701a      	strb	r2, [r3, #0]
 8002086:	e01d      	b.n	80020c4 <answer2CPU+0x724>
 8002088:	20000000 	.word	0x20000000
 800208c:	200003e8 	.word	0x200003e8
 8002090:	40004400 	.word	0x40004400
 8002094:	20000014 	.word	0x20000014
 8002098:	20000020 	.word	0x20000020
 800209c:	2000001c 	.word	0x2000001c
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 80020a0:	200e      	movs	r0, #14
 80020a2:	183b      	adds	r3, r7, r0
 80020a4:	781a      	ldrb	r2, [r3, #0]
 80020a6:	4b6d      	ldr	r3, [pc, #436]	; (800225c <answer2CPU+0x8bc>)
 80020a8:	0052      	lsls	r2, r2, #1
 80020aa:	5ad3      	ldrh	r3, [r2, r3]
 80020ac:	b2d9      	uxtb	r1, r3
 80020ae:	220d      	movs	r2, #13
 80020b0:	18bb      	adds	r3, r7, r2
 80020b2:	18ba      	adds	r2, r7, r2
 80020b4:	7812      	ldrb	r2, [r2, #0]
 80020b6:	188a      	adds	r2, r1, r2
 80020b8:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 80020ba:	183b      	adds	r3, r7, r0
 80020bc:	781a      	ldrb	r2, [r3, #0]
 80020be:	183b      	adds	r3, r7, r0
 80020c0:	3201      	adds	r2, #1
 80020c2:	701a      	strb	r2, [r3, #0]
 80020c4:	230e      	movs	r3, #14
 80020c6:	18fb      	adds	r3, r7, r3
 80020c8:	781a      	ldrb	r2, [r3, #0]
 80020ca:	200c      	movs	r0, #12
 80020cc:	183b      	adds	r3, r7, r0
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	3b01      	subs	r3, #1
 80020d2:	429a      	cmp	r2, r3
 80020d4:	dbe4      	blt.n	80020a0 <answer2CPU+0x700>
				}
				myCS = 0 - myCS;
 80020d6:	210d      	movs	r1, #13
 80020d8:	187b      	adds	r3, r7, r1
 80020da:	187a      	adds	r2, r7, r1
 80020dc:	7812      	ldrb	r2, [r2, #0]
 80020de:	4252      	negs	r2, r2
 80020e0:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 80020e2:	183b      	adds	r3, r7, r0
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	1e5a      	subs	r2, r3, #1
 80020e8:	187b      	adds	r3, r7, r1
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	b299      	uxth	r1, r3
 80020ee:	4b5b      	ldr	r3, [pc, #364]	; (800225c <answer2CPU+0x8bc>)
 80020f0:	0052      	lsls	r2, r2, #1
 80020f2:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 80020f4:	46c0      	nop			; (mov r8, r8)
 80020f6:	4b5a      	ldr	r3, [pc, #360]	; (8002260 <answer2CPU+0x8c0>)
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	2280      	movs	r2, #128	; 0x80
 80020fc:	4013      	ands	r3, r2
 80020fe:	d0fa      	beq.n	80020f6 <answer2CPU+0x756>
					USART2->TDR = ans[0]|0x0100;
 8002100:	4b56      	ldr	r3, [pc, #344]	; (800225c <answer2CPU+0x8bc>)
 8002102:	881b      	ldrh	r3, [r3, #0]
 8002104:	2280      	movs	r2, #128	; 0x80
 8002106:	0052      	lsls	r2, r2, #1
 8002108:	4313      	orrs	r3, r2
 800210a:	b29a      	uxth	r2, r3
 800210c:	4b54      	ldr	r3, [pc, #336]	; (8002260 <answer2CPU+0x8c0>)
 800210e:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8002110:	e014      	b.n	800213c <answer2CPU+0x79c>
						{
						  i++;
 8002112:	210e      	movs	r1, #14
 8002114:	187b      	adds	r3, r7, r1
 8002116:	781a      	ldrb	r2, [r3, #0]
 8002118:	187b      	adds	r3, r7, r1
 800211a:	3201      	adds	r2, #1
 800211c:	701a      	strb	r2, [r3, #0]
						  while(!(USART2->ISR & USART_ISR_TXE)){};
 800211e:	46c0      	nop			; (mov r8, r8)
 8002120:	4b4f      	ldr	r3, [pc, #316]	; (8002260 <answer2CPU+0x8c0>)
 8002122:	69db      	ldr	r3, [r3, #28]
 8002124:	2280      	movs	r2, #128	; 0x80
 8002126:	4013      	ands	r3, r2
 8002128:	d0fa      	beq.n	8002120 <answer2CPU+0x780>
						     USART2->TDR = (uint8_t)ans[i];
 800212a:	230e      	movs	r3, #14
 800212c:	18fb      	adds	r3, r7, r3
 800212e:	781a      	ldrb	r2, [r3, #0]
 8002130:	4b4a      	ldr	r3, [pc, #296]	; (800225c <answer2CPU+0x8bc>)
 8002132:	0052      	lsls	r2, r2, #1
 8002134:	5ad3      	ldrh	r3, [r2, r3]
 8002136:	b2da      	uxtb	r2, r3
 8002138:	4b49      	ldr	r3, [pc, #292]	; (8002260 <answer2CPU+0x8c0>)
 800213a:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 800213c:	230e      	movs	r3, #14
 800213e:	18fb      	adds	r3, r7, r3
 8002140:	781a      	ldrb	r2, [r3, #0]
 8002142:	4b46      	ldr	r3, [pc, #280]	; (800225c <answer2CPU+0x8bc>)
 8002144:	0052      	lsls	r2, r2, #1
 8002146:	5ad3      	ldrh	r3, [r2, r3]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d1e2      	bne.n	8002112 <answer2CPU+0x772>
						}
//					cmd2Execute=0x03;
			}
			if (cmd[0] == 0x04) { //request of current consumption
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2b04      	cmp	r3, #4
 8002152:	d000      	beq.n	8002156 <answer2CPU+0x7b6>
 8002154:	e076      	b.n	8002244 <answer2CPU+0x8a4>
				myLength = 0x04; //4 bytes length answer
 8002156:	210c      	movs	r1, #12
 8002158:	187b      	adds	r3, r7, r1
 800215a:	2204      	movs	r2, #4
 800215c:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 800215e:	187b      	adds	r3, r7, r1
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	b29b      	uxth	r3, r3
 8002164:	3b02      	subs	r3, #2
 8002166:	b29a      	uxth	r2, r3
 8002168:	4b3c      	ldr	r3, [pc, #240]	; (800225c <answer2CPU+0x8bc>)
 800216a:	805a      	strh	r2, [r3, #2]
				uartSpeed = cmd[2];
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	3302      	adds	r3, #2
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	001a      	movs	r2, r3
 8002174:	4b3b      	ldr	r3, [pc, #236]	; (8002264 <answer2CPU+0x8c4>)
 8002176:	601a      	str	r2, [r3, #0]
				ans[2] = currentUARTspeed;
 8002178:	4b3b      	ldr	r3, [pc, #236]	; (8002268 <answer2CPU+0x8c8>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	b29a      	uxth	r2, r3
 800217e:	4b37      	ldr	r3, [pc, #220]	; (800225c <answer2CPU+0x8bc>)
 8002180:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8002182:	230d      	movs	r3, #13
 8002184:	18fb      	adds	r3, r7, r3
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	b29a      	uxth	r2, r3
 800218a:	4b34      	ldr	r3, [pc, #208]	; (800225c <answer2CPU+0x8bc>)
 800218c:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 800218e:	230e      	movs	r3, #14
 8002190:	18fb      	adds	r3, r7, r3
 8002192:	2200      	movs	r2, #0
 8002194:	701a      	strb	r2, [r3, #0]
 8002196:	e011      	b.n	80021bc <answer2CPU+0x81c>
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 8002198:	200e      	movs	r0, #14
 800219a:	183b      	adds	r3, r7, r0
 800219c:	781a      	ldrb	r2, [r3, #0]
 800219e:	4b2f      	ldr	r3, [pc, #188]	; (800225c <answer2CPU+0x8bc>)
 80021a0:	0052      	lsls	r2, r2, #1
 80021a2:	5ad3      	ldrh	r3, [r2, r3]
 80021a4:	b2d9      	uxtb	r1, r3
 80021a6:	220d      	movs	r2, #13
 80021a8:	18bb      	adds	r3, r7, r2
 80021aa:	18ba      	adds	r2, r7, r2
 80021ac:	7812      	ldrb	r2, [r2, #0]
 80021ae:	188a      	adds	r2, r1, r2
 80021b0:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 80021b2:	183b      	adds	r3, r7, r0
 80021b4:	781a      	ldrb	r2, [r3, #0]
 80021b6:	183b      	adds	r3, r7, r0
 80021b8:	3201      	adds	r2, #1
 80021ba:	701a      	strb	r2, [r3, #0]
 80021bc:	230e      	movs	r3, #14
 80021be:	18fb      	adds	r3, r7, r3
 80021c0:	781a      	ldrb	r2, [r3, #0]
 80021c2:	200c      	movs	r0, #12
 80021c4:	183b      	adds	r3, r7, r0
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	3b01      	subs	r3, #1
 80021ca:	429a      	cmp	r2, r3
 80021cc:	dbe4      	blt.n	8002198 <answer2CPU+0x7f8>
				}
				myCS = 0 - myCS;
 80021ce:	210d      	movs	r1, #13
 80021d0:	187b      	adds	r3, r7, r1
 80021d2:	187a      	adds	r2, r7, r1
 80021d4:	7812      	ldrb	r2, [r2, #0]
 80021d6:	4252      	negs	r2, r2
 80021d8:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 80021da:	183b      	adds	r3, r7, r0
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	1e5a      	subs	r2, r3, #1
 80021e0:	187b      	adds	r3, r7, r1
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	b299      	uxth	r1, r3
 80021e6:	4b1d      	ldr	r3, [pc, #116]	; (800225c <answer2CPU+0x8bc>)
 80021e8:	0052      	lsls	r2, r2, #1
 80021ea:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 80021ec:	46c0      	nop			; (mov r8, r8)
 80021ee:	4b1c      	ldr	r3, [pc, #112]	; (8002260 <answer2CPU+0x8c0>)
 80021f0:	69db      	ldr	r3, [r3, #28]
 80021f2:	2280      	movs	r2, #128	; 0x80
 80021f4:	4013      	ands	r3, r2
 80021f6:	d0fa      	beq.n	80021ee <answer2CPU+0x84e>
				USART2->TDR = ans[0]|0x0100;
 80021f8:	4b18      	ldr	r3, [pc, #96]	; (800225c <answer2CPU+0x8bc>)
 80021fa:	881b      	ldrh	r3, [r3, #0]
 80021fc:	2280      	movs	r2, #128	; 0x80
 80021fe:	0052      	lsls	r2, r2, #1
 8002200:	4313      	orrs	r3, r2
 8002202:	b29a      	uxth	r2, r3
 8002204:	4b16      	ldr	r3, [pc, #88]	; (8002260 <answer2CPU+0x8c0>)
 8002206:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8002208:	e014      	b.n	8002234 <answer2CPU+0x894>
				{
				  i++;
 800220a:	210e      	movs	r1, #14
 800220c:	187b      	adds	r3, r7, r1
 800220e:	781a      	ldrb	r2, [r3, #0]
 8002210:	187b      	adds	r3, r7, r1
 8002212:	3201      	adds	r2, #1
 8002214:	701a      	strb	r2, [r3, #0]
				  while(!(USART2->ISR & USART_ISR_TXE)){};
 8002216:	46c0      	nop			; (mov r8, r8)
 8002218:	4b11      	ldr	r3, [pc, #68]	; (8002260 <answer2CPU+0x8c0>)
 800221a:	69db      	ldr	r3, [r3, #28]
 800221c:	2280      	movs	r2, #128	; 0x80
 800221e:	4013      	ands	r3, r2
 8002220:	d0fa      	beq.n	8002218 <answer2CPU+0x878>
				  USART2->TDR = (uint8_t)ans[i];
 8002222:	230e      	movs	r3, #14
 8002224:	18fb      	adds	r3, r7, r3
 8002226:	781a      	ldrb	r2, [r3, #0]
 8002228:	4b0c      	ldr	r3, [pc, #48]	; (800225c <answer2CPU+0x8bc>)
 800222a:	0052      	lsls	r2, r2, #1
 800222c:	5ad3      	ldrh	r3, [r2, r3]
 800222e:	b2da      	uxtb	r2, r3
 8002230:	4b0b      	ldr	r3, [pc, #44]	; (8002260 <answer2CPU+0x8c0>)
 8002232:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8002234:	230e      	movs	r3, #14
 8002236:	18fb      	adds	r3, r7, r3
 8002238:	781a      	ldrb	r2, [r3, #0]
 800223a:	4b08      	ldr	r3, [pc, #32]	; (800225c <answer2CPU+0x8bc>)
 800223c:	0052      	lsls	r2, r2, #1
 800223e:	5ad3      	ldrh	r3, [r2, r3]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d1e2      	bne.n	800220a <answer2CPU+0x86a>
				}
//				cmd2Execute=0x04;
			}
//			weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, coala);
			USART2->ICR|=USART_ICR_ORECF;
 8002244:	4b06      	ldr	r3, [pc, #24]	; (8002260 <answer2CPU+0x8c0>)
 8002246:	6a1a      	ldr	r2, [r3, #32]
 8002248:	4b05      	ldr	r3, [pc, #20]	; (8002260 <answer2CPU+0x8c0>)
 800224a:	2108      	movs	r1, #8
 800224c:	430a      	orrs	r2, r1
 800224e:	621a      	str	r2, [r3, #32]
}
 8002250:	46c0      	nop			; (mov r8, r8)
 8002252:	0018      	movs	r0, r3
 8002254:	46bd      	mov	sp, r7
 8002256:	b004      	add	sp, #16
 8002258:	bd80      	pop	{r7, pc}
 800225a:	46c0      	nop			; (mov r8, r8)
 800225c:	200003e8 	.word	0x200003e8
 8002260:	40004400 	.word	0x40004400
 8002264:	200003b0 	.word	0x200003b0
 8002268:	200003a5 	.word	0x200003a5

0800226c <MEM_Reset>:
//==================================================================================================================================
	void MEM_Reset(void) {
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
		uint8_t memCMD;
		HAL_Delay(1); //200 ms by Andrew
 8002272:	2001      	movs	r0, #1
 8002274:	f002 fa4c 	bl	8004710 <HAL_Delay>
		GPIOB->ODR &= ~(1 << 9); //reset cs
 8002278:	4b28      	ldr	r3, [pc, #160]	; (800231c <MEM_Reset+0xb0>)
 800227a:	695a      	ldr	r2, [r3, #20]
 800227c:	4b27      	ldr	r3, [pc, #156]	; (800231c <MEM_Reset+0xb0>)
 800227e:	4928      	ldr	r1, [pc, #160]	; (8002320 <MEM_Reset+0xb4>)
 8002280:	400a      	ands	r2, r1
 8002282:	615a      	str	r2, [r3, #20]
		memCMD = 0x66;
 8002284:	1dfb      	adds	r3, r7, #7
 8002286:	2266      	movs	r2, #102	; 0x66
 8002288:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 800228a:	1df9      	adds	r1, r7, #7
 800228c:	4825      	ldr	r0, [pc, #148]	; (8002324 <MEM_Reset+0xb8>)
 800228e:	2305      	movs	r3, #5
 8002290:	2201      	movs	r2, #1
 8002292:	f006 fb0f 	bl	80088b4 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 8002296:	4b21      	ldr	r3, [pc, #132]	; (800231c <MEM_Reset+0xb0>)
 8002298:	695a      	ldr	r2, [r3, #20]
 800229a:	4b20      	ldr	r3, [pc, #128]	; (800231c <MEM_Reset+0xb0>)
 800229c:	2180      	movs	r1, #128	; 0x80
 800229e:	0089      	lsls	r1, r1, #2
 80022a0:	430a      	orrs	r2, r1
 80022a2:	615a      	str	r2, [r3, #20]
		asm("NOP");
 80022a4:	46c0      	nop			; (mov r8, r8)
		__NOP();
 80022a6:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 80022a8:	46c0      	nop			; (mov r8, r8)
		__NOP();			//May be less NOPs?
 80022aa:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 80022ac:	46c0      	nop			; (mov r8, r8)
		__NOP();
 80022ae:	46c0      	nop			; (mov r8, r8)
		GPIOB->ODR &= ~(1 << 9);			//reset cs
 80022b0:	4b1a      	ldr	r3, [pc, #104]	; (800231c <MEM_Reset+0xb0>)
 80022b2:	695a      	ldr	r2, [r3, #20]
 80022b4:	4b19      	ldr	r3, [pc, #100]	; (800231c <MEM_Reset+0xb0>)
 80022b6:	491a      	ldr	r1, [pc, #104]	; (8002320 <MEM_Reset+0xb4>)
 80022b8:	400a      	ands	r2, r1
 80022ba:	615a      	str	r2, [r3, #20]
		memCMD = 0x99;
 80022bc:	1dfb      	adds	r3, r7, #7
 80022be:	2299      	movs	r2, #153	; 0x99
 80022c0:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset memory
 80022c2:	1df9      	adds	r1, r7, #7
 80022c4:	4817      	ldr	r0, [pc, #92]	; (8002324 <MEM_Reset+0xb8>)
 80022c6:	2305      	movs	r3, #5
 80022c8:	2201      	movs	r2, #1
 80022ca:	f006 faf3 	bl	80088b4 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 80022ce:	4b13      	ldr	r3, [pc, #76]	; (800231c <MEM_Reset+0xb0>)
 80022d0:	695a      	ldr	r2, [r3, #20]
 80022d2:	4b12      	ldr	r3, [pc, #72]	; (800231c <MEM_Reset+0xb0>)
 80022d4:	2180      	movs	r1, #128	; 0x80
 80022d6:	0089      	lsls	r1, r1, #2
 80022d8:	430a      	orrs	r2, r1
 80022da:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 80022dc:	2001      	movs	r0, #1
 80022de:	f002 fa17 	bl	8004710 <HAL_Delay>
//=============================================================================================================
		memCMD = 0xB7;												//	Activation 0f 4-bytes address mode
 80022e2:	1dfb      	adds	r3, r7, #7
 80022e4:	22b7      	movs	r2, #183	; 0xb7
 80022e6:	701a      	strb	r2, [r3, #0]
		GPIOB->ODR &= ~(1 << 9); //reset cs
 80022e8:	4b0c      	ldr	r3, [pc, #48]	; (800231c <MEM_Reset+0xb0>)
 80022ea:	695a      	ldr	r2, [r3, #20]
 80022ec:	4b0b      	ldr	r3, [pc, #44]	; (800231c <MEM_Reset+0xb0>)
 80022ee:	490c      	ldr	r1, [pc, #48]	; (8002320 <MEM_Reset+0xb4>)
 80022f0:	400a      	ands	r2, r1
 80022f2:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 80022f4:	1df9      	adds	r1, r7, #7
 80022f6:	480b      	ldr	r0, [pc, #44]	; (8002324 <MEM_Reset+0xb8>)
 80022f8:	2305      	movs	r3, #5
 80022fa:	2201      	movs	r2, #1
 80022fc:	f006 fada 	bl	80088b4 <HAL_SPI_Transmit>
		GPIOB->ODR |= 1 << 9; // set cs
 8002300:	4b06      	ldr	r3, [pc, #24]	; (800231c <MEM_Reset+0xb0>)
 8002302:	695a      	ldr	r2, [r3, #20]
 8002304:	4b05      	ldr	r3, [pc, #20]	; (800231c <MEM_Reset+0xb0>)
 8002306:	2180      	movs	r1, #128	; 0x80
 8002308:	0089      	lsls	r1, r1, #2
 800230a:	430a      	orrs	r2, r1
 800230c:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 800230e:	2001      	movs	r0, #1
 8002310:	f002 f9fe 	bl	8004710 <HAL_Delay>
	}
 8002314:	46c0      	nop			; (mov r8, r8)
 8002316:	46bd      	mov	sp, r7
 8002318:	b002      	add	sp, #8
 800231a:	bd80      	pop	{r7, pc}
 800231c:	50000400 	.word	0x50000400
 8002320:	fffffdff 	.word	0xfffffdff
 8002324:	2000017c 	.word	0x2000017c

08002328 <weoShowFullScreenDMA>:
//		while(BFEN==0){};
		GPIOC->ODR |= 1 << 6;	//set BF
	}
//==========================================================================================================================

	uint8_t weoShowFullScreenDMA(uint8_t picNum) {
 8002328:	b590      	push	{r4, r7, lr}
 800232a:	b087      	sub	sp, #28
 800232c:	af00      	add	r7, sp, #0
 800232e:	0002      	movs	r2, r0
 8002330:	1dfb      	adds	r3, r7, #7
 8002332:	701a      	strb	r2, [r3, #0]
//		uint8_t MEM_Buffer[8192];
//		uint8_t DUMMY_Buffer[8192], firstImAddrArray[4];
		uint8_t addrArray[4];
		uint16_t i;
		uint32_t addrInfo,addr;
		GPIOC->ODR &= ~(1 << 6);
 8002334:	4b31      	ldr	r3, [pc, #196]	; (80023fc <weoShowFullScreenDMA+0xd4>)
 8002336:	695a      	ldr	r2, [r3, #20]
 8002338:	4b30      	ldr	r3, [pc, #192]	; (80023fc <weoShowFullScreenDMA+0xd4>)
 800233a:	2140      	movs	r1, #64	; 0x40
 800233c:	438a      	bics	r2, r1
 800233e:	615a      	str	r2, [r3, #20]

		weoDrawRectangleInit(0x00, 0x00, 0x7F, 0x7F); // Здесь ещё работает
 8002340:	237f      	movs	r3, #127	; 0x7f
 8002342:	227f      	movs	r2, #127	; 0x7f
 8002344:	2100      	movs	r1, #0
 8002346:	2000      	movs	r0, #0
 8002348:	f7ff f9d8 	bl	80016fc <weoDrawRectangleInit>

		imLen=8192;
 800234c:	4b2c      	ldr	r3, [pc, #176]	; (8002400 <weoShowFullScreenDMA+0xd8>)
 800234e:	2280      	movs	r2, #128	; 0x80
 8002350:	0192      	lsls	r2, r2, #6
 8002352:	801a      	strh	r2, [r3, #0]
		dma_spi_cnt=imLen;
 8002354:	4b2a      	ldr	r3, [pc, #168]	; (8002400 <weoShowFullScreenDMA+0xd8>)
 8002356:	881a      	ldrh	r2, [r3, #0]
 8002358:	4b2a      	ldr	r3, [pc, #168]	; (8002404 <weoShowFullScreenDMA+0xdc>)
 800235a:	801a      	strh	r2, [r3, #0]
		memCMD = 0x13; //read command with 4-byte address
 800235c:	2013      	movs	r0, #19
 800235e:	183b      	adds	r3, r7, r0
 8002360:	2213      	movs	r2, #19
 8002362:	701a      	strb	r2, [r3, #0]

		addr=((picNum)*0x2000);
 8002364:	1dfb      	adds	r3, r7, #7
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	035b      	lsls	r3, r3, #13
 800236a:	617b      	str	r3, [r7, #20]

		addrArray[0]=addr & 0xFF;
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	b2da      	uxtb	r2, r3
 8002370:	240c      	movs	r4, #12
 8002372:	193b      	adds	r3, r7, r4
 8002374:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	0a1b      	lsrs	r3, r3, #8
 800237a:	b2da      	uxtb	r2, r3
 800237c:	193b      	adds	r3, r7, r4
 800237e:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	0c1b      	lsrs	r3, r3, #16
 8002384:	b2da      	uxtb	r2, r3
 8002386:	193b      	adds	r3, r7, r4
 8002388:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	0e1b      	lsrs	r3, r3, #24
 800238e:	b2da      	uxtb	r2, r3
 8002390:	193b      	adds	r3, r7, r4
 8002392:	70da      	strb	r2, [r3, #3]

		GPIOB->ODR &= ~(1 << 9); //reset cs
 8002394:	4b1c      	ldr	r3, [pc, #112]	; (8002408 <weoShowFullScreenDMA+0xe0>)
 8002396:	695a      	ldr	r2, [r3, #20]
 8002398:	4b1b      	ldr	r3, [pc, #108]	; (8002408 <weoShowFullScreenDMA+0xe0>)
 800239a:	491c      	ldr	r1, [pc, #112]	; (800240c <weoShowFullScreenDMA+0xe4>)
 800239c:	400a      	ands	r2, r1
 800239e:	615a      	str	r2, [r3, #20]

		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 80023a0:	1839      	adds	r1, r7, r0
 80023a2:	481b      	ldr	r0, [pc, #108]	; (8002410 <weoShowFullScreenDMA+0xe8>)
 80023a4:	2332      	movs	r3, #50	; 0x32
 80023a6:	2201      	movs	r2, #1
 80023a8:	f006 fa84 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 80023ac:	193b      	adds	r3, r7, r4
 80023ae:	1cd9      	adds	r1, r3, #3
 80023b0:	4817      	ldr	r0, [pc, #92]	; (8002410 <weoShowFullScreenDMA+0xe8>)
 80023b2:	2332      	movs	r3, #50	; 0x32
 80023b4:	2201      	movs	r2, #1
 80023b6:	f006 fa7d 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 80023ba:	193b      	adds	r3, r7, r4
 80023bc:	1c99      	adds	r1, r3, #2
 80023be:	4814      	ldr	r0, [pc, #80]	; (8002410 <weoShowFullScreenDMA+0xe8>)
 80023c0:	2332      	movs	r3, #50	; 0x32
 80023c2:	2201      	movs	r2, #1
 80023c4:	f006 fa76 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 80023c8:	193b      	adds	r3, r7, r4
 80023ca:	1c59      	adds	r1, r3, #1
 80023cc:	4810      	ldr	r0, [pc, #64]	; (8002410 <weoShowFullScreenDMA+0xe8>)
 80023ce:	2332      	movs	r3, #50	; 0x32
 80023d0:	2201      	movs	r2, #1
 80023d2:	f006 fa6f 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 80023d6:	1939      	adds	r1, r7, r4
 80023d8:	480d      	ldr	r0, [pc, #52]	; (8002410 <weoShowFullScreenDMA+0xe8>)
 80023da:	2332      	movs	r3, #50	; 0x32
 80023dc:	2201      	movs	r2, #1
 80023de:	f006 fa69 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) &MEM_Buffer ,imLen);
 80023e2:	4b07      	ldr	r3, [pc, #28]	; (8002400 <weoShowFullScreenDMA+0xd8>)
 80023e4:	881a      	ldrh	r2, [r3, #0]
 80023e6:	490b      	ldr	r1, [pc, #44]	; (8002414 <weoShowFullScreenDMA+0xec>)
 80023e8:	4b09      	ldr	r3, [pc, #36]	; (8002410 <weoShowFullScreenDMA+0xe8>)
 80023ea:	0018      	movs	r0, r3
 80023ec:	f006 fed8 	bl	80091a0 <HAL_SPI_Receive_DMA>
	}
 80023f0:	46c0      	nop			; (mov r8, r8)
 80023f2:	0018      	movs	r0, r3
 80023f4:	46bd      	mov	sp, r7
 80023f6:	b007      	add	sp, #28
 80023f8:	bd90      	pop	{r4, r7, pc}
 80023fa:	46c0      	nop			; (mov r8, r8)
 80023fc:	50000800 	.word	0x50000800
 8002400:	20000406 	.word	0x20000406
 8002404:	20000030 	.word	0x20000030
 8002408:	50000400 	.word	0x50000400
 800240c:	fffffdff 	.word	0xfffffdff
 8002410:	2000017c 	.word	0x2000017c
 8002414:	20000408 	.word	0x20000408

08002418 <weoShowSmallImageDMA>:
		weoDrawRectangleFilled(imX, imY, imX+width-1, imY+height-decY, 0xFF,MEM_Buffer);	// Здесь ещё работает 0xFF - затычка
		cmd2Execute=0;
//		while(BFEN==0){};
		GPIOC->ODR |= 1 << 6;	//set BF
	}
	uint8_t weoShowSmallImageDMA(uint8_t picNum, uint8_t imX, uint8_t imY) {
 8002418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800241a:	b089      	sub	sp, #36	; 0x24
 800241c:	af00      	add	r7, sp, #0
 800241e:	0004      	movs	r4, r0
 8002420:	0008      	movs	r0, r1
 8002422:	0011      	movs	r1, r2
 8002424:	1dfb      	adds	r3, r7, #7
 8002426:	1c22      	adds	r2, r4, #0
 8002428:	701a      	strb	r2, [r3, #0]
 800242a:	1dbb      	adds	r3, r7, #6
 800242c:	1c02      	adds	r2, r0, #0
 800242e:	701a      	strb	r2, [r3, #0]
 8002430:	1d7b      	adds	r3, r7, #5
 8002432:	1c0a      	adds	r2, r1, #0
 8002434:	701a      	strb	r2, [r3, #0]
//		uint8_t MEM_Buffer[8192];
		uint8_t memCMD,width,height,addr_l,addr_L,addr_h,addr_H, decY;
		uint8_t imInfo[2],addrArray[4];
		uint16_t i;
		uint32_t addr,addrData;
		addr=0x00000000;
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
		memCMD = 0x13; //read command with 4-byte address
 800243a:	2013      	movs	r0, #19
 800243c:	183b      	adds	r3, r7, r0
 800243e:	2213      	movs	r2, #19
 8002440:	701a      	strb	r2, [r3, #0]
		//look at info about image
		addr=(picNum*0x2000)+0x200000;;// the right path is to multiply picNum * image repeat period!
 8002442:	1dfb      	adds	r3, r7, #7
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	3301      	adds	r3, #1
 8002448:	33ff      	adds	r3, #255	; 0xff
 800244a:	035b      	lsls	r3, r3, #13
 800244c:	61fb      	str	r3, [r7, #28]

		addrArray[0]=addr & 0xFF;
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	b2da      	uxtb	r2, r3
 8002452:	240c      	movs	r4, #12
 8002454:	193b      	adds	r3, r7, r4
 8002456:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	0a1b      	lsrs	r3, r3, #8
 800245c:	b2da      	uxtb	r2, r3
 800245e:	193b      	adds	r3, r7, r4
 8002460:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	0c1b      	lsrs	r3, r3, #16
 8002466:	b2da      	uxtb	r2, r3
 8002468:	193b      	adds	r3, r7, r4
 800246a:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	0e1b      	lsrs	r3, r3, #24
 8002470:	b2da      	uxtb	r2, r3
 8002472:	193b      	adds	r3, r7, r4
 8002474:	70da      	strb	r2, [r3, #3]

		GPIOB->ODR &= ~(1 << 9); //reset cs
 8002476:	4b66      	ldr	r3, [pc, #408]	; (8002610 <weoShowSmallImageDMA+0x1f8>)
 8002478:	695a      	ldr	r2, [r3, #20]
 800247a:	4b65      	ldr	r3, [pc, #404]	; (8002610 <weoShowSmallImageDMA+0x1f8>)
 800247c:	4965      	ldr	r1, [pc, #404]	; (8002614 <weoShowSmallImageDMA+0x1fc>)
 800247e:	400a      	ands	r2, r1
 8002480:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 8002482:	1839      	adds	r1, r7, r0
 8002484:	4864      	ldr	r0, [pc, #400]	; (8002618 <weoShowSmallImageDMA+0x200>)
 8002486:	2332      	movs	r3, #50	; 0x32
 8002488:	2201      	movs	r2, #1
 800248a:	f006 fa13 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 800248e:	193b      	adds	r3, r7, r4
 8002490:	1cd9      	adds	r1, r3, #3
 8002492:	4861      	ldr	r0, [pc, #388]	; (8002618 <weoShowSmallImageDMA+0x200>)
 8002494:	2332      	movs	r3, #50	; 0x32
 8002496:	2201      	movs	r2, #1
 8002498:	f006 fa0c 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 800249c:	193b      	adds	r3, r7, r4
 800249e:	1c99      	adds	r1, r3, #2
 80024a0:	485d      	ldr	r0, [pc, #372]	; (8002618 <weoShowSmallImageDMA+0x200>)
 80024a2:	2332      	movs	r3, #50	; 0x32
 80024a4:	2201      	movs	r2, #1
 80024a6:	f006 fa05 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 80024aa:	193b      	adds	r3, r7, r4
 80024ac:	1c59      	adds	r1, r3, #1
 80024ae:	485a      	ldr	r0, [pc, #360]	; (8002618 <weoShowSmallImageDMA+0x200>)
 80024b0:	2332      	movs	r3, #50	; 0x32
 80024b2:	2201      	movs	r2, #1
 80024b4:	f006 f9fe 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 80024b8:	1939      	adds	r1, r7, r4
 80024ba:	4857      	ldr	r0, [pc, #348]	; (8002618 <weoShowSmallImageDMA+0x200>)
 80024bc:	2332      	movs	r3, #50	; 0x32
 80024be:	2201      	movs	r2, #1
 80024c0:	f006 f9f8 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &imInfo,2, 5000);
 80024c4:	4b55      	ldr	r3, [pc, #340]	; (800261c <weoShowSmallImageDMA+0x204>)
 80024c6:	2410      	movs	r4, #16
 80024c8:	1939      	adds	r1, r7, r4
 80024ca:	4853      	ldr	r0, [pc, #332]	; (8002618 <weoShowSmallImageDMA+0x200>)
 80024cc:	2202      	movs	r2, #2
 80024ce:	f006 fb49 	bl	8008b64 <HAL_SPI_Receive>
		GPIOB->ODR |= 1 << 9; // set cs
 80024d2:	4b4f      	ldr	r3, [pc, #316]	; (8002610 <weoShowSmallImageDMA+0x1f8>)
 80024d4:	695a      	ldr	r2, [r3, #20]
 80024d6:	4b4e      	ldr	r3, [pc, #312]	; (8002610 <weoShowSmallImageDMA+0x1f8>)
 80024d8:	2180      	movs	r1, #128	; 0x80
 80024da:	0089      	lsls	r1, r1, #2
 80024dc:	430a      	orrs	r2, r1
 80024de:	615a      	str	r2, [r3, #20]

		width=imInfo[0];
 80024e0:	231b      	movs	r3, #27
 80024e2:	18fb      	adds	r3, r7, r3
 80024e4:	193a      	adds	r2, r7, r4
 80024e6:	7812      	ldrb	r2, [r2, #0]
 80024e8:	701a      	strb	r2, [r3, #0]
		height=imInfo[1];
 80024ea:	231a      	movs	r3, #26
 80024ec:	18fb      	adds	r3, r7, r3
 80024ee:	193a      	adds	r2, r7, r4
 80024f0:	7852      	ldrb	r2, [r2, #1]
 80024f2:	701a      	strb	r2, [r3, #0]

		decY=0x01;
 80024f4:	2119      	movs	r1, #25
 80024f6:	187b      	adds	r3, r7, r1
 80024f8:	2201      	movs	r2, #1
 80024fa:	701a      	strb	r2, [r3, #0]
		if(imY % 2 !=0){
 80024fc:	1d7b      	adds	r3, r7, #5
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	2201      	movs	r2, #1
 8002502:	4013      	ands	r3, r2
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d002      	beq.n	8002510 <weoShowSmallImageDMA+0xf8>
			decY=0x02;
 800250a:	187b      	adds	r3, r7, r1
 800250c:	2202      	movs	r2, #2
 800250e:	701a      	strb	r2, [r3, #0]
		}
		decY=0x01;
 8002510:	2119      	movs	r1, #25
 8002512:	187b      	adds	r3, r7, r1
 8002514:	2201      	movs	r2, #1
 8002516:	701a      	strb	r2, [r3, #0]

		weoDrawRectangleInit(imX, imY, imX + width - 1, imY + height - decY);
 8002518:	1dba      	adds	r2, r7, #6
 800251a:	251b      	movs	r5, #27
 800251c:	197b      	adds	r3, r7, r5
 800251e:	7812      	ldrb	r2, [r2, #0]
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	18d3      	adds	r3, r2, r3
 8002524:	b2db      	uxtb	r3, r3
 8002526:	3b01      	subs	r3, #1
 8002528:	b2dc      	uxtb	r4, r3
 800252a:	1d7a      	adds	r2, r7, #5
 800252c:	261a      	movs	r6, #26
 800252e:	19bb      	adds	r3, r7, r6
 8002530:	7812      	ldrb	r2, [r2, #0]
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	18d3      	adds	r3, r2, r3
 8002536:	b2da      	uxtb	r2, r3
 8002538:	187b      	adds	r3, r7, r1
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	b2da      	uxtb	r2, r3
 8002540:	1d7b      	adds	r3, r7, #5
 8002542:	7819      	ldrb	r1, [r3, #0]
 8002544:	1dbb      	adds	r3, r7, #6
 8002546:	7818      	ldrb	r0, [r3, #0]
 8002548:	0013      	movs	r3, r2
 800254a:	0022      	movs	r2, r4
 800254c:	f7ff f8d6 	bl	80016fc <weoDrawRectangleInit>

//		weoDrawRectangleInit(0, 0, 0x7F, 0x7F);

		addrData=addr+0x02;
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	3302      	adds	r3, #2
 8002554:	617b      	str	r3, [r7, #20]
		imLen=width*height/2 + 0;
 8002556:	197b      	adds	r3, r7, r5
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	19ba      	adds	r2, r7, r6
 800255c:	7812      	ldrb	r2, [r2, #0]
 800255e:	4353      	muls	r3, r2
 8002560:	2b00      	cmp	r3, #0
 8002562:	da00      	bge.n	8002566 <weoShowSmallImageDMA+0x14e>
 8002564:	3301      	adds	r3, #1
 8002566:	105b      	asrs	r3, r3, #1
 8002568:	b29a      	uxth	r2, r3
 800256a:	4b2d      	ldr	r3, [pc, #180]	; (8002620 <weoShowSmallImageDMA+0x208>)
 800256c:	801a      	strh	r2, [r3, #0]

//		imLen = 8192;

		addrArray[0]=addrData & 0xFF;
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	b2da      	uxtb	r2, r3
 8002572:	240c      	movs	r4, #12
 8002574:	193b      	adds	r3, r7, r4
 8002576:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addrData >> 8) & 0xFF;
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	0a1b      	lsrs	r3, r3, #8
 800257c:	b2da      	uxtb	r2, r3
 800257e:	193b      	adds	r3, r7, r4
 8002580:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addrData >> 16) & 0xFF;
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	0c1b      	lsrs	r3, r3, #16
 8002586:	b2da      	uxtb	r2, r3
 8002588:	193b      	adds	r3, r7, r4
 800258a:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addrData >> 24) & 0xFF;
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	0e1b      	lsrs	r3, r3, #24
 8002590:	b2da      	uxtb	r2, r3
 8002592:	193b      	adds	r3, r7, r4
 8002594:	70da      	strb	r2, [r3, #3]

		USART2->ICR|=USART_ICR_ORECF;
 8002596:	4b23      	ldr	r3, [pc, #140]	; (8002624 <weoShowSmallImageDMA+0x20c>)
 8002598:	6a1a      	ldr	r2, [r3, #32]
 800259a:	4b22      	ldr	r3, [pc, #136]	; (8002624 <weoShowSmallImageDMA+0x20c>)
 800259c:	2108      	movs	r1, #8
 800259e:	430a      	orrs	r2, r1
 80025a0:	621a      	str	r2, [r3, #32]
		memCMD = 0x13; //read command with 4-byte address
 80025a2:	2013      	movs	r0, #19
 80025a4:	183b      	adds	r3, r7, r0
 80025a6:	2213      	movs	r2, #19
 80025a8:	701a      	strb	r2, [r3, #0]

		GPIOB->ODR &= ~(1 <<9);	//reset MEM_CS
 80025aa:	4b19      	ldr	r3, [pc, #100]	; (8002610 <weoShowSmallImageDMA+0x1f8>)
 80025ac:	695a      	ldr	r2, [r3, #20]
 80025ae:	4b18      	ldr	r3, [pc, #96]	; (8002610 <weoShowSmallImageDMA+0x1f8>)
 80025b0:	4918      	ldr	r1, [pc, #96]	; (8002614 <weoShowSmallImageDMA+0x1fc>)
 80025b2:	400a      	ands	r2, r1
 80025b4:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50);//read command with 4-byte address
 80025b6:	1839      	adds	r1, r7, r0
 80025b8:	4817      	ldr	r0, [pc, #92]	; (8002618 <weoShowSmallImageDMA+0x200>)
 80025ba:	2332      	movs	r3, #50	; 0x32
 80025bc:	2201      	movs	r2, #1
 80025be:	f006 f979 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3],1, 50);	//send address
 80025c2:	193b      	adds	r3, r7, r4
 80025c4:	1cd9      	adds	r1, r3, #3
 80025c6:	4814      	ldr	r0, [pc, #80]	; (8002618 <weoShowSmallImageDMA+0x200>)
 80025c8:	2332      	movs	r3, #50	; 0x32
 80025ca:	2201      	movs	r2, #1
 80025cc:	f006 f972 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2],1, 50);	//send address
 80025d0:	193b      	adds	r3, r7, r4
 80025d2:	1c99      	adds	r1, r3, #2
 80025d4:	4810      	ldr	r0, [pc, #64]	; (8002618 <weoShowSmallImageDMA+0x200>)
 80025d6:	2332      	movs	r3, #50	; 0x32
 80025d8:	2201      	movs	r2, #1
 80025da:	f006 f96b 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1],1, 50);	//send address
 80025de:	193b      	adds	r3, r7, r4
 80025e0:	1c59      	adds	r1, r3, #1
 80025e2:	480d      	ldr	r0, [pc, #52]	; (8002618 <weoShowSmallImageDMA+0x200>)
 80025e4:	2332      	movs	r3, #50	; 0x32
 80025e6:	2201      	movs	r2, #1
 80025e8:	f006 f964 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0],1, 50);	//send address
 80025ec:	1939      	adds	r1, r7, r4
 80025ee:	480a      	ldr	r0, [pc, #40]	; (8002618 <weoShowSmallImageDMA+0x200>)
 80025f0:	2332      	movs	r3, #50	; 0x32
 80025f2:	2201      	movs	r2, #1
 80025f4:	f006 f95e 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) MEM_Buffer ,imLen);
 80025f8:	4b09      	ldr	r3, [pc, #36]	; (8002620 <weoShowSmallImageDMA+0x208>)
 80025fa:	881a      	ldrh	r2, [r3, #0]
 80025fc:	490a      	ldr	r1, [pc, #40]	; (8002628 <weoShowSmallImageDMA+0x210>)
 80025fe:	4b06      	ldr	r3, [pc, #24]	; (8002618 <weoShowSmallImageDMA+0x200>)
 8002600:	0018      	movs	r0, r3
 8002602:	f006 fdcd 	bl	80091a0 <HAL_SPI_Receive_DMA>
//		GPIOA->ODR |= 1 << 7;	// set dc
//		HAL_USART_Transmit_DMA(&husart3, MEM_Buffer,imLen);
//		HAL_USART_Transmit(&husart3, MEM_Buffer,imLen, 5000);
//		GPIOA->ODR |= 1 << 6;	//set cs
//		GPIOC->ODR |= 1 << 6;	//set BF
	}
 8002606:	46c0      	nop			; (mov r8, r8)
 8002608:	0018      	movs	r0, r3
 800260a:	46bd      	mov	sp, r7
 800260c:	b009      	add	sp, #36	; 0x24
 800260e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002610:	50000400 	.word	0x50000400
 8002614:	fffffdff 	.word	0xfffffdff
 8002618:	2000017c 	.word	0x2000017c
 800261c:	00001388 	.word	0x00001388
 8002620:	20000406 	.word	0x20000406
 8002624:	40004400 	.word	0x40004400
 8002628:	20000408 	.word	0x20000408

0800262c <soundPlay>:
	///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
		uint8_t soundPlay(uint8_t soundNum) {
 800262c:	b590      	push	{r4, r7, lr}
 800262e:	b08d      	sub	sp, #52	; 0x34
 8002630:	af00      	add	r7, sp, #0
 8002632:	0002      	movs	r2, r0
 8002634:	1dfb      	adds	r3, r7, #7
 8002636:	701a      	strb	r2, [r3, #0]
			uint8_t memCMD = 0x13; //read command with 4-byte address
 8002638:	232b      	movs	r3, #43	; 0x2b
 800263a:	18fb      	adds	r3, r7, r3
 800263c:	2213      	movs	r2, #19
 800263e:	701a      	strb	r2, [r3, #0]
			volatile uint32_t addrSound, address;
			uint32_t i;
//			GPIOC->ODR |= 1 << 6;	//set BF //just 4 test
//			setVolume(0x10, 0x30, 10);	// it was setVolume(0x10, 0x30, 0x00);
//			soundNum = 0;
			address = 4194304 + (soundNum * 9);
 8002640:	1dfb      	adds	r3, r7, #7
 8002642:	781a      	ldrb	r2, [r3, #0]
 8002644:	0013      	movs	r3, r2
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	189b      	adds	r3, r3, r2
 800264a:	2280      	movs	r2, #128	; 0x80
 800264c:	03d2      	lsls	r2, r2, #15
 800264e:	4694      	mov	ip, r2
 8002650:	4463      	add	r3, ip
 8002652:	60fb      	str	r3, [r7, #12]
//			address = 0 + (soundNum * 9);

			curBuf = 0;
 8002654:	4ba8      	ldr	r3, [pc, #672]	; (80028f8 <soundPlay+0x2cc>)
 8002656:	2200      	movs	r2, #0
 8002658:	601a      	str	r2, [r3, #0]
			uint32_t lenOfsound = 0;
 800265a:	2300      	movs	r3, #0
 800265c:	62fb      	str	r3, [r7, #44]	; 0x2c
			isSoundOver = 0;
 800265e:	4ba7      	ldr	r3, [pc, #668]	; (80028fc <soundPlay+0x2d0>)
 8002660:	2200      	movs	r2, #0
 8002662:	701a      	strb	r2, [r3, #0]
			addrSound = 0;
 8002664:	2300      	movs	r3, #0
 8002666:	613b      	str	r3, [r7, #16]

			if(isSoundOver == 1)
 8002668:	4ba4      	ldr	r3, [pc, #656]	; (80028fc <soundPlay+0x2d0>)
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d11b      	bne.n	80026a8 <soundPlay+0x7c>
			{
				GPIOC->ODR |= 1 << 6;	//set BF
 8002670:	4ba3      	ldr	r3, [pc, #652]	; (8002900 <soundPlay+0x2d4>)
 8002672:	695a      	ldr	r2, [r3, #20]
 8002674:	4ba2      	ldr	r3, [pc, #648]	; (8002900 <soundPlay+0x2d4>)
 8002676:	2140      	movs	r1, #64	; 0x40
 8002678:	430a      	orrs	r2, r1
 800267a:	615a      	str	r2, [r3, #20]
				curBuf = 0;
 800267c:	4b9e      	ldr	r3, [pc, #632]	; (80028f8 <soundPlay+0x2cc>)
 800267e:	2200      	movs	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
				GPIOC->ODR |= 1 << 6;	//set BF
 8002682:	4b9f      	ldr	r3, [pc, #636]	; (8002900 <soundPlay+0x2d4>)
 8002684:	695a      	ldr	r2, [r3, #20]
 8002686:	4b9e      	ldr	r3, [pc, #632]	; (8002900 <soundPlay+0x2d4>)
 8002688:	2140      	movs	r1, #64	; 0x40
 800268a:	430a      	orrs	r2, r1
 800268c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800268e:	b672      	cpsid	i
}
 8002690:	46c0      	nop			; (mov r8, r8)
				__disable_irq();
				/* might not be necessary */

				 hi2s1.hdmarx->XferCpltCallback = NULL;
 8002692:	4b9c      	ldr	r3, [pc, #624]	; (8002904 <soundPlay+0x2d8>)
 8002694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002696:	2200      	movs	r2, #0
 8002698:	62da      	str	r2, [r3, #44]	; 0x2c
				 HAL_I2S_DMAStop(&hi2s1);
 800269a:	4b9a      	ldr	r3, [pc, #616]	; (8002904 <soundPlay+0x2d8>)
 800269c:	0018      	movs	r0, r3
 800269e:	f004 fc09 	bl	8006eb4 <HAL_I2S_DMAStop>
  __ASM volatile ("cpsie i" : : : "memory");
 80026a2:	b662      	cpsie	i
}
 80026a4:	46c0      	nop			; (mov r8, r8)
				 __enable_irq();
				/* might not be necessary */

				 return;
 80026a6:	e203      	b.n	8002ab0 <soundPlay+0x484>
			}

			if (curBuf == 0)
 80026a8:	4b93      	ldr	r3, [pc, #588]	; (80028f8 <soundPlay+0x2cc>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d000      	beq.n	80026b2 <soundPlay+0x86>
 80026b0:	e0b1      	b.n	8002816 <soundPlay+0x1ea>
			{
				addrINFO[0] = address & 0xFF;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	b2da      	uxtb	r2, r3
 80026b6:	241c      	movs	r4, #28
 80026b8:	193b      	adds	r3, r7, r4
 80026ba:	701a      	strb	r2, [r3, #0]
				addrINFO[1] = (address >> 8) & 0xFF;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	0a1b      	lsrs	r3, r3, #8
 80026c0:	b2da      	uxtb	r2, r3
 80026c2:	193b      	adds	r3, r7, r4
 80026c4:	705a      	strb	r2, [r3, #1]
				addrINFO[2] = (address >> 16) & 0xFF;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	0c1b      	lsrs	r3, r3, #16
 80026ca:	b2da      	uxtb	r2, r3
 80026cc:	193b      	adds	r3, r7, r4
 80026ce:	709a      	strb	r2, [r3, #2]
				addrINFO[3] = (address >> 24) & 0xFF;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	0e1b      	lsrs	r3, r3, #24
 80026d4:	b2da      	uxtb	r2, r3
 80026d6:	193b      	adds	r3, r7, r4
 80026d8:	70da      	strb	r2, [r3, #3]

				GPIOB->ODR &= ~(1 << 9); //reset cs
 80026da:	4b8b      	ldr	r3, [pc, #556]	; (8002908 <soundPlay+0x2dc>)
 80026dc:	695a      	ldr	r2, [r3, #20]
 80026de:	4b8a      	ldr	r3, [pc, #552]	; (8002908 <soundPlay+0x2dc>)
 80026e0:	498a      	ldr	r1, [pc, #552]	; (800290c <soundPlay+0x2e0>)
 80026e2:	400a      	ands	r2, r1
 80026e4:	615a      	str	r2, [r3, #20]
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & memCMD, 1, 50); //read command with 4-byte address
 80026e6:	232b      	movs	r3, #43	; 0x2b
 80026e8:	18f9      	adds	r1, r7, r3
 80026ea:	4889      	ldr	r0, [pc, #548]	; (8002910 <soundPlay+0x2e4>)
 80026ec:	2332      	movs	r3, #50	; 0x32
 80026ee:	2201      	movs	r2, #1
 80026f0:	f006 f8e0 	bl	80088b4 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addrINFO[3], 1, 50); //send address
 80026f4:	193b      	adds	r3, r7, r4
 80026f6:	1cd9      	adds	r1, r3, #3
 80026f8:	4885      	ldr	r0, [pc, #532]	; (8002910 <soundPlay+0x2e4>)
 80026fa:	2332      	movs	r3, #50	; 0x32
 80026fc:	2201      	movs	r2, #1
 80026fe:	f006 f8d9 	bl	80088b4 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addrINFO[2], 1, 50); //send address
 8002702:	193b      	adds	r3, r7, r4
 8002704:	1c99      	adds	r1, r3, #2
 8002706:	4882      	ldr	r0, [pc, #520]	; (8002910 <soundPlay+0x2e4>)
 8002708:	2332      	movs	r3, #50	; 0x32
 800270a:	2201      	movs	r2, #1
 800270c:	f006 f8d2 	bl	80088b4 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addrINFO[1], 1, 50); //send address
 8002710:	193b      	adds	r3, r7, r4
 8002712:	1c59      	adds	r1, r3, #1
 8002714:	487e      	ldr	r0, [pc, #504]	; (8002910 <soundPlay+0x2e4>)
 8002716:	2332      	movs	r3, #50	; 0x32
 8002718:	2201      	movs	r2, #1
 800271a:	f006 f8cb 	bl	80088b4 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addrINFO[0], 1, 50); //send address
 800271e:	1939      	adds	r1, r7, r4
 8002720:	487b      	ldr	r0, [pc, #492]	; (8002910 <soundPlay+0x2e4>)
 8002722:	2332      	movs	r3, #50	; 0x32
 8002724:	2201      	movs	r2, #1
 8002726:	f006 f8c5 	bl	80088b4 <HAL_SPI_Transmit>
				HAL_SPI_Receive(&hspi2, (uint8_t*) & soundInfo, 9, 5000);//9 bytes of soundInfo
 800272a:	4b7a      	ldr	r3, [pc, #488]	; (8002914 <soundPlay+0x2e8>)
 800272c:	2420      	movs	r4, #32
 800272e:	1939      	adds	r1, r7, r4
 8002730:	4877      	ldr	r0, [pc, #476]	; (8002910 <soundPlay+0x2e4>)
 8002732:	2209      	movs	r2, #9
 8002734:	f006 fa16 	bl	8008b64 <HAL_SPI_Receive>
				GPIOB->ODR |= 1 << 9; // set cs
 8002738:	4b73      	ldr	r3, [pc, #460]	; (8002908 <soundPlay+0x2dc>)
 800273a:	695a      	ldr	r2, [r3, #20]
 800273c:	4b72      	ldr	r3, [pc, #456]	; (8002908 <soundPlay+0x2dc>)
 800273e:	2180      	movs	r1, #128	; 0x80
 8002740:	0089      	lsls	r1, r1, #2
 8002742:	430a      	orrs	r2, r1
 8002744:	615a      	str	r2, [r3, #20]

				addr[0] = soundInfo[4];
 8002746:	0021      	movs	r1, r4
 8002748:	187b      	adds	r3, r7, r1
 800274a:	791a      	ldrb	r2, [r3, #4]
 800274c:	2018      	movs	r0, #24
 800274e:	183b      	adds	r3, r7, r0
 8002750:	701a      	strb	r2, [r3, #0]
				addr[1] = soundInfo[3];
 8002752:	187b      	adds	r3, r7, r1
 8002754:	78da      	ldrb	r2, [r3, #3]
 8002756:	183b      	adds	r3, r7, r0
 8002758:	705a      	strb	r2, [r3, #1]
				addr[2] = soundInfo[2];
 800275a:	187b      	adds	r3, r7, r1
 800275c:	789a      	ldrb	r2, [r3, #2]
 800275e:	183b      	adds	r3, r7, r0
 8002760:	709a      	strb	r2, [r3, #2]
				addr[3] = soundInfo[1];
 8002762:	187b      	adds	r3, r7, r1
 8002764:	785a      	ldrb	r2, [r3, #1]
 8002766:	183b      	adds	r3, r7, r0
 8002768:	70da      	strb	r2, [r3, #3]

//				address = 0;
	//			address = 0x29f170;

				address |= addr[3];
 800276a:	183b      	adds	r3, r7, r0
 800276c:	78db      	ldrb	r3, [r3, #3]
 800276e:	001a      	movs	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4313      	orrs	r3, r2
 8002774:	60fb      	str	r3, [r7, #12]
				address <<= 8;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	021b      	lsls	r3, r3, #8
 800277a:	60fb      	str	r3, [r7, #12]
				address |= addr[2];
 800277c:	183b      	adds	r3, r7, r0
 800277e:	789b      	ldrb	r3, [r3, #2]
 8002780:	001a      	movs	r2, r3
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	4313      	orrs	r3, r2
 8002786:	60fb      	str	r3, [r7, #12]
				address <<= 8;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	021b      	lsls	r3, r3, #8
 800278c:	60fb      	str	r3, [r7, #12]
				address |= addr[1];
 800278e:	183b      	adds	r3, r7, r0
 8002790:	785b      	ldrb	r3, [r3, #1]
 8002792:	001a      	movs	r2, r3
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	4313      	orrs	r3, r2
 8002798:	60fb      	str	r3, [r7, #12]
				address <<= 8;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	021b      	lsls	r3, r3, #8
 800279e:	60fb      	str	r3, [r7, #12]
				address |= addr[0];
 80027a0:	183b      	adds	r3, r7, r0
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	001a      	movs	r2, r3
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	60fb      	str	r3, [r7, #12]
	//									address <<= 8;
	//									address |= addr[1];
	//									address <<= 8;
	//									address |= addr[0];

				length[0] = soundInfo[8];	//Commented 4 test
 80027ac:	187b      	adds	r3, r7, r1
 80027ae:	7a1a      	ldrb	r2, [r3, #8]
 80027b0:	2014      	movs	r0, #20
 80027b2:	183b      	adds	r3, r7, r0
 80027b4:	701a      	strb	r2, [r3, #0]
				length[1] = soundInfo[7];	//Commented 4 test
 80027b6:	187b      	adds	r3, r7, r1
 80027b8:	79da      	ldrb	r2, [r3, #7]
 80027ba:	183b      	adds	r3, r7, r0
 80027bc:	705a      	strb	r2, [r3, #1]
				length[2] = soundInfo[6];	//Commented 4 test
 80027be:	187b      	adds	r3, r7, r1
 80027c0:	799a      	ldrb	r2, [r3, #6]
 80027c2:	183b      	adds	r3, r7, r0
 80027c4:	709a      	strb	r2, [r3, #2]
				length[3] = soundInfo[5];	//Commented 4 test
 80027c6:	187b      	adds	r3, r7, r1
 80027c8:	795a      	ldrb	r2, [r3, #5]
 80027ca:	0001      	movs	r1, r0
 80027cc:	187b      	adds	r3, r7, r1
 80027ce:	70da      	strb	r2, [r3, #3]

				lenOfsound |= length[3];
 80027d0:	187b      	adds	r3, r7, r1
 80027d2:	78db      	ldrb	r3, [r3, #3]
 80027d4:	001a      	movs	r2, r3
 80027d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027d8:	4313      	orrs	r3, r2
 80027da:	62fb      	str	r3, [r7, #44]	; 0x2c
				lenOfsound <<= 8;
 80027dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027de:	021b      	lsls	r3, r3, #8
 80027e0:	62fb      	str	r3, [r7, #44]	; 0x2c
				lenOfsound |= length[2];
 80027e2:	187b      	adds	r3, r7, r1
 80027e4:	789b      	ldrb	r3, [r3, #2]
 80027e6:	001a      	movs	r2, r3
 80027e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027ea:	4313      	orrs	r3, r2
 80027ec:	62fb      	str	r3, [r7, #44]	; 0x2c
				lenOfsound <<= 8;
 80027ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027f0:	021b      	lsls	r3, r3, #8
 80027f2:	62fb      	str	r3, [r7, #44]	; 0x2c
				lenOfsound |= length[1];
 80027f4:	187b      	adds	r3, r7, r1
 80027f6:	785b      	ldrb	r3, [r3, #1]
 80027f8:	001a      	movs	r2, r3
 80027fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027fc:	4313      	orrs	r3, r2
 80027fe:	62fb      	str	r3, [r7, #44]	; 0x2c
				lenOfsound <<= 8;
 8002800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002802:	021b      	lsls	r3, r3, #8
 8002804:	62fb      	str	r3, [r7, #44]	; 0x2c
				lenOfsound |= length[0];
 8002806:	187b      	adds	r3, r7, r1
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	001a      	movs	r2, r3
 800280c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800280e:	4313      	orrs	r3, r2
 8002810:	62fb      	str	r3, [r7, #44]	; 0x2c
				speakerPowerUp();
 8002812:	f000 f9fe 	bl	8002c12 <speakerPowerUp>
			}

	//			lenOfsound = 0xe7a4;	//len1
	////			lenOfsound = 1374248;	//len0
				bufCount = lenOfsound / bufLen;
 8002816:	4b40      	ldr	r3, [pc, #256]	; (8002918 <soundPlay+0x2ec>)
 8002818:	881b      	ldrh	r3, [r3, #0]
 800281a:	0019      	movs	r1, r3
 800281c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800281e:	f7fd fc71 	bl	8000104 <__udivsi3>
 8002822:	0003      	movs	r3, r0
 8002824:	001a      	movs	r2, r3
 8002826:	4b3d      	ldr	r3, [pc, #244]	; (800291c <soundPlay+0x2f0>)
 8002828:	601a      	str	r2, [r3, #0]
	//////////////////////////////////////////////////////////////////////////////////////// IF before is correct, after is correct //////////
				GPIOB->ODR &= ~(1 << 9); //reset FLASH CS
 800282a:	4b37      	ldr	r3, [pc, #220]	; (8002908 <soundPlay+0x2dc>)
 800282c:	695a      	ldr	r2, [r3, #20]
 800282e:	4b36      	ldr	r3, [pc, #216]	; (8002908 <soundPlay+0x2dc>)
 8002830:	4936      	ldr	r1, [pc, #216]	; (800290c <soundPlay+0x2e0>)
 8002832:	400a      	ands	r2, r1
 8002834:	615a      	str	r2, [r3, #20]
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & memCMD, 1, 50); //read command with 4-byte address
 8002836:	232b      	movs	r3, #43	; 0x2b
 8002838:	18f9      	adds	r1, r7, r3
 800283a:	4835      	ldr	r0, [pc, #212]	; (8002910 <soundPlay+0x2e4>)
 800283c:	2332      	movs	r3, #50	; 0x32
 800283e:	2201      	movs	r2, #1
 8002840:	f006 f838 	bl	80088b4 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[3], 1, 50); //send address
 8002844:	2418      	movs	r4, #24
 8002846:	193b      	adds	r3, r7, r4
 8002848:	1cd9      	adds	r1, r3, #3
 800284a:	4831      	ldr	r0, [pc, #196]	; (8002910 <soundPlay+0x2e4>)
 800284c:	2332      	movs	r3, #50	; 0x32
 800284e:	2201      	movs	r2, #1
 8002850:	f006 f830 	bl	80088b4 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[2], 1, 50); //send address
 8002854:	193b      	adds	r3, r7, r4
 8002856:	1c99      	adds	r1, r3, #2
 8002858:	482d      	ldr	r0, [pc, #180]	; (8002910 <soundPlay+0x2e4>)
 800285a:	2332      	movs	r3, #50	; 0x32
 800285c:	2201      	movs	r2, #1
 800285e:	f006 f829 	bl	80088b4 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[1], 1, 50); //send address
 8002862:	193b      	adds	r3, r7, r4
 8002864:	1c59      	adds	r1, r3, #1
 8002866:	482a      	ldr	r0, [pc, #168]	; (8002910 <soundPlay+0x2e4>)
 8002868:	2332      	movs	r3, #50	; 0x32
 800286a:	2201      	movs	r2, #1
 800286c:	f006 f822 	bl	80088b4 <HAL_SPI_Transmit>
				HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[0], 1, 50); //send address
 8002870:	1939      	adds	r1, r7, r4
 8002872:	4827      	ldr	r0, [pc, #156]	; (8002910 <soundPlay+0x2e4>)
 8002874:	2332      	movs	r3, #50	; 0x32
 8002876:	2201      	movs	r2, #1
 8002878:	f006 f81c 	bl	80088b4 <HAL_SPI_Transmit>
				HAL_SPI_Receive(&hspi2, (uint8_t*)  & soundBuf[0], bufLen, 5000);
 800287c:	4b26      	ldr	r3, [pc, #152]	; (8002918 <soundPlay+0x2ec>)
 800287e:	881a      	ldrh	r2, [r3, #0]
 8002880:	4b24      	ldr	r3, [pc, #144]	; (8002914 <soundPlay+0x2e8>)
 8002882:	4927      	ldr	r1, [pc, #156]	; (8002920 <soundPlay+0x2f4>)
 8002884:	4822      	ldr	r0, [pc, #136]	; (8002910 <soundPlay+0x2e4>)
 8002886:	f006 f96d 	bl	8008b64 <HAL_SPI_Receive>
//				HAL_SPI_Receive_DMA(&hspi2, (uint8_t*)  & soundBuf[0], bufLen);

				GPIOB->ODR |= 1 << 9;	//set FLASH CS
 800288a:	4b1f      	ldr	r3, [pc, #124]	; (8002908 <soundPlay+0x2dc>)
 800288c:	695a      	ldr	r2, [r3, #20]
 800288e:	4b1e      	ldr	r3, [pc, #120]	; (8002908 <soundPlay+0x2dc>)
 8002890:	2180      	movs	r1, #128	; 0x80
 8002892:	0089      	lsls	r1, r1, #2
 8002894:	430a      	orrs	r2, r1
 8002896:	615a      	str	r2, [r3, #20]



	//			addrSound = 9;	// 4 test only!
				addrSound = address;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	613b      	str	r3, [r7, #16]



				HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*) & soundBuf[0], (bufLen >> 1));
 800289c:	4b1e      	ldr	r3, [pc, #120]	; (8002918 <soundPlay+0x2ec>)
 800289e:	881b      	ldrh	r3, [r3, #0]
 80028a0:	085b      	lsrs	r3, r3, #1
 80028a2:	b29a      	uxth	r2, r3
 80028a4:	491e      	ldr	r1, [pc, #120]	; (8002920 <soundPlay+0x2f4>)
 80028a6:	4b17      	ldr	r3, [pc, #92]	; (8002904 <soundPlay+0x2d8>)
 80028a8:	0018      	movs	r0, r3
 80028aa:	f004 fa57 	bl	8006d5c <HAL_I2S_Transmit_DMA>
				half_of_buf = 1;
 80028ae:	4b1d      	ldr	r3, [pc, #116]	; (8002924 <soundPlay+0x2f8>)
 80028b0:	2201      	movs	r2, #1
 80028b2:	701a      	strb	r2, [r3, #0]
	//==================================================1st time play buffer =========================================================
	//			GPIOC->ODR |= 1 << 6;	//set BF
	//			GPIOC->ODR &= ~(1 << 6);	//set BF сюда приходит
				while(curBuf <= bufCount)
 80028b4:	e0f4      	b.n	8002aa0 <soundPlay+0x474>
//					{
//						isSoundOver = 1;		//just 4 test
//					}
	//							GPIOC->ODR |= 1 << 6;	//set BF
	//							GPIOC->ODR &= ~(1 << 6);	//set BF сюда приходит
					if(isSoundOver == 1)
 80028b6:	4b11      	ldr	r3, [pc, #68]	; (80028fc <soundPlay+0x2d0>)
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d134      	bne.n	8002928 <soundPlay+0x2fc>
								{
									GPIOC->ODR |= 1 << 6;	//set BF
 80028be:	4b10      	ldr	r3, [pc, #64]	; (8002900 <soundPlay+0x2d4>)
 80028c0:	695a      	ldr	r2, [r3, #20]
 80028c2:	4b0f      	ldr	r3, [pc, #60]	; (8002900 <soundPlay+0x2d4>)
 80028c4:	2140      	movs	r1, #64	; 0x40
 80028c6:	430a      	orrs	r2, r1
 80028c8:	615a      	str	r2, [r3, #20]
									curBuf = 0;
 80028ca:	4b0b      	ldr	r3, [pc, #44]	; (80028f8 <soundPlay+0x2cc>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	601a      	str	r2, [r3, #0]
									GPIOC->ODR |= 1 << 6;	//set BF
 80028d0:	4b0b      	ldr	r3, [pc, #44]	; (8002900 <soundPlay+0x2d4>)
 80028d2:	695a      	ldr	r2, [r3, #20]
 80028d4:	4b0a      	ldr	r3, [pc, #40]	; (8002900 <soundPlay+0x2d4>)
 80028d6:	2140      	movs	r1, #64	; 0x40
 80028d8:	430a      	orrs	r2, r1
 80028da:	615a      	str	r2, [r3, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80028dc:	b672      	cpsid	i
}
 80028de:	46c0      	nop			; (mov r8, r8)
									__disable_irq();
									/* might not be necessary */

									 hi2s1.hdmarx->XferCpltCallback = NULL;
 80028e0:	4b08      	ldr	r3, [pc, #32]	; (8002904 <soundPlay+0x2d8>)
 80028e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e4:	2200      	movs	r2, #0
 80028e6:	62da      	str	r2, [r3, #44]	; 0x2c
									 HAL_I2S_DMAStop(&hi2s1);
 80028e8:	4b06      	ldr	r3, [pc, #24]	; (8002904 <soundPlay+0x2d8>)
 80028ea:	0018      	movs	r0, r3
 80028ec:	f004 fae2 	bl	8006eb4 <HAL_I2S_DMAStop>
  __ASM volatile ("cpsie i" : : : "memory");
 80028f0:	b662      	cpsie	i
}
 80028f2:	46c0      	nop			; (mov r8, r8)
									 __enable_irq();
									/* might not be necessary */

									 return;
 80028f4:	e0dc      	b.n	8002ab0 <soundPlay+0x484>
 80028f6:	46c0      	nop			; (mov r8, r8)
 80028f8:	2000240c 	.word	0x2000240c
 80028fc:	20003415 	.word	0x20003415
 8002900:	50000800 	.word	0x50000800
 8002904:	200000e4 	.word	0x200000e4
 8002908:	50000400 	.word	0x50000400
 800290c:	fffffdff 	.word	0xfffffdff
 8002910:	2000017c 	.word	0x2000017c
 8002914:	00001388 	.word	0x00001388
 8002918:	20000032 	.word	0x20000032
 800291c:	20002410 	.word	0x20002410
 8002920:	20002414 	.word	0x20002414
 8002924:	20003414 	.word	0x20003414
								}

					if(half_of_buf == 2)
 8002928:	4b63      	ldr	r3, [pc, #396]	; (8002ab8 <soundPlay+0x48c>)
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	2b02      	cmp	r3, #2
 800292e:	d15c      	bne.n	80029ea <soundPlay+0x3be>
					{
						GPIOC->ODR |= 1 << 6;	//set BF
 8002930:	4b62      	ldr	r3, [pc, #392]	; (8002abc <soundPlay+0x490>)
 8002932:	695a      	ldr	r2, [r3, #20]
 8002934:	4b61      	ldr	r3, [pc, #388]	; (8002abc <soundPlay+0x490>)
 8002936:	2140      	movs	r1, #64	; 0x40
 8002938:	430a      	orrs	r2, r1
 800293a:	615a      	str	r2, [r3, #20]
	//					GPIOC->ODR &= ~(1 << 6);	//set BF сюда приходит
						addrSound = (addrSound + (bufLen >> 1));
 800293c:	4b60      	ldr	r3, [pc, #384]	; (8002ac0 <soundPlay+0x494>)
 800293e:	881b      	ldrh	r3, [r3, #0]
 8002940:	085b      	lsrs	r3, r3, #1
 8002942:	b29b      	uxth	r3, r3
 8002944:	001a      	movs	r2, r3
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	18d3      	adds	r3, r2, r3
 800294a:	613b      	str	r3, [r7, #16]

						addr[0] = addrSound & 0xFF;
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	b2da      	uxtb	r2, r3
 8002950:	2418      	movs	r4, #24
 8002952:	193b      	adds	r3, r7, r4
 8002954:	701a      	strb	r2, [r3, #0]
						addr[1] = (addrSound >> 8) & 0xFF;
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	0a1b      	lsrs	r3, r3, #8
 800295a:	b2da      	uxtb	r2, r3
 800295c:	193b      	adds	r3, r7, r4
 800295e:	705a      	strb	r2, [r3, #1]
						addr[2] = (addrSound >> 16) & 0xFF;
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	0c1b      	lsrs	r3, r3, #16
 8002964:	b2da      	uxtb	r2, r3
 8002966:	193b      	adds	r3, r7, r4
 8002968:	709a      	strb	r2, [r3, #2]
						addr[3] = (addrSound >> 24) & 0xFF;
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	0e1b      	lsrs	r3, r3, #24
 800296e:	b2da      	uxtb	r2, r3
 8002970:	193b      	adds	r3, r7, r4
 8002972:	70da      	strb	r2, [r3, #3]

						GPIOB->ODR &= ~(1 << 9); //reset FLASH CS
 8002974:	4b53      	ldr	r3, [pc, #332]	; (8002ac4 <soundPlay+0x498>)
 8002976:	695a      	ldr	r2, [r3, #20]
 8002978:	4b52      	ldr	r3, [pc, #328]	; (8002ac4 <soundPlay+0x498>)
 800297a:	4953      	ldr	r1, [pc, #332]	; (8002ac8 <soundPlay+0x49c>)
 800297c:	400a      	ands	r2, r1
 800297e:	615a      	str	r2, [r3, #20]
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & memCMD, 1, 50); //read command with 4-byte address
 8002980:	232b      	movs	r3, #43	; 0x2b
 8002982:	18f9      	adds	r1, r7, r3
 8002984:	4851      	ldr	r0, [pc, #324]	; (8002acc <soundPlay+0x4a0>)
 8002986:	2332      	movs	r3, #50	; 0x32
 8002988:	2201      	movs	r2, #1
 800298a:	f005 ff93 	bl	80088b4 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[3], 1, 50); //send address
 800298e:	193b      	adds	r3, r7, r4
 8002990:	1cd9      	adds	r1, r3, #3
 8002992:	484e      	ldr	r0, [pc, #312]	; (8002acc <soundPlay+0x4a0>)
 8002994:	2332      	movs	r3, #50	; 0x32
 8002996:	2201      	movs	r2, #1
 8002998:	f005 ff8c 	bl	80088b4 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[2], 1, 50); //send address
 800299c:	193b      	adds	r3, r7, r4
 800299e:	1c99      	adds	r1, r3, #2
 80029a0:	484a      	ldr	r0, [pc, #296]	; (8002acc <soundPlay+0x4a0>)
 80029a2:	2332      	movs	r3, #50	; 0x32
 80029a4:	2201      	movs	r2, #1
 80029a6:	f005 ff85 	bl	80088b4 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[1], 1, 50); //send address
 80029aa:	193b      	adds	r3, r7, r4
 80029ac:	1c59      	adds	r1, r3, #1
 80029ae:	4847      	ldr	r0, [pc, #284]	; (8002acc <soundPlay+0x4a0>)
 80029b0:	2332      	movs	r3, #50	; 0x32
 80029b2:	2201      	movs	r2, #1
 80029b4:	f005 ff7e 	bl	80088b4 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[0], 1, 50); //send address
 80029b8:	1939      	adds	r1, r7, r4
 80029ba:	4844      	ldr	r0, [pc, #272]	; (8002acc <soundPlay+0x4a0>)
 80029bc:	2332      	movs	r3, #50	; 0x32
 80029be:	2201      	movs	r2, #1
 80029c0:	f005 ff78 	bl	80088b4 <HAL_SPI_Transmit>
						HAL_SPI_Receive(&hspi2, (uint8_t*)&soundBuf[0], (bufLen >> 1), 5000);
 80029c4:	4b3e      	ldr	r3, [pc, #248]	; (8002ac0 <soundPlay+0x494>)
 80029c6:	881b      	ldrh	r3, [r3, #0]
 80029c8:	085b      	lsrs	r3, r3, #1
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	4b40      	ldr	r3, [pc, #256]	; (8002ad0 <soundPlay+0x4a4>)
 80029ce:	4941      	ldr	r1, [pc, #260]	; (8002ad4 <soundPlay+0x4a8>)
 80029d0:	483e      	ldr	r0, [pc, #248]	; (8002acc <soundPlay+0x4a0>)
 80029d2:	f006 f8c7 	bl	8008b64 <HAL_SPI_Receive>
//						HAL_SPI_Receive_DMA(&hspi2, (uint8_t*)  & soundBuf[0], (bufLen >> 1));
						GPIOB->ODR |= 1 << 9;	//set FLASH CS
 80029d6:	4b3b      	ldr	r3, [pc, #236]	; (8002ac4 <soundPlay+0x498>)
 80029d8:	695a      	ldr	r2, [r3, #20]
 80029da:	4b3a      	ldr	r3, [pc, #232]	; (8002ac4 <soundPlay+0x498>)
 80029dc:	2180      	movs	r1, #128	; 0x80
 80029de:	0089      	lsls	r1, r1, #2
 80029e0:	430a      	orrs	r2, r1
 80029e2:	615a      	str	r2, [r3, #20]
						half_of_buf = 1;
 80029e4:	4b34      	ldr	r3, [pc, #208]	; (8002ab8 <soundPlay+0x48c>)
 80029e6:	2201      	movs	r2, #1
 80029e8:	701a      	strb	r2, [r3, #0]
					}
					if(half_of_buf == 0)
 80029ea:	4b33      	ldr	r3, [pc, #204]	; (8002ab8 <soundPlay+0x48c>)
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d156      	bne.n	8002aa0 <soundPlay+0x474>
					{
	//					GPIOC->ODR |= 1 << 6;	//set BF
//						GPIOC->ODR &= ~(1 << 6);	//set BF сюда приходит
						addrSound = (addrSound + (bufLen >> 1));
 80029f2:	4b33      	ldr	r3, [pc, #204]	; (8002ac0 <soundPlay+0x494>)
 80029f4:	881b      	ldrh	r3, [r3, #0]
 80029f6:	085b      	lsrs	r3, r3, #1
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	001a      	movs	r2, r3
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	18d3      	adds	r3, r2, r3
 8002a00:	613b      	str	r3, [r7, #16]

						addr[0] = addrSound & 0xFF;
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	b2da      	uxtb	r2, r3
 8002a06:	2418      	movs	r4, #24
 8002a08:	193b      	adds	r3, r7, r4
 8002a0a:	701a      	strb	r2, [r3, #0]
						addr[1] = (addrSound >> 8) & 0xFF;
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	0a1b      	lsrs	r3, r3, #8
 8002a10:	b2da      	uxtb	r2, r3
 8002a12:	193b      	adds	r3, r7, r4
 8002a14:	705a      	strb	r2, [r3, #1]
						addr[2] = (addrSound >> 16) & 0xFF;
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	0c1b      	lsrs	r3, r3, #16
 8002a1a:	b2da      	uxtb	r2, r3
 8002a1c:	193b      	adds	r3, r7, r4
 8002a1e:	709a      	strb	r2, [r3, #2]
						addr[3] = (addrSound >> 24) & 0xFF;
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	0e1b      	lsrs	r3, r3, #24
 8002a24:	b2da      	uxtb	r2, r3
 8002a26:	193b      	adds	r3, r7, r4
 8002a28:	70da      	strb	r2, [r3, #3]

						GPIOB->ODR &= ~(1 << 9); //reset FLASH CS
 8002a2a:	4b26      	ldr	r3, [pc, #152]	; (8002ac4 <soundPlay+0x498>)
 8002a2c:	695a      	ldr	r2, [r3, #20]
 8002a2e:	4b25      	ldr	r3, [pc, #148]	; (8002ac4 <soundPlay+0x498>)
 8002a30:	4925      	ldr	r1, [pc, #148]	; (8002ac8 <soundPlay+0x49c>)
 8002a32:	400a      	ands	r2, r1
 8002a34:	615a      	str	r2, [r3, #20]
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & memCMD, 1, 50); //read command with 4-byte address
 8002a36:	232b      	movs	r3, #43	; 0x2b
 8002a38:	18f9      	adds	r1, r7, r3
 8002a3a:	4824      	ldr	r0, [pc, #144]	; (8002acc <soundPlay+0x4a0>)
 8002a3c:	2332      	movs	r3, #50	; 0x32
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f005 ff38 	bl	80088b4 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[3], 1, 50); //send address
 8002a44:	193b      	adds	r3, r7, r4
 8002a46:	1cd9      	adds	r1, r3, #3
 8002a48:	4820      	ldr	r0, [pc, #128]	; (8002acc <soundPlay+0x4a0>)
 8002a4a:	2332      	movs	r3, #50	; 0x32
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	f005 ff31 	bl	80088b4 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[2], 1, 50); //send address
 8002a52:	193b      	adds	r3, r7, r4
 8002a54:	1c99      	adds	r1, r3, #2
 8002a56:	481d      	ldr	r0, [pc, #116]	; (8002acc <soundPlay+0x4a0>)
 8002a58:	2332      	movs	r3, #50	; 0x32
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f005 ff2a 	bl	80088b4 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[1], 1, 50); //send address
 8002a60:	193b      	adds	r3, r7, r4
 8002a62:	1c59      	adds	r1, r3, #1
 8002a64:	4819      	ldr	r0, [pc, #100]	; (8002acc <soundPlay+0x4a0>)
 8002a66:	2332      	movs	r3, #50	; 0x32
 8002a68:	2201      	movs	r2, #1
 8002a6a:	f005 ff23 	bl	80088b4 <HAL_SPI_Transmit>
						HAL_SPI_Transmit(&hspi2, (uint8_t*) & addr[0], 1, 50); //send address
 8002a6e:	1939      	adds	r1, r7, r4
 8002a70:	4816      	ldr	r0, [pc, #88]	; (8002acc <soundPlay+0x4a0>)
 8002a72:	2332      	movs	r3, #50	; 0x32
 8002a74:	2201      	movs	r2, #1
 8002a76:	f005 ff1d 	bl	80088b4 <HAL_SPI_Transmit>
						HAL_SPI_Receive(&hspi2, (uint8_t*)&soundBuf[2048], (bufLen >> 1), 5000);
 8002a7a:	4b11      	ldr	r3, [pc, #68]	; (8002ac0 <soundPlay+0x494>)
 8002a7c:	881b      	ldrh	r3, [r3, #0]
 8002a7e:	085b      	lsrs	r3, r3, #1
 8002a80:	b29a      	uxth	r2, r3
 8002a82:	4b13      	ldr	r3, [pc, #76]	; (8002ad0 <soundPlay+0x4a4>)
 8002a84:	4914      	ldr	r1, [pc, #80]	; (8002ad8 <soundPlay+0x4ac>)
 8002a86:	4811      	ldr	r0, [pc, #68]	; (8002acc <soundPlay+0x4a0>)
 8002a88:	f006 f86c 	bl	8008b64 <HAL_SPI_Receive>
//						HAL_SPI_Receive_DMA(&hspi2, (uint8_t*)  & soundBuf[0], (bufLen >> 1));
						GPIOB->ODR |= 1 << 9;	//set FLASH CS
 8002a8c:	4b0d      	ldr	r3, [pc, #52]	; (8002ac4 <soundPlay+0x498>)
 8002a8e:	695a      	ldr	r2, [r3, #20]
 8002a90:	4b0c      	ldr	r3, [pc, #48]	; (8002ac4 <soundPlay+0x498>)
 8002a92:	2180      	movs	r1, #128	; 0x80
 8002a94:	0089      	lsls	r1, r1, #2
 8002a96:	430a      	orrs	r2, r1
 8002a98:	615a      	str	r2, [r3, #20]
						half_of_buf = 1;
 8002a9a:	4b07      	ldr	r3, [pc, #28]	; (8002ab8 <soundPlay+0x48c>)
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	701a      	strb	r2, [r3, #0]
				while(curBuf <= bufCount)
 8002aa0:	4b0e      	ldr	r3, [pc, #56]	; (8002adc <soundPlay+0x4b0>)
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	4b0e      	ldr	r3, [pc, #56]	; (8002ae0 <soundPlay+0x4b4>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d800      	bhi.n	8002aae <soundPlay+0x482>
 8002aac:	e703      	b.n	80028b6 <soundPlay+0x28a>
					}
				}
				return;
 8002aae:	46c0      	nop			; (mov r8, r8)
			}
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	b00d      	add	sp, #52	; 0x34
 8002ab6:	bd90      	pop	{r4, r7, pc}
 8002ab8:	20003414 	.word	0x20003414
 8002abc:	50000800 	.word	0x50000800
 8002ac0:	20000032 	.word	0x20000032
 8002ac4:	50000400 	.word	0x50000400
 8002ac8:	fffffdff 	.word	0xfffffdff
 8002acc:	2000017c 	.word	0x2000017c
 8002ad0:	00001388 	.word	0x00001388
 8002ad4:	20002414 	.word	0x20002414
 8002ad8:	20002c14 	.word	0x20002c14
 8002adc:	2000240c 	.word	0x2000240c
 8002ae0:	20002410 	.word	0x20002410

08002ae4 <sound_half_transfer_callback>:
		///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
		void sound_half_transfer_callback()
		{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
			half_of_buf = 2;
 8002ae8:	4b02      	ldr	r3, [pc, #8]	; (8002af4 <sound_half_transfer_callback+0x10>)
 8002aea:	2202      	movs	r2, #2
 8002aec:	701a      	strb	r2, [r3, #0]
		}
 8002aee:	46c0      	nop			; (mov r8, r8)
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	20003414 	.word	0x20003414

08002af8 <sound_full_transfer_callback>:
		///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
		void sound_full_transfer_callback()
		{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
			curBuf += 1;
 8002afc:	4b12      	ldr	r3, [pc, #72]	; (8002b48 <sound_full_transfer_callback+0x50>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	1c5a      	adds	r2, r3, #1
 8002b02:	4b11      	ldr	r3, [pc, #68]	; (8002b48 <sound_full_transfer_callback+0x50>)
 8002b04:	601a      	str	r2, [r3, #0]
			if(curBuf <= bufCount)
 8002b06:	4b10      	ldr	r3, [pc, #64]	; (8002b48 <sound_full_transfer_callback+0x50>)
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	4b10      	ldr	r3, [pc, #64]	; (8002b4c <sound_full_transfer_callback+0x54>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d80c      	bhi.n	8002b2c <sound_full_transfer_callback+0x34>
			{
				HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*) & soundBuf[0], (bufLen >> 1));
 8002b12:	4b0f      	ldr	r3, [pc, #60]	; (8002b50 <sound_full_transfer_callback+0x58>)
 8002b14:	881b      	ldrh	r3, [r3, #0]
 8002b16:	085b      	lsrs	r3, r3, #1
 8002b18:	b29a      	uxth	r2, r3
 8002b1a:	490e      	ldr	r1, [pc, #56]	; (8002b54 <sound_full_transfer_callback+0x5c>)
 8002b1c:	4b0e      	ldr	r3, [pc, #56]	; (8002b58 <sound_full_transfer_callback+0x60>)
 8002b1e:	0018      	movs	r0, r3
 8002b20:	f004 f91c 	bl	8006d5c <HAL_I2S_Transmit_DMA>
				half_of_buf = 0;
 8002b24:	4b0d      	ldr	r3, [pc, #52]	; (8002b5c <sound_full_transfer_callback+0x64>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	701a      	strb	r2, [r3, #0]
			{
				isSoundOver = 1;
				GPIOC->ODR |= 1 << 6;	//set BF
				speakerMute();
			}
		}
 8002b2a:	e00a      	b.n	8002b42 <sound_full_transfer_callback+0x4a>
				isSoundOver = 1;
 8002b2c:	4b0c      	ldr	r3, [pc, #48]	; (8002b60 <sound_full_transfer_callback+0x68>)
 8002b2e:	2201      	movs	r2, #1
 8002b30:	701a      	strb	r2, [r3, #0]
				GPIOC->ODR |= 1 << 6;	//set BF
 8002b32:	4b0c      	ldr	r3, [pc, #48]	; (8002b64 <sound_full_transfer_callback+0x6c>)
 8002b34:	695a      	ldr	r2, [r3, #20]
 8002b36:	4b0b      	ldr	r3, [pc, #44]	; (8002b64 <sound_full_transfer_callback+0x6c>)
 8002b38:	2140      	movs	r1, #64	; 0x40
 8002b3a:	430a      	orrs	r2, r1
 8002b3c:	615a      	str	r2, [r3, #20]
				speakerMute();
 8002b3e:	f000 f85c 	bl	8002bfa <speakerMute>
		}
 8002b42:	46c0      	nop			; (mov r8, r8)
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	2000240c 	.word	0x2000240c
 8002b4c:	20002410 	.word	0x20002410
 8002b50:	20000032 	.word	0x20000032
 8002b54:	20002414 	.word	0x20002414
 8002b58:	200000e4 	.word	0x200000e4
 8002b5c:	20003414 	.word	0x20003414
 8002b60:	20003415 	.word	0x20003415
 8002b64:	50000800 	.word	0x50000800

08002b68 <setVolume>:
		//=============================================================================================
			void setVolume(uint8_t AMP, uint8_t DAC_Gain, uint8_t volume)
			{
 8002b68:	b590      	push	{r4, r7, lr}
 8002b6a:	b085      	sub	sp, #20
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	0004      	movs	r4, r0
 8002b70:	0008      	movs	r0, r1
 8002b72:	0011      	movs	r1, r2
 8002b74:	1dfb      	adds	r3, r7, #7
 8002b76:	1c22      	adds	r2, r4, #0
 8002b78:	701a      	strb	r2, [r3, #0]
 8002b7a:	1dbb      	adds	r3, r7, #6
 8002b7c:	1c02      	adds	r2, r0, #0
 8002b7e:	701a      	strb	r2, [r3, #0]
 8002b80:	1d7b      	adds	r3, r7, #5
 8002b82:	1c0a      	adds	r2, r1, #0
 8002b84:	701a      	strb	r2, [r3, #0]
				uint8_t volumeResult = 0;
 8002b86:	210f      	movs	r1, #15
 8002b88:	187b      	adds	r3, r7, r1
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	701a      	strb	r2, [r3, #0]
				volumeResult = 116 - (volume * 10);
 8002b8e:	1d7b      	adds	r3, r7, #5
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	1c1a      	adds	r2, r3, #0
 8002b94:	0152      	lsls	r2, r2, #5
 8002b96:	1ad2      	subs	r2, r2, r3
 8002b98:	0092      	lsls	r2, r2, #2
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	18db      	adds	r3, r3, r3
 8002b9e:	b2da      	uxtb	r2, r3
 8002ba0:	000c      	movs	r4, r1
 8002ba2:	187b      	adds	r3, r7, r1
 8002ba4:	3274      	adds	r2, #116	; 0x74
 8002ba6:	701a      	strb	r2, [r3, #0]
				AMP = 16*5;
 8002ba8:	1dfb      	adds	r3, r7, #7
 8002baa:	2250      	movs	r2, #80	; 0x50
 8002bac:	701a      	strb	r2, [r3, #0]
				DAC_Gain = 48;
 8002bae:	1dbb      	adds	r3, r7, #6
 8002bb0:	2230      	movs	r2, #48	; 0x30
 8002bb2:	701a      	strb	r2, [r3, #0]
				I2C_SOUND_ChangePage(0x00);
 8002bb4:	2000      	movs	r0, #0
 8002bb6:	f7fe fe29 	bl	800180c <I2C_SOUND_ChangePage>
				WriteReg_I2C_SOUND(0x41, DAC_Gain);	//DAC digital gain 0dB (P0, R65, D7-D0=00000000) cnDacValueOn by SB
 8002bba:	1dbb      	adds	r3, r7, #6
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	0019      	movs	r1, r3
 8002bc0:	2041      	movs	r0, #65	; 0x41
 8002bc2:	f7fe fe41 	bl	8001848 <WriteReg_I2C_SOUND>
					I2C_SOUND_ChangePage(0x01);
 8002bc6:	2001      	movs	r0, #1
 8002bc8:	f7fe fe20 	bl	800180c <I2C_SOUND_ChangePage>
					WriteReg_I2C_SOUND(0x10, 0x00);	//Headphone is muted// 1<<6 by SB
 8002bcc:	2100      	movs	r1, #0
 8002bce:	2010      	movs	r0, #16
 8002bd0:	f7fe fe3a 	bl	8001848 <WriteReg_I2C_SOUND>
					WriteReg_I2C_SOUND(0x2E, volumeResult);	//SPK attn. Gain =0dB (P1, R46, 0d - 116 d, 255d)
 8002bd4:	193b      	adds	r3, r7, r4
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	0019      	movs	r1, r3
 8002bda:	202e      	movs	r0, #46	; 0x2e
 8002bdc:	f7fe fe34 	bl	8001848 <WriteReg_I2C_SOUND>
					WriteReg_I2C_SOUND(0x30, AMP);	//SPK driver Gain=6.0dB (P1, R48, 16d - 80d)
 8002be0:	1dfb      	adds	r3, r7, #7
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	0019      	movs	r1, r3
 8002be6:	2030      	movs	r0, #48	; 0x30
 8002be8:	f7fe fe2e 	bl	8001848 <WriteReg_I2C_SOUND>
//					WriteReg_I2C_SOUND(0x30, volume);	//SPK driver Gain=6.0dB (P1, R48, D6-D4=001
					HAL_Delay(3);
 8002bec:	2003      	movs	r0, #3
 8002bee:	f001 fd8f 	bl	8004710 <HAL_Delay>
			}
 8002bf2:	46c0      	nop			; (mov r8, r8)
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	b005      	add	sp, #20
 8002bf8:	bd90      	pop	{r4, r7, pc}

08002bfa <speakerMute>:
			//=============================================================================================
			void speakerMute(void)
			{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	af00      	add	r7, sp, #0
				I2C_SOUND_ChangePage(0x01);
 8002bfe:	2001      	movs	r0, #1
 8002c00:	f7fe fe04 	bl	800180c <I2C_SOUND_ChangePage>
				WriteReg_I2C_SOUND(0x2D, 0);
 8002c04:	2100      	movs	r1, #0
 8002c06:	202d      	movs	r0, #45	; 0x2d
 8002c08:	f7fe fe1e 	bl	8001848 <WriteReg_I2C_SOUND>
			}
 8002c0c:	46c0      	nop			; (mov r8, r8)
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}

08002c12 <speakerPowerUp>:
			//=============================================================================================
			void speakerPowerUp(void)
			{
 8002c12:	b580      	push	{r7, lr}
 8002c14:	af00      	add	r7, sp, #0
				I2C_SOUND_ChangePage(0x01);
 8002c16:	2001      	movs	r0, #1
 8002c18:	f7fe fdf8 	bl	800180c <I2C_SOUND_ChangePage>
				WriteReg_I2C_SOUND(0x2D, 2);
 8002c1c:	2102      	movs	r1, #2
 8002c1e:	202d      	movs	r0, #45	; 0x2d
 8002c20:	f7fe fe12 	bl	8001848 <WriteReg_I2C_SOUND>
			}
 8002c24:	46c0      	nop			; (mov r8, r8)
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
	...

08002c2c <MEM_GetID>:
		dat = 0x04;
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 5);//write disable Is it neccessary, if WP pin is used????????????????????????????
		GPIOB->ODR |= 1 << 9;	// set cs
//    GPIOC->ODR &= ~(1 << 14);//Write Disable
	}
	uint32_t MEM_GetID(void) {
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
		uint8_t dat;
		uint8_t tmp[1] = { 0x00 };
 8002c32:	1d3b      	adds	r3, r7, #4
 8002c34:	4a29      	ldr	r2, [pc, #164]	; (8002cdc <MEM_GetID+0xb0>)
 8002c36:	7812      	ldrb	r2, [r2, #0]
 8002c38:	701a      	strb	r2, [r3, #0]
		dat = 0x9E;
 8002c3a:	1dfb      	adds	r3, r7, #7
 8002c3c:	229e      	movs	r2, #158	; 0x9e
 8002c3e:	701a      	strb	r2, [r3, #0]
		GPIOB->ODR &= ~(1 <<9);	//reset cs
 8002c40:	4b27      	ldr	r3, [pc, #156]	; (8002ce0 <MEM_GetID+0xb4>)
 8002c42:	695a      	ldr	r2, [r3, #20]
 8002c44:	4b26      	ldr	r3, [pc, #152]	; (8002ce0 <MEM_GetID+0xb4>)
 8002c46:	4927      	ldr	r1, [pc, #156]	; (8002ce4 <MEM_GetID+0xb8>)
 8002c48:	400a      	ands	r2, r1
 8002c4a:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 50);	//read ID command
 8002c4c:	1df9      	adds	r1, r7, #7
 8002c4e:	4826      	ldr	r0, [pc, #152]	; (8002ce8 <MEM_GetID+0xbc>)
 8002c50:	2332      	movs	r3, #50	; 0x32
 8002c52:	2201      	movs	r2, #1
 8002c54:	f005 fe2e 	bl	80088b4 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8002c58:	23fa      	movs	r3, #250	; 0xfa
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	1d39      	adds	r1, r7, #4
 8002c5e:	4822      	ldr	r0, [pc, #136]	; (8002ce8 <MEM_GetID+0xbc>)
 8002c60:	2201      	movs	r2, #1
 8002c62:	f005 ff7f 	bl	8008b64 <HAL_SPI_Receive>
		MEM_ID = (uint32_t) tmp[0];
 8002c66:	1d3b      	adds	r3, r7, #4
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	001a      	movs	r2, r3
 8002c6c:	4b1f      	ldr	r3, [pc, #124]	; (8002cec <MEM_GetID+0xc0>)
 8002c6e:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;                    			//MSB
 8002c70:	4b1e      	ldr	r3, [pc, #120]	; (8002cec <MEM_GetID+0xc0>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	021a      	lsls	r2, r3, #8
 8002c76:	4b1d      	ldr	r3, [pc, #116]	; (8002cec <MEM_GetID+0xc0>)
 8002c78:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8002c7a:	23fa      	movs	r3, #250	; 0xfa
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	1d39      	adds	r1, r7, #4
 8002c80:	4819      	ldr	r0, [pc, #100]	; (8002ce8 <MEM_GetID+0xbc>)
 8002c82:	2201      	movs	r2, #1
 8002c84:	f005 ff6e 	bl	8008b64 <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8002c88:	1d3b      	adds	r3, r7, #4
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	001a      	movs	r2, r3
 8002c8e:	4b17      	ldr	r3, [pc, #92]	; (8002cec <MEM_GetID+0xc0>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	18d2      	adds	r2, r2, r3
 8002c94:	4b15      	ldr	r3, [pc, #84]	; (8002cec <MEM_GetID+0xc0>)
 8002c96:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;
 8002c98:	4b14      	ldr	r3, [pc, #80]	; (8002cec <MEM_GetID+0xc0>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	021a      	lsls	r2, r3, #8
 8002c9e:	4b13      	ldr	r3, [pc, #76]	; (8002cec <MEM_GetID+0xc0>)
 8002ca0:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8002ca2:	23fa      	movs	r3, #250	; 0xfa
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	1d39      	adds	r1, r7, #4
 8002ca8:	480f      	ldr	r0, [pc, #60]	; (8002ce8 <MEM_GetID+0xbc>)
 8002caa:	2201      	movs	r2, #1
 8002cac:	f005 ff5a 	bl	8008b64 <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8002cb0:	1d3b      	adds	r3, r7, #4
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	001a      	movs	r2, r3
 8002cb6:	4b0d      	ldr	r3, [pc, #52]	; (8002cec <MEM_GetID+0xc0>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	18d2      	adds	r2, r2, r3
 8002cbc:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <MEM_GetID+0xc0>)
 8002cbe:	601a      	str	r2, [r3, #0]
		GPIOB->ODR |= 1 << 9;                    			// set cs
 8002cc0:	4b07      	ldr	r3, [pc, #28]	; (8002ce0 <MEM_GetID+0xb4>)
 8002cc2:	695a      	ldr	r2, [r3, #20]
 8002cc4:	4b06      	ldr	r3, [pc, #24]	; (8002ce0 <MEM_GetID+0xb4>)
 8002cc6:	2180      	movs	r1, #128	; 0x80
 8002cc8:	0089      	lsls	r1, r1, #2
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	615a      	str	r2, [r3, #20]
		return (MEM_ID);
 8002cce:	4b07      	ldr	r3, [pc, #28]	; (8002cec <MEM_GetID+0xc0>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
	}
 8002cd2:	0018      	movs	r0, r3
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	b002      	add	sp, #8
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	46c0      	nop			; (mov r8, r8)
 8002cdc:	0800c8ec 	.word	0x0800c8ec
 8002ce0:	50000400 	.word	0x50000400
 8002ce4:	fffffdff 	.word	0xfffffdff
 8002ce8:	2000017c 	.word	0x2000017c
 8002cec:	200003c8 	.word	0x200003c8

08002cf0 <cmdExecute>:
	uint16_t Scount(void){
		LIS3DHreadData();

	}
//====================================================================================================================
	uint8_t cmdExecute(uint8_t cmd2Execute){
 8002cf0:	b590      	push	{r4, r7, lr}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af02      	add	r7, sp, #8
 8002cf6:	0002      	movs	r2, r0
 8002cf8:	1dfb      	adds	r3, r7, #7
 8002cfa:	701a      	strb	r2, [r3, #0]
		if(cmd[0]==0x10){return;}	// protection against short peaks while cmd 10h
 8002cfc:	4b6e      	ldr	r3, [pc, #440]	; (8002eb8 <cmdExecute+0x1c8>)
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	2b10      	cmp	r3, #16
 8002d02:	d100      	bne.n	8002d06 <cmdExecute+0x16>
 8002d04:	e0cf      	b.n	8002ea6 <cmdExecute+0x1b6>
		if(soundReady==0){return;}
 8002d06:	4b6d      	ldr	r3, [pc, #436]	; (8002ebc <cmdExecute+0x1cc>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d100      	bne.n	8002d10 <cmdExecute+0x20>
 8002d0e:	e0cc      	b.n	8002eaa <cmdExecute+0x1ba>
//		if(cmd[0]==00){return;}
		if (bf4me!=0x00){return;}	// protection against false BF resets
 8002d10:	4b6b      	ldr	r3, [pc, #428]	; (8002ec0 <cmdExecute+0x1d0>)
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d000      	beq.n	8002d1a <cmdExecute+0x2a>
 8002d18:	e0c9      	b.n	8002eae <cmdExecute+0x1be>
		USART2->ICR|=USART_ICR_ORECF;
 8002d1a:	4b6a      	ldr	r3, [pc, #424]	; (8002ec4 <cmdExecute+0x1d4>)
 8002d1c:	6a1a      	ldr	r2, [r3, #32]
 8002d1e:	4b69      	ldr	r3, [pc, #420]	; (8002ec4 <cmdExecute+0x1d4>)
 8002d20:	2108      	movs	r1, #8
 8002d22:	430a      	orrs	r2, r1
 8002d24:	621a      	str	r2, [r3, #32]
		if(cmd2Execute==0x02){}
		if(cmd2Execute==0x03){}
		if(cmd2Execute==0x04){}
		if(cmd2Execute==0x10){}

		if(cmd2Execute==0x11)
 8002d26:	1dfb      	adds	r3, r7, #7
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	2b11      	cmp	r3, #17
 8002d2c:	d116      	bne.n	8002d5c <cmdExecute+0x6c>
		{
			GPIOC->ODR &=~ GPIO_ODR_OD6;
 8002d2e:	4b66      	ldr	r3, [pc, #408]	; (8002ec8 <cmdExecute+0x1d8>)
 8002d30:	695a      	ldr	r2, [r3, #20]
 8002d32:	4b65      	ldr	r3, [pc, #404]	; (8002ec8 <cmdExecute+0x1d8>)
 8002d34:	2140      	movs	r1, #64	; 0x40
 8002d36:	438a      	bics	r2, r1
 8002d38:	615a      	str	r2, [r3, #20]
			bf4me=0x11;	//set BF flag 4 me
 8002d3a:	4b61      	ldr	r3, [pc, #388]	; (8002ec0 <cmdExecute+0x1d0>)
 8002d3c:	2211      	movs	r2, #17
 8002d3e:	701a      	strb	r2, [r3, #0]
			cmdCur = 0x11;
 8002d40:	4b62      	ldr	r3, [pc, #392]	; (8002ecc <cmdExecute+0x1dc>)
 8002d42:	2211      	movs	r2, #17
 8002d44:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
//			weoShowFullScreen(picNum);
			weoShowFullScreenDMA(picNum);
 8002d46:	4b62      	ldr	r3, [pc, #392]	; (8002ed0 <cmdExecute+0x1e0>)
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	0018      	movs	r0, r3
 8002d4c:	f7ff faec 	bl	8002328 <weoShowFullScreenDMA>
			USART2->ICR|=USART_ICR_ORECF;
 8002d50:	4b5c      	ldr	r3, [pc, #368]	; (8002ec4 <cmdExecute+0x1d4>)
 8002d52:	6a1a      	ldr	r2, [r3, #32]
 8002d54:	4b5b      	ldr	r3, [pc, #364]	; (8002ec4 <cmdExecute+0x1d4>)
 8002d56:	2108      	movs	r1, #8
 8002d58:	430a      	orrs	r2, r1
 8002d5a:	621a      	str	r2, [r3, #32]
		}

		if(cmd2Execute==0x12)
 8002d5c:	1dfb      	adds	r3, r7, #7
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	2b12      	cmp	r3, #18
 8002d62:	d116      	bne.n	8002d92 <cmdExecute+0xa2>
		{
			bf4me=0x12;	//set BF flag 4 me
 8002d64:	4b56      	ldr	r3, [pc, #344]	; (8002ec0 <cmdExecute+0x1d0>)
 8002d66:	2212      	movs	r2, #18
 8002d68:	701a      	strb	r2, [r3, #0]
			cmdCur = 0x12;
 8002d6a:	4b58      	ldr	r3, [pc, #352]	; (8002ecc <cmdExecute+0x1dc>)
 8002d6c:	2212      	movs	r2, #18
 8002d6e:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF
			weoShowSmallImageDMA(picNum,imX,imY);
 8002d70:	4b57      	ldr	r3, [pc, #348]	; (8002ed0 <cmdExecute+0x1e0>)
 8002d72:	7818      	ldrb	r0, [r3, #0]
 8002d74:	4b57      	ldr	r3, [pc, #348]	; (8002ed4 <cmdExecute+0x1e4>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	b2d9      	uxtb	r1, r3
 8002d7a:	4b57      	ldr	r3, [pc, #348]	; (8002ed8 <cmdExecute+0x1e8>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	001a      	movs	r2, r3
 8002d82:	f7ff fb49 	bl	8002418 <weoShowSmallImageDMA>
//			weoShowSmallImage(picNum,imX,imY);
			USART2->ICR|=USART_ICR_ORECF;
 8002d86:	4b4f      	ldr	r3, [pc, #316]	; (8002ec4 <cmdExecute+0x1d4>)
 8002d88:	6a1a      	ldr	r2, [r3, #32]
 8002d8a:	4b4e      	ldr	r3, [pc, #312]	; (8002ec4 <cmdExecute+0x1d4>)
 8002d8c:	2108      	movs	r1, #8
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	621a      	str	r2, [r3, #32]
		}

		if(cmd2Execute==0x13)
 8002d92:	1dfb      	adds	r3, r7, #7
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	2b13      	cmp	r3, #19
 8002d98:	d114      	bne.n	8002dc4 <cmdExecute+0xd4>
		{
			bf4me=0x13;	//set BF flag 4 me
 8002d9a:	4b49      	ldr	r3, [pc, #292]	; (8002ec0 <cmdExecute+0x1d0>)
 8002d9c:	2213      	movs	r2, #19
 8002d9e:	701a      	strb	r2, [r3, #0]
			cmdCur = 0x13;
 8002da0:	4b4a      	ldr	r3, [pc, #296]	; (8002ecc <cmdExecute+0x1dc>)
 8002da2:	2213      	movs	r2, #19
 8002da4:	701a      	strb	r2, [r3, #0]
//			if(cmd2Execute!=0){GPIOC->ODR &= ~(1 << 6);}	//reset BF

//			printASCIIarray_old(imX,imY, strLen,dataASCII);
			printASCIIarray(imX,imY,strLen,fontInfo,dataASCII);
 8002da6:	4b4b      	ldr	r3, [pc, #300]	; (8002ed4 <cmdExecute+0x1e4>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	b2d8      	uxtb	r0, r3
 8002dac:	4b4a      	ldr	r3, [pc, #296]	; (8002ed8 <cmdExecute+0x1e8>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	b2d9      	uxtb	r1, r3
 8002db2:	4b4a      	ldr	r3, [pc, #296]	; (8002edc <cmdExecute+0x1ec>)
 8002db4:	781a      	ldrb	r2, [r3, #0]
 8002db6:	4b4a      	ldr	r3, [pc, #296]	; (8002ee0 <cmdExecute+0x1f0>)
 8002db8:	781c      	ldrb	r4, [r3, #0]
 8002dba:	4b4a      	ldr	r3, [pc, #296]	; (8002ee4 <cmdExecute+0x1f4>)
 8002dbc:	9300      	str	r3, [sp, #0]
 8002dbe:	0023      	movs	r3, r4
 8002dc0:	f000 f898 	bl	8002ef4 <printASCIIarray>
		}

		if(cmd2Execute==0x14)
 8002dc4:	1dfb      	adds	r3, r7, #7
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	2b14      	cmp	r3, #20
 8002dca:	d110      	bne.n	8002dee <cmdExecute+0xfe>
		{
//			if(soundReady!=1){return;}
			bf4me=0x14;	//set BF flag 4 me
 8002dcc:	4b3c      	ldr	r3, [pc, #240]	; (8002ec0 <cmdExecute+0x1d0>)
 8002dce:	2214      	movs	r2, #20
 8002dd0:	701a      	strb	r2, [r3, #0]
			cmdCur = 0x14;
 8002dd2:	4b3e      	ldr	r3, [pc, #248]	; (8002ecc <cmdExecute+0x1dc>)
 8002dd4:	2214      	movs	r2, #20
 8002dd6:	701a      	strb	r2, [r3, #0]
			soundPlay(numSound);
 8002dd8:	4b43      	ldr	r3, [pc, #268]	; (8002ee8 <cmdExecute+0x1f8>)
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	0018      	movs	r0, r3
 8002dde:	f7ff fc25 	bl	800262c <soundPlay>
			GPIOC->ODR |= 1 << 6;	//set BF
 8002de2:	4b39      	ldr	r3, [pc, #228]	; (8002ec8 <cmdExecute+0x1d8>)
 8002de4:	695a      	ldr	r2, [r3, #20]
 8002de6:	4b38      	ldr	r3, [pc, #224]	; (8002ec8 <cmdExecute+0x1d8>)
 8002de8:	2140      	movs	r1, #64	; 0x40
 8002dea:	430a      	orrs	r2, r1
 8002dec:	615a      	str	r2, [r3, #20]
		}

		if(cmd2Execute==0x15)
 8002dee:	1dfb      	adds	r3, r7, #7
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	2b15      	cmp	r3, #21
 8002df4:	d146      	bne.n	8002e84 <cmdExecute+0x194>
		{
			bf4me=0x15;	//set BF flag 4 me
 8002df6:	4b32      	ldr	r3, [pc, #200]	; (8002ec0 <cmdExecute+0x1d0>)
 8002df8:	2215      	movs	r2, #21
 8002dfa:	701a      	strb	r2, [r3, #0]
			if(volume==0x00)
 8002dfc:	4b3b      	ldr	r3, [pc, #236]	; (8002eec <cmdExecute+0x1fc>)
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d101      	bne.n	8002e08 <cmdExecute+0x118>
			{
				speakerMute();
 8002e04:	f7ff fef9 	bl	8002bfa <speakerMute>
			}
			setVolume(0, 0, volume);
 8002e08:	4b38      	ldr	r3, [pc, #224]	; (8002eec <cmdExecute+0x1fc>)
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	001a      	movs	r2, r3
 8002e0e:	2100      	movs	r1, #0
 8002e10:	2000      	movs	r0, #0
 8002e12:	f7ff fea9 	bl	8002b68 <setVolume>
			if(contrast==0x00)
 8002e16:	4b36      	ldr	r3, [pc, #216]	; (8002ef0 <cmdExecute+0x200>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d102      	bne.n	8002e24 <cmdExecute+0x134>
			{
				weoClear();
 8002e1e:	f7fe fb23 	bl	8001468 <weoClear>
 8002e22:	e029      	b.n	8002e78 <cmdExecute+0x188>
			}
			else{
				GPIOA->ODR &= ~(1 << 6);	//reset cs
 8002e24:	23a0      	movs	r3, #160	; 0xa0
 8002e26:	05db      	lsls	r3, r3, #23
 8002e28:	695a      	ldr	r2, [r3, #20]
 8002e2a:	23a0      	movs	r3, #160	; 0xa0
 8002e2c:	05db      	lsls	r3, r3, #23
 8002e2e:	2140      	movs	r1, #64	; 0x40
 8002e30:	438a      	bics	r2, r1
 8002e32:	615a      	str	r2, [r3, #20]
				GPIOA->ODR &= ~(1 << 7);	// reset dc
 8002e34:	23a0      	movs	r3, #160	; 0xa0
 8002e36:	05db      	lsls	r3, r3, #23
 8002e38:	695a      	ldr	r2, [r3, #20]
 8002e3a:	23a0      	movs	r3, #160	; 0xa0
 8002e3c:	05db      	lsls	r3, r3, #23
 8002e3e:	2180      	movs	r1, #128	; 0x80
 8002e40:	438a      	bics	r2, r1
 8002e42:	615a      	str	r2, [r3, #20]
				USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 8002e44:	2081      	movs	r0, #129	; 0x81
 8002e46:	f7fe fa61 	bl	800130c <USART_AS_SPI_sendCMD>
				USART_AS_SPI_sendCMD(contrast*0x10);
 8002e4a:	4b29      	ldr	r3, [pc, #164]	; (8002ef0 <cmdExecute+0x200>)
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	011b      	lsls	r3, r3, #4
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	0018      	movs	r0, r3
 8002e54:	f7fe fa5a 	bl	800130c <USART_AS_SPI_sendCMD>
				GPIOA->ODR |= 1 << 7;	//set dc
 8002e58:	23a0      	movs	r3, #160	; 0xa0
 8002e5a:	05db      	lsls	r3, r3, #23
 8002e5c:	695a      	ldr	r2, [r3, #20]
 8002e5e:	23a0      	movs	r3, #160	; 0xa0
 8002e60:	05db      	lsls	r3, r3, #23
 8002e62:	2180      	movs	r1, #128	; 0x80
 8002e64:	430a      	orrs	r2, r1
 8002e66:	615a      	str	r2, [r3, #20]
				GPIOA->ODR |= 1 << 6;	//set cs
 8002e68:	23a0      	movs	r3, #160	; 0xa0
 8002e6a:	05db      	lsls	r3, r3, #23
 8002e6c:	695a      	ldr	r2, [r3, #20]
 8002e6e:	23a0      	movs	r3, #160	; 0xa0
 8002e70:	05db      	lsls	r3, r3, #23
 8002e72:	2140      	movs	r1, #64	; 0x40
 8002e74:	430a      	orrs	r2, r1
 8002e76:	615a      	str	r2, [r3, #20]
			}
			GPIOC->ODR |= 1 << 6;	//set BF
 8002e78:	4b13      	ldr	r3, [pc, #76]	; (8002ec8 <cmdExecute+0x1d8>)
 8002e7a:	695a      	ldr	r2, [r3, #20]
 8002e7c:	4b12      	ldr	r3, [pc, #72]	; (8002ec8 <cmdExecute+0x1d8>)
 8002e7e:	2140      	movs	r1, #64	; 0x40
 8002e80:	430a      	orrs	r2, r1
 8002e82:	615a      	str	r2, [r3, #20]
		}

		if(cmd2Execute==0x16)
 8002e84:	1dfb      	adds	r3, r7, #7
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	2b16      	cmp	r3, #22
 8002e8a:	d102      	bne.n	8002e92 <cmdExecute+0x1a2>
		{
			bf4me=0x16;	//set BF flag 4 me
 8002e8c:	4b0c      	ldr	r3, [pc, #48]	; (8002ec0 <cmdExecute+0x1d0>)
 8002e8e:	2216      	movs	r2, #22
 8002e90:	701a      	strb	r2, [r3, #0]

				}
		if(cmd2Execute==0x00){

				}
		if(cmd2Execute=0x00){
 8002e92:	1dfb      	adds	r3, r7, #7
 8002e94:	2200      	movs	r2, #0
 8002e96:	701a      	strb	r2, [r3, #0]

				}
//			}
//		}
		USART2->ICR|=USART_ICR_ORECF;
 8002e98:	4b0a      	ldr	r3, [pc, #40]	; (8002ec4 <cmdExecute+0x1d4>)
 8002e9a:	6a1a      	ldr	r2, [r3, #32]
 8002e9c:	4b09      	ldr	r3, [pc, #36]	; (8002ec4 <cmdExecute+0x1d4>)
 8002e9e:	2108      	movs	r1, #8
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	621a      	str	r2, [r3, #32]
 8002ea4:	e004      	b.n	8002eb0 <cmdExecute+0x1c0>
		if(cmd[0]==0x10){return;}	// protection against short peaks while cmd 10h
 8002ea6:	46c0      	nop			; (mov r8, r8)
 8002ea8:	e002      	b.n	8002eb0 <cmdExecute+0x1c0>
		if(soundReady==0){return;}
 8002eaa:	46c0      	nop			; (mov r8, r8)
 8002eac:	e000      	b.n	8002eb0 <cmdExecute+0x1c0>
		if (bf4me!=0x00){return;}	// protection against false BF resets
 8002eae:	46c0      	nop			; (mov r8, r8)
	}
 8002eb0:	0018      	movs	r0, r3
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	b003      	add	sp, #12
 8002eb6:	bd90      	pop	{r4, r7, pc}
 8002eb8:	200003cc 	.word	0x200003cc
 8002ebc:	20000034 	.word	0x20000034
 8002ec0:	20000404 	.word	0x20000404
 8002ec4:	40004400 	.word	0x40004400
 8002ec8:	50000800 	.word	0x50000800
 8002ecc:	20000403 	.word	0x20000403
 8002ed0:	200003a1 	.word	0x200003a1
 8002ed4:	200003a8 	.word	0x200003a8
 8002ed8:	200003ac 	.word	0x200003ac
 8002edc:	200003a6 	.word	0x200003a6
 8002ee0:	20002408 	.word	0x20002408
 8002ee4:	200003b4 	.word	0x200003b4
 8002ee8:	200003a2 	.word	0x200003a2
 8002eec:	200003a3 	.word	0x200003a3
 8002ef0:	200003a4 	.word	0x200003a4

08002ef4 <printASCIIarray>:
//========================================================================================================================
	uint8_t printASCIIarray(uint8_t imX,uint8_t imY,uint8_t strLen,uint8_t fontInfo,uint8_t dataASCII[]){
 8002ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ef6:	46c6      	mov	lr, r8
 8002ef8:	b500      	push	{lr}
 8002efa:	b0a6      	sub	sp, #152	; 0x98
 8002efc:	af02      	add	r7, sp, #8
 8002efe:	0016      	movs	r6, r2
 8002f00:	469c      	mov	ip, r3
 8002f02:	235f      	movs	r3, #95	; 0x5f
 8002f04:	18fa      	adds	r2, r7, r3
 8002f06:	1c03      	adds	r3, r0, #0
 8002f08:	7013      	strb	r3, [r2, #0]
 8002f0a:	235e      	movs	r3, #94	; 0x5e
 8002f0c:	18fa      	adds	r2, r7, r3
 8002f0e:	1c0b      	adds	r3, r1, #0
 8002f10:	7013      	strb	r3, [r2, #0]
 8002f12:	225d      	movs	r2, #93	; 0x5d
 8002f14:	18ba      	adds	r2, r7, r2
 8002f16:	1c33      	adds	r3, r6, #0
 8002f18:	7013      	strb	r3, [r2, #0]
 8002f1a:	265c      	movs	r6, #92	; 0x5c
 8002f1c:	19ba      	adds	r2, r7, r6
 8002f1e:	4663      	mov	r3, ip
 8002f20:	7013      	strb	r3, [r2, #0]
			uint8_t X_increment,ASCII_height,X_width,ASCII_X,decY,fontCur,contrast,contrastH,contrastL;
//			uint8_t weoBuffer1[49],weoBuffer2[49],weoBuffer[49];
			uint16_t i,j,k, symLen;
			ASCII_X=imX;
 8002f22:	2333      	movs	r3, #51	; 0x33
 8002f24:	2158      	movs	r1, #88	; 0x58
 8002f26:	185a      	adds	r2, r3, r1
 8002f28:	19d2      	adds	r2, r2, r7
 8002f2a:	205f      	movs	r0, #95	; 0x5f
 8002f2c:	183b      	adds	r3, r7, r0
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	7013      	strb	r3, [r2, #0]

			contrastL = (fontInfo & 0xF0)>>4;
 8002f32:	202d      	movs	r0, #45	; 0x2d
 8002f34:	1842      	adds	r2, r0, r1
 8002f36:	19d2      	adds	r2, r2, r7
 8002f38:	19bb      	adds	r3, r7, r6
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	091b      	lsrs	r3, r3, #4
 8002f3e:	7013      	strb	r3, [r2, #0]
			contrastH = (contrastL)<<4;
 8002f40:	262c      	movs	r6, #44	; 0x2c
 8002f42:	1872      	adds	r2, r6, r1
 8002f44:	19d2      	adds	r2, r2, r7
 8002f46:	1843      	adds	r3, r0, r1
 8002f48:	19db      	adds	r3, r3, r7
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	011b      	lsls	r3, r3, #4
 8002f4e:	7013      	strb	r3, [r2, #0]
			contrast = contrastH|contrastL;
 8002f50:	232b      	movs	r3, #43	; 0x2b
 8002f52:	000a      	movs	r2, r1
 8002f54:	1859      	adds	r1, r3, r1
 8002f56:	19c9      	adds	r1, r1, r7
 8002f58:	0013      	movs	r3, r2
 8002f5a:	18f2      	adds	r2, r6, r3
 8002f5c:	19d2      	adds	r2, r2, r7
 8002f5e:	001e      	movs	r6, r3
 8002f60:	18c0      	adds	r0, r0, r3
 8002f62:	19c3      	adds	r3, r0, r7
 8002f64:	7812      	ldrb	r2, [r2, #0]
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	700b      	strb	r3, [r1, #0]
//			contrast = (fontInfo & 0xF0)>>4;
//			contrast=0x33;

			decY=0x01;
 8002f6c:	2134      	movs	r1, #52	; 0x34
 8002f6e:	0030      	movs	r0, r6
 8002f70:	180a      	adds	r2, r1, r0
 8002f72:	19d2      	adds	r2, r2, r7
 8002f74:	2301      	movs	r3, #1
 8002f76:	7013      	strb	r3, [r2, #0]
			if(imY % 2 !=0){
 8002f78:	235e      	movs	r3, #94	; 0x5e
 8002f7a:	18fb      	adds	r3, r7, r3
 8002f7c:	781a      	ldrb	r2, [r3, #0]
 8002f7e:	2301      	movs	r3, #1
 8002f80:	4013      	ands	r3, r2
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d003      	beq.n	8002f90 <printASCIIarray+0x9c>
				decY=0x02;
 8002f88:	180b      	adds	r3, r1, r0
 8002f8a:	19da      	adds	r2, r3, r7
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	7013      	strb	r3, [r2, #0]
			}
			if((fontInfo & 0x00)==0){
				fontCur=0;
 8002f90:	2135      	movs	r1, #53	; 0x35
 8002f92:	2058      	movs	r0, #88	; 0x58
 8002f94:	180b      	adds	r3, r1, r0
 8002f96:	19da      	adds	r2, r3, r7
 8002f98:	2300      	movs	r3, #0
 8002f9a:	7013      	strb	r3, [r2, #0]
			}
			if((fontInfo & 0x01)==1){
 8002f9c:	235c      	movs	r3, #92	; 0x5c
 8002f9e:	18fb      	adds	r3, r7, r3
 8002fa0:	781a      	ldrb	r2, [r3, #0]
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	d003      	beq.n	8002fb0 <printASCIIarray+0xbc>
				fontCur=1;
 8002fa8:	180b      	adds	r3, r1, r0
 8002faa:	19da      	adds	r2, r3, r7
 8002fac:	2301      	movs	r3, #1
 8002fae:	7013      	strb	r3, [r2, #0]
			}
			if((fontInfo & 0x02)==2){
 8002fb0:	235c      	movs	r3, #92	; 0x5c
 8002fb2:	18fb      	adds	r3, r7, r3
 8002fb4:	781a      	ldrb	r2, [r3, #0]
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	4013      	ands	r3, r2
 8002fba:	d005      	beq.n	8002fc8 <printASCIIarray+0xd4>
				fontCur=2;
 8002fbc:	2335      	movs	r3, #53	; 0x35
 8002fbe:	2258      	movs	r2, #88	; 0x58
 8002fc0:	189b      	adds	r3, r3, r2
 8002fc2:	19da      	adds	r2, r3, r7
 8002fc4:	2302      	movs	r3, #2
 8002fc6:	7013      	strb	r3, [r2, #0]
			}
//			fontCur=2;
			if(fontCur==0){
 8002fc8:	2335      	movs	r3, #53	; 0x35
 8002fca:	2258      	movs	r2, #88	; 0x58
 8002fcc:	189b      	adds	r3, r3, r2
 8002fce:	19db      	adds	r3, r3, r7
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d000      	beq.n	8002fd8 <printASCIIarray+0xe4>
 8002fd6:	e113      	b.n	8003200 <printASCIIarray+0x30c>
 8002fd8:	466b      	mov	r3, sp
 8002fda:	4698      	mov	r8, r3
				symLen=49;
 8002fdc:	2128      	movs	r1, #40	; 0x28
 8002fde:	0010      	movs	r0, r2
 8002fe0:	188b      	adds	r3, r1, r2
 8002fe2:	19da      	adds	r2, r3, r7
 8002fe4:	2331      	movs	r3, #49	; 0x31
 8002fe6:	8013      	strh	r3, [r2, #0]
				uint8_t weoBuffer[symLen];
 8002fe8:	180b      	adds	r3, r1, r0
 8002fea:	19db      	adds	r3, r3, r7
 8002fec:	881a      	ldrh	r2, [r3, #0]
 8002fee:	0013      	movs	r3, r2
 8002ff0:	3b01      	subs	r3, #1
 8002ff2:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002ff4:	62ba      	str	r2, [r7, #40]	; 0x28
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ffa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ffc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002ffe:	0003      	movs	r3, r0
 8003000:	0f5b      	lsrs	r3, r3, #29
 8003002:	000e      	movs	r6, r1
 8003004:	00f5      	lsls	r5, r6, #3
 8003006:	431d      	orrs	r5, r3
 8003008:	0003      	movs	r3, r0
 800300a:	00dc      	lsls	r4, r3, #3
 800300c:	623a      	str	r2, [r7, #32]
 800300e:	2300      	movs	r3, #0
 8003010:	627b      	str	r3, [r7, #36]	; 0x24
 8003012:	6a38      	ldr	r0, [r7, #32]
 8003014:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003016:	0003      	movs	r3, r0
 8003018:	0f5b      	lsrs	r3, r3, #29
 800301a:	000c      	movs	r4, r1
 800301c:	00e4      	lsls	r4, r4, #3
 800301e:	657c      	str	r4, [r7, #84]	; 0x54
 8003020:	6d7c      	ldr	r4, [r7, #84]	; 0x54
 8003022:	431c      	orrs	r4, r3
 8003024:	657c      	str	r4, [r7, #84]	; 0x54
 8003026:	0003      	movs	r3, r0
 8003028:	00db      	lsls	r3, r3, #3
 800302a:	653b      	str	r3, [r7, #80]	; 0x50
 800302c:	0013      	movs	r3, r2
 800302e:	3307      	adds	r3, #7
 8003030:	08db      	lsrs	r3, r3, #3
 8003032:	00db      	lsls	r3, r3, #3
 8003034:	466a      	mov	r2, sp
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	469d      	mov	sp, r3
 800303a:	ab02      	add	r3, sp, #8
 800303c:	3300      	adds	r3, #0
 800303e:	67bb      	str	r3, [r7, #120]	; 0x78
//				uint8_t weoBuffer1[symLen];
//				uint8_t weoBuffer2[symLen];
				X_increment=0x07;
 8003040:	231f      	movs	r3, #31
 8003042:	2158      	movs	r1, #88	; 0x58
 8003044:	185b      	adds	r3, r3, r1
 8003046:	19da      	adds	r2, r3, r7
 8003048:	2307      	movs	r3, #7
 800304a:	7013      	strb	r3, [r2, #0]
				ASCII_height=0x0E;
 800304c:	231e      	movs	r3, #30
 800304e:	185b      	adds	r3, r3, r1
 8003050:	19da      	adds	r2, r3, r7
 8003052:	230e      	movs	r3, #14
 8003054:	7013      	strb	r3, [r2, #0]
				for(i=0;i<strLen;i++){
 8003056:	2336      	movs	r3, #54	; 0x36
 8003058:	185b      	adds	r3, r3, r1
 800305a:	19da      	adds	r2, r3, r7
 800305c:	2300      	movs	r3, #0
 800305e:	8013      	strh	r3, [r2, #0]
 8003060:	e0a1      	b.n	80031a6 <printASCIIarray+0x2b2>
					for(j=0;j<symLen;j++){
 8003062:	2330      	movs	r3, #48	; 0x30
 8003064:	2258      	movs	r2, #88	; 0x58
 8003066:	189b      	adds	r3, r3, r2
 8003068:	19da      	adds	r2, r3, r7
 800306a:	2300      	movs	r3, #0
 800306c:	8013      	strh	r3, [r2, #0]
 800306e:	e025      	b.n	80030bc <printASCIIarray+0x1c8>
						weoBuffer[j]=F1[dataASCII[i]][j];
 8003070:	2336      	movs	r3, #54	; 0x36
 8003072:	2158      	movs	r1, #88	; 0x58
 8003074:	185b      	adds	r3, r3, r1
 8003076:	19db      	adds	r3, r3, r7
 8003078:	881a      	ldrh	r2, [r3, #0]
 800307a:	23a8      	movs	r3, #168	; 0xa8
 800307c:	18fb      	adds	r3, r7, r3
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	189b      	adds	r3, r3, r2
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	001d      	movs	r5, r3
 8003086:	2230      	movs	r2, #48	; 0x30
 8003088:	1853      	adds	r3, r2, r1
 800308a:	19db      	adds	r3, r3, r7
 800308c:	8818      	ldrh	r0, [r3, #0]
 800308e:	0016      	movs	r6, r2
 8003090:	1853      	adds	r3, r2, r1
 8003092:	19db      	adds	r3, r3, r7
 8003094:	881c      	ldrh	r4, [r3, #0]
 8003096:	49da      	ldr	r1, [pc, #872]	; (8003400 <printASCIIarray+0x50c>)
 8003098:	002a      	movs	r2, r5
 800309a:	00d2      	lsls	r2, r2, #3
 800309c:	1b52      	subs	r2, r2, r5
 800309e:	00d3      	lsls	r3, r2, #3
 80030a0:	1a9b      	subs	r3, r3, r2
 80030a2:	18cb      	adds	r3, r1, r3
 80030a4:	5c1b      	ldrb	r3, [r3, r0]
 80030a6:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80030a8:	5513      	strb	r3, [r2, r4]
					for(j=0;j<symLen;j++){
 80030aa:	0032      	movs	r2, r6
 80030ac:	2158      	movs	r1, #88	; 0x58
 80030ae:	1853      	adds	r3, r2, r1
 80030b0:	19db      	adds	r3, r3, r7
 80030b2:	881b      	ldrh	r3, [r3, #0]
 80030b4:	1852      	adds	r2, r2, r1
 80030b6:	19d2      	adds	r2, r2, r7
 80030b8:	3301      	adds	r3, #1
 80030ba:	8013      	strh	r3, [r2, #0]
 80030bc:	2330      	movs	r3, #48	; 0x30
 80030be:	2158      	movs	r1, #88	; 0x58
 80030c0:	185b      	adds	r3, r3, r1
 80030c2:	19da      	adds	r2, r3, r7
 80030c4:	2328      	movs	r3, #40	; 0x28
 80030c6:	185b      	adds	r3, r3, r1
 80030c8:	19db      	adds	r3, r3, r7
 80030ca:	8812      	ldrh	r2, [r2, #0]
 80030cc:	881b      	ldrh	r3, [r3, #0]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d3ce      	bcc.n	8003070 <printASCIIarray+0x17c>
//							weoBuffer2[k]=((weoBuffer[k]&0xF0)>>4)&contrast;
//						}
//					for (k=0;k<symLen;k++){
//							weoBuffer[k]=(weoBuffer2[k]<<4)|weoBuffer1[k];
//						}
					for (k=0;k<symLen;k++){
 80030d2:	232e      	movs	r3, #46	; 0x2e
 80030d4:	185b      	adds	r3, r3, r1
 80030d6:	19da      	adds	r2, r3, r7
 80030d8:	2300      	movs	r3, #0
 80030da:	8013      	strh	r3, [r2, #0]
 80030dc:	e018      	b.n	8003110 <printASCIIarray+0x21c>
						weoBuffer[k]=weoBuffer[k] & contrast;
 80030de:	202e      	movs	r0, #46	; 0x2e
 80030e0:	2458      	movs	r4, #88	; 0x58
 80030e2:	1903      	adds	r3, r0, r4
 80030e4:	19db      	adds	r3, r3, r7
 80030e6:	881a      	ldrh	r2, [r3, #0]
 80030e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80030ea:	5c9a      	ldrb	r2, [r3, r2]
 80030ec:	1903      	adds	r3, r0, r4
 80030ee:	19db      	adds	r3, r3, r7
 80030f0:	8819      	ldrh	r1, [r3, #0]
 80030f2:	232b      	movs	r3, #43	; 0x2b
 80030f4:	191b      	adds	r3, r3, r4
 80030f6:	19db      	adds	r3, r3, r7
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	4013      	ands	r3, r2
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003100:	5453      	strb	r3, [r2, r1]
					for (k=0;k<symLen;k++){
 8003102:	1903      	adds	r3, r0, r4
 8003104:	19db      	adds	r3, r3, r7
 8003106:	881b      	ldrh	r3, [r3, #0]
 8003108:	1902      	adds	r2, r0, r4
 800310a:	19d2      	adds	r2, r2, r7
 800310c:	3301      	adds	r3, #1
 800310e:	8013      	strh	r3, [r2, #0]
 8003110:	232e      	movs	r3, #46	; 0x2e
 8003112:	2558      	movs	r5, #88	; 0x58
 8003114:	195b      	adds	r3, r3, r5
 8003116:	19da      	adds	r2, r3, r7
 8003118:	2328      	movs	r3, #40	; 0x28
 800311a:	195b      	adds	r3, r3, r5
 800311c:	19db      	adds	r3, r3, r7
 800311e:	8812      	ldrh	r2, [r2, #0]
 8003120:	881b      	ldrh	r3, [r3, #0]
 8003122:	429a      	cmp	r2, r3
 8003124:	d3db      	bcc.n	80030de <printASCIIarray+0x1ea>
					}
				weoDrawRectangleFilled(ASCII_X, imY, ASCII_X+X_increment-1, imY + ASCII_height - decY, 0xFF, weoBuffer);
 8003126:	2033      	movs	r0, #51	; 0x33
 8003128:	1943      	adds	r3, r0, r5
 800312a:	19da      	adds	r2, r3, r7
 800312c:	231f      	movs	r3, #31
 800312e:	001e      	movs	r6, r3
 8003130:	195b      	adds	r3, r3, r5
 8003132:	19db      	adds	r3, r3, r7
 8003134:	7812      	ldrb	r2, [r2, #0]
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	18d3      	adds	r3, r2, r3
 800313a:	b2db      	uxtb	r3, r3
 800313c:	3b01      	subs	r3, #1
 800313e:	b2dc      	uxtb	r4, r3
 8003140:	215e      	movs	r1, #94	; 0x5e
 8003142:	187a      	adds	r2, r7, r1
 8003144:	211e      	movs	r1, #30
 8003146:	194b      	adds	r3, r1, r5
 8003148:	19db      	adds	r3, r3, r7
 800314a:	7812      	ldrb	r2, [r2, #0]
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	18d3      	adds	r3, r2, r3
 8003150:	b2da      	uxtb	r2, r3
 8003152:	2134      	movs	r1, #52	; 0x34
 8003154:	194b      	adds	r3, r1, r5
 8003156:	19db      	adds	r3, r3, r7
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	b2da      	uxtb	r2, r3
 800315e:	215e      	movs	r1, #94	; 0x5e
 8003160:	187b      	adds	r3, r7, r1
 8003162:	7819      	ldrb	r1, [r3, #0]
 8003164:	0005      	movs	r5, r0
 8003166:	2358      	movs	r3, #88	; 0x58
 8003168:	18c3      	adds	r3, r0, r3
 800316a:	19db      	adds	r3, r3, r7
 800316c:	7818      	ldrb	r0, [r3, #0]
 800316e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003170:	9301      	str	r3, [sp, #4]
 8003172:	23ff      	movs	r3, #255	; 0xff
 8003174:	9300      	str	r3, [sp, #0]
 8003176:	0013      	movs	r3, r2
 8003178:	0022      	movs	r2, r4
 800317a:	f7fe f9d9 	bl	8001530 <weoDrawRectangleFilled>
				ASCII_X += X_increment;
 800317e:	2058      	movs	r0, #88	; 0x58
 8003180:	182b      	adds	r3, r5, r0
 8003182:	19d9      	adds	r1, r3, r7
 8003184:	182b      	adds	r3, r5, r0
 8003186:	19da      	adds	r2, r3, r7
 8003188:	0033      	movs	r3, r6
 800318a:	181b      	adds	r3, r3, r0
 800318c:	19db      	adds	r3, r3, r7
 800318e:	7812      	ldrb	r2, [r2, #0]
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	18d3      	adds	r3, r2, r3
 8003194:	700b      	strb	r3, [r1, #0]
				for(i=0;i<strLen;i++){
 8003196:	2236      	movs	r2, #54	; 0x36
 8003198:	1813      	adds	r3, r2, r0
 800319a:	19db      	adds	r3, r3, r7
 800319c:	881b      	ldrh	r3, [r3, #0]
 800319e:	1812      	adds	r2, r2, r0
 80031a0:	19d2      	adds	r2, r2, r7
 80031a2:	3301      	adds	r3, #1
 80031a4:	8013      	strh	r3, [r2, #0]
 80031a6:	235d      	movs	r3, #93	; 0x5d
 80031a8:	18fb      	adds	r3, r7, r3
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	b29a      	uxth	r2, r3
 80031ae:	2136      	movs	r1, #54	; 0x36
 80031b0:	2058      	movs	r0, #88	; 0x58
 80031b2:	180b      	adds	r3, r1, r0
 80031b4:	19db      	adds	r3, r3, r7
 80031b6:	881b      	ldrh	r3, [r3, #0]
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d200      	bcs.n	80031be <printASCIIarray+0x2ca>
 80031bc:	e751      	b.n	8003062 <printASCIIarray+0x16e>
				}
				for(i=0;i<symLen;i++){
 80031be:	180b      	adds	r3, r1, r0
 80031c0:	19da      	adds	r2, r3, r7
 80031c2:	2300      	movs	r3, #0
 80031c4:	8013      	strh	r3, [r2, #0]
 80031c6:	e00f      	b.n	80031e8 <printASCIIarray+0x2f4>
									weoBuffer[j]=0x00;
 80031c8:	2330      	movs	r3, #48	; 0x30
 80031ca:	2058      	movs	r0, #88	; 0x58
 80031cc:	181b      	adds	r3, r3, r0
 80031ce:	19db      	adds	r3, r3, r7
 80031d0:	8819      	ldrh	r1, [r3, #0]
 80031d2:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80031d4:	2300      	movs	r3, #0
 80031d6:	5453      	strb	r3, [r2, r1]
				for(i=0;i<symLen;i++){
 80031d8:	2236      	movs	r2, #54	; 0x36
 80031da:	1813      	adds	r3, r2, r0
 80031dc:	19db      	adds	r3, r3, r7
 80031de:	881b      	ldrh	r3, [r3, #0]
 80031e0:	1812      	adds	r2, r2, r0
 80031e2:	19d2      	adds	r2, r2, r7
 80031e4:	3301      	adds	r3, #1
 80031e6:	8013      	strh	r3, [r2, #0]
 80031e8:	2336      	movs	r3, #54	; 0x36
 80031ea:	2158      	movs	r1, #88	; 0x58
 80031ec:	185b      	adds	r3, r3, r1
 80031ee:	19da      	adds	r2, r3, r7
 80031f0:	2328      	movs	r3, #40	; 0x28
 80031f2:	185b      	adds	r3, r3, r1
 80031f4:	19db      	adds	r3, r3, r7
 80031f6:	8812      	ldrh	r2, [r2, #0]
 80031f8:	881b      	ldrh	r3, [r3, #0]
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d3e4      	bcc.n	80031c8 <printASCIIarray+0x2d4>
 80031fe:	46c5      	mov	sp, r8
							}
			}
			if(fontCur==1){
 8003200:	2335      	movs	r3, #53	; 0x35
 8003202:	2658      	movs	r6, #88	; 0x58
 8003204:	199b      	adds	r3, r3, r6
 8003206:	19db      	adds	r3, r3, r7
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d000      	beq.n	8003210 <printASCIIarray+0x31c>
 800320e:	e117      	b.n	8003440 <printASCIIarray+0x54c>
 8003210:	466b      	mov	r3, sp
 8003212:	001d      	movs	r5, r3
				symLen=99;
 8003214:	2128      	movs	r1, #40	; 0x28
 8003216:	198b      	adds	r3, r1, r6
 8003218:	19da      	adds	r2, r3, r7
 800321a:	2363      	movs	r3, #99	; 0x63
 800321c:	8013      	strh	r3, [r2, #0]
				uint8_t weoBuffer[symLen];
 800321e:	198b      	adds	r3, r1, r6
 8003220:	19db      	adds	r3, r3, r7
 8003222:	881a      	ldrh	r2, [r3, #0]
 8003224:	0013      	movs	r3, r2
 8003226:	3b01      	subs	r3, #1
 8003228:	673b      	str	r3, [r7, #112]	; 0x70
 800322a:	61ba      	str	r2, [r7, #24]
 800322c:	2300      	movs	r3, #0
 800322e:	61fb      	str	r3, [r7, #28]
 8003230:	69b8      	ldr	r0, [r7, #24]
 8003232:	69f9      	ldr	r1, [r7, #28]
 8003234:	0003      	movs	r3, r0
 8003236:	0f5b      	lsrs	r3, r3, #29
 8003238:	000c      	movs	r4, r1
 800323a:	00e4      	lsls	r4, r4, #3
 800323c:	64fc      	str	r4, [r7, #76]	; 0x4c
 800323e:	6cfc      	ldr	r4, [r7, #76]	; 0x4c
 8003240:	431c      	orrs	r4, r3
 8003242:	64fc      	str	r4, [r7, #76]	; 0x4c
 8003244:	0003      	movs	r3, r0
 8003246:	00db      	lsls	r3, r3, #3
 8003248:	64bb      	str	r3, [r7, #72]	; 0x48
 800324a:	613a      	str	r2, [r7, #16]
 800324c:	2300      	movs	r3, #0
 800324e:	617b      	str	r3, [r7, #20]
 8003250:	6938      	ldr	r0, [r7, #16]
 8003252:	6979      	ldr	r1, [r7, #20]
 8003254:	0003      	movs	r3, r0
 8003256:	0f5b      	lsrs	r3, r3, #29
 8003258:	000c      	movs	r4, r1
 800325a:	00e4      	lsls	r4, r4, #3
 800325c:	647c      	str	r4, [r7, #68]	; 0x44
 800325e:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 8003260:	431c      	orrs	r4, r3
 8003262:	647c      	str	r4, [r7, #68]	; 0x44
 8003264:	0003      	movs	r3, r0
 8003266:	00db      	lsls	r3, r3, #3
 8003268:	643b      	str	r3, [r7, #64]	; 0x40
 800326a:	0013      	movs	r3, r2
 800326c:	3307      	adds	r3, #7
 800326e:	08db      	lsrs	r3, r3, #3
 8003270:	00db      	lsls	r3, r3, #3
 8003272:	466a      	mov	r2, sp
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	469d      	mov	sp, r3
 8003278:	ab02      	add	r3, sp, #8
 800327a:	3300      	adds	r3, #0
 800327c:	66fb      	str	r3, [r7, #108]	; 0x6c
//				uint8_t weoBuffer1[symLen];
//				uint8_t weoBuffer2[symLen];
				X_increment=0x07;
 800327e:	231f      	movs	r3, #31
 8003280:	199b      	adds	r3, r3, r6
 8003282:	19db      	adds	r3, r3, r7
 8003284:	2207      	movs	r2, #7
 8003286:	701a      	strb	r2, [r3, #0]
				ASCII_height=0x12;
 8003288:	231e      	movs	r3, #30
 800328a:	199b      	adds	r3, r3, r6
 800328c:	19db      	adds	r3, r3, r7
 800328e:	2212      	movs	r2, #18
 8003290:	701a      	strb	r2, [r3, #0]
				for(i=0;i<strLen;i++){
 8003292:	2336      	movs	r3, #54	; 0x36
 8003294:	199b      	adds	r3, r3, r6
 8003296:	19db      	adds	r3, r3, r7
 8003298:	2200      	movs	r2, #0
 800329a:	801a      	strh	r2, [r3, #0]
 800329c:	e09f      	b.n	80033de <printASCIIarray+0x4ea>
					for(j=0;j<symLen;j++){
 800329e:	2330      	movs	r3, #48	; 0x30
 80032a0:	2258      	movs	r2, #88	; 0x58
 80032a2:	189b      	adds	r3, r3, r2
 80032a4:	19db      	adds	r3, r3, r7
 80032a6:	2200      	movs	r2, #0
 80032a8:	801a      	strh	r2, [r3, #0]
 80032aa:	e023      	b.n	80032f4 <printASCIIarray+0x400>
						weoBuffer[j]=F2[dataASCII[i]][j];
 80032ac:	2336      	movs	r3, #54	; 0x36
 80032ae:	2158      	movs	r1, #88	; 0x58
 80032b0:	185b      	adds	r3, r3, r1
 80032b2:	19db      	adds	r3, r3, r7
 80032b4:	881b      	ldrh	r3, [r3, #0]
 80032b6:	22a8      	movs	r2, #168	; 0xa8
 80032b8:	18ba      	adds	r2, r7, r2
 80032ba:	6812      	ldr	r2, [r2, #0]
 80032bc:	18d3      	adds	r3, r2, r3
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	001a      	movs	r2, r3
 80032c2:	2630      	movs	r6, #48	; 0x30
 80032c4:	1873      	adds	r3, r6, r1
 80032c6:	19db      	adds	r3, r3, r7
 80032c8:	8818      	ldrh	r0, [r3, #0]
 80032ca:	1873      	adds	r3, r6, r1
 80032cc:	19db      	adds	r3, r3, r7
 80032ce:	8819      	ldrh	r1, [r3, #0]
 80032d0:	4c4c      	ldr	r4, [pc, #304]	; (8003404 <printASCIIarray+0x510>)
 80032d2:	0013      	movs	r3, r2
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	189b      	adds	r3, r3, r2
 80032d8:	015a      	lsls	r2, r3, #5
 80032da:	189b      	adds	r3, r3, r2
 80032dc:	18e3      	adds	r3, r4, r3
 80032de:	5c1a      	ldrb	r2, [r3, r0]
 80032e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032e2:	545a      	strb	r2, [r3, r1]
					for(j=0;j<symLen;j++){
 80032e4:	2158      	movs	r1, #88	; 0x58
 80032e6:	1873      	adds	r3, r6, r1
 80032e8:	19db      	adds	r3, r3, r7
 80032ea:	881a      	ldrh	r2, [r3, #0]
 80032ec:	1873      	adds	r3, r6, r1
 80032ee:	19db      	adds	r3, r3, r7
 80032f0:	3201      	adds	r2, #1
 80032f2:	801a      	strh	r2, [r3, #0]
 80032f4:	2330      	movs	r3, #48	; 0x30
 80032f6:	2158      	movs	r1, #88	; 0x58
 80032f8:	185b      	adds	r3, r3, r1
 80032fa:	19da      	adds	r2, r3, r7
 80032fc:	2328      	movs	r3, #40	; 0x28
 80032fe:	185b      	adds	r3, r3, r1
 8003300:	19db      	adds	r3, r3, r7
 8003302:	8812      	ldrh	r2, [r2, #0]
 8003304:	881b      	ldrh	r3, [r3, #0]
 8003306:	429a      	cmp	r2, r3
 8003308:	d3d0      	bcc.n	80032ac <printASCIIarray+0x3b8>
//							weoBuffer2[k]=((weoBuffer[k]&0xF0)>>4)&contrast;
//						}
//					for (k=0;k<symLen;k++){
//							weoBuffer[k]=(weoBuffer2[k]<<4)|weoBuffer1[k];
//						}
					for (k=0;k<symLen;k++){
 800330a:	232e      	movs	r3, #46	; 0x2e
 800330c:	185b      	adds	r3, r3, r1
 800330e:	19db      	adds	r3, r3, r7
 8003310:	2200      	movs	r2, #0
 8003312:	801a      	strh	r2, [r3, #0]
 8003314:	e018      	b.n	8003348 <printASCIIarray+0x454>
						weoBuffer[k]=weoBuffer[k] & contrast;
 8003316:	202e      	movs	r0, #46	; 0x2e
 8003318:	2458      	movs	r4, #88	; 0x58
 800331a:	1903      	adds	r3, r0, r4
 800331c:	19db      	adds	r3, r3, r7
 800331e:	881b      	ldrh	r3, [r3, #0]
 8003320:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003322:	5cd2      	ldrb	r2, [r2, r3]
 8003324:	1903      	adds	r3, r0, r4
 8003326:	19db      	adds	r3, r3, r7
 8003328:	881b      	ldrh	r3, [r3, #0]
 800332a:	212b      	movs	r1, #43	; 0x2b
 800332c:	1909      	adds	r1, r1, r4
 800332e:	19c9      	adds	r1, r1, r7
 8003330:	7809      	ldrb	r1, [r1, #0]
 8003332:	400a      	ands	r2, r1
 8003334:	b2d1      	uxtb	r1, r2
 8003336:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003338:	54d1      	strb	r1, [r2, r3]
					for (k=0;k<symLen;k++){
 800333a:	1903      	adds	r3, r0, r4
 800333c:	19db      	adds	r3, r3, r7
 800333e:	881a      	ldrh	r2, [r3, #0]
 8003340:	1903      	adds	r3, r0, r4
 8003342:	19db      	adds	r3, r3, r7
 8003344:	3201      	adds	r2, #1
 8003346:	801a      	strh	r2, [r3, #0]
 8003348:	232e      	movs	r3, #46	; 0x2e
 800334a:	2658      	movs	r6, #88	; 0x58
 800334c:	199b      	adds	r3, r3, r6
 800334e:	19da      	adds	r2, r3, r7
 8003350:	2328      	movs	r3, #40	; 0x28
 8003352:	199b      	adds	r3, r3, r6
 8003354:	19db      	adds	r3, r3, r7
 8003356:	8812      	ldrh	r2, [r2, #0]
 8003358:	881b      	ldrh	r3, [r3, #0]
 800335a:	429a      	cmp	r2, r3
 800335c:	d3db      	bcc.n	8003316 <printASCIIarray+0x422>
					}
				weoDrawRectangleFilled(ASCII_X, imY, ASCII_X+X_increment-1, imY + ASCII_height - decY, 0xFF, weoBuffer);
 800335e:	2033      	movs	r0, #51	; 0x33
 8003360:	1983      	adds	r3, r0, r6
 8003362:	19da      	adds	r2, r3, r7
 8003364:	231f      	movs	r3, #31
 8003366:	199b      	adds	r3, r3, r6
 8003368:	19db      	adds	r3, r3, r7
 800336a:	7812      	ldrb	r2, [r2, #0]
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	18d3      	adds	r3, r2, r3
 8003370:	b2db      	uxtb	r3, r3
 8003372:	3b01      	subs	r3, #1
 8003374:	b2d9      	uxtb	r1, r3
 8003376:	245e      	movs	r4, #94	; 0x5e
 8003378:	193a      	adds	r2, r7, r4
 800337a:	241e      	movs	r4, #30
 800337c:	19a3      	adds	r3, r4, r6
 800337e:	19db      	adds	r3, r3, r7
 8003380:	7812      	ldrb	r2, [r2, #0]
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	18d3      	adds	r3, r2, r3
 8003386:	b2da      	uxtb	r2, r3
 8003388:	2434      	movs	r4, #52	; 0x34
 800338a:	19a3      	adds	r3, r4, r6
 800338c:	19db      	adds	r3, r3, r7
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	b2da      	uxtb	r2, r3
 8003394:	245e      	movs	r4, #94	; 0x5e
 8003396:	193b      	adds	r3, r7, r4
 8003398:	781c      	ldrb	r4, [r3, #0]
 800339a:	0006      	movs	r6, r0
 800339c:	2358      	movs	r3, #88	; 0x58
 800339e:	18c3      	adds	r3, r0, r3
 80033a0:	19db      	adds	r3, r3, r7
 80033a2:	7818      	ldrb	r0, [r3, #0]
 80033a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033a6:	9301      	str	r3, [sp, #4]
 80033a8:	23ff      	movs	r3, #255	; 0xff
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	0013      	movs	r3, r2
 80033ae:	000a      	movs	r2, r1
 80033b0:	0021      	movs	r1, r4
 80033b2:	f7fe f8bd 	bl	8001530 <weoDrawRectangleFilled>
				ASCII_X += X_increment;
 80033b6:	2058      	movs	r0, #88	; 0x58
 80033b8:	1833      	adds	r3, r6, r0
 80033ba:	19db      	adds	r3, r3, r7
 80033bc:	1832      	adds	r2, r6, r0
 80033be:	19d1      	adds	r1, r2, r7
 80033c0:	221f      	movs	r2, #31
 80033c2:	1812      	adds	r2, r2, r0
 80033c4:	19d2      	adds	r2, r2, r7
 80033c6:	7809      	ldrb	r1, [r1, #0]
 80033c8:	7812      	ldrb	r2, [r2, #0]
 80033ca:	188a      	adds	r2, r1, r2
 80033cc:	701a      	strb	r2, [r3, #0]
				for(i=0;i<strLen;i++){
 80033ce:	2136      	movs	r1, #54	; 0x36
 80033d0:	180b      	adds	r3, r1, r0
 80033d2:	19db      	adds	r3, r3, r7
 80033d4:	881a      	ldrh	r2, [r3, #0]
 80033d6:	180b      	adds	r3, r1, r0
 80033d8:	19db      	adds	r3, r3, r7
 80033da:	3201      	adds	r2, #1
 80033dc:	801a      	strh	r2, [r3, #0]
 80033de:	235d      	movs	r3, #93	; 0x5d
 80033e0:	18fb      	adds	r3, r7, r3
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	2136      	movs	r1, #54	; 0x36
 80033e8:	2058      	movs	r0, #88	; 0x58
 80033ea:	180a      	adds	r2, r1, r0
 80033ec:	19d2      	adds	r2, r2, r7
 80033ee:	8812      	ldrh	r2, [r2, #0]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d200      	bcs.n	80033f6 <printASCIIarray+0x502>
 80033f4:	e753      	b.n	800329e <printASCIIarray+0x3aa>
				}
				for(i=0;i<symLen;i++){
 80033f6:	180b      	adds	r3, r1, r0
 80033f8:	19db      	adds	r3, r3, r7
 80033fa:	2200      	movs	r2, #0
 80033fc:	801a      	strh	r2, [r3, #0]
 80033fe:	e013      	b.n	8003428 <printASCIIarray+0x534>
 8003400:	0800c8f0 	.word	0x0800c8f0
 8003404:	0800f9f0 	.word	0x0800f9f0
									weoBuffer[j]=0x00;
 8003408:	2330      	movs	r3, #48	; 0x30
 800340a:	2058      	movs	r0, #88	; 0x58
 800340c:	181b      	adds	r3, r3, r0
 800340e:	19db      	adds	r3, r3, r7
 8003410:	881b      	ldrh	r3, [r3, #0]
 8003412:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003414:	2100      	movs	r1, #0
 8003416:	54d1      	strb	r1, [r2, r3]
				for(i=0;i<symLen;i++){
 8003418:	2136      	movs	r1, #54	; 0x36
 800341a:	180b      	adds	r3, r1, r0
 800341c:	19db      	adds	r3, r3, r7
 800341e:	881a      	ldrh	r2, [r3, #0]
 8003420:	180b      	adds	r3, r1, r0
 8003422:	19db      	adds	r3, r3, r7
 8003424:	3201      	adds	r2, #1
 8003426:	801a      	strh	r2, [r3, #0]
 8003428:	2336      	movs	r3, #54	; 0x36
 800342a:	2158      	movs	r1, #88	; 0x58
 800342c:	185b      	adds	r3, r3, r1
 800342e:	19da      	adds	r2, r3, r7
 8003430:	2328      	movs	r3, #40	; 0x28
 8003432:	185b      	adds	r3, r3, r1
 8003434:	19db      	adds	r3, r3, r7
 8003436:	8812      	ldrh	r2, [r2, #0]
 8003438:	881b      	ldrh	r3, [r3, #0]
 800343a:	429a      	cmp	r2, r3
 800343c:	d3e4      	bcc.n	8003408 <printASCIIarray+0x514>
 800343e:	46ad      	mov	sp, r5
							}
			}
			if(fontCur==2){
 8003440:	2335      	movs	r3, #53	; 0x35
 8003442:	2658      	movs	r6, #88	; 0x58
 8003444:	199b      	adds	r3, r3, r6
 8003446:	19db      	adds	r3, r3, r7
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	2b02      	cmp	r3, #2
 800344c:	d001      	beq.n	8003452 <printASCIIarray+0x55e>
 800344e:	f000 fbae 	bl	8003bae <printASCIIarray+0xcba>
 8003452:	466b      	mov	r3, sp
 8003454:	001d      	movs	r5, r3
				symLen=304;
 8003456:	2128      	movs	r1, #40	; 0x28
 8003458:	198b      	adds	r3, r1, r6
 800345a:	19db      	adds	r3, r3, r7
 800345c:	2298      	movs	r2, #152	; 0x98
 800345e:	0052      	lsls	r2, r2, #1
 8003460:	801a      	strh	r2, [r3, #0]
				uint8_t weoBuffer[symLen];
 8003462:	198b      	adds	r3, r1, r6
 8003464:	19db      	adds	r3, r3, r7
 8003466:	881b      	ldrh	r3, [r3, #0]
 8003468:	001a      	movs	r2, r3
 800346a:	3a01      	subs	r2, #1
 800346c:	66ba      	str	r2, [r7, #104]	; 0x68
 800346e:	60bb      	str	r3, [r7, #8]
 8003470:	2200      	movs	r2, #0
 8003472:	60fa      	str	r2, [r7, #12]
 8003474:	68b8      	ldr	r0, [r7, #8]
 8003476:	68f9      	ldr	r1, [r7, #12]
 8003478:	0002      	movs	r2, r0
 800347a:	0f52      	lsrs	r2, r2, #29
 800347c:	000c      	movs	r4, r1
 800347e:	00e4      	lsls	r4, r4, #3
 8003480:	63fc      	str	r4, [r7, #60]	; 0x3c
 8003482:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 8003484:	4314      	orrs	r4, r2
 8003486:	63fc      	str	r4, [r7, #60]	; 0x3c
 8003488:	0002      	movs	r2, r0
 800348a:	00d2      	lsls	r2, r2, #3
 800348c:	63ba      	str	r2, [r7, #56]	; 0x38
 800348e:	603b      	str	r3, [r7, #0]
 8003490:	2200      	movs	r2, #0
 8003492:	607a      	str	r2, [r7, #4]
 8003494:	6838      	ldr	r0, [r7, #0]
 8003496:	6879      	ldr	r1, [r7, #4]
 8003498:	0002      	movs	r2, r0
 800349a:	0f52      	lsrs	r2, r2, #29
 800349c:	000c      	movs	r4, r1
 800349e:	00e4      	lsls	r4, r4, #3
 80034a0:	637c      	str	r4, [r7, #52]	; 0x34
 80034a2:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 80034a4:	4314      	orrs	r4, r2
 80034a6:	637c      	str	r4, [r7, #52]	; 0x34
 80034a8:	0002      	movs	r2, r0
 80034aa:	00d2      	lsls	r2, r2, #3
 80034ac:	633a      	str	r2, [r7, #48]	; 0x30
 80034ae:	3307      	adds	r3, #7
 80034b0:	08db      	lsrs	r3, r3, #3
 80034b2:	00db      	lsls	r3, r3, #3
 80034b4:	466a      	mov	r2, sp
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	469d      	mov	sp, r3
 80034ba:	ab02      	add	r3, sp, #8
 80034bc:	3300      	adds	r3, #0
 80034be:	667b      	str	r3, [r7, #100]	; 0x64
//				uint8_t weoBuffer1[symLen];
//				uint8_t weoBuffer2[symLen];
				X_increment=0x10;
 80034c0:	231f      	movs	r3, #31
 80034c2:	199b      	adds	r3, r3, r6
 80034c4:	19db      	adds	r3, r3, r7
 80034c6:	2210      	movs	r2, #16
 80034c8:	701a      	strb	r2, [r3, #0]
				ASCII_height=0x26;
 80034ca:	231e      	movs	r3, #30
 80034cc:	199b      	adds	r3, r3, r6
 80034ce:	19db      	adds	r3, r3, r7
 80034d0:	2226      	movs	r2, #38	; 0x26
 80034d2:	701a      	strb	r2, [r3, #0]
				for(i=0;i<strLen;i++){
 80034d4:	2336      	movs	r3, #54	; 0x36
 80034d6:	199b      	adds	r3, r3, r6
 80034d8:	19db      	adds	r3, r3, r7
 80034da:	2200      	movs	r2, #0
 80034dc:	801a      	strh	r2, [r3, #0]
 80034de:	e288      	b.n	80039f2 <printASCIIarray+0xafe>
					if(dataASCII[i]==0x20){dataASCII[i]=0x00;}
 80034e0:	2136      	movs	r1, #54	; 0x36
 80034e2:	2458      	movs	r4, #88	; 0x58
 80034e4:	190b      	adds	r3, r1, r4
 80034e6:	19db      	adds	r3, r3, r7
 80034e8:	881b      	ldrh	r3, [r3, #0]
 80034ea:	20a8      	movs	r0, #168	; 0xa8
 80034ec:	183a      	adds	r2, r7, r0
 80034ee:	6812      	ldr	r2, [r2, #0]
 80034f0:	18d3      	adds	r3, r2, r3
 80034f2:	781b      	ldrb	r3, [r3, #0]
 80034f4:	2b20      	cmp	r3, #32
 80034f6:	d107      	bne.n	8003508 <printASCIIarray+0x614>
 80034f8:	190b      	adds	r3, r1, r4
 80034fa:	19db      	adds	r3, r3, r7
 80034fc:	881b      	ldrh	r3, [r3, #0]
 80034fe:	183a      	adds	r2, r7, r0
 8003500:	6812      	ldr	r2, [r2, #0]
 8003502:	18d3      	adds	r3, r2, r3
 8003504:	2200      	movs	r2, #0
 8003506:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x21){dataASCII[i]=0x01;}
 8003508:	2136      	movs	r1, #54	; 0x36
 800350a:	2458      	movs	r4, #88	; 0x58
 800350c:	190b      	adds	r3, r1, r4
 800350e:	19db      	adds	r3, r3, r7
 8003510:	881b      	ldrh	r3, [r3, #0]
 8003512:	20a8      	movs	r0, #168	; 0xa8
 8003514:	183a      	adds	r2, r7, r0
 8003516:	6812      	ldr	r2, [r2, #0]
 8003518:	18d3      	adds	r3, r2, r3
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	2b21      	cmp	r3, #33	; 0x21
 800351e:	d107      	bne.n	8003530 <printASCIIarray+0x63c>
 8003520:	190b      	adds	r3, r1, r4
 8003522:	19db      	adds	r3, r3, r7
 8003524:	881b      	ldrh	r3, [r3, #0]
 8003526:	183a      	adds	r2, r7, r0
 8003528:	6812      	ldr	r2, [r2, #0]
 800352a:	18d3      	adds	r3, r2, r3
 800352c:	2201      	movs	r2, #1
 800352e:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x25){dataASCII[i]=0x02;}
 8003530:	2136      	movs	r1, #54	; 0x36
 8003532:	2458      	movs	r4, #88	; 0x58
 8003534:	190b      	adds	r3, r1, r4
 8003536:	19db      	adds	r3, r3, r7
 8003538:	881b      	ldrh	r3, [r3, #0]
 800353a:	20a8      	movs	r0, #168	; 0xa8
 800353c:	183a      	adds	r2, r7, r0
 800353e:	6812      	ldr	r2, [r2, #0]
 8003540:	18d3      	adds	r3, r2, r3
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	2b25      	cmp	r3, #37	; 0x25
 8003546:	d107      	bne.n	8003558 <printASCIIarray+0x664>
 8003548:	190b      	adds	r3, r1, r4
 800354a:	19db      	adds	r3, r3, r7
 800354c:	881b      	ldrh	r3, [r3, #0]
 800354e:	183a      	adds	r2, r7, r0
 8003550:	6812      	ldr	r2, [r2, #0]
 8003552:	18d3      	adds	r3, r2, r3
 8003554:	2202      	movs	r2, #2
 8003556:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x28){dataASCII[i]=0x03;}
 8003558:	2136      	movs	r1, #54	; 0x36
 800355a:	2458      	movs	r4, #88	; 0x58
 800355c:	190b      	adds	r3, r1, r4
 800355e:	19db      	adds	r3, r3, r7
 8003560:	881b      	ldrh	r3, [r3, #0]
 8003562:	20a8      	movs	r0, #168	; 0xa8
 8003564:	183a      	adds	r2, r7, r0
 8003566:	6812      	ldr	r2, [r2, #0]
 8003568:	18d3      	adds	r3, r2, r3
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	2b28      	cmp	r3, #40	; 0x28
 800356e:	d107      	bne.n	8003580 <printASCIIarray+0x68c>
 8003570:	190b      	adds	r3, r1, r4
 8003572:	19db      	adds	r3, r3, r7
 8003574:	881b      	ldrh	r3, [r3, #0]
 8003576:	183a      	adds	r2, r7, r0
 8003578:	6812      	ldr	r2, [r2, #0]
 800357a:	18d3      	adds	r3, r2, r3
 800357c:	2203      	movs	r2, #3
 800357e:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x29){dataASCII[i]=0x04;}
 8003580:	2136      	movs	r1, #54	; 0x36
 8003582:	2458      	movs	r4, #88	; 0x58
 8003584:	190b      	adds	r3, r1, r4
 8003586:	19db      	adds	r3, r3, r7
 8003588:	881b      	ldrh	r3, [r3, #0]
 800358a:	20a8      	movs	r0, #168	; 0xa8
 800358c:	183a      	adds	r2, r7, r0
 800358e:	6812      	ldr	r2, [r2, #0]
 8003590:	18d3      	adds	r3, r2, r3
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	2b29      	cmp	r3, #41	; 0x29
 8003596:	d107      	bne.n	80035a8 <printASCIIarray+0x6b4>
 8003598:	190b      	adds	r3, r1, r4
 800359a:	19db      	adds	r3, r3, r7
 800359c:	881b      	ldrh	r3, [r3, #0]
 800359e:	183a      	adds	r2, r7, r0
 80035a0:	6812      	ldr	r2, [r2, #0]
 80035a2:	18d3      	adds	r3, r2, r3
 80035a4:	2204      	movs	r2, #4
 80035a6:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2a){dataASCII[i]=0x05;}
 80035a8:	2136      	movs	r1, #54	; 0x36
 80035aa:	2458      	movs	r4, #88	; 0x58
 80035ac:	190b      	adds	r3, r1, r4
 80035ae:	19db      	adds	r3, r3, r7
 80035b0:	881b      	ldrh	r3, [r3, #0]
 80035b2:	20a8      	movs	r0, #168	; 0xa8
 80035b4:	183a      	adds	r2, r7, r0
 80035b6:	6812      	ldr	r2, [r2, #0]
 80035b8:	18d3      	adds	r3, r2, r3
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	2b2a      	cmp	r3, #42	; 0x2a
 80035be:	d107      	bne.n	80035d0 <printASCIIarray+0x6dc>
 80035c0:	190b      	adds	r3, r1, r4
 80035c2:	19db      	adds	r3, r3, r7
 80035c4:	881b      	ldrh	r3, [r3, #0]
 80035c6:	183a      	adds	r2, r7, r0
 80035c8:	6812      	ldr	r2, [r2, #0]
 80035ca:	18d3      	adds	r3, r2, r3
 80035cc:	2205      	movs	r2, #5
 80035ce:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2b){dataASCII[i]=0x06;}
 80035d0:	2136      	movs	r1, #54	; 0x36
 80035d2:	2458      	movs	r4, #88	; 0x58
 80035d4:	190b      	adds	r3, r1, r4
 80035d6:	19db      	adds	r3, r3, r7
 80035d8:	881b      	ldrh	r3, [r3, #0]
 80035da:	20a8      	movs	r0, #168	; 0xa8
 80035dc:	183a      	adds	r2, r7, r0
 80035de:	6812      	ldr	r2, [r2, #0]
 80035e0:	18d3      	adds	r3, r2, r3
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	2b2b      	cmp	r3, #43	; 0x2b
 80035e6:	d107      	bne.n	80035f8 <printASCIIarray+0x704>
 80035e8:	190b      	adds	r3, r1, r4
 80035ea:	19db      	adds	r3, r3, r7
 80035ec:	881b      	ldrh	r3, [r3, #0]
 80035ee:	183a      	adds	r2, r7, r0
 80035f0:	6812      	ldr	r2, [r2, #0]
 80035f2:	18d3      	adds	r3, r2, r3
 80035f4:	2206      	movs	r2, #6
 80035f6:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2c){dataASCII[i]=0x07;}
 80035f8:	2136      	movs	r1, #54	; 0x36
 80035fa:	2458      	movs	r4, #88	; 0x58
 80035fc:	190b      	adds	r3, r1, r4
 80035fe:	19db      	adds	r3, r3, r7
 8003600:	881b      	ldrh	r3, [r3, #0]
 8003602:	20a8      	movs	r0, #168	; 0xa8
 8003604:	183a      	adds	r2, r7, r0
 8003606:	6812      	ldr	r2, [r2, #0]
 8003608:	18d3      	adds	r3, r2, r3
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	2b2c      	cmp	r3, #44	; 0x2c
 800360e:	d107      	bne.n	8003620 <printASCIIarray+0x72c>
 8003610:	190b      	adds	r3, r1, r4
 8003612:	19db      	adds	r3, r3, r7
 8003614:	881b      	ldrh	r3, [r3, #0]
 8003616:	183a      	adds	r2, r7, r0
 8003618:	6812      	ldr	r2, [r2, #0]
 800361a:	18d3      	adds	r3, r2, r3
 800361c:	2207      	movs	r2, #7
 800361e:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2d){dataASCII[i]=0x08;}
 8003620:	2136      	movs	r1, #54	; 0x36
 8003622:	2458      	movs	r4, #88	; 0x58
 8003624:	190b      	adds	r3, r1, r4
 8003626:	19db      	adds	r3, r3, r7
 8003628:	881b      	ldrh	r3, [r3, #0]
 800362a:	20a8      	movs	r0, #168	; 0xa8
 800362c:	183a      	adds	r2, r7, r0
 800362e:	6812      	ldr	r2, [r2, #0]
 8003630:	18d3      	adds	r3, r2, r3
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	2b2d      	cmp	r3, #45	; 0x2d
 8003636:	d107      	bne.n	8003648 <printASCIIarray+0x754>
 8003638:	190b      	adds	r3, r1, r4
 800363a:	19db      	adds	r3, r3, r7
 800363c:	881b      	ldrh	r3, [r3, #0]
 800363e:	183a      	adds	r2, r7, r0
 8003640:	6812      	ldr	r2, [r2, #0]
 8003642:	18d3      	adds	r3, r2, r3
 8003644:	2208      	movs	r2, #8
 8003646:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2e){dataASCII[i]=0x09;}
 8003648:	2136      	movs	r1, #54	; 0x36
 800364a:	2458      	movs	r4, #88	; 0x58
 800364c:	190b      	adds	r3, r1, r4
 800364e:	19db      	adds	r3, r3, r7
 8003650:	881b      	ldrh	r3, [r3, #0]
 8003652:	20a8      	movs	r0, #168	; 0xa8
 8003654:	183a      	adds	r2, r7, r0
 8003656:	6812      	ldr	r2, [r2, #0]
 8003658:	18d3      	adds	r3, r2, r3
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	2b2e      	cmp	r3, #46	; 0x2e
 800365e:	d107      	bne.n	8003670 <printASCIIarray+0x77c>
 8003660:	190b      	adds	r3, r1, r4
 8003662:	19db      	adds	r3, r3, r7
 8003664:	881b      	ldrh	r3, [r3, #0]
 8003666:	183a      	adds	r2, r7, r0
 8003668:	6812      	ldr	r2, [r2, #0]
 800366a:	18d3      	adds	r3, r2, r3
 800366c:	2209      	movs	r2, #9
 800366e:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x2f){dataASCII[i]=0x0a;}
 8003670:	2136      	movs	r1, #54	; 0x36
 8003672:	2458      	movs	r4, #88	; 0x58
 8003674:	190b      	adds	r3, r1, r4
 8003676:	19db      	adds	r3, r3, r7
 8003678:	881b      	ldrh	r3, [r3, #0]
 800367a:	20a8      	movs	r0, #168	; 0xa8
 800367c:	183a      	adds	r2, r7, r0
 800367e:	6812      	ldr	r2, [r2, #0]
 8003680:	18d3      	adds	r3, r2, r3
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	2b2f      	cmp	r3, #47	; 0x2f
 8003686:	d107      	bne.n	8003698 <printASCIIarray+0x7a4>
 8003688:	190b      	adds	r3, r1, r4
 800368a:	19db      	adds	r3, r3, r7
 800368c:	881b      	ldrh	r3, [r3, #0]
 800368e:	183a      	adds	r2, r7, r0
 8003690:	6812      	ldr	r2, [r2, #0]
 8003692:	18d3      	adds	r3, r2, r3
 8003694:	220a      	movs	r2, #10
 8003696:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x30){dataASCII[i]=0x0b;}
 8003698:	2136      	movs	r1, #54	; 0x36
 800369a:	2458      	movs	r4, #88	; 0x58
 800369c:	190b      	adds	r3, r1, r4
 800369e:	19db      	adds	r3, r3, r7
 80036a0:	881b      	ldrh	r3, [r3, #0]
 80036a2:	20a8      	movs	r0, #168	; 0xa8
 80036a4:	183a      	adds	r2, r7, r0
 80036a6:	6812      	ldr	r2, [r2, #0]
 80036a8:	18d3      	adds	r3, r2, r3
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	2b30      	cmp	r3, #48	; 0x30
 80036ae:	d107      	bne.n	80036c0 <printASCIIarray+0x7cc>
 80036b0:	190b      	adds	r3, r1, r4
 80036b2:	19db      	adds	r3, r3, r7
 80036b4:	881b      	ldrh	r3, [r3, #0]
 80036b6:	183a      	adds	r2, r7, r0
 80036b8:	6812      	ldr	r2, [r2, #0]
 80036ba:	18d3      	adds	r3, r2, r3
 80036bc:	220b      	movs	r2, #11
 80036be:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x31){dataASCII[i]=0x0c;}
 80036c0:	2136      	movs	r1, #54	; 0x36
 80036c2:	2458      	movs	r4, #88	; 0x58
 80036c4:	190b      	adds	r3, r1, r4
 80036c6:	19db      	adds	r3, r3, r7
 80036c8:	881b      	ldrh	r3, [r3, #0]
 80036ca:	20a8      	movs	r0, #168	; 0xa8
 80036cc:	183a      	adds	r2, r7, r0
 80036ce:	6812      	ldr	r2, [r2, #0]
 80036d0:	18d3      	adds	r3, r2, r3
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	2b31      	cmp	r3, #49	; 0x31
 80036d6:	d107      	bne.n	80036e8 <printASCIIarray+0x7f4>
 80036d8:	190b      	adds	r3, r1, r4
 80036da:	19db      	adds	r3, r3, r7
 80036dc:	881b      	ldrh	r3, [r3, #0]
 80036de:	183a      	adds	r2, r7, r0
 80036e0:	6812      	ldr	r2, [r2, #0]
 80036e2:	18d3      	adds	r3, r2, r3
 80036e4:	220c      	movs	r2, #12
 80036e6:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x32){dataASCII[i]=0x0d;}
 80036e8:	2136      	movs	r1, #54	; 0x36
 80036ea:	2458      	movs	r4, #88	; 0x58
 80036ec:	190b      	adds	r3, r1, r4
 80036ee:	19db      	adds	r3, r3, r7
 80036f0:	881b      	ldrh	r3, [r3, #0]
 80036f2:	20a8      	movs	r0, #168	; 0xa8
 80036f4:	183a      	adds	r2, r7, r0
 80036f6:	6812      	ldr	r2, [r2, #0]
 80036f8:	18d3      	adds	r3, r2, r3
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	2b32      	cmp	r3, #50	; 0x32
 80036fe:	d107      	bne.n	8003710 <printASCIIarray+0x81c>
 8003700:	190b      	adds	r3, r1, r4
 8003702:	19db      	adds	r3, r3, r7
 8003704:	881b      	ldrh	r3, [r3, #0]
 8003706:	183a      	adds	r2, r7, r0
 8003708:	6812      	ldr	r2, [r2, #0]
 800370a:	18d3      	adds	r3, r2, r3
 800370c:	220d      	movs	r2, #13
 800370e:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x33){dataASCII[i]=0x0e;}
 8003710:	2136      	movs	r1, #54	; 0x36
 8003712:	2458      	movs	r4, #88	; 0x58
 8003714:	190b      	adds	r3, r1, r4
 8003716:	19db      	adds	r3, r3, r7
 8003718:	881b      	ldrh	r3, [r3, #0]
 800371a:	20a8      	movs	r0, #168	; 0xa8
 800371c:	183a      	adds	r2, r7, r0
 800371e:	6812      	ldr	r2, [r2, #0]
 8003720:	18d3      	adds	r3, r2, r3
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	2b33      	cmp	r3, #51	; 0x33
 8003726:	d107      	bne.n	8003738 <printASCIIarray+0x844>
 8003728:	190b      	adds	r3, r1, r4
 800372a:	19db      	adds	r3, r3, r7
 800372c:	881b      	ldrh	r3, [r3, #0]
 800372e:	183a      	adds	r2, r7, r0
 8003730:	6812      	ldr	r2, [r2, #0]
 8003732:	18d3      	adds	r3, r2, r3
 8003734:	220e      	movs	r2, #14
 8003736:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x34){dataASCII[i]=0x0f;}
 8003738:	2136      	movs	r1, #54	; 0x36
 800373a:	2458      	movs	r4, #88	; 0x58
 800373c:	190b      	adds	r3, r1, r4
 800373e:	19db      	adds	r3, r3, r7
 8003740:	881b      	ldrh	r3, [r3, #0]
 8003742:	20a8      	movs	r0, #168	; 0xa8
 8003744:	183a      	adds	r2, r7, r0
 8003746:	6812      	ldr	r2, [r2, #0]
 8003748:	18d3      	adds	r3, r2, r3
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	2b34      	cmp	r3, #52	; 0x34
 800374e:	d107      	bne.n	8003760 <printASCIIarray+0x86c>
 8003750:	190b      	adds	r3, r1, r4
 8003752:	19db      	adds	r3, r3, r7
 8003754:	881b      	ldrh	r3, [r3, #0]
 8003756:	183a      	adds	r2, r7, r0
 8003758:	6812      	ldr	r2, [r2, #0]
 800375a:	18d3      	adds	r3, r2, r3
 800375c:	220f      	movs	r2, #15
 800375e:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x35){dataASCII[i]=0x10;}
 8003760:	2136      	movs	r1, #54	; 0x36
 8003762:	2458      	movs	r4, #88	; 0x58
 8003764:	190b      	adds	r3, r1, r4
 8003766:	19db      	adds	r3, r3, r7
 8003768:	881b      	ldrh	r3, [r3, #0]
 800376a:	20a8      	movs	r0, #168	; 0xa8
 800376c:	183a      	adds	r2, r7, r0
 800376e:	6812      	ldr	r2, [r2, #0]
 8003770:	18d3      	adds	r3, r2, r3
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	2b35      	cmp	r3, #53	; 0x35
 8003776:	d107      	bne.n	8003788 <printASCIIarray+0x894>
 8003778:	190b      	adds	r3, r1, r4
 800377a:	19db      	adds	r3, r3, r7
 800377c:	881b      	ldrh	r3, [r3, #0]
 800377e:	183a      	adds	r2, r7, r0
 8003780:	6812      	ldr	r2, [r2, #0]
 8003782:	18d3      	adds	r3, r2, r3
 8003784:	2210      	movs	r2, #16
 8003786:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x36){dataASCII[i]=0x11;}
 8003788:	2136      	movs	r1, #54	; 0x36
 800378a:	2458      	movs	r4, #88	; 0x58
 800378c:	190b      	adds	r3, r1, r4
 800378e:	19db      	adds	r3, r3, r7
 8003790:	881b      	ldrh	r3, [r3, #0]
 8003792:	20a8      	movs	r0, #168	; 0xa8
 8003794:	183a      	adds	r2, r7, r0
 8003796:	6812      	ldr	r2, [r2, #0]
 8003798:	18d3      	adds	r3, r2, r3
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	2b36      	cmp	r3, #54	; 0x36
 800379e:	d107      	bne.n	80037b0 <printASCIIarray+0x8bc>
 80037a0:	190b      	adds	r3, r1, r4
 80037a2:	19db      	adds	r3, r3, r7
 80037a4:	881b      	ldrh	r3, [r3, #0]
 80037a6:	183a      	adds	r2, r7, r0
 80037a8:	6812      	ldr	r2, [r2, #0]
 80037aa:	18d3      	adds	r3, r2, r3
 80037ac:	2211      	movs	r2, #17
 80037ae:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x37){dataASCII[i]=0x12;}
 80037b0:	2136      	movs	r1, #54	; 0x36
 80037b2:	2458      	movs	r4, #88	; 0x58
 80037b4:	190b      	adds	r3, r1, r4
 80037b6:	19db      	adds	r3, r3, r7
 80037b8:	881b      	ldrh	r3, [r3, #0]
 80037ba:	20a8      	movs	r0, #168	; 0xa8
 80037bc:	183a      	adds	r2, r7, r0
 80037be:	6812      	ldr	r2, [r2, #0]
 80037c0:	18d3      	adds	r3, r2, r3
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	2b37      	cmp	r3, #55	; 0x37
 80037c6:	d107      	bne.n	80037d8 <printASCIIarray+0x8e4>
 80037c8:	190b      	adds	r3, r1, r4
 80037ca:	19db      	adds	r3, r3, r7
 80037cc:	881b      	ldrh	r3, [r3, #0]
 80037ce:	183a      	adds	r2, r7, r0
 80037d0:	6812      	ldr	r2, [r2, #0]
 80037d2:	18d3      	adds	r3, r2, r3
 80037d4:	2212      	movs	r2, #18
 80037d6:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x38){dataASCII[i]=0x13;}
 80037d8:	2136      	movs	r1, #54	; 0x36
 80037da:	2458      	movs	r4, #88	; 0x58
 80037dc:	190b      	adds	r3, r1, r4
 80037de:	19db      	adds	r3, r3, r7
 80037e0:	881b      	ldrh	r3, [r3, #0]
 80037e2:	20a8      	movs	r0, #168	; 0xa8
 80037e4:	183a      	adds	r2, r7, r0
 80037e6:	6812      	ldr	r2, [r2, #0]
 80037e8:	18d3      	adds	r3, r2, r3
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	2b38      	cmp	r3, #56	; 0x38
 80037ee:	d107      	bne.n	8003800 <printASCIIarray+0x90c>
 80037f0:	190b      	adds	r3, r1, r4
 80037f2:	19db      	adds	r3, r3, r7
 80037f4:	881b      	ldrh	r3, [r3, #0]
 80037f6:	183a      	adds	r2, r7, r0
 80037f8:	6812      	ldr	r2, [r2, #0]
 80037fa:	18d3      	adds	r3, r2, r3
 80037fc:	2213      	movs	r2, #19
 80037fe:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x39){dataASCII[i]=0x14;}
 8003800:	2136      	movs	r1, #54	; 0x36
 8003802:	2458      	movs	r4, #88	; 0x58
 8003804:	190b      	adds	r3, r1, r4
 8003806:	19db      	adds	r3, r3, r7
 8003808:	881b      	ldrh	r3, [r3, #0]
 800380a:	20a8      	movs	r0, #168	; 0xa8
 800380c:	183a      	adds	r2, r7, r0
 800380e:	6812      	ldr	r2, [r2, #0]
 8003810:	18d3      	adds	r3, r2, r3
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	2b39      	cmp	r3, #57	; 0x39
 8003816:	d107      	bne.n	8003828 <printASCIIarray+0x934>
 8003818:	190b      	adds	r3, r1, r4
 800381a:	19db      	adds	r3, r3, r7
 800381c:	881b      	ldrh	r3, [r3, #0]
 800381e:	183a      	adds	r2, r7, r0
 8003820:	6812      	ldr	r2, [r2, #0]
 8003822:	18d3      	adds	r3, r2, r3
 8003824:	2214      	movs	r2, #20
 8003826:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3a){dataASCII[i]=0x15;}
 8003828:	2136      	movs	r1, #54	; 0x36
 800382a:	2458      	movs	r4, #88	; 0x58
 800382c:	190b      	adds	r3, r1, r4
 800382e:	19db      	adds	r3, r3, r7
 8003830:	881b      	ldrh	r3, [r3, #0]
 8003832:	20a8      	movs	r0, #168	; 0xa8
 8003834:	183a      	adds	r2, r7, r0
 8003836:	6812      	ldr	r2, [r2, #0]
 8003838:	18d3      	adds	r3, r2, r3
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	2b3a      	cmp	r3, #58	; 0x3a
 800383e:	d107      	bne.n	8003850 <printASCIIarray+0x95c>
 8003840:	190b      	adds	r3, r1, r4
 8003842:	19db      	adds	r3, r3, r7
 8003844:	881b      	ldrh	r3, [r3, #0]
 8003846:	183a      	adds	r2, r7, r0
 8003848:	6812      	ldr	r2, [r2, #0]
 800384a:	18d3      	adds	r3, r2, r3
 800384c:	2215      	movs	r2, #21
 800384e:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3b){dataASCII[i]=0x16;}
 8003850:	2136      	movs	r1, #54	; 0x36
 8003852:	2458      	movs	r4, #88	; 0x58
 8003854:	190b      	adds	r3, r1, r4
 8003856:	19db      	adds	r3, r3, r7
 8003858:	881b      	ldrh	r3, [r3, #0]
 800385a:	20a8      	movs	r0, #168	; 0xa8
 800385c:	183a      	adds	r2, r7, r0
 800385e:	6812      	ldr	r2, [r2, #0]
 8003860:	18d3      	adds	r3, r2, r3
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	2b3b      	cmp	r3, #59	; 0x3b
 8003866:	d107      	bne.n	8003878 <printASCIIarray+0x984>
 8003868:	190b      	adds	r3, r1, r4
 800386a:	19db      	adds	r3, r3, r7
 800386c:	881b      	ldrh	r3, [r3, #0]
 800386e:	183a      	adds	r2, r7, r0
 8003870:	6812      	ldr	r2, [r2, #0]
 8003872:	18d3      	adds	r3, r2, r3
 8003874:	2216      	movs	r2, #22
 8003876:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3c){dataASCII[i]=0x17;}
 8003878:	2136      	movs	r1, #54	; 0x36
 800387a:	2458      	movs	r4, #88	; 0x58
 800387c:	190b      	adds	r3, r1, r4
 800387e:	19db      	adds	r3, r3, r7
 8003880:	881b      	ldrh	r3, [r3, #0]
 8003882:	20a8      	movs	r0, #168	; 0xa8
 8003884:	183a      	adds	r2, r7, r0
 8003886:	6812      	ldr	r2, [r2, #0]
 8003888:	18d3      	adds	r3, r2, r3
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	2b3c      	cmp	r3, #60	; 0x3c
 800388e:	d107      	bne.n	80038a0 <printASCIIarray+0x9ac>
 8003890:	190b      	adds	r3, r1, r4
 8003892:	19db      	adds	r3, r3, r7
 8003894:	881b      	ldrh	r3, [r3, #0]
 8003896:	183a      	adds	r2, r7, r0
 8003898:	6812      	ldr	r2, [r2, #0]
 800389a:	18d3      	adds	r3, r2, r3
 800389c:	2217      	movs	r2, #23
 800389e:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3d){dataASCII[i]=0x18;}
 80038a0:	2136      	movs	r1, #54	; 0x36
 80038a2:	2458      	movs	r4, #88	; 0x58
 80038a4:	190b      	adds	r3, r1, r4
 80038a6:	19db      	adds	r3, r3, r7
 80038a8:	881b      	ldrh	r3, [r3, #0]
 80038aa:	20a8      	movs	r0, #168	; 0xa8
 80038ac:	183a      	adds	r2, r7, r0
 80038ae:	6812      	ldr	r2, [r2, #0]
 80038b0:	18d3      	adds	r3, r2, r3
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	2b3d      	cmp	r3, #61	; 0x3d
 80038b6:	d107      	bne.n	80038c8 <printASCIIarray+0x9d4>
 80038b8:	190b      	adds	r3, r1, r4
 80038ba:	19db      	adds	r3, r3, r7
 80038bc:	881b      	ldrh	r3, [r3, #0]
 80038be:	183a      	adds	r2, r7, r0
 80038c0:	6812      	ldr	r2, [r2, #0]
 80038c2:	18d3      	adds	r3, r2, r3
 80038c4:	2218      	movs	r2, #24
 80038c6:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3e){dataASCII[i]=0x19;}
 80038c8:	2136      	movs	r1, #54	; 0x36
 80038ca:	2458      	movs	r4, #88	; 0x58
 80038cc:	190b      	adds	r3, r1, r4
 80038ce:	19db      	adds	r3, r3, r7
 80038d0:	881b      	ldrh	r3, [r3, #0]
 80038d2:	20a8      	movs	r0, #168	; 0xa8
 80038d4:	183a      	adds	r2, r7, r0
 80038d6:	6812      	ldr	r2, [r2, #0]
 80038d8:	18d3      	adds	r3, r2, r3
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	2b3e      	cmp	r3, #62	; 0x3e
 80038de:	d107      	bne.n	80038f0 <printASCIIarray+0x9fc>
 80038e0:	190b      	adds	r3, r1, r4
 80038e2:	19db      	adds	r3, r3, r7
 80038e4:	881b      	ldrh	r3, [r3, #0]
 80038e6:	183a      	adds	r2, r7, r0
 80038e8:	6812      	ldr	r2, [r2, #0]
 80038ea:	18d3      	adds	r3, r2, r3
 80038ec:	2219      	movs	r2, #25
 80038ee:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x3f){dataASCII[i]=0x1a;}
 80038f0:	2136      	movs	r1, #54	; 0x36
 80038f2:	2458      	movs	r4, #88	; 0x58
 80038f4:	190b      	adds	r3, r1, r4
 80038f6:	19db      	adds	r3, r3, r7
 80038f8:	881b      	ldrh	r3, [r3, #0]
 80038fa:	20a8      	movs	r0, #168	; 0xa8
 80038fc:	183a      	adds	r2, r7, r0
 80038fe:	6812      	ldr	r2, [r2, #0]
 8003900:	18d3      	adds	r3, r2, r3
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	2b3f      	cmp	r3, #63	; 0x3f
 8003906:	d107      	bne.n	8003918 <printASCIIarray+0xa24>
 8003908:	190b      	adds	r3, r1, r4
 800390a:	19db      	adds	r3, r3, r7
 800390c:	881b      	ldrh	r3, [r3, #0]
 800390e:	183a      	adds	r2, r7, r0
 8003910:	6812      	ldr	r2, [r2, #0]
 8003912:	18d3      	adds	r3, r2, r3
 8003914:	221a      	movs	r2, #26
 8003916:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x5b){dataASCII[i]=0x1b;}
 8003918:	2136      	movs	r1, #54	; 0x36
 800391a:	2458      	movs	r4, #88	; 0x58
 800391c:	190b      	adds	r3, r1, r4
 800391e:	19db      	adds	r3, r3, r7
 8003920:	881b      	ldrh	r3, [r3, #0]
 8003922:	20a8      	movs	r0, #168	; 0xa8
 8003924:	183a      	adds	r2, r7, r0
 8003926:	6812      	ldr	r2, [r2, #0]
 8003928:	18d3      	adds	r3, r2, r3
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	2b5b      	cmp	r3, #91	; 0x5b
 800392e:	d107      	bne.n	8003940 <printASCIIarray+0xa4c>
 8003930:	190b      	adds	r3, r1, r4
 8003932:	19db      	adds	r3, r3, r7
 8003934:	881b      	ldrh	r3, [r3, #0]
 8003936:	183a      	adds	r2, r7, r0
 8003938:	6812      	ldr	r2, [r2, #0]
 800393a:	18d3      	adds	r3, r2, r3
 800393c:	221b      	movs	r2, #27
 800393e:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x5c){dataASCII[i]=0x1c;}
 8003940:	2136      	movs	r1, #54	; 0x36
 8003942:	2458      	movs	r4, #88	; 0x58
 8003944:	190b      	adds	r3, r1, r4
 8003946:	19db      	adds	r3, r3, r7
 8003948:	881b      	ldrh	r3, [r3, #0]
 800394a:	20a8      	movs	r0, #168	; 0xa8
 800394c:	183a      	adds	r2, r7, r0
 800394e:	6812      	ldr	r2, [r2, #0]
 8003950:	18d3      	adds	r3, r2, r3
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	2b5c      	cmp	r3, #92	; 0x5c
 8003956:	d107      	bne.n	8003968 <printASCIIarray+0xa74>
 8003958:	190b      	adds	r3, r1, r4
 800395a:	19db      	adds	r3, r3, r7
 800395c:	881b      	ldrh	r3, [r3, #0]
 800395e:	183a      	adds	r2, r7, r0
 8003960:	6812      	ldr	r2, [r2, #0]
 8003962:	18d3      	adds	r3, r2, r3
 8003964:	221c      	movs	r2, #28
 8003966:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x5d){dataASCII[i]=0x1d;}
 8003968:	2136      	movs	r1, #54	; 0x36
 800396a:	2458      	movs	r4, #88	; 0x58
 800396c:	190b      	adds	r3, r1, r4
 800396e:	19db      	adds	r3, r3, r7
 8003970:	881b      	ldrh	r3, [r3, #0]
 8003972:	20a8      	movs	r0, #168	; 0xa8
 8003974:	183a      	adds	r2, r7, r0
 8003976:	6812      	ldr	r2, [r2, #0]
 8003978:	18d3      	adds	r3, r2, r3
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	2b5d      	cmp	r3, #93	; 0x5d
 800397e:	d107      	bne.n	8003990 <printASCIIarray+0xa9c>
 8003980:	190b      	adds	r3, r1, r4
 8003982:	19db      	adds	r3, r3, r7
 8003984:	881b      	ldrh	r3, [r3, #0]
 8003986:	183a      	adds	r2, r7, r0
 8003988:	6812      	ldr	r2, [r2, #0]
 800398a:	18d3      	adds	r3, r2, r3
 800398c:	221d      	movs	r2, #29
 800398e:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x5f){dataASCII[i]=0x1e;}
 8003990:	2136      	movs	r1, #54	; 0x36
 8003992:	2458      	movs	r4, #88	; 0x58
 8003994:	190b      	adds	r3, r1, r4
 8003996:	19db      	adds	r3, r3, r7
 8003998:	881b      	ldrh	r3, [r3, #0]
 800399a:	20a8      	movs	r0, #168	; 0xa8
 800399c:	183a      	adds	r2, r7, r0
 800399e:	6812      	ldr	r2, [r2, #0]
 80039a0:	18d3      	adds	r3, r2, r3
 80039a2:	781b      	ldrb	r3, [r3, #0]
 80039a4:	2b5f      	cmp	r3, #95	; 0x5f
 80039a6:	d107      	bne.n	80039b8 <printASCIIarray+0xac4>
 80039a8:	190b      	adds	r3, r1, r4
 80039aa:	19db      	adds	r3, r3, r7
 80039ac:	881b      	ldrh	r3, [r3, #0]
 80039ae:	183a      	adds	r2, r7, r0
 80039b0:	6812      	ldr	r2, [r2, #0]
 80039b2:	18d3      	adds	r3, r2, r3
 80039b4:	221e      	movs	r2, #30
 80039b6:	701a      	strb	r2, [r3, #0]
					if(dataASCII[i]==0x7c){dataASCII[i]=0x1f;}
 80039b8:	2136      	movs	r1, #54	; 0x36
 80039ba:	2458      	movs	r4, #88	; 0x58
 80039bc:	190b      	adds	r3, r1, r4
 80039be:	19db      	adds	r3, r3, r7
 80039c0:	881b      	ldrh	r3, [r3, #0]
 80039c2:	20a8      	movs	r0, #168	; 0xa8
 80039c4:	183a      	adds	r2, r7, r0
 80039c6:	6812      	ldr	r2, [r2, #0]
 80039c8:	18d3      	adds	r3, r2, r3
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	2b7c      	cmp	r3, #124	; 0x7c
 80039ce:	d107      	bne.n	80039e0 <printASCIIarray+0xaec>
 80039d0:	190b      	adds	r3, r1, r4
 80039d2:	19db      	adds	r3, r3, r7
 80039d4:	881b      	ldrh	r3, [r3, #0]
 80039d6:	183a      	adds	r2, r7, r0
 80039d8:	6812      	ldr	r2, [r2, #0]
 80039da:	18d3      	adds	r3, r2, r3
 80039dc:	221f      	movs	r2, #31
 80039de:	701a      	strb	r2, [r3, #0]
				for(i=0;i<strLen;i++){
 80039e0:	2136      	movs	r1, #54	; 0x36
 80039e2:	2058      	movs	r0, #88	; 0x58
 80039e4:	180b      	adds	r3, r1, r0
 80039e6:	19db      	adds	r3, r3, r7
 80039e8:	881a      	ldrh	r2, [r3, #0]
 80039ea:	180b      	adds	r3, r1, r0
 80039ec:	19db      	adds	r3, r3, r7
 80039ee:	3201      	adds	r2, #1
 80039f0:	801a      	strh	r2, [r3, #0]
 80039f2:	235d      	movs	r3, #93	; 0x5d
 80039f4:	18fb      	adds	r3, r7, r3
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	2136      	movs	r1, #54	; 0x36
 80039fc:	2058      	movs	r0, #88	; 0x58
 80039fe:	180a      	adds	r2, r1, r0
 8003a00:	19d2      	adds	r2, r2, r7
 8003a02:	8812      	ldrh	r2, [r2, #0]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d200      	bcs.n	8003a0a <printASCIIarray+0xb16>
 8003a08:	e56a      	b.n	80034e0 <printASCIIarray+0x5ec>
				}
				for(i=0;i<strLen;i++){
 8003a0a:	180b      	adds	r3, r1, r0
 8003a0c:	19db      	adds	r3, r3, r7
 8003a0e:	2200      	movs	r2, #0
 8003a10:	801a      	strh	r2, [r3, #0]
 8003a12:	e09f      	b.n	8003b54 <printASCIIarray+0xc60>
					for(j=0;j<symLen;j++){
 8003a14:	2330      	movs	r3, #48	; 0x30
 8003a16:	2258      	movs	r2, #88	; 0x58
 8003a18:	189b      	adds	r3, r3, r2
 8003a1a:	19db      	adds	r3, r3, r7
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	801a      	strh	r2, [r3, #0]
 8003a20:	e024      	b.n	8003a6c <printASCIIarray+0xb78>
						weoBuffer[j]=F3[dataASCII[i]][j];
 8003a22:	2336      	movs	r3, #54	; 0x36
 8003a24:	2158      	movs	r1, #88	; 0x58
 8003a26:	185b      	adds	r3, r3, r1
 8003a28:	19db      	adds	r3, r3, r7
 8003a2a:	881b      	ldrh	r3, [r3, #0]
 8003a2c:	22a8      	movs	r2, #168	; 0xa8
 8003a2e:	18ba      	adds	r2, r7, r2
 8003a30:	6812      	ldr	r2, [r2, #0]
 8003a32:	18d3      	adds	r3, r2, r3
 8003a34:	781b      	ldrb	r3, [r3, #0]
 8003a36:	001a      	movs	r2, r3
 8003a38:	2630      	movs	r6, #48	; 0x30
 8003a3a:	1873      	adds	r3, r6, r1
 8003a3c:	19db      	adds	r3, r3, r7
 8003a3e:	8818      	ldrh	r0, [r3, #0]
 8003a40:	1873      	adds	r3, r6, r1
 8003a42:	19db      	adds	r3, r3, r7
 8003a44:	8819      	ldrh	r1, [r3, #0]
 8003a46:	4c62      	ldr	r4, [pc, #392]	; (8003bd0 <printASCIIarray+0xcdc>)
 8003a48:	0013      	movs	r3, r2
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	189b      	adds	r3, r3, r2
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	189b      	adds	r3, r3, r2
 8003a52:	011b      	lsls	r3, r3, #4
 8003a54:	18e3      	adds	r3, r4, r3
 8003a56:	5c1a      	ldrb	r2, [r3, r0]
 8003a58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a5a:	545a      	strb	r2, [r3, r1]
					for(j=0;j<symLen;j++){
 8003a5c:	2158      	movs	r1, #88	; 0x58
 8003a5e:	1873      	adds	r3, r6, r1
 8003a60:	19db      	adds	r3, r3, r7
 8003a62:	881a      	ldrh	r2, [r3, #0]
 8003a64:	1873      	adds	r3, r6, r1
 8003a66:	19db      	adds	r3, r3, r7
 8003a68:	3201      	adds	r2, #1
 8003a6a:	801a      	strh	r2, [r3, #0]
 8003a6c:	2330      	movs	r3, #48	; 0x30
 8003a6e:	2158      	movs	r1, #88	; 0x58
 8003a70:	185b      	adds	r3, r3, r1
 8003a72:	19da      	adds	r2, r3, r7
 8003a74:	2328      	movs	r3, #40	; 0x28
 8003a76:	185b      	adds	r3, r3, r1
 8003a78:	19db      	adds	r3, r3, r7
 8003a7a:	8812      	ldrh	r2, [r2, #0]
 8003a7c:	881b      	ldrh	r3, [r3, #0]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d3cf      	bcc.n	8003a22 <printASCIIarray+0xb2e>
//							weoBuffer2[k]=((weoBuffer[k]&0xF0)>>4)&contrast;
//						}
//					for (k=0;k<symLen;k++){
//							weoBuffer[k]=(weoBuffer2[k]<<4)|weoBuffer1[k];
//						}
					for (k=0;k<symLen;k++){
 8003a82:	232e      	movs	r3, #46	; 0x2e
 8003a84:	185b      	adds	r3, r3, r1
 8003a86:	19db      	adds	r3, r3, r7
 8003a88:	2200      	movs	r2, #0
 8003a8a:	801a      	strh	r2, [r3, #0]
 8003a8c:	e018      	b.n	8003ac0 <printASCIIarray+0xbcc>
						weoBuffer[k]=weoBuffer[k] & contrast;
 8003a8e:	202e      	movs	r0, #46	; 0x2e
 8003a90:	2458      	movs	r4, #88	; 0x58
 8003a92:	1903      	adds	r3, r0, r4
 8003a94:	19db      	adds	r3, r3, r7
 8003a96:	881b      	ldrh	r3, [r3, #0]
 8003a98:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003a9a:	5cd2      	ldrb	r2, [r2, r3]
 8003a9c:	1903      	adds	r3, r0, r4
 8003a9e:	19db      	adds	r3, r3, r7
 8003aa0:	881b      	ldrh	r3, [r3, #0]
 8003aa2:	212b      	movs	r1, #43	; 0x2b
 8003aa4:	1909      	adds	r1, r1, r4
 8003aa6:	19c9      	adds	r1, r1, r7
 8003aa8:	7809      	ldrb	r1, [r1, #0]
 8003aaa:	400a      	ands	r2, r1
 8003aac:	b2d1      	uxtb	r1, r2
 8003aae:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003ab0:	54d1      	strb	r1, [r2, r3]
					for (k=0;k<symLen;k++){
 8003ab2:	1903      	adds	r3, r0, r4
 8003ab4:	19db      	adds	r3, r3, r7
 8003ab6:	881a      	ldrh	r2, [r3, #0]
 8003ab8:	1903      	adds	r3, r0, r4
 8003aba:	19db      	adds	r3, r3, r7
 8003abc:	3201      	adds	r2, #1
 8003abe:	801a      	strh	r2, [r3, #0]
 8003ac0:	232e      	movs	r3, #46	; 0x2e
 8003ac2:	2658      	movs	r6, #88	; 0x58
 8003ac4:	199b      	adds	r3, r3, r6
 8003ac6:	19da      	adds	r2, r3, r7
 8003ac8:	2328      	movs	r3, #40	; 0x28
 8003aca:	199b      	adds	r3, r3, r6
 8003acc:	19db      	adds	r3, r3, r7
 8003ace:	8812      	ldrh	r2, [r2, #0]
 8003ad0:	881b      	ldrh	r3, [r3, #0]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d3db      	bcc.n	8003a8e <printASCIIarray+0xb9a>
					}
				weoDrawRectangleFilled(ASCII_X, imY, ASCII_X+X_increment-1, imY + ASCII_height - decY, 0xFF, weoBuffer);
 8003ad6:	2033      	movs	r0, #51	; 0x33
 8003ad8:	1983      	adds	r3, r0, r6
 8003ada:	19da      	adds	r2, r3, r7
 8003adc:	231f      	movs	r3, #31
 8003ade:	199b      	adds	r3, r3, r6
 8003ae0:	19db      	adds	r3, r3, r7
 8003ae2:	7812      	ldrb	r2, [r2, #0]
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	18d3      	adds	r3, r2, r3
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	3b01      	subs	r3, #1
 8003aec:	b2dc      	uxtb	r4, r3
 8003aee:	215e      	movs	r1, #94	; 0x5e
 8003af0:	187a      	adds	r2, r7, r1
 8003af2:	211e      	movs	r1, #30
 8003af4:	198b      	adds	r3, r1, r6
 8003af6:	19db      	adds	r3, r3, r7
 8003af8:	7812      	ldrb	r2, [r2, #0]
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	18d3      	adds	r3, r2, r3
 8003afe:	b2da      	uxtb	r2, r3
 8003b00:	2134      	movs	r1, #52	; 0x34
 8003b02:	198b      	adds	r3, r1, r6
 8003b04:	19db      	adds	r3, r3, r7
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	b2da      	uxtb	r2, r3
 8003b0c:	215e      	movs	r1, #94	; 0x5e
 8003b0e:	187b      	adds	r3, r7, r1
 8003b10:	7819      	ldrb	r1, [r3, #0]
 8003b12:	0006      	movs	r6, r0
 8003b14:	2358      	movs	r3, #88	; 0x58
 8003b16:	18c3      	adds	r3, r0, r3
 8003b18:	19db      	adds	r3, r3, r7
 8003b1a:	7818      	ldrb	r0, [r3, #0]
 8003b1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b1e:	9301      	str	r3, [sp, #4]
 8003b20:	23ff      	movs	r3, #255	; 0xff
 8003b22:	9300      	str	r3, [sp, #0]
 8003b24:	0013      	movs	r3, r2
 8003b26:	0022      	movs	r2, r4
 8003b28:	f7fd fd02 	bl	8001530 <weoDrawRectangleFilled>
				ASCII_X += X_increment;
 8003b2c:	2058      	movs	r0, #88	; 0x58
 8003b2e:	1833      	adds	r3, r6, r0
 8003b30:	19db      	adds	r3, r3, r7
 8003b32:	1832      	adds	r2, r6, r0
 8003b34:	19d1      	adds	r1, r2, r7
 8003b36:	221f      	movs	r2, #31
 8003b38:	1812      	adds	r2, r2, r0
 8003b3a:	19d2      	adds	r2, r2, r7
 8003b3c:	7809      	ldrb	r1, [r1, #0]
 8003b3e:	7812      	ldrb	r2, [r2, #0]
 8003b40:	188a      	adds	r2, r1, r2
 8003b42:	701a      	strb	r2, [r3, #0]
				for(i=0;i<strLen;i++){
 8003b44:	2136      	movs	r1, #54	; 0x36
 8003b46:	180b      	adds	r3, r1, r0
 8003b48:	19db      	adds	r3, r3, r7
 8003b4a:	881a      	ldrh	r2, [r3, #0]
 8003b4c:	180b      	adds	r3, r1, r0
 8003b4e:	19db      	adds	r3, r3, r7
 8003b50:	3201      	adds	r2, #1
 8003b52:	801a      	strh	r2, [r3, #0]
 8003b54:	235d      	movs	r3, #93	; 0x5d
 8003b56:	18fb      	adds	r3, r7, r3
 8003b58:	781b      	ldrb	r3, [r3, #0]
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	2136      	movs	r1, #54	; 0x36
 8003b5e:	2058      	movs	r0, #88	; 0x58
 8003b60:	180a      	adds	r2, r1, r0
 8003b62:	19d2      	adds	r2, r2, r7
 8003b64:	8812      	ldrh	r2, [r2, #0]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d200      	bcs.n	8003b6c <printASCIIarray+0xc78>
 8003b6a:	e753      	b.n	8003a14 <printASCIIarray+0xb20>
				}
				for(i=0;i<symLen;i++){
 8003b6c:	180b      	adds	r3, r1, r0
 8003b6e:	19db      	adds	r3, r3, r7
 8003b70:	2200      	movs	r2, #0
 8003b72:	801a      	strh	r2, [r3, #0]
 8003b74:	e00f      	b.n	8003b96 <printASCIIarray+0xca2>
									weoBuffer[j]=0x00;
 8003b76:	2330      	movs	r3, #48	; 0x30
 8003b78:	2058      	movs	r0, #88	; 0x58
 8003b7a:	181b      	adds	r3, r3, r0
 8003b7c:	19db      	adds	r3, r3, r7
 8003b7e:	881b      	ldrh	r3, [r3, #0]
 8003b80:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003b82:	2100      	movs	r1, #0
 8003b84:	54d1      	strb	r1, [r2, r3]
				for(i=0;i<symLen;i++){
 8003b86:	2136      	movs	r1, #54	; 0x36
 8003b88:	180b      	adds	r3, r1, r0
 8003b8a:	19db      	adds	r3, r3, r7
 8003b8c:	881a      	ldrh	r2, [r3, #0]
 8003b8e:	180b      	adds	r3, r1, r0
 8003b90:	19db      	adds	r3, r3, r7
 8003b92:	3201      	adds	r2, #1
 8003b94:	801a      	strh	r2, [r3, #0]
 8003b96:	2336      	movs	r3, #54	; 0x36
 8003b98:	2158      	movs	r1, #88	; 0x58
 8003b9a:	185b      	adds	r3, r3, r1
 8003b9c:	19da      	adds	r2, r3, r7
 8003b9e:	2328      	movs	r3, #40	; 0x28
 8003ba0:	185b      	adds	r3, r3, r1
 8003ba2:	19db      	adds	r3, r3, r7
 8003ba4:	8812      	ldrh	r2, [r2, #0]
 8003ba6:	881b      	ldrh	r3, [r3, #0]
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d3e4      	bcc.n	8003b76 <printASCIIarray+0xc82>
 8003bac:	46ad      	mov	sp, r5
							}
			}
			cmd2Execute=0;
 8003bae:	4b09      	ldr	r3, [pc, #36]	; (8003bd4 <printASCIIarray+0xce0>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	701a      	strb	r2, [r3, #0]
//			while(BFEN==0){};
			GPIOC->ODR |= 1 << 6;	//set BF
 8003bb4:	4b08      	ldr	r3, [pc, #32]	; (8003bd8 <printASCIIarray+0xce4>)
 8003bb6:	695a      	ldr	r2, [r3, #20]
 8003bb8:	4b07      	ldr	r3, [pc, #28]	; (8003bd8 <printASCIIarray+0xce4>)
 8003bba:	2140      	movs	r1, #64	; 0x40
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	615a      	str	r2, [r3, #20]

	}
 8003bc0:	46c0      	nop			; (mov r8, r8)
 8003bc2:	0018      	movs	r0, r3
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	b024      	add	sp, #144	; 0x90
 8003bc8:	bc80      	pop	{r7}
 8003bca:	46b8      	mov	r8, r7
 8003bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bce:	46c0      	nop			; (mov r8, r8)
 8003bd0:	08015cf0 	.word	0x08015cf0
 8003bd4:	20000402 	.word	0x20000402
 8003bd8:	50000800 	.word	0x50000800

08003bdc <LIS3DHsendCMD>:
////		HAL_Delay(500);
////		GPIOC->ODR |= 1 << 6;	//set BF
////		cmd2Execute=0;
//	}
//=============================================================================================================
	void LIS3DHsendCMD(uint8_t reg, uint8_t data) {
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b086      	sub	sp, #24
 8003be0:	af02      	add	r7, sp, #8
 8003be2:	0002      	movs	r2, r0
 8003be4:	1dfb      	adds	r3, r7, #7
 8003be6:	701a      	strb	r2, [r3, #0]
 8003be8:	1dbb      	adds	r3, r7, #6
 8003bea:	1c0a      	adds	r2, r1, #0
 8003bec:	701a      	strb	r2, [r3, #0]
		uint8_t buf[] = { reg, data };
 8003bee:	210c      	movs	r1, #12
 8003bf0:	187b      	adds	r3, r7, r1
 8003bf2:	1dfa      	adds	r2, r7, #7
 8003bf4:	7812      	ldrb	r2, [r2, #0]
 8003bf6:	701a      	strb	r2, [r3, #0]
 8003bf8:	187b      	adds	r3, r7, r1
 8003bfa:	1dba      	adds	r2, r7, #6
 8003bfc:	7812      	ldrb	r2, [r2, #0]
 8003bfe:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) 0x32, buf, 2, 1000);	//32h - address for writing
 8003c00:	187a      	adds	r2, r7, r1
 8003c02:	4806      	ldr	r0, [pc, #24]	; (8003c1c <LIS3DHsendCMD+0x40>)
 8003c04:	23fa      	movs	r3, #250	; 0xfa
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	9300      	str	r3, [sp, #0]
 8003c0a:	2302      	movs	r3, #2
 8003c0c:	2132      	movs	r1, #50	; 0x32
 8003c0e:	f001 fe1b 	bl	8005848 <HAL_I2C_Master_Transmit>
	}
 8003c12:	46c0      	nop			; (mov r8, r8)
 8003c14:	46bd      	mov	sp, r7
 8003c16:	b004      	add	sp, #16
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	46c0      	nop			; (mov r8, r8)
 8003c1c:	20000090 	.word	0x20000090

08003c20 <LIS3DHsetup>:
//	  xVal = buffer[0];
//	  yVal = buffer[1];
//	  zVal = buffer[2];
//	}
//=============================================================================================================
	void LIS3DHsetup(void){
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
		uint8_t CTRL_REG1_val=0x00;
 8003c26:	1dfb      	adds	r3, r7, #7
 8003c28:	2200      	movs	r2, #0
 8003c2a:	701a      	strb	r2, [r3, #0]
		uint8_t CTRL_REG4_val=0x00;
 8003c2c:	1dbb      	adds	r3, r7, #6
 8003c2e:	2200      	movs	r2, #0
 8003c30:	701a      	strb	r2, [r3, #0]
		uint8_t CTRL_REG5_val=0x00;
 8003c32:	1d7b      	adds	r3, r7, #5
 8003c34:	2200      	movs	r2, #0
 8003c36:	701a      	strb	r2, [r3, #0]
		uint8_t CTRL_REG6_val=0x00;
 8003c38:	1d3b      	adds	r3, r7, #4
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	701a      	strb	r2, [r3, #0]
		uint8_t FIFO_CTRL_REG_val=0x00;
 8003c3e:	1cfb      	adds	r3, r7, #3
 8003c40:	2200      	movs	r2, #0
 8003c42:	701a      	strb	r2, [r3, #0]
		uint8_t FIFO_SRC_REG_val=0x00;
 8003c44:	1cbb      	adds	r3, r7, #2
 8003c46:	2200      	movs	r2, #0
 8003c48:	701a      	strb	r2, [r3, #0]
		uint8_t INT_1_CFG_val=0x00;
 8003c4a:	1c7b      	adds	r3, r7, #1
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	701a      	strb	r2, [r3, #0]
		uint8_t INT_1_SRC_val=0x00;
 8003c50:	003b      	movs	r3, r7
 8003c52:	2200      	movs	r2, #0
 8003c54:	701a      	strb	r2, [r3, #0]

		LIS3DHsendCMD(CTRL_REG1,(CTRL_REG1_val|accelDataRate_25_Hz|Xen|Yen|Zen));//data rate selection
 8003c56:	1dfb      	adds	r3, r7, #7
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	2237      	movs	r2, #55	; 0x37
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	0019      	movs	r1, r3
 8003c62:	2020      	movs	r0, #32
 8003c64:	f7ff ffba 	bl	8003bdc <LIS3DHsendCMD>
//		LIS3DHsendCMD(CTRL_REG2,);//HPFilter
//		LIS3DHsendCMD(CTRL_REG3,);
		LIS3DHsendCMD(CTRL_REG4,(CTRL_REG4_val|BDU|FULL_SCALE_2G|HR));
 8003c68:	1dbb      	adds	r3, r7, #6
 8003c6a:	781b      	ldrb	r3, [r3, #0]
 8003c6c:	227c      	movs	r2, #124	; 0x7c
 8003c6e:	4252      	negs	r2, r2
 8003c70:	4313      	orrs	r3, r2
 8003c72:	b2db      	uxtb	r3, r3
 8003c74:	0019      	movs	r1, r3
 8003c76:	2023      	movs	r0, #35	; 0x23
 8003c78:	f7ff ffb0 	bl	8003bdc <LIS3DHsendCMD>
//		LIS3DHsendCMD(CTRL_REG6,);
//		LIS3DHsendCMD(FIFO_CTRL_REG,FIFO_CTRL_REG_val);	//	2B configured
//		LIS3DHsendCMD(FIFO_SRC_REG,FIFO_SRC_REG_val);	//	2B configured
//		LIS3DHsendCMD(INT_1_CFG,INT_1_CFG_val);	//	2B configured
//		LIS3DHsendCMD(INT_1_SRC_val,INT_1_SRC_val);	//	2B configured
	}
 8003c7c:	46c0      	nop			; (mov r8, r8)
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	b002      	add	sp, #8
 8003c82:	bd80      	pop	{r7, pc}

08003c84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003c88:	46c0      	nop			; (mov r8, r8)
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
	...

08003c90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c96:	4b11      	ldr	r3, [pc, #68]	; (8003cdc <HAL_MspInit+0x4c>)
 8003c98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c9a:	4b10      	ldr	r3, [pc, #64]	; (8003cdc <HAL_MspInit+0x4c>)
 8003c9c:	2101      	movs	r1, #1
 8003c9e:	430a      	orrs	r2, r1
 8003ca0:	641a      	str	r2, [r3, #64]	; 0x40
 8003ca2:	4b0e      	ldr	r3, [pc, #56]	; (8003cdc <HAL_MspInit+0x4c>)
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	4013      	ands	r3, r2
 8003caa:	607b      	str	r3, [r7, #4]
 8003cac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cae:	4b0b      	ldr	r3, [pc, #44]	; (8003cdc <HAL_MspInit+0x4c>)
 8003cb0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003cb2:	4b0a      	ldr	r3, [pc, #40]	; (8003cdc <HAL_MspInit+0x4c>)
 8003cb4:	2180      	movs	r1, #128	; 0x80
 8003cb6:	0549      	lsls	r1, r1, #21
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	63da      	str	r2, [r3, #60]	; 0x3c
 8003cbc:	4b07      	ldr	r3, [pc, #28]	; (8003cdc <HAL_MspInit+0x4c>)
 8003cbe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003cc0:	2380      	movs	r3, #128	; 0x80
 8003cc2:	055b      	lsls	r3, r3, #21
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	603b      	str	r3, [r7, #0]
 8003cc8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE);
 8003cca:	2380      	movs	r3, #128	; 0x80
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	0018      	movs	r0, r3
 8003cd0:	f000 fd42 	bl	8004758 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cd4:	46c0      	nop			; (mov r8, r8)
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	b002      	add	sp, #8
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	40021000 	.word	0x40021000

08003ce0 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8003ce0:	b590      	push	{r4, r7, lr}
 8003ce2:	b089      	sub	sp, #36	; 0x24
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ce8:	240c      	movs	r4, #12
 8003cea:	193b      	adds	r3, r7, r4
 8003cec:	0018      	movs	r0, r3
 8003cee:	2314      	movs	r3, #20
 8003cf0:	001a      	movs	r2, r3
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	f008 fde6 	bl	800c8c4 <memset>
  if(hcomp->Instance==COMP1)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a10      	ldr	r2, [pc, #64]	; (8003d40 <HAL_COMP_MspInit+0x60>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d11a      	bne.n	8003d38 <HAL_COMP_MspInit+0x58>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d02:	4b10      	ldr	r3, [pc, #64]	; (8003d44 <HAL_COMP_MspInit+0x64>)
 8003d04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d06:	4b0f      	ldr	r3, [pc, #60]	; (8003d44 <HAL_COMP_MspInit+0x64>)
 8003d08:	2102      	movs	r1, #2
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	635a      	str	r2, [r3, #52]	; 0x34
 8003d0e:	4b0d      	ldr	r3, [pc, #52]	; (8003d44 <HAL_COMP_MspInit+0x64>)
 8003d10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d12:	2202      	movs	r2, #2
 8003d14:	4013      	ands	r3, r2
 8003d16:	60bb      	str	r3, [r7, #8]
 8003d18:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003d1a:	193b      	adds	r3, r7, r4
 8003d1c:	2204      	movs	r2, #4
 8003d1e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d20:	193b      	adds	r3, r7, r4
 8003d22:	2203      	movs	r2, #3
 8003d24:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d26:	193b      	adds	r3, r7, r4
 8003d28:	2200      	movs	r2, #0
 8003d2a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d2c:	193b      	adds	r3, r7, r4
 8003d2e:	4a06      	ldr	r2, [pc, #24]	; (8003d48 <HAL_COMP_MspInit+0x68>)
 8003d30:	0019      	movs	r1, r3
 8003d32:	0010      	movs	r0, r2
 8003d34:	f001 fb8e 	bl	8005454 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 8003d38:	46c0      	nop			; (mov r8, r8)
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	b009      	add	sp, #36	; 0x24
 8003d3e:	bd90      	pop	{r4, r7, pc}
 8003d40:	40010200 	.word	0x40010200
 8003d44:	40021000 	.word	0x40021000
 8003d48:	50000400 	.word	0x50000400

08003d4c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003d4c:	b590      	push	{r4, r7, lr}
 8003d4e:	b097      	sub	sp, #92	; 0x5c
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d54:	2344      	movs	r3, #68	; 0x44
 8003d56:	18fb      	adds	r3, r7, r3
 8003d58:	0018      	movs	r0, r3
 8003d5a:	2314      	movs	r3, #20
 8003d5c:	001a      	movs	r2, r3
 8003d5e:	2100      	movs	r1, #0
 8003d60:	f008 fdb0 	bl	800c8c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d64:	2410      	movs	r4, #16
 8003d66:	193b      	adds	r3, r7, r4
 8003d68:	0018      	movs	r0, r3
 8003d6a:	2334      	movs	r3, #52	; 0x34
 8003d6c:	001a      	movs	r2, r3
 8003d6e:	2100      	movs	r1, #0
 8003d70:	f008 fda8 	bl	800c8c4 <memset>
  if(hi2c->Instance==I2C1)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a27      	ldr	r2, [pc, #156]	; (8003e18 <HAL_I2C_MspInit+0xcc>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d147      	bne.n	8003e0e <HAL_I2C_MspInit+0xc2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003d7e:	193b      	adds	r3, r7, r4
 8003d80:	2220      	movs	r2, #32
 8003d82:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003d84:	193b      	adds	r3, r7, r4
 8003d86:	2200      	movs	r2, #0
 8003d88:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d8a:	193b      	adds	r3, r7, r4
 8003d8c:	0018      	movs	r0, r3
 8003d8e:	f003 ffd9 	bl	8007d44 <HAL_RCCEx_PeriphCLKConfig>
 8003d92:	1e03      	subs	r3, r0, #0
 8003d94:	d001      	beq.n	8003d9a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003d96:	f7ff ff75 	bl	8003c84 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d9a:	4b20      	ldr	r3, [pc, #128]	; (8003e1c <HAL_I2C_MspInit+0xd0>)
 8003d9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d9e:	4b1f      	ldr	r3, [pc, #124]	; (8003e1c <HAL_I2C_MspInit+0xd0>)
 8003da0:	2101      	movs	r1, #1
 8003da2:	430a      	orrs	r2, r1
 8003da4:	635a      	str	r2, [r3, #52]	; 0x34
 8003da6:	4b1d      	ldr	r3, [pc, #116]	; (8003e1c <HAL_I2C_MspInit+0xd0>)
 8003da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003daa:	2201      	movs	r2, #1
 8003dac:	4013      	ands	r3, r2
 8003dae:	60fb      	str	r3, [r7, #12]
 8003db0:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003db2:	2144      	movs	r1, #68	; 0x44
 8003db4:	187b      	adds	r3, r7, r1
 8003db6:	22c0      	movs	r2, #192	; 0xc0
 8003db8:	00d2      	lsls	r2, r2, #3
 8003dba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003dbc:	187b      	adds	r3, r7, r1
 8003dbe:	2212      	movs	r2, #18
 8003dc0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003dc2:	187b      	adds	r3, r7, r1
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dc8:	187b      	adds	r3, r7, r1
 8003dca:	2200      	movs	r2, #0
 8003dcc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8003dce:	187b      	adds	r3, r7, r1
 8003dd0:	2206      	movs	r2, #6
 8003dd2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dd4:	187a      	adds	r2, r7, r1
 8003dd6:	23a0      	movs	r3, #160	; 0xa0
 8003dd8:	05db      	lsls	r3, r3, #23
 8003dda:	0011      	movs	r1, r2
 8003ddc:	0018      	movs	r0, r3
 8003dde:	f001 fb39 	bl	8005454 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003de2:	4b0e      	ldr	r3, [pc, #56]	; (8003e1c <HAL_I2C_MspInit+0xd0>)
 8003de4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003de6:	4b0d      	ldr	r3, [pc, #52]	; (8003e1c <HAL_I2C_MspInit+0xd0>)
 8003de8:	2180      	movs	r1, #128	; 0x80
 8003dea:	0389      	lsls	r1, r1, #14
 8003dec:	430a      	orrs	r2, r1
 8003dee:	63da      	str	r2, [r3, #60]	; 0x3c
 8003df0:	4b0a      	ldr	r3, [pc, #40]	; (8003e1c <HAL_I2C_MspInit+0xd0>)
 8003df2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003df4:	2380      	movs	r3, #128	; 0x80
 8003df6:	039b      	lsls	r3, r3, #14
 8003df8:	4013      	ands	r3, r2
 8003dfa:	60bb      	str	r3, [r7, #8]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8003dfe:	2200      	movs	r2, #0
 8003e00:	2100      	movs	r1, #0
 8003e02:	2017      	movs	r0, #23
 8003e04:	f000 ffca 	bl	8004d9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8003e08:	2017      	movs	r0, #23
 8003e0a:	f000 ffdc 	bl	8004dc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003e0e:	46c0      	nop			; (mov r8, r8)
 8003e10:	46bd      	mov	sp, r7
 8003e12:	b017      	add	sp, #92	; 0x5c
 8003e14:	bd90      	pop	{r4, r7, pc}
 8003e16:	46c0      	nop			; (mov r8, r8)
 8003e18:	40005400 	.word	0x40005400
 8003e1c:	40021000 	.word	0x40021000

08003e20 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8003e20:	b590      	push	{r4, r7, lr}
 8003e22:	b099      	sub	sp, #100	; 0x64
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e28:	234c      	movs	r3, #76	; 0x4c
 8003e2a:	18fb      	adds	r3, r7, r3
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	2314      	movs	r3, #20
 8003e30:	001a      	movs	r2, r3
 8003e32:	2100      	movs	r1, #0
 8003e34:	f008 fd46 	bl	800c8c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003e38:	2418      	movs	r4, #24
 8003e3a:	193b      	adds	r3, r7, r4
 8003e3c:	0018      	movs	r0, r3
 8003e3e:	2334      	movs	r3, #52	; 0x34
 8003e40:	001a      	movs	r2, r3
 8003e42:	2100      	movs	r1, #0
 8003e44:	f008 fd3e 	bl	800c8c4 <memset>
  if(hi2s->Instance==SPI1)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a4f      	ldr	r2, [pc, #316]	; (8003f8c <HAL_I2S_MspInit+0x16c>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d000      	beq.n	8003e54 <HAL_I2S_MspInit+0x34>
 8003e52:	e097      	b.n	8003f84 <HAL_I2S_MspInit+0x164>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 8003e54:	193b      	adds	r3, r7, r4
 8003e56:	2280      	movs	r2, #128	; 0x80
 8003e58:	0112      	lsls	r2, r2, #4
 8003e5a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 8003e5c:	193b      	adds	r3, r7, r4
 8003e5e:	2200      	movs	r2, #0
 8003e60:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e62:	193b      	adds	r3, r7, r4
 8003e64:	0018      	movs	r0, r3
 8003e66:	f003 ff6d 	bl	8007d44 <HAL_RCCEx_PeriphCLKConfig>
 8003e6a:	1e03      	subs	r3, r0, #0
 8003e6c:	d001      	beq.n	8003e72 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8003e6e:	f7ff ff09 	bl	8003c84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003e72:	4b47      	ldr	r3, [pc, #284]	; (8003f90 <HAL_I2S_MspInit+0x170>)
 8003e74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e76:	4b46      	ldr	r3, [pc, #280]	; (8003f90 <HAL_I2S_MspInit+0x170>)
 8003e78:	2180      	movs	r1, #128	; 0x80
 8003e7a:	0149      	lsls	r1, r1, #5
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	641a      	str	r2, [r3, #64]	; 0x40
 8003e80:	4b43      	ldr	r3, [pc, #268]	; (8003f90 <HAL_I2S_MspInit+0x170>)
 8003e82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e84:	2380      	movs	r3, #128	; 0x80
 8003e86:	015b      	lsls	r3, r3, #5
 8003e88:	4013      	ands	r3, r2
 8003e8a:	617b      	str	r3, [r7, #20]
 8003e8c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e8e:	4b40      	ldr	r3, [pc, #256]	; (8003f90 <HAL_I2S_MspInit+0x170>)
 8003e90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e92:	4b3f      	ldr	r3, [pc, #252]	; (8003f90 <HAL_I2S_MspInit+0x170>)
 8003e94:	2101      	movs	r1, #1
 8003e96:	430a      	orrs	r2, r1
 8003e98:	635a      	str	r2, [r3, #52]	; 0x34
 8003e9a:	4b3d      	ldr	r3, [pc, #244]	; (8003f90 <HAL_I2S_MspInit+0x170>)
 8003e9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	613b      	str	r3, [r7, #16]
 8003ea4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ea6:	4b3a      	ldr	r3, [pc, #232]	; (8003f90 <HAL_I2S_MspInit+0x170>)
 8003ea8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003eaa:	4b39      	ldr	r3, [pc, #228]	; (8003f90 <HAL_I2S_MspInit+0x170>)
 8003eac:	2102      	movs	r1, #2
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	635a      	str	r2, [r3, #52]	; 0x34
 8003eb2:	4b37      	ldr	r3, [pc, #220]	; (8003f90 <HAL_I2S_MspInit+0x170>)
 8003eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eb6:	2202      	movs	r2, #2
 8003eb8:	4013      	ands	r3, r2
 8003eba:	60fb      	str	r3, [r7, #12]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
    PA15     ------> I2S1_WS
    PB3     ------> I2S1_CK
    PB4     ------> I2S1_MCK
    PB5     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003ebe:	214c      	movs	r1, #76	; 0x4c
 8003ec0:	187b      	adds	r3, r7, r1
 8003ec2:	2280      	movs	r2, #128	; 0x80
 8003ec4:	0212      	lsls	r2, r2, #8
 8003ec6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ec8:	000c      	movs	r4, r1
 8003eca:	193b      	adds	r3, r7, r4
 8003ecc:	2202      	movs	r2, #2
 8003ece:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ed0:	193b      	adds	r3, r7, r4
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ed6:	193b      	adds	r3, r7, r4
 8003ed8:	2203      	movs	r2, #3
 8003eda:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003edc:	193b      	adds	r3, r7, r4
 8003ede:	2200      	movs	r2, #0
 8003ee0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ee2:	193a      	adds	r2, r7, r4
 8003ee4:	23a0      	movs	r3, #160	; 0xa0
 8003ee6:	05db      	lsls	r3, r3, #23
 8003ee8:	0011      	movs	r1, r2
 8003eea:	0018      	movs	r0, r3
 8003eec:	f001 fab2 	bl	8005454 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003ef0:	0021      	movs	r1, r4
 8003ef2:	187b      	adds	r3, r7, r1
 8003ef4:	2238      	movs	r2, #56	; 0x38
 8003ef6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ef8:	187b      	adds	r3, r7, r1
 8003efa:	2202      	movs	r2, #2
 8003efc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003efe:	187b      	adds	r3, r7, r1
 8003f00:	2201      	movs	r2, #1
 8003f02:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f04:	187b      	adds	r3, r7, r1
 8003f06:	2203      	movs	r2, #3
 8003f08:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003f0a:	187b      	adds	r3, r7, r1
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f10:	187b      	adds	r3, r7, r1
 8003f12:	4a20      	ldr	r2, [pc, #128]	; (8003f94 <HAL_I2S_MspInit+0x174>)
 8003f14:	0019      	movs	r1, r3
 8003f16:	0010      	movs	r0, r2
 8003f18:	f001 fa9c 	bl	8005454 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8003f1c:	4b1e      	ldr	r3, [pc, #120]	; (8003f98 <HAL_I2S_MspInit+0x178>)
 8003f1e:	4a1f      	ldr	r2, [pc, #124]	; (8003f9c <HAL_I2S_MspInit+0x17c>)
 8003f20:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8003f22:	4b1d      	ldr	r3, [pc, #116]	; (8003f98 <HAL_I2S_MspInit+0x178>)
 8003f24:	2211      	movs	r2, #17
 8003f26:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003f28:	4b1b      	ldr	r3, [pc, #108]	; (8003f98 <HAL_I2S_MspInit+0x178>)
 8003f2a:	2210      	movs	r2, #16
 8003f2c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f2e:	4b1a      	ldr	r3, [pc, #104]	; (8003f98 <HAL_I2S_MspInit+0x178>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003f34:	4b18      	ldr	r3, [pc, #96]	; (8003f98 <HAL_I2S_MspInit+0x178>)
 8003f36:	2280      	movs	r2, #128	; 0x80
 8003f38:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003f3a:	4b17      	ldr	r3, [pc, #92]	; (8003f98 <HAL_I2S_MspInit+0x178>)
 8003f3c:	2280      	movs	r2, #128	; 0x80
 8003f3e:	0052      	lsls	r2, r2, #1
 8003f40:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003f42:	4b15      	ldr	r3, [pc, #84]	; (8003f98 <HAL_I2S_MspInit+0x178>)
 8003f44:	2280      	movs	r2, #128	; 0x80
 8003f46:	00d2      	lsls	r2, r2, #3
 8003f48:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003f4a:	4b13      	ldr	r3, [pc, #76]	; (8003f98 <HAL_I2S_MspInit+0x178>)
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003f50:	4b11      	ldr	r3, [pc, #68]	; (8003f98 <HAL_I2S_MspInit+0x178>)
 8003f52:	22c0      	movs	r2, #192	; 0xc0
 8003f54:	0192      	lsls	r2, r2, #6
 8003f56:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003f58:	4b0f      	ldr	r3, [pc, #60]	; (8003f98 <HAL_I2S_MspInit+0x178>)
 8003f5a:	0018      	movs	r0, r3
 8003f5c:	f000 ff50 	bl	8004e00 <HAL_DMA_Init>
 8003f60:	1e03      	subs	r3, r0, #0
 8003f62:	d001      	beq.n	8003f68 <HAL_I2S_MspInit+0x148>
    {
      Error_Handler();
 8003f64:	f7ff fe8e 	bl	8003c84 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a0b      	ldr	r2, [pc, #44]	; (8003f98 <HAL_I2S_MspInit+0x178>)
 8003f6c:	62da      	str	r2, [r3, #44]	; 0x2c
 8003f6e:	4b0a      	ldr	r3, [pc, #40]	; (8003f98 <HAL_I2S_MspInit+0x178>)
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	629a      	str	r2, [r3, #40]	; 0x28

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003f74:	2200      	movs	r2, #0
 8003f76:	2100      	movs	r1, #0
 8003f78:	2019      	movs	r0, #25
 8003f7a:	f000 ff0f 	bl	8004d9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003f7e:	2019      	movs	r0, #25
 8003f80:	f000 ff21 	bl	8004dc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003f84:	46c0      	nop			; (mov r8, r8)
 8003f86:	46bd      	mov	sp, r7
 8003f88:	b019      	add	sp, #100	; 0x64
 8003f8a:	bd90      	pop	{r4, r7, pc}
 8003f8c:	40013000 	.word	0x40013000
 8003f90:	40021000 	.word	0x40021000
 8003f94:	50000400 	.word	0x50000400
 8003f98:	20000120 	.word	0x20000120
 8003f9c:	40020008 	.word	0x40020008

08003fa0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003fa0:	b590      	push	{r4, r7, lr}
 8003fa2:	b08b      	sub	sp, #44	; 0x2c
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fa8:	2414      	movs	r4, #20
 8003faa:	193b      	adds	r3, r7, r4
 8003fac:	0018      	movs	r0, r3
 8003fae:	2314      	movs	r3, #20
 8003fb0:	001a      	movs	r2, r3
 8003fb2:	2100      	movs	r1, #0
 8003fb4:	f008 fc86 	bl	800c8c4 <memset>
  if(hspi->Instance==SPI2)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a54      	ldr	r2, [pc, #336]	; (8004110 <HAL_SPI_MspInit+0x170>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d000      	beq.n	8003fc4 <HAL_SPI_MspInit+0x24>
 8003fc2:	e0a0      	b.n	8004106 <HAL_SPI_MspInit+0x166>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003fc4:	4b53      	ldr	r3, [pc, #332]	; (8004114 <HAL_SPI_MspInit+0x174>)
 8003fc6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003fc8:	4b52      	ldr	r3, [pc, #328]	; (8004114 <HAL_SPI_MspInit+0x174>)
 8003fca:	2180      	movs	r1, #128	; 0x80
 8003fcc:	01c9      	lsls	r1, r1, #7
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	63da      	str	r2, [r3, #60]	; 0x3c
 8003fd2:	4b50      	ldr	r3, [pc, #320]	; (8004114 <HAL_SPI_MspInit+0x174>)
 8003fd4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003fd6:	2380      	movs	r3, #128	; 0x80
 8003fd8:	01db      	lsls	r3, r3, #7
 8003fda:	4013      	ands	r3, r2
 8003fdc:	613b      	str	r3, [r7, #16]
 8003fde:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fe0:	4b4c      	ldr	r3, [pc, #304]	; (8004114 <HAL_SPI_MspInit+0x174>)
 8003fe2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fe4:	4b4b      	ldr	r3, [pc, #300]	; (8004114 <HAL_SPI_MspInit+0x174>)
 8003fe6:	2102      	movs	r1, #2
 8003fe8:	430a      	orrs	r2, r1
 8003fea:	635a      	str	r2, [r3, #52]	; 0x34
 8003fec:	4b49      	ldr	r3, [pc, #292]	; (8004114 <HAL_SPI_MspInit+0x174>)
 8003fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff0:	2202      	movs	r2, #2
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	60fb      	str	r3, [r7, #12]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB6     ------> SPI2_MISO
    PB7     ------> SPI2_MOSI
    PB8     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003ff8:	193b      	adds	r3, r7, r4
 8003ffa:	2240      	movs	r2, #64	; 0x40
 8003ffc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ffe:	193b      	adds	r3, r7, r4
 8004000:	2202      	movs	r2, #2
 8004002:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004004:	193b      	adds	r3, r7, r4
 8004006:	2201      	movs	r2, #1
 8004008:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800400a:	193b      	adds	r3, r7, r4
 800400c:	2200      	movs	r2, #0
 800400e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 8004010:	193b      	adds	r3, r7, r4
 8004012:	2204      	movs	r2, #4
 8004014:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004016:	193b      	adds	r3, r7, r4
 8004018:	4a3f      	ldr	r2, [pc, #252]	; (8004118 <HAL_SPI_MspInit+0x178>)
 800401a:	0019      	movs	r1, r3
 800401c:	0010      	movs	r0, r2
 800401e:	f001 fa19 	bl	8005454 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004022:	0021      	movs	r1, r4
 8004024:	187b      	adds	r3, r7, r1
 8004026:	22c0      	movs	r2, #192	; 0xc0
 8004028:	0052      	lsls	r2, r2, #1
 800402a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800402c:	187b      	adds	r3, r7, r1
 800402e:	2202      	movs	r2, #2
 8004030:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004032:	187b      	adds	r3, r7, r1
 8004034:	2201      	movs	r2, #1
 8004036:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004038:	187b      	adds	r3, r7, r1
 800403a:	2200      	movs	r2, #0
 800403c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 800403e:	187b      	adds	r3, r7, r1
 8004040:	2201      	movs	r2, #1
 8004042:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004044:	187b      	adds	r3, r7, r1
 8004046:	4a34      	ldr	r2, [pc, #208]	; (8004118 <HAL_SPI_MspInit+0x178>)
 8004048:	0019      	movs	r1, r3
 800404a:	0010      	movs	r0, r2
 800404c:	f001 fa02 	bl	8005454 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel2;
 8004050:	4b32      	ldr	r3, [pc, #200]	; (800411c <HAL_SPI_MspInit+0x17c>)
 8004052:	4a33      	ldr	r2, [pc, #204]	; (8004120 <HAL_SPI_MspInit+0x180>)
 8004054:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8004056:	4b31      	ldr	r3, [pc, #196]	; (800411c <HAL_SPI_MspInit+0x17c>)
 8004058:	2212      	movs	r2, #18
 800405a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800405c:	4b2f      	ldr	r3, [pc, #188]	; (800411c <HAL_SPI_MspInit+0x17c>)
 800405e:	2200      	movs	r2, #0
 8004060:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004062:	4b2e      	ldr	r3, [pc, #184]	; (800411c <HAL_SPI_MspInit+0x17c>)
 8004064:	2200      	movs	r2, #0
 8004066:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004068:	4b2c      	ldr	r3, [pc, #176]	; (800411c <HAL_SPI_MspInit+0x17c>)
 800406a:	2280      	movs	r2, #128	; 0x80
 800406c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800406e:	4b2b      	ldr	r3, [pc, #172]	; (800411c <HAL_SPI_MspInit+0x17c>)
 8004070:	2200      	movs	r2, #0
 8004072:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004074:	4b29      	ldr	r3, [pc, #164]	; (800411c <HAL_SPI_MspInit+0x17c>)
 8004076:	2200      	movs	r2, #0
 8004078:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800407a:	4b28      	ldr	r3, [pc, #160]	; (800411c <HAL_SPI_MspInit+0x17c>)
 800407c:	2200      	movs	r2, #0
 800407e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004080:	4b26      	ldr	r3, [pc, #152]	; (800411c <HAL_SPI_MspInit+0x17c>)
 8004082:	2280      	movs	r2, #128	; 0x80
 8004084:	0192      	lsls	r2, r2, #6
 8004086:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8004088:	4b24      	ldr	r3, [pc, #144]	; (800411c <HAL_SPI_MspInit+0x17c>)
 800408a:	0018      	movs	r0, r3
 800408c:	f000 feb8 	bl	8004e00 <HAL_DMA_Init>
 8004090:	1e03      	subs	r3, r0, #0
 8004092:	d001      	beq.n	8004098 <HAL_SPI_MspInit+0xf8>
    {
      Error_Handler();
 8004094:	f7ff fdf6 	bl	8003c84 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	4a20      	ldr	r2, [pc, #128]	; (800411c <HAL_SPI_MspInit+0x17c>)
 800409c:	659a      	str	r2, [r3, #88]	; 0x58
 800409e:	4b1f      	ldr	r3, [pc, #124]	; (800411c <HAL_SPI_MspInit+0x17c>)
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel4;
 80040a4:	4b1f      	ldr	r3, [pc, #124]	; (8004124 <HAL_SPI_MspInit+0x184>)
 80040a6:	4a20      	ldr	r2, [pc, #128]	; (8004128 <HAL_SPI_MspInit+0x188>)
 80040a8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 80040aa:	4b1e      	ldr	r3, [pc, #120]	; (8004124 <HAL_SPI_MspInit+0x184>)
 80040ac:	2213      	movs	r2, #19
 80040ae:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80040b0:	4b1c      	ldr	r3, [pc, #112]	; (8004124 <HAL_SPI_MspInit+0x184>)
 80040b2:	2210      	movs	r2, #16
 80040b4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80040b6:	4b1b      	ldr	r3, [pc, #108]	; (8004124 <HAL_SPI_MspInit+0x184>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80040bc:	4b19      	ldr	r3, [pc, #100]	; (8004124 <HAL_SPI_MspInit+0x184>)
 80040be:	2280      	movs	r2, #128	; 0x80
 80040c0:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80040c2:	4b18      	ldr	r3, [pc, #96]	; (8004124 <HAL_SPI_MspInit+0x184>)
 80040c4:	2200      	movs	r2, #0
 80040c6:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80040c8:	4b16      	ldr	r3, [pc, #88]	; (8004124 <HAL_SPI_MspInit+0x184>)
 80040ca:	2200      	movs	r2, #0
 80040cc:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80040ce:	4b15      	ldr	r3, [pc, #84]	; (8004124 <HAL_SPI_MspInit+0x184>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80040d4:	4b13      	ldr	r3, [pc, #76]	; (8004124 <HAL_SPI_MspInit+0x184>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80040da:	4b12      	ldr	r3, [pc, #72]	; (8004124 <HAL_SPI_MspInit+0x184>)
 80040dc:	0018      	movs	r0, r3
 80040de:	f000 fe8f 	bl	8004e00 <HAL_DMA_Init>
 80040e2:	1e03      	subs	r3, r0, #0
 80040e4:	d001      	beq.n	80040ea <HAL_SPI_MspInit+0x14a>
    {
      Error_Handler();
 80040e6:	f7ff fdcd 	bl	8003c84 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a0d      	ldr	r2, [pc, #52]	; (8004124 <HAL_SPI_MspInit+0x184>)
 80040ee:	655a      	str	r2, [r3, #84]	; 0x54
 80040f0:	4b0c      	ldr	r3, [pc, #48]	; (8004124 <HAL_SPI_MspInit+0x184>)
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80040f6:	2200      	movs	r2, #0
 80040f8:	2100      	movs	r1, #0
 80040fa:	201a      	movs	r0, #26
 80040fc:	f000 fe4e 	bl	8004d9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004100:	201a      	movs	r0, #26
 8004102:	f000 fe60 	bl	8004dc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004106:	46c0      	nop			; (mov r8, r8)
 8004108:	46bd      	mov	sp, r7
 800410a:	b00b      	add	sp, #44	; 0x2c
 800410c:	bd90      	pop	{r4, r7, pc}
 800410e:	46c0      	nop			; (mov r8, r8)
 8004110:	40003800 	.word	0x40003800
 8004114:	40021000 	.word	0x40021000
 8004118:	50000400 	.word	0x50000400
 800411c:	200001e0 	.word	0x200001e0
 8004120:	4002001c 	.word	0x4002001c
 8004124:	2000023c 	.word	0x2000023c
 8004128:	40020044 	.word	0x40020044

0800412c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800412c:	b590      	push	{r4, r7, lr}
 800412e:	b091      	sub	sp, #68	; 0x44
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004134:	240c      	movs	r4, #12
 8004136:	193b      	adds	r3, r7, r4
 8004138:	0018      	movs	r0, r3
 800413a:	2334      	movs	r3, #52	; 0x34
 800413c:	001a      	movs	r2, r3
 800413e:	2100      	movs	r1, #0
 8004140:	f008 fbc0 	bl	800c8c4 <memset>
  if(htim_base->Instance==TIM1)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a11      	ldr	r2, [pc, #68]	; (8004190 <HAL_TIM_Base_MspInit+0x64>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d11c      	bne.n	8004188 <HAL_TIM_Base_MspInit+0x5c>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 800414e:	193b      	adds	r3, r7, r4
 8004150:	2280      	movs	r2, #128	; 0x80
 8004152:	0392      	lsls	r2, r2, #14
 8004154:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8004156:	193b      	adds	r3, r7, r4
 8004158:	2200      	movs	r2, #0
 800415a:	629a      	str	r2, [r3, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800415c:	193b      	adds	r3, r7, r4
 800415e:	0018      	movs	r0, r3
 8004160:	f003 fdf0 	bl	8007d44 <HAL_RCCEx_PeriphCLKConfig>
 8004164:	1e03      	subs	r3, r0, #0
 8004166:	d001      	beq.n	800416c <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 8004168:	f7ff fd8c 	bl	8003c84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800416c:	4b09      	ldr	r3, [pc, #36]	; (8004194 <HAL_TIM_Base_MspInit+0x68>)
 800416e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004170:	4b08      	ldr	r3, [pc, #32]	; (8004194 <HAL_TIM_Base_MspInit+0x68>)
 8004172:	2180      	movs	r1, #128	; 0x80
 8004174:	0109      	lsls	r1, r1, #4
 8004176:	430a      	orrs	r2, r1
 8004178:	641a      	str	r2, [r3, #64]	; 0x40
 800417a:	4b06      	ldr	r3, [pc, #24]	; (8004194 <HAL_TIM_Base_MspInit+0x68>)
 800417c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800417e:	2380      	movs	r3, #128	; 0x80
 8004180:	011b      	lsls	r3, r3, #4
 8004182:	4013      	ands	r3, r2
 8004184:	60bb      	str	r3, [r7, #8]
 8004186:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004188:	46c0      	nop			; (mov r8, r8)
 800418a:	46bd      	mov	sp, r7
 800418c:	b011      	add	sp, #68	; 0x44
 800418e:	bd90      	pop	{r4, r7, pc}
 8004190:	40012c00 	.word	0x40012c00
 8004194:	40021000 	.word	0x40021000

08004198 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004198:	b590      	push	{r4, r7, lr}
 800419a:	b089      	sub	sp, #36	; 0x24
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041a0:	240c      	movs	r4, #12
 80041a2:	193b      	adds	r3, r7, r4
 80041a4:	0018      	movs	r0, r3
 80041a6:	2314      	movs	r3, #20
 80041a8:	001a      	movs	r2, r3
 80041aa:	2100      	movs	r1, #0
 80041ac:	f008 fb8a 	bl	800c8c4 <memset>
  if(htim->Instance==TIM1)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a15      	ldr	r2, [pc, #84]	; (800420c <HAL_TIM_MspPostInit+0x74>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d123      	bne.n	8004202 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041ba:	4b15      	ldr	r3, [pc, #84]	; (8004210 <HAL_TIM_MspPostInit+0x78>)
 80041bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041be:	4b14      	ldr	r3, [pc, #80]	; (8004210 <HAL_TIM_MspPostInit+0x78>)
 80041c0:	2101      	movs	r1, #1
 80041c2:	430a      	orrs	r2, r1
 80041c4:	635a      	str	r2, [r3, #52]	; 0x34
 80041c6:	4b12      	ldr	r3, [pc, #72]	; (8004210 <HAL_TIM_MspPostInit+0x78>)
 80041c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ca:	2201      	movs	r2, #1
 80041cc:	4013      	ands	r3, r2
 80041ce:	60bb      	str	r3, [r7, #8]
 80041d0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80041d2:	193b      	adds	r3, r7, r4
 80041d4:	2280      	movs	r2, #128	; 0x80
 80041d6:	0052      	lsls	r2, r2, #1
 80041d8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041da:	0021      	movs	r1, r4
 80041dc:	187b      	adds	r3, r7, r1
 80041de:	2202      	movs	r2, #2
 80041e0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80041e2:	187b      	adds	r3, r7, r1
 80041e4:	2202      	movs	r2, #2
 80041e6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041e8:	187b      	adds	r3, r7, r1
 80041ea:	2203      	movs	r2, #3
 80041ec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80041ee:	187b      	adds	r3, r7, r1
 80041f0:	2202      	movs	r2, #2
 80041f2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041f4:	187a      	adds	r2, r7, r1
 80041f6:	23a0      	movs	r3, #160	; 0xa0
 80041f8:	05db      	lsls	r3, r3, #23
 80041fa:	0011      	movs	r1, r2
 80041fc:	0018      	movs	r0, r3
 80041fe:	f001 f929 	bl	8005454 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004202:	46c0      	nop			; (mov r8, r8)
 8004204:	46bd      	mov	sp, r7
 8004206:	b009      	add	sp, #36	; 0x24
 8004208:	bd90      	pop	{r4, r7, pc}
 800420a:	46c0      	nop			; (mov r8, r8)
 800420c:	40012c00 	.word	0x40012c00
 8004210:	40021000 	.word	0x40021000

08004214 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8004214:	b590      	push	{r4, r7, lr}
 8004216:	b08b      	sub	sp, #44	; 0x2c
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800421c:	2414      	movs	r4, #20
 800421e:	193b      	adds	r3, r7, r4
 8004220:	0018      	movs	r0, r3
 8004222:	2314      	movs	r3, #20
 8004224:	001a      	movs	r2, r3
 8004226:	2100      	movs	r1, #0
 8004228:	f008 fb4c 	bl	800c8c4 <memset>
  if(husart->Instance==USART3)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a45      	ldr	r2, [pc, #276]	; (8004348 <HAL_USART_MspInit+0x134>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d000      	beq.n	8004238 <HAL_USART_MspInit+0x24>
 8004236:	e083      	b.n	8004340 <HAL_USART_MspInit+0x12c>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004238:	4b44      	ldr	r3, [pc, #272]	; (800434c <HAL_USART_MspInit+0x138>)
 800423a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800423c:	4b43      	ldr	r3, [pc, #268]	; (800434c <HAL_USART_MspInit+0x138>)
 800423e:	2180      	movs	r1, #128	; 0x80
 8004240:	02c9      	lsls	r1, r1, #11
 8004242:	430a      	orrs	r2, r1
 8004244:	63da      	str	r2, [r3, #60]	; 0x3c
 8004246:	4b41      	ldr	r3, [pc, #260]	; (800434c <HAL_USART_MspInit+0x138>)
 8004248:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800424a:	2380      	movs	r3, #128	; 0x80
 800424c:	02db      	lsls	r3, r3, #11
 800424e:	4013      	ands	r3, r2
 8004250:	613b      	str	r3, [r7, #16]
 8004252:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004254:	4b3d      	ldr	r3, [pc, #244]	; (800434c <HAL_USART_MspInit+0x138>)
 8004256:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004258:	4b3c      	ldr	r3, [pc, #240]	; (800434c <HAL_USART_MspInit+0x138>)
 800425a:	2101      	movs	r1, #1
 800425c:	430a      	orrs	r2, r1
 800425e:	635a      	str	r2, [r3, #52]	; 0x34
 8004260:	4b3a      	ldr	r3, [pc, #232]	; (800434c <HAL_USART_MspInit+0x138>)
 8004262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004264:	2201      	movs	r2, #1
 8004266:	4013      	ands	r3, r2
 8004268:	60fb      	str	r3, [r7, #12]
 800426a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800426c:	4b37      	ldr	r3, [pc, #220]	; (800434c <HAL_USART_MspInit+0x138>)
 800426e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004270:	4b36      	ldr	r3, [pc, #216]	; (800434c <HAL_USART_MspInit+0x138>)
 8004272:	2102      	movs	r1, #2
 8004274:	430a      	orrs	r2, r1
 8004276:	635a      	str	r2, [r3, #52]	; 0x34
 8004278:	4b34      	ldr	r3, [pc, #208]	; (800434c <HAL_USART_MspInit+0x138>)
 800427a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800427c:	2202      	movs	r2, #2
 800427e:	4013      	ands	r3, r2
 8004280:	60bb      	str	r3, [r7, #8]
 8004282:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA5     ------> USART3_TX
    PB0     ------> USART3_RX
    PB1     ------> USART3_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004284:	193b      	adds	r3, r7, r4
 8004286:	2220      	movs	r2, #32
 8004288:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800428a:	193b      	adds	r3, r7, r4
 800428c:	2202      	movs	r2, #2
 800428e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004290:	193b      	adds	r3, r7, r4
 8004292:	2200      	movs	r2, #0
 8004294:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004296:	193b      	adds	r3, r7, r4
 8004298:	2203      	movs	r2, #3
 800429a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 800429c:	193b      	adds	r3, r7, r4
 800429e:	2204      	movs	r2, #4
 80042a0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042a2:	193a      	adds	r2, r7, r4
 80042a4:	23a0      	movs	r3, #160	; 0xa0
 80042a6:	05db      	lsls	r3, r3, #23
 80042a8:	0011      	movs	r1, r2
 80042aa:	0018      	movs	r0, r3
 80042ac:	f001 f8d2 	bl	8005454 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80042b0:	0021      	movs	r1, r4
 80042b2:	187b      	adds	r3, r7, r1
 80042b4:	2203      	movs	r2, #3
 80042b6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042b8:	187b      	adds	r3, r7, r1
 80042ba:	2202      	movs	r2, #2
 80042bc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042be:	187b      	adds	r3, r7, r1
 80042c0:	2200      	movs	r2, #0
 80042c2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042c4:	187b      	adds	r3, r7, r1
 80042c6:	2203      	movs	r2, #3
 80042c8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 80042ca:	187b      	adds	r3, r7, r1
 80042cc:	2204      	movs	r2, #4
 80042ce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042d0:	187b      	adds	r3, r7, r1
 80042d2:	4a1f      	ldr	r2, [pc, #124]	; (8004350 <HAL_USART_MspInit+0x13c>)
 80042d4:	0019      	movs	r1, r3
 80042d6:	0010      	movs	r0, r2
 80042d8:	f001 f8bc 	bl	8005454 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel3;
 80042dc:	4b1d      	ldr	r3, [pc, #116]	; (8004354 <HAL_USART_MspInit+0x140>)
 80042de:	4a1e      	ldr	r2, [pc, #120]	; (8004358 <HAL_USART_MspInit+0x144>)
 80042e0:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80042e2:	4b1c      	ldr	r3, [pc, #112]	; (8004354 <HAL_USART_MspInit+0x140>)
 80042e4:	2237      	movs	r2, #55	; 0x37
 80042e6:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80042e8:	4b1a      	ldr	r3, [pc, #104]	; (8004354 <HAL_USART_MspInit+0x140>)
 80042ea:	2210      	movs	r2, #16
 80042ec:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80042ee:	4b19      	ldr	r3, [pc, #100]	; (8004354 <HAL_USART_MspInit+0x140>)
 80042f0:	2200      	movs	r2, #0
 80042f2:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80042f4:	4b17      	ldr	r3, [pc, #92]	; (8004354 <HAL_USART_MspInit+0x140>)
 80042f6:	2280      	movs	r2, #128	; 0x80
 80042f8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80042fa:	4b16      	ldr	r3, [pc, #88]	; (8004354 <HAL_USART_MspInit+0x140>)
 80042fc:	2200      	movs	r2, #0
 80042fe:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004300:	4b14      	ldr	r3, [pc, #80]	; (8004354 <HAL_USART_MspInit+0x140>)
 8004302:	2200      	movs	r2, #0
 8004304:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004306:	4b13      	ldr	r3, [pc, #76]	; (8004354 <HAL_USART_MspInit+0x140>)
 8004308:	2200      	movs	r2, #0
 800430a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800430c:	4b11      	ldr	r3, [pc, #68]	; (8004354 <HAL_USART_MspInit+0x140>)
 800430e:	2280      	movs	r2, #128	; 0x80
 8004310:	0152      	lsls	r2, r2, #5
 8004312:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004314:	4b0f      	ldr	r3, [pc, #60]	; (8004354 <HAL_USART_MspInit+0x140>)
 8004316:	0018      	movs	r0, r3
 8004318:	f000 fd72 	bl	8004e00 <HAL_DMA_Init>
 800431c:	1e03      	subs	r3, r0, #0
 800431e:	d001      	beq.n	8004324 <HAL_USART_MspInit+0x110>
    {
      Error_Handler();
 8004320:	f7ff fcb0 	bl	8003c84 <Error_Handler>
    }

    __HAL_LINKDMA(husart,hdmatx,hdma_usart3_tx);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	4a0b      	ldr	r2, [pc, #44]	; (8004354 <HAL_USART_MspInit+0x140>)
 8004328:	651a      	str	r2, [r3, #80]	; 0x50
 800432a:	4b0a      	ldr	r3, [pc, #40]	; (8004354 <HAL_USART_MspInit+0x140>)
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_LPUART1_IRQn, 0, 0);
 8004330:	2200      	movs	r2, #0
 8004332:	2100      	movs	r1, #0
 8004334:	201d      	movs	r0, #29
 8004336:	f000 fd31 	bl	8004d9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
 800433a:	201d      	movs	r0, #29
 800433c:	f000 fd43 	bl	8004dc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004340:	46c0      	nop			; (mov r8, r8)
 8004342:	46bd      	mov	sp, r7
 8004344:	b00b      	add	sp, #44	; 0x2c
 8004346:	bd90      	pop	{r4, r7, pc}
 8004348:	40004800 	.word	0x40004800
 800434c:	40021000 	.word	0x40021000
 8004350:	50000400 	.word	0x50000400
 8004354:	20000344 	.word	0x20000344
 8004358:	40020030 	.word	0x40020030

0800435c <LL_USART_IsActiveFlag_FE>:
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	69db      	ldr	r3, [r3, #28]
 8004368:	2202      	movs	r2, #2
 800436a:	4013      	ands	r3, r2
 800436c:	2b02      	cmp	r3, #2
 800436e:	d101      	bne.n	8004374 <LL_USART_IsActiveFlag_FE+0x18>
 8004370:	2301      	movs	r3, #1
 8004372:	e000      	b.n	8004376 <LL_USART_IsActiveFlag_FE+0x1a>
 8004374:	2300      	movs	r3, #0
}
 8004376:	0018      	movs	r0, r3
 8004378:	46bd      	mov	sp, r7
 800437a:	b002      	add	sp, #8
 800437c:	bd80      	pop	{r7, pc}

0800437e <LL_USART_IsActiveFlag_NE>:
{
 800437e:	b580      	push	{r7, lr}
 8004380:	b082      	sub	sp, #8
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	69db      	ldr	r3, [r3, #28]
 800438a:	2204      	movs	r2, #4
 800438c:	4013      	ands	r3, r2
 800438e:	2b04      	cmp	r3, #4
 8004390:	d101      	bne.n	8004396 <LL_USART_IsActiveFlag_NE+0x18>
 8004392:	2301      	movs	r3, #1
 8004394:	e000      	b.n	8004398 <LL_USART_IsActiveFlag_NE+0x1a>
 8004396:	2300      	movs	r3, #0
}
 8004398:	0018      	movs	r0, r3
 800439a:	46bd      	mov	sp, r7
 800439c:	b002      	add	sp, #8
 800439e:	bd80      	pop	{r7, pc}

080043a0 <LL_USART_IsActiveFlag_ORE>:
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	69db      	ldr	r3, [r3, #28]
 80043ac:	2208      	movs	r2, #8
 80043ae:	4013      	ands	r3, r2
 80043b0:	2b08      	cmp	r3, #8
 80043b2:	d101      	bne.n	80043b8 <LL_USART_IsActiveFlag_ORE+0x18>
 80043b4:	2301      	movs	r3, #1
 80043b6:	e000      	b.n	80043ba <LL_USART_IsActiveFlag_ORE+0x1a>
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	0018      	movs	r0, r3
 80043bc:	46bd      	mov	sp, r7
 80043be:	b002      	add	sp, #8
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 80043c2:	b580      	push	{r7, lr}
 80043c4:	b082      	sub	sp, #8
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	69db      	ldr	r3, [r3, #28]
 80043ce:	2220      	movs	r2, #32
 80043d0:	4013      	ands	r3, r2
 80043d2:	2b20      	cmp	r3, #32
 80043d4:	d101      	bne.n	80043da <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 80043d6:	2301      	movs	r3, #1
 80043d8:	e000      	b.n	80043dc <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 80043da:	2300      	movs	r3, #0
}
 80043dc:	0018      	movs	r0, r3
 80043de:	46bd      	mov	sp, r7
 80043e0:	b002      	add	sp, #8
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b082      	sub	sp, #8
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	2220      	movs	r2, #32
 80043f2:	4013      	ands	r3, r2
 80043f4:	2b20      	cmp	r3, #32
 80043f6:	d101      	bne.n	80043fc <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 80043f8:	2301      	movs	r3, #1
 80043fa:	e000      	b.n	80043fe <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	0018      	movs	r0, r3
 8004400:	46bd      	mov	sp, r7
 8004402:	b002      	add	sp, #8
 8004404:	bd80      	pop	{r7, pc}

08004406 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004406:	b580      	push	{r7, lr}
 8004408:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800440a:	46c0      	nop			; (mov r8, r8)
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004414:	e7fe      	b.n	8004414 <HardFault_Handler+0x4>

08004416 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800441a:	46c0      	nop			; (mov r8, r8)
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}

08004420 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004424:	46c0      	nop			; (mov r8, r8)
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}

0800442a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800442a:	b580      	push	{r7, lr}
 800442c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800442e:	f000 f953 	bl	80046d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004432:	46c0      	nop			; (mov r8, r8)
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800443c:	4b03      	ldr	r3, [pc, #12]	; (800444c <DMA1_Channel1_IRQHandler+0x14>)
 800443e:	0018      	movs	r0, r3
 8004440:	f000 feba 	bl	80051b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004444:	46c0      	nop			; (mov r8, r8)
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	46c0      	nop			; (mov r8, r8)
 800444c:	20000120 	.word	0x20000120

08004450 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8004454:	4b05      	ldr	r3, [pc, #20]	; (800446c <DMA1_Channel2_3_IRQHandler+0x1c>)
 8004456:	0018      	movs	r0, r3
 8004458:	f000 feae 	bl	80051b8 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800445c:	4b04      	ldr	r3, [pc, #16]	; (8004470 <DMA1_Channel2_3_IRQHandler+0x20>)
 800445e:	0018      	movs	r0, r3
 8004460:	f000 feaa 	bl	80051b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004464:	46c0      	nop			; (mov r8, r8)
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	46c0      	nop			; (mov r8, r8)
 800446c:	200001e0 	.word	0x200001e0
 8004470:	20000344 	.word	0x20000344

08004474 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6, channel 7 and DMAMUX1 interrupts.
  */
void DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler(void)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004478:	4b03      	ldr	r3, [pc, #12]	; (8004488 <DMA1_Ch4_7_DMAMUX1_OVR_IRQHandler+0x14>)
 800447a:	0018      	movs	r0, r3
 800447c:	f000 fe9c 	bl	80051b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMAMUX1_OVR_IRQn 1 */
}
 8004480:	46c0      	nop			; (mov r8, r8)
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	46c0      	nop			; (mov r8, r8)
 8004488:	2000023c 	.word	0x2000023c

0800448c <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8004490:	4b09      	ldr	r3, [pc, #36]	; (80044b8 <I2C1_IRQHandler+0x2c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	699a      	ldr	r2, [r3, #24]
 8004496:	23e0      	movs	r3, #224	; 0xe0
 8004498:	00db      	lsls	r3, r3, #3
 800449a:	4013      	ands	r3, r2
 800449c:	d004      	beq.n	80044a8 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 800449e:	4b06      	ldr	r3, [pc, #24]	; (80044b8 <I2C1_IRQHandler+0x2c>)
 80044a0:	0018      	movs	r0, r3
 80044a2:	f001 faf3 	bl	8005a8c <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80044a6:	e003      	b.n	80044b0 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80044a8:	4b03      	ldr	r3, [pc, #12]	; (80044b8 <I2C1_IRQHandler+0x2c>)
 80044aa:	0018      	movs	r0, r3
 80044ac:	f001 fad4 	bl	8005a58 <HAL_I2C_EV_IRQHandler>
}
 80044b0:	46c0      	nop			; (mov r8, r8)
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	46c0      	nop			; (mov r8, r8)
 80044b8:	20000090 	.word	0x20000090

080044bc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 80044c0:	4b03      	ldr	r3, [pc, #12]	; (80044d0 <SPI1_IRQHandler+0x14>)
 80044c2:	0018      	movs	r0, r3
 80044c4:	f002 fdc2 	bl	800704c <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80044c8:	46c0      	nop			; (mov r8, r8)
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	46c0      	nop			; (mov r8, r8)
 80044d0:	200000e4 	.word	0x200000e4

080044d4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80044d8:	4b03      	ldr	r3, [pc, #12]	; (80044e8 <SPI2_IRQHandler+0x14>)
 80044da:	0018      	movs	r0, r3
 80044dc:	f005 f950 	bl	8009780 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80044e0:	46c0      	nop			; (mov r8, r8)
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	46c0      	nop			; (mov r8, r8)
 80044e8:	2000017c 	.word	0x2000017c

080044ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	USART2->ICR|=USART_ICR_ORECF;
 80044f0:	4b25      	ldr	r3, [pc, #148]	; (8004588 <USART2_IRQHandler+0x9c>)
 80044f2:	6a1a      	ldr	r2, [r3, #32]
 80044f4:	4b24      	ldr	r3, [pc, #144]	; (8004588 <USART2_IRQHandler+0x9c>)
 80044f6:	2108      	movs	r1, #8
 80044f8:	430a      	orrs	r2, r1
 80044fa:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_FECF;
 80044fc:	4b22      	ldr	r3, [pc, #136]	; (8004588 <USART2_IRQHandler+0x9c>)
 80044fe:	6a1a      	ldr	r2, [r3, #32]
 8004500:	4b21      	ldr	r3, [pc, #132]	; (8004588 <USART2_IRQHandler+0x9c>)
 8004502:	2102      	movs	r1, #2
 8004504:	430a      	orrs	r2, r1
 8004506:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_NECF;
 8004508:	4b1f      	ldr	r3, [pc, #124]	; (8004588 <USART2_IRQHandler+0x9c>)
 800450a:	6a1a      	ldr	r2, [r3, #32]
 800450c:	4b1e      	ldr	r3, [pc, #120]	; (8004588 <USART2_IRQHandler+0x9c>)
 800450e:	2104      	movs	r1, #4
 8004510:	430a      	orrs	r2, r1
 8004512:	621a      	str	r2, [r3, #32]
	if(LL_USART_IsActiveFlag_RXNE(USART2) && LL_USART_IsEnabledIT_RXNE(USART2))
 8004514:	4b1c      	ldr	r3, [pc, #112]	; (8004588 <USART2_IRQHandler+0x9c>)
 8004516:	0018      	movs	r0, r3
 8004518:	f7ff ff53 	bl	80043c2 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 800451c:	1e03      	subs	r3, r0, #0
 800451e:	d009      	beq.n	8004534 <USART2_IRQHandler+0x48>
 8004520:	4b19      	ldr	r3, [pc, #100]	; (8004588 <USART2_IRQHandler+0x9c>)
 8004522:	0018      	movs	r0, r3
 8004524:	f7ff ff5e 	bl	80043e4 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 8004528:	1e03      	subs	r3, r0, #0
 800452a:	d003      	beq.n	8004534 <USART2_IRQHandler+0x48>
	  {
	    USART2_RX_Callback();// launching the receiving callback function //LL implentation
 800452c:	f7fc fd92 	bl	8001054 <USART2_RX_Callback>
	  {
 8004530:	46c0      	nop			; (mov r8, r8)
	  }
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004532:	e025      	b.n	8004580 <USART2_IRQHandler+0x94>
		  USART2->ICR|=USART_ICR_ORECF;
 8004534:	4b14      	ldr	r3, [pc, #80]	; (8004588 <USART2_IRQHandler+0x9c>)
 8004536:	6a1a      	ldr	r2, [r3, #32]
 8004538:	4b13      	ldr	r3, [pc, #76]	; (8004588 <USART2_IRQHandler+0x9c>)
 800453a:	2108      	movs	r1, #8
 800453c:	430a      	orrs	r2, r1
 800453e:	621a      	str	r2, [r3, #32]
	    if(LL_USART_IsActiveFlag_ORE(USART2))//clear the overrun flag by reading from RDR
 8004540:	4b11      	ldr	r3, [pc, #68]	; (8004588 <USART2_IRQHandler+0x9c>)
 8004542:	0018      	movs	r0, r3
 8004544:	f7ff ff2c 	bl	80043a0 <LL_USART_IsActiveFlag_ORE>
 8004548:	1e03      	subs	r3, r0, #0
 800454a:	d008      	beq.n	800455e <USART2_IRQHandler+0x72>
	    	USART2->ICR|=USART_ICR_ORECF;
 800454c:	4b0e      	ldr	r3, [pc, #56]	; (8004588 <USART2_IRQHandler+0x9c>)
 800454e:	6a1a      	ldr	r2, [r3, #32]
 8004550:	4b0d      	ldr	r3, [pc, #52]	; (8004588 <USART2_IRQHandler+0x9c>)
 8004552:	2108      	movs	r1, #8
 8004554:	430a      	orrs	r2, r1
 8004556:	621a      	str	r2, [r3, #32]
	      (void) USART2->RDR;
 8004558:	4b0b      	ldr	r3, [pc, #44]	; (8004588 <USART2_IRQHandler+0x9c>)
 800455a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800455c:	e010      	b.n	8004580 <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_FE(USART2))//clear another flag by reading from RDR
 800455e:	4b0a      	ldr	r3, [pc, #40]	; (8004588 <USART2_IRQHandler+0x9c>)
 8004560:	0018      	movs	r0, r3
 8004562:	f7ff fefb 	bl	800435c <LL_USART_IsActiveFlag_FE>
 8004566:	1e03      	subs	r3, r0, #0
 8004568:	d002      	beq.n	8004570 <USART2_IRQHandler+0x84>
	      (void) USART2->RDR;
 800456a:	4b07      	ldr	r3, [pc, #28]	; (8004588 <USART2_IRQHandler+0x9c>)
 800456c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800456e:	e007      	b.n	8004580 <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_NE(USART2))//clear another flag by reading from RDR
 8004570:	4b05      	ldr	r3, [pc, #20]	; (8004588 <USART2_IRQHandler+0x9c>)
 8004572:	0018      	movs	r0, r3
 8004574:	f7ff ff03 	bl	800437e <LL_USART_IsActiveFlag_NE>
 8004578:	1e03      	subs	r3, r0, #0
 800457a:	d001      	beq.n	8004580 <USART2_IRQHandler+0x94>
	      (void) USART2->RDR;
 800457c:	4b02      	ldr	r3, [pc, #8]	; (8004588 <USART2_IRQHandler+0x9c>)
 800457e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8004580:	46c0      	nop			; (mov r8, r8)
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	46c0      	nop			; (mov r8, r8)
 8004588:	40004400 	.word	0x40004400

0800458c <USART3_4_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4 and LPUART1 interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void USART3_4_LPUART1_IRQHandler(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_LPUART1_IRQn 0 */
  HAL_USART_IRQHandler(&husart3);
 8004590:	4b03      	ldr	r3, [pc, #12]	; (80045a0 <USART3_4_LPUART1_IRQHandler+0x14>)
 8004592:	0018      	movs	r0, r3
 8004594:	f006 ffbc 	bl	800b510 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_LPUART1_IRQn 1 */
}
 8004598:	46c0      	nop			; (mov r8, r8)
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	46c0      	nop			; (mov r8, r8)
 80045a0:	200002e4 	.word	0x200002e4

080045a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80045a8:	46c0      	nop			; (mov r8, r8)
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
	...

080045b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80045b0:	480d      	ldr	r0, [pc, #52]	; (80045e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80045b2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80045b4:	f7ff fff6 	bl	80045a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80045b8:	480c      	ldr	r0, [pc, #48]	; (80045ec <LoopForever+0x6>)
  ldr r1, =_edata
 80045ba:	490d      	ldr	r1, [pc, #52]	; (80045f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80045bc:	4a0d      	ldr	r2, [pc, #52]	; (80045f4 <LoopForever+0xe>)
  movs r3, #0
 80045be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80045c0:	e002      	b.n	80045c8 <LoopCopyDataInit>

080045c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80045c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80045c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80045c6:	3304      	adds	r3, #4

080045c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80045c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80045ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80045cc:	d3f9      	bcc.n	80045c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80045ce:	4a0a      	ldr	r2, [pc, #40]	; (80045f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80045d0:	4c0a      	ldr	r4, [pc, #40]	; (80045fc <LoopForever+0x16>)
  movs r3, #0
 80045d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80045d4:	e001      	b.n	80045da <LoopFillZerobss>

080045d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80045d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80045d8:	3204      	adds	r2, #4

080045da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80045da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80045dc:	d3fb      	bcc.n	80045d6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80045de:	f008 f94d 	bl	800c87c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80045e2:	f7fb ffeb 	bl	80005bc <main>

080045e6 <LoopForever>:

LoopForever:
  b LoopForever
 80045e6:	e7fe      	b.n	80045e6 <LoopForever>
  ldr   r0, =_estack
 80045e8:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80045ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80045f0:	20000044 	.word	0x20000044
  ldr r2, =_sidata
 80045f4:	080183dc 	.word	0x080183dc
  ldr r2, =_sbss
 80045f8:	20000044 	.word	0x20000044
  ldr r4, =_ebss
 80045fc:	2000341c 	.word	0x2000341c

08004600 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004600:	e7fe      	b.n	8004600 <ADC1_COMP_IRQHandler>
	...

08004604 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800460a:	1dfb      	adds	r3, r7, #7
 800460c:	2200      	movs	r2, #0
 800460e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004610:	4b0b      	ldr	r3, [pc, #44]	; (8004640 <HAL_Init+0x3c>)
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	4b0a      	ldr	r3, [pc, #40]	; (8004640 <HAL_Init+0x3c>)
 8004616:	2180      	movs	r1, #128	; 0x80
 8004618:	0049      	lsls	r1, r1, #1
 800461a:	430a      	orrs	r2, r1
 800461c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800461e:	2000      	movs	r0, #0
 8004620:	f000 f810 	bl	8004644 <HAL_InitTick>
 8004624:	1e03      	subs	r3, r0, #0
 8004626:	d003      	beq.n	8004630 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004628:	1dfb      	adds	r3, r7, #7
 800462a:	2201      	movs	r2, #1
 800462c:	701a      	strb	r2, [r3, #0]
 800462e:	e001      	b.n	8004634 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8004630:	f7ff fb2e 	bl	8003c90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004634:	1dfb      	adds	r3, r7, #7
 8004636:	781b      	ldrb	r3, [r3, #0]
}
 8004638:	0018      	movs	r0, r3
 800463a:	46bd      	mov	sp, r7
 800463c:	b002      	add	sp, #8
 800463e:	bd80      	pop	{r7, pc}
 8004640:	40022000 	.word	0x40022000

08004644 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004644:	b590      	push	{r4, r7, lr}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800464c:	230f      	movs	r3, #15
 800464e:	18fb      	adds	r3, r7, r3
 8004650:	2200      	movs	r2, #0
 8004652:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004654:	4b1d      	ldr	r3, [pc, #116]	; (80046cc <HAL_InitTick+0x88>)
 8004656:	781b      	ldrb	r3, [r3, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d02b      	beq.n	80046b4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800465c:	4b1c      	ldr	r3, [pc, #112]	; (80046d0 <HAL_InitTick+0x8c>)
 800465e:	681c      	ldr	r4, [r3, #0]
 8004660:	4b1a      	ldr	r3, [pc, #104]	; (80046cc <HAL_InitTick+0x88>)
 8004662:	781b      	ldrb	r3, [r3, #0]
 8004664:	0019      	movs	r1, r3
 8004666:	23fa      	movs	r3, #250	; 0xfa
 8004668:	0098      	lsls	r0, r3, #2
 800466a:	f7fb fd4b 	bl	8000104 <__udivsi3>
 800466e:	0003      	movs	r3, r0
 8004670:	0019      	movs	r1, r3
 8004672:	0020      	movs	r0, r4
 8004674:	f7fb fd46 	bl	8000104 <__udivsi3>
 8004678:	0003      	movs	r3, r0
 800467a:	0018      	movs	r0, r3
 800467c:	f000 fbb3 	bl	8004de6 <HAL_SYSTICK_Config>
 8004680:	1e03      	subs	r3, r0, #0
 8004682:	d112      	bne.n	80046aa <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2b03      	cmp	r3, #3
 8004688:	d80a      	bhi.n	80046a0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800468a:	6879      	ldr	r1, [r7, #4]
 800468c:	2301      	movs	r3, #1
 800468e:	425b      	negs	r3, r3
 8004690:	2200      	movs	r2, #0
 8004692:	0018      	movs	r0, r3
 8004694:	f000 fb82 	bl	8004d9c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004698:	4b0e      	ldr	r3, [pc, #56]	; (80046d4 <HAL_InitTick+0x90>)
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	601a      	str	r2, [r3, #0]
 800469e:	e00d      	b.n	80046bc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80046a0:	230f      	movs	r3, #15
 80046a2:	18fb      	adds	r3, r7, r3
 80046a4:	2201      	movs	r2, #1
 80046a6:	701a      	strb	r2, [r3, #0]
 80046a8:	e008      	b.n	80046bc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80046aa:	230f      	movs	r3, #15
 80046ac:	18fb      	adds	r3, r7, r3
 80046ae:	2201      	movs	r2, #1
 80046b0:	701a      	strb	r2, [r3, #0]
 80046b2:	e003      	b.n	80046bc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80046b4:	230f      	movs	r3, #15
 80046b6:	18fb      	adds	r3, r7, r3
 80046b8:	2201      	movs	r2, #1
 80046ba:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80046bc:	230f      	movs	r3, #15
 80046be:	18fb      	adds	r3, r7, r3
 80046c0:	781b      	ldrb	r3, [r3, #0]
}
 80046c2:	0018      	movs	r0, r3
 80046c4:	46bd      	mov	sp, r7
 80046c6:	b005      	add	sp, #20
 80046c8:	bd90      	pop	{r4, r7, pc}
 80046ca:	46c0      	nop			; (mov r8, r8)
 80046cc:	20000040 	.word	0x20000040
 80046d0:	20000038 	.word	0x20000038
 80046d4:	2000003c 	.word	0x2000003c

080046d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80046dc:	4b05      	ldr	r3, [pc, #20]	; (80046f4 <HAL_IncTick+0x1c>)
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	001a      	movs	r2, r3
 80046e2:	4b05      	ldr	r3, [pc, #20]	; (80046f8 <HAL_IncTick+0x20>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	18d2      	adds	r2, r2, r3
 80046e8:	4b03      	ldr	r3, [pc, #12]	; (80046f8 <HAL_IncTick+0x20>)
 80046ea:	601a      	str	r2, [r3, #0]
}
 80046ec:	46c0      	nop			; (mov r8, r8)
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	46c0      	nop			; (mov r8, r8)
 80046f4:	20000040 	.word	0x20000040
 80046f8:	20003418 	.word	0x20003418

080046fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	af00      	add	r7, sp, #0
  return uwTick;
 8004700:	4b02      	ldr	r3, [pc, #8]	; (800470c <HAL_GetTick+0x10>)
 8004702:	681b      	ldr	r3, [r3, #0]
}
 8004704:	0018      	movs	r0, r3
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	46c0      	nop			; (mov r8, r8)
 800470c:	20003418 	.word	0x20003418

08004710 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004718:	f7ff fff0 	bl	80046fc <HAL_GetTick>
 800471c:	0003      	movs	r3, r0
 800471e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	3301      	adds	r3, #1
 8004728:	d005      	beq.n	8004736 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800472a:	4b0a      	ldr	r3, [pc, #40]	; (8004754 <HAL_Delay+0x44>)
 800472c:	781b      	ldrb	r3, [r3, #0]
 800472e:	001a      	movs	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	189b      	adds	r3, r3, r2
 8004734:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004736:	46c0      	nop			; (mov r8, r8)
 8004738:	f7ff ffe0 	bl	80046fc <HAL_GetTick>
 800473c:	0002      	movs	r2, r0
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	68fa      	ldr	r2, [r7, #12]
 8004744:	429a      	cmp	r2, r3
 8004746:	d8f7      	bhi.n	8004738 <HAL_Delay+0x28>
  {
  }
}
 8004748:	46c0      	nop			; (mov r8, r8)
 800474a:	46c0      	nop			; (mov r8, r8)
 800474c:	46bd      	mov	sp, r7
 800474e:	b004      	add	sp, #16
 8004750:	bd80      	pop	{r7, pc}
 8004752:	46c0      	nop			; (mov r8, r8)
 8004754:	20000040 	.word	0x20000040

08004758 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b082      	sub	sp, #8
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8004760:	4b06      	ldr	r3, [pc, #24]	; (800477c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a06      	ldr	r2, [pc, #24]	; (8004780 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8004766:	4013      	ands	r3, r2
 8004768:	0019      	movs	r1, r3
 800476a:	4b04      	ldr	r3, [pc, #16]	; (800477c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	430a      	orrs	r2, r1
 8004770:	601a      	str	r2, [r3, #0]
}
 8004772:	46c0      	nop			; (mov r8, r8)
 8004774:	46bd      	mov	sp, r7
 8004776:	b002      	add	sp, #8
 8004778:	bd80      	pop	{r7, pc}
 800477a:	46c0      	nop			; (mov r8, r8)
 800477c:	40010000 	.word	0x40010000
 8004780:	fffff9ff 	.word	0xfffff9ff

08004784 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800478c:	4a05      	ldr	r2, [pc, #20]	; (80047a4 <LL_EXTI_EnableIT_0_31+0x20>)
 800478e:	2380      	movs	r3, #128	; 0x80
 8004790:	58d2      	ldr	r2, [r2, r3]
 8004792:	4904      	ldr	r1, [pc, #16]	; (80047a4 <LL_EXTI_EnableIT_0_31+0x20>)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4313      	orrs	r3, r2
 8004798:	2280      	movs	r2, #128	; 0x80
 800479a:	508b      	str	r3, [r1, r2]
}
 800479c:	46c0      	nop			; (mov r8, r8)
 800479e:	46bd      	mov	sp, r7
 80047a0:	b002      	add	sp, #8
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	40021800 	.word	0x40021800

080047a8 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b082      	sub	sp, #8
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80047b0:	4a06      	ldr	r2, [pc, #24]	; (80047cc <LL_EXTI_DisableIT_0_31+0x24>)
 80047b2:	2380      	movs	r3, #128	; 0x80
 80047b4:	58d3      	ldr	r3, [r2, r3]
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	43d2      	mvns	r2, r2
 80047ba:	4904      	ldr	r1, [pc, #16]	; (80047cc <LL_EXTI_DisableIT_0_31+0x24>)
 80047bc:	4013      	ands	r3, r2
 80047be:	2280      	movs	r2, #128	; 0x80
 80047c0:	508b      	str	r3, [r1, r2]
}
 80047c2:	46c0      	nop			; (mov r8, r8)
 80047c4:	46bd      	mov	sp, r7
 80047c6:	b002      	add	sp, #8
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	46c0      	nop			; (mov r8, r8)
 80047cc:	40021800 	.word	0x40021800

080047d0 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80047d8:	4a05      	ldr	r2, [pc, #20]	; (80047f0 <LL_EXTI_EnableEvent_0_31+0x20>)
 80047da:	2384      	movs	r3, #132	; 0x84
 80047dc:	58d2      	ldr	r2, [r2, r3]
 80047de:	4904      	ldr	r1, [pc, #16]	; (80047f0 <LL_EXTI_EnableEvent_0_31+0x20>)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	2284      	movs	r2, #132	; 0x84
 80047e6:	508b      	str	r3, [r1, r2]

}
 80047e8:	46c0      	nop			; (mov r8, r8)
 80047ea:	46bd      	mov	sp, r7
 80047ec:	b002      	add	sp, #8
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	40021800 	.word	0x40021800

080047f4 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b082      	sub	sp, #8
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80047fc:	4a06      	ldr	r2, [pc, #24]	; (8004818 <LL_EXTI_DisableEvent_0_31+0x24>)
 80047fe:	2384      	movs	r3, #132	; 0x84
 8004800:	58d3      	ldr	r3, [r2, r3]
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	43d2      	mvns	r2, r2
 8004806:	4904      	ldr	r1, [pc, #16]	; (8004818 <LL_EXTI_DisableEvent_0_31+0x24>)
 8004808:	4013      	ands	r3, r2
 800480a:	2284      	movs	r2, #132	; 0x84
 800480c:	508b      	str	r3, [r1, r2]
}
 800480e:	46c0      	nop			; (mov r8, r8)
 8004810:	46bd      	mov	sp, r7
 8004812:	b002      	add	sp, #8
 8004814:	bd80      	pop	{r7, pc}
 8004816:	46c0      	nop			; (mov r8, r8)
 8004818:	40021800 	.word	0x40021800

0800481c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b082      	sub	sp, #8
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8004824:	4b04      	ldr	r3, [pc, #16]	; (8004838 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8004826:	6819      	ldr	r1, [r3, #0]
 8004828:	4b03      	ldr	r3, [pc, #12]	; (8004838 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	430a      	orrs	r2, r1
 800482e:	601a      	str	r2, [r3, #0]

}
 8004830:	46c0      	nop			; (mov r8, r8)
 8004832:	46bd      	mov	sp, r7
 8004834:	b002      	add	sp, #8
 8004836:	bd80      	pop	{r7, pc}
 8004838:	40021800 	.word	0x40021800

0800483c <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8004844:	4b05      	ldr	r3, [pc, #20]	; (800485c <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	43d9      	mvns	r1, r3
 800484c:	4b03      	ldr	r3, [pc, #12]	; (800485c <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 800484e:	400a      	ands	r2, r1
 8004850:	601a      	str	r2, [r3, #0]

}
 8004852:	46c0      	nop			; (mov r8, r8)
 8004854:	46bd      	mov	sp, r7
 8004856:	b002      	add	sp, #8
 8004858:	bd80      	pop	{r7, pc}
 800485a:	46c0      	nop			; (mov r8, r8)
 800485c:	40021800 	.word	0x40021800

08004860 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b082      	sub	sp, #8
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8004868:	4b04      	ldr	r3, [pc, #16]	; (800487c <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 800486a:	6859      	ldr	r1, [r3, #4]
 800486c:	4b03      	ldr	r3, [pc, #12]	; (800487c <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	430a      	orrs	r2, r1
 8004872:	605a      	str	r2, [r3, #4]
}
 8004874:	46c0      	nop			; (mov r8, r8)
 8004876:	46bd      	mov	sp, r7
 8004878:	b002      	add	sp, #8
 800487a:	bd80      	pop	{r7, pc}
 800487c:	40021800 	.word	0x40021800

08004880 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8004888:	4b05      	ldr	r3, [pc, #20]	; (80048a0 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	43d9      	mvns	r1, r3
 8004890:	4b03      	ldr	r3, [pc, #12]	; (80048a0 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8004892:	400a      	ands	r2, r1
 8004894:	605a      	str	r2, [r3, #4]
}
 8004896:	46c0      	nop			; (mov r8, r8)
 8004898:	46bd      	mov	sp, r7
 800489a:	b002      	add	sp, #8
 800489c:	bd80      	pop	{r7, pc}
 800489e:	46c0      	nop			; (mov r8, r8)
 80048a0:	40021800 	.word	0x40021800

080048a4 <LL_EXTI_ClearFallingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFallingFlag_0_31(uint32_t ExtiLine)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b082      	sub	sp, #8
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 80048ac:	4b03      	ldr	r3, [pc, #12]	; (80048bc <LL_EXTI_ClearFallingFlag_0_31+0x18>)
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	611a      	str	r2, [r3, #16]
}
 80048b2:	46c0      	nop			; (mov r8, r8)
 80048b4:	46bd      	mov	sp, r7
 80048b6:	b002      	add	sp, #8
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	46c0      	nop			; (mov r8, r8)
 80048bc:	40021800 	.word	0x40021800

080048c0 <LL_EXTI_ClearRisingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->RPR1, ExtiLine);
 80048c8:	4b03      	ldr	r3, [pc, #12]	; (80048d8 <LL_EXTI_ClearRisingFlag_0_31+0x18>)
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	60da      	str	r2, [r3, #12]
}
 80048ce:	46c0      	nop			; (mov r8, r8)
 80048d0:	46bd      	mov	sp, r7
 80048d2:	b002      	add	sp, #8
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	46c0      	nop			; (mov r8, r8)
 80048d8:	40021800 	.word	0x40021800

080048dc <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b088      	sub	sp, #32
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80048e4:	2300      	movs	r3, #0
 80048e6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80048e8:	211f      	movs	r1, #31
 80048ea:	187b      	adds	r3, r7, r1
 80048ec:	2200      	movs	r2, #0
 80048ee:	701a      	strb	r2, [r3, #0]
  __IO uint32_t * comp_common_odd;
  __IO uint32_t * comp_common_even;
#endif /* COMP3 */

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d103      	bne.n	80048fe <HAL_COMP_Init+0x22>
  {
    status = HAL_ERROR;
 80048f6:	187b      	adds	r3, r7, r1
 80048f8:	2201      	movs	r2, #1
 80048fa:	701a      	strb	r2, [r3, #0]
 80048fc:	e13d      	b.n	8004b7a <HAL_COMP_Init+0x29e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	0fdb      	lsrs	r3, r3, #31
 8004906:	07da      	lsls	r2, r3, #31
 8004908:	2380      	movs	r3, #128	; 0x80
 800490a:	061b      	lsls	r3, r3, #24
 800490c:	429a      	cmp	r2, r3
 800490e:	d104      	bne.n	800491a <HAL_COMP_Init+0x3e>
  {
    status = HAL_ERROR;
 8004910:	231f      	movs	r3, #31
 8004912:	18fb      	adds	r3, r7, r3
 8004914:	2201      	movs	r2, #1
 8004916:	701a      	strb	r2, [r3, #0]
 8004918:	e12f      	b.n	8004b7a <HAL_COMP_Init+0x29e>
    if(hcomp->Init.WindowMode != COMP_WINDOWMODE_DISABLE)
    {
      assert_param(IS_COMP_WINDOWOUTPUT(hcomp->Init.WindowOutput));
    }

    if(hcomp->State == HAL_COMP_STATE_RESET)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2229      	movs	r2, #41	; 0x29
 800491e:	5c9b      	ldrb	r3, [r3, r2]
 8004920:	b2db      	uxtb	r3, r3
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10a      	bne.n	800493c <HAL_COMP_Init+0x60>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2228      	movs	r2, #40	; 0x28
 800492a:	2100      	movs	r1, #0
 800492c:	5499      	strb	r1, [r3, r2]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	0018      	movs	r0, r3
 8004938:	f7ff f9d2 	bl	8003ce0 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2230      	movs	r2, #48	; 0x30
 8004944:	4013      	ands	r3, r2
 8004946:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	695a      	ldr	r2, [r3, #20]
               | hcomp->Init.InputPlus
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	691b      	ldr	r3, [r3, #16]
 8004950:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a1b      	ldr	r3, [r3, #32]
 8004956:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	699b      	ldr	r3, [r3, #24]
 800495c:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	69db      	ldr	r3, [r3, #28]
 8004962:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (  hcomp->Init.InputMinus
 8004968:	4313      	orrs	r3, r2
 800496a:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a85      	ldr	r2, [pc, #532]	; (8004b88 <HAL_COMP_Init+0x2ac>)
 8004974:	4013      	ands	r3, r2
 8004976:	0019      	movs	r1, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	697a      	ldr	r2, [r7, #20]
 800497e:	430a      	orrs	r2, r1
 8004980:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(*comp_common_odd, COMP_CSR_WINOUT);
        CLEAR_BIT(*comp_common_even, COMP_CSR_WINOUT);
        break;
    }
#else
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685a      	ldr	r2, [r3, #4]
 8004986:	2380      	movs	r3, #128	; 0x80
 8004988:	011b      	lsls	r3, r3, #4
 800498a:	429a      	cmp	r2, r3
 800498c:	d10d      	bne.n	80049aa <HAL_COMP_Init+0xce>
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 800498e:	4b7f      	ldr	r3, [pc, #508]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	4b7e      	ldr	r3, [pc, #504]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004994:	497e      	ldr	r1, [pc, #504]	; (8004b90 <HAL_COMP_Init+0x2b4>)
 8004996:	400a      	ands	r2, r1
 8004998:	601a      	str	r2, [r3, #0]
      SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 800499a:	4b7c      	ldr	r3, [pc, #496]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 800499c:	685a      	ldr	r2, [r3, #4]
 800499e:	4b7b      	ldr	r3, [pc, #492]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 80049a0:	2180      	movs	r1, #128	; 0x80
 80049a2:	0109      	lsls	r1, r1, #4
 80049a4:	430a      	orrs	r2, r1
 80049a6:	605a      	str	r2, [r3, #4]
 80049a8:	e01f      	b.n	80049ea <HAL_COMP_Init+0x10e>
    }
    else if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	685a      	ldr	r2, [r3, #4]
 80049ae:	23c0      	movs	r3, #192	; 0xc0
 80049b0:	015b      	lsls	r3, r3, #5
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d10d      	bne.n	80049d2 <HAL_COMP_Init+0xf6>
    {
      SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 80049b6:	4b75      	ldr	r3, [pc, #468]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	4b74      	ldr	r3, [pc, #464]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 80049bc:	2180      	movs	r1, #128	; 0x80
 80049be:	0109      	lsls	r1, r1, #4
 80049c0:	430a      	orrs	r2, r1
 80049c2:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 80049c4:	4b71      	ldr	r3, [pc, #452]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 80049c6:	685a      	ldr	r2, [r3, #4]
 80049c8:	4b70      	ldr	r3, [pc, #448]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 80049ca:	4971      	ldr	r1, [pc, #452]	; (8004b90 <HAL_COMP_Init+0x2b4>)
 80049cc:	400a      	ands	r2, r1
 80049ce:	605a      	str	r2, [r3, #4]
 80049d0:	e00b      	b.n	80049ea <HAL_COMP_Init+0x10e>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 80049d2:	4b6e      	ldr	r3, [pc, #440]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	4b6d      	ldr	r3, [pc, #436]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 80049d8:	496d      	ldr	r1, [pc, #436]	; (8004b90 <HAL_COMP_Init+0x2b4>)
 80049da:	400a      	ands	r2, r1
 80049dc:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 80049de:	4b6b      	ldr	r3, [pc, #428]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 80049e0:	685a      	ldr	r2, [r3, #4]
 80049e2:	4b6a      	ldr	r3, [pc, #424]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 80049e4:	496a      	ldr	r1, [pc, #424]	; (8004b90 <HAL_COMP_Init+0x2b4>)
 80049e6:	400a      	ands	r2, r1
 80049e8:	605a      	str	r2, [r3, #4]

    /* Set window mode output */
    /* Note: Window mode mode output can also be used when window mode        */
    /*       is disabled, to use comparators in independent mode with their   */
    /*       output connected through exclusive-or circuitry.                 */
    switch (hcomp->Init.WindowOutput)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	22a0      	movs	r2, #160	; 0xa0
 80049f0:	01d2      	lsls	r2, r2, #7
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d017      	beq.n	8004a26 <HAL_COMP_Init+0x14a>
 80049f6:	22a0      	movs	r2, #160	; 0xa0
 80049f8:	01d2      	lsls	r2, r2, #7
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d830      	bhi.n	8004a60 <HAL_COMP_Init+0x184>
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d01f      	beq.n	8004a42 <HAL_COMP_Init+0x166>
 8004a02:	2280      	movs	r2, #128	; 0x80
 8004a04:	01d2      	lsls	r2, r2, #7
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d12a      	bne.n	8004a60 <HAL_COMP_Init+0x184>
    {
      case COMP_WINDOWOUTPUT_COMP1:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8004a0a:	4b60      	ldr	r3, [pc, #384]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	4b5f      	ldr	r3, [pc, #380]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a10:	2180      	movs	r1, #128	; 0x80
 8004a12:	01c9      	lsls	r1, r1, #7
 8004a14:	430a      	orrs	r2, r1
 8004a16:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8004a18:	4b5c      	ldr	r3, [pc, #368]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a1a:	685a      	ldr	r2, [r3, #4]
 8004a1c:	4b5b      	ldr	r3, [pc, #364]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a1e:	495d      	ldr	r1, [pc, #372]	; (8004b94 <HAL_COMP_Init+0x2b8>)
 8004a20:	400a      	ands	r2, r1
 8004a22:	605a      	str	r2, [r3, #4]
        break;
 8004a24:	e029      	b.n	8004a7a <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_COMP2:
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8004a26:	4b59      	ldr	r3, [pc, #356]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	4b58      	ldr	r3, [pc, #352]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a2c:	4959      	ldr	r1, [pc, #356]	; (8004b94 <HAL_COMP_Init+0x2b8>)
 8004a2e:	400a      	ands	r2, r1
 8004a30:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8004a32:	4b56      	ldr	r3, [pc, #344]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a34:	685a      	ldr	r2, [r3, #4]
 8004a36:	4b55      	ldr	r3, [pc, #340]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a38:	2180      	movs	r1, #128	; 0x80
 8004a3a:	01c9      	lsls	r1, r1, #7
 8004a3c:	430a      	orrs	r2, r1
 8004a3e:	605a      	str	r2, [r3, #4]
        break;
 8004a40:	e01b      	b.n	8004a7a <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_BOTH:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8004a42:	4b52      	ldr	r3, [pc, #328]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	4b51      	ldr	r3, [pc, #324]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a48:	2180      	movs	r1, #128	; 0x80
 8004a4a:	01c9      	lsls	r1, r1, #7
 8004a4c:	430a      	orrs	r2, r1
 8004a4e:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8004a50:	4b4e      	ldr	r3, [pc, #312]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a52:	685a      	ldr	r2, [r3, #4]
 8004a54:	4b4d      	ldr	r3, [pc, #308]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a56:	2180      	movs	r1, #128	; 0x80
 8004a58:	01c9      	lsls	r1, r1, #7
 8004a5a:	430a      	orrs	r2, r1
 8004a5c:	605a      	str	r2, [r3, #4]
        break;
 8004a5e:	e00c      	b.n	8004a7a <HAL_COMP_Init+0x19e>

      default: /* COMP_WINDOWOUTPUT_EACH_COMP */
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8004a60:	4b4a      	ldr	r3, [pc, #296]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	4b49      	ldr	r3, [pc, #292]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a66:	494b      	ldr	r1, [pc, #300]	; (8004b94 <HAL_COMP_Init+0x2b8>)
 8004a68:	400a      	ands	r2, r1
 8004a6a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8004a6c:	4b47      	ldr	r3, [pc, #284]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a6e:	685a      	ldr	r2, [r3, #4]
 8004a70:	4b46      	ldr	r3, [pc, #280]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004a72:	4948      	ldr	r1, [pc, #288]	; (8004b94 <HAL_COMP_Init+0x2b8>)
 8004a74:	400a      	ands	r2, r1
 8004a76:	605a      	str	r2, [r3, #4]
        break;
 8004a78:	46c0      	nop			; (mov r8, r8)
    }
#endif /* COMP3 */

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0)) != 0UL) &&
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2230      	movs	r2, #48	; 0x30
 8004a82:	4013      	ands	r3, r2
 8004a84:	d016      	beq.n	8004ab4 <HAL_COMP_Init+0x1d8>
 8004a86:	69bb      	ldr	r3, [r7, #24]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d113      	bne.n	8004ab4 <HAL_COMP_Init+0x1d8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004a8c:	4b42      	ldr	r3, [pc, #264]	; (8004b98 <HAL_COMP_Init+0x2bc>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4942      	ldr	r1, [pc, #264]	; (8004b9c <HAL_COMP_Init+0x2c0>)
 8004a92:	0018      	movs	r0, r3
 8004a94:	f7fb fb36 	bl	8000104 <__udivsi3>
 8004a98:	0003      	movs	r3, r0
 8004a9a:	1c5a      	adds	r2, r3, #1
 8004a9c:	0013      	movs	r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	189b      	adds	r3, r3, r2
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8004aa6:	e002      	b.n	8004aae <HAL_COMP_Init+0x1d2>
      {
        wait_loop_index--;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	3b01      	subs	r3, #1
 8004aac:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d1f9      	bne.n	8004aa8 <HAL_COMP_Init+0x1cc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a34      	ldr	r2, [pc, #208]	; (8004b8c <HAL_COMP_Init+0x2b0>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d102      	bne.n	8004ac4 <HAL_COMP_Init+0x1e8>
 8004abe:	2380      	movs	r3, #128	; 0x80
 8004ac0:	029b      	lsls	r3, r3, #10
 8004ac2:	e001      	b.n	8004ac8 <HAL_COMP_Init+0x1ec>
 8004ac4:	2380      	movs	r3, #128	; 0x80
 8004ac6:	02db      	lsls	r3, r3, #11
 8004ac8:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ace:	2203      	movs	r2, #3
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	d040      	beq.n	8004b56 <HAL_COMP_Init+0x27a>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad8:	2210      	movs	r2, #16
 8004ada:	4013      	ands	r3, r2
 8004adc:	d004      	beq.n	8004ae8 <HAL_COMP_Init+0x20c>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	0018      	movs	r0, r3
 8004ae2:	f7ff fe9b 	bl	800481c <LL_EXTI_EnableRisingTrig_0_31>
 8004ae6:	e003      	b.n	8004af0 <HAL_COMP_Init+0x214>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	0018      	movs	r0, r3
 8004aec:	f7ff fea6 	bl	800483c <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af4:	2220      	movs	r2, #32
 8004af6:	4013      	ands	r3, r2
 8004af8:	d004      	beq.n	8004b04 <HAL_COMP_Init+0x228>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	0018      	movs	r0, r3
 8004afe:	f7ff feaf 	bl	8004860 <LL_EXTI_EnableFallingTrig_0_31>
 8004b02:	e003      	b.n	8004b0c <HAL_COMP_Init+0x230>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	0018      	movs	r0, r3
 8004b08:	f7ff feba 	bl	8004880 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearRisingFlag_0_31(exti_line);
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	0018      	movs	r0, r3
 8004b10:	f7ff fed6 	bl	80048c0 <LL_EXTI_ClearRisingFlag_0_31>
      LL_EXTI_ClearFallingFlag_0_31(exti_line);
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	0018      	movs	r0, r3
 8004b18:	f7ff fec4 	bl	80048a4 <LL_EXTI_ClearFallingFlag_0_31>

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b20:	2202      	movs	r2, #2
 8004b22:	4013      	ands	r3, r2
 8004b24:	d004      	beq.n	8004b30 <HAL_COMP_Init+0x254>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	0018      	movs	r0, r3
 8004b2a:	f7ff fe51 	bl	80047d0 <LL_EXTI_EnableEvent_0_31>
 8004b2e:	e003      	b.n	8004b38 <HAL_COMP_Init+0x25c>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	0018      	movs	r0, r3
 8004b34:	f7ff fe5e 	bl	80047f4 <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	4013      	ands	r3, r2
 8004b40:	d004      	beq.n	8004b4c <HAL_COMP_Init+0x270>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	0018      	movs	r0, r3
 8004b46:	f7ff fe1d 	bl	8004784 <LL_EXTI_EnableIT_0_31>
 8004b4a:	e00c      	b.n	8004b66 <HAL_COMP_Init+0x28a>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	0018      	movs	r0, r3
 8004b50:	f7ff fe2a 	bl	80047a8 <LL_EXTI_DisableIT_0_31>
 8004b54:	e007      	b.n	8004b66 <HAL_COMP_Init+0x28a>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	0018      	movs	r0, r3
 8004b5a:	f7ff fe4b 	bl	80047f4 <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	0018      	movs	r0, r3
 8004b62:	f7ff fe21 	bl	80047a8 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2229      	movs	r2, #41	; 0x29
 8004b6a:	5c9b      	ldrb	r3, [r3, r2]
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d103      	bne.n	8004b7a <HAL_COMP_Init+0x29e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2229      	movs	r2, #41	; 0x29
 8004b76:	2101      	movs	r1, #1
 8004b78:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8004b7a:	231f      	movs	r3, #31
 8004b7c:	18fb      	adds	r3, r7, r3
 8004b7e:	781b      	ldrb	r3, [r3, #0]
}
 8004b80:	0018      	movs	r0, r3
 8004b82:	46bd      	mov	sp, r7
 8004b84:	b008      	add	sp, #32
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	fe00740f 	.word	0xfe00740f
 8004b8c:	40010200 	.word	0x40010200
 8004b90:	fffff7ff 	.word	0xfffff7ff
 8004b94:	ffffbfff 	.word	0xffffbfff
 8004b98:	20000038 	.word	0x20000038
 8004b9c:	00030d40 	.word	0x00030d40

08004ba0 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004bac:	210f      	movs	r1, #15
 8004bae:	187b      	adds	r3, r7, r1
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	701a      	strb	r2, [r3, #0]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d103      	bne.n	8004bc2 <HAL_COMP_Start+0x22>
  {
    status = HAL_ERROR;
 8004bba:	187b      	adds	r3, r7, r1
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	701a      	strb	r2, [r3, #0]
 8004bc0:	e035      	b.n	8004c2e <HAL_COMP_Start+0x8e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	0fdb      	lsrs	r3, r3, #31
 8004bca:	07da      	lsls	r2, r3, #31
 8004bcc:	2380      	movs	r3, #128	; 0x80
 8004bce:	061b      	lsls	r3, r3, #24
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d104      	bne.n	8004bde <HAL_COMP_Start+0x3e>
  {
    status = HAL_ERROR;
 8004bd4:	230f      	movs	r3, #15
 8004bd6:	18fb      	adds	r3, r7, r3
 8004bd8:	2201      	movs	r2, #1
 8004bda:	701a      	strb	r2, [r3, #0]
 8004bdc:	e027      	b.n	8004c2e <HAL_COMP_Start+0x8e>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2229      	movs	r2, #41	; 0x29
 8004be2:	5c9b      	ldrb	r3, [r3, r2]
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d11d      	bne.n	8004c26 <HAL_COMP_Start+0x86>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2101      	movs	r1, #1
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2229      	movs	r2, #41	; 0x29
 8004bfe:	2102      	movs	r1, #2
 8004c00:	5499      	strb	r1, [r3, r2]
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004c02:	4b0e      	ldr	r3, [pc, #56]	; (8004c3c <HAL_COMP_Start+0x9c>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	490e      	ldr	r1, [pc, #56]	; (8004c40 <HAL_COMP_Start+0xa0>)
 8004c08:	0018      	movs	r0, r3
 8004c0a:	f7fb fa7b 	bl	8000104 <__udivsi3>
 8004c0e:	0003      	movs	r3, r0
 8004c10:	3301      	adds	r3, #1
 8004c12:	00db      	lsls	r3, r3, #3
 8004c14:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8004c16:	e002      	b.n	8004c1e <HAL_COMP_Start+0x7e>
      {
        wait_loop_index--;
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d1f9      	bne.n	8004c18 <HAL_COMP_Start+0x78>
 8004c24:	e003      	b.n	8004c2e <HAL_COMP_Start+0x8e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004c26:	230f      	movs	r3, #15
 8004c28:	18fb      	adds	r3, r7, r3
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8004c2e:	230f      	movs	r3, #15
 8004c30:	18fb      	adds	r3, r7, r3
 8004c32:	781b      	ldrb	r3, [r3, #0]
}
 8004c34:	0018      	movs	r0, r3
 8004c36:	46bd      	mov	sp, r7
 8004c38:	b004      	add	sp, #16
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	20000038 	.word	0x20000038
 8004c40:	00030d40 	.word	0x00030d40

08004c44 <__NVIC_EnableIRQ>:
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	0002      	movs	r2, r0
 8004c4c:	1dfb      	adds	r3, r7, #7
 8004c4e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004c50:	1dfb      	adds	r3, r7, #7
 8004c52:	781b      	ldrb	r3, [r3, #0]
 8004c54:	2b7f      	cmp	r3, #127	; 0x7f
 8004c56:	d809      	bhi.n	8004c6c <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c58:	1dfb      	adds	r3, r7, #7
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	001a      	movs	r2, r3
 8004c5e:	231f      	movs	r3, #31
 8004c60:	401a      	ands	r2, r3
 8004c62:	4b04      	ldr	r3, [pc, #16]	; (8004c74 <__NVIC_EnableIRQ+0x30>)
 8004c64:	2101      	movs	r1, #1
 8004c66:	4091      	lsls	r1, r2
 8004c68:	000a      	movs	r2, r1
 8004c6a:	601a      	str	r2, [r3, #0]
}
 8004c6c:	46c0      	nop			; (mov r8, r8)
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	b002      	add	sp, #8
 8004c72:	bd80      	pop	{r7, pc}
 8004c74:	e000e100 	.word	0xe000e100

08004c78 <__NVIC_SetPriority>:
{
 8004c78:	b590      	push	{r4, r7, lr}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	0002      	movs	r2, r0
 8004c80:	6039      	str	r1, [r7, #0]
 8004c82:	1dfb      	adds	r3, r7, #7
 8004c84:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004c86:	1dfb      	adds	r3, r7, #7
 8004c88:	781b      	ldrb	r3, [r3, #0]
 8004c8a:	2b7f      	cmp	r3, #127	; 0x7f
 8004c8c:	d828      	bhi.n	8004ce0 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c8e:	4a2f      	ldr	r2, [pc, #188]	; (8004d4c <__NVIC_SetPriority+0xd4>)
 8004c90:	1dfb      	adds	r3, r7, #7
 8004c92:	781b      	ldrb	r3, [r3, #0]
 8004c94:	b25b      	sxtb	r3, r3
 8004c96:	089b      	lsrs	r3, r3, #2
 8004c98:	33c0      	adds	r3, #192	; 0xc0
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	589b      	ldr	r3, [r3, r2]
 8004c9e:	1dfa      	adds	r2, r7, #7
 8004ca0:	7812      	ldrb	r2, [r2, #0]
 8004ca2:	0011      	movs	r1, r2
 8004ca4:	2203      	movs	r2, #3
 8004ca6:	400a      	ands	r2, r1
 8004ca8:	00d2      	lsls	r2, r2, #3
 8004caa:	21ff      	movs	r1, #255	; 0xff
 8004cac:	4091      	lsls	r1, r2
 8004cae:	000a      	movs	r2, r1
 8004cb0:	43d2      	mvns	r2, r2
 8004cb2:	401a      	ands	r2, r3
 8004cb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	019b      	lsls	r3, r3, #6
 8004cba:	22ff      	movs	r2, #255	; 0xff
 8004cbc:	401a      	ands	r2, r3
 8004cbe:	1dfb      	adds	r3, r7, #7
 8004cc0:	781b      	ldrb	r3, [r3, #0]
 8004cc2:	0018      	movs	r0, r3
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	4003      	ands	r3, r0
 8004cc8:	00db      	lsls	r3, r3, #3
 8004cca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ccc:	481f      	ldr	r0, [pc, #124]	; (8004d4c <__NVIC_SetPriority+0xd4>)
 8004cce:	1dfb      	adds	r3, r7, #7
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	b25b      	sxtb	r3, r3
 8004cd4:	089b      	lsrs	r3, r3, #2
 8004cd6:	430a      	orrs	r2, r1
 8004cd8:	33c0      	adds	r3, #192	; 0xc0
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	501a      	str	r2, [r3, r0]
}
 8004cde:	e031      	b.n	8004d44 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ce0:	4a1b      	ldr	r2, [pc, #108]	; (8004d50 <__NVIC_SetPriority+0xd8>)
 8004ce2:	1dfb      	adds	r3, r7, #7
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	0019      	movs	r1, r3
 8004ce8:	230f      	movs	r3, #15
 8004cea:	400b      	ands	r3, r1
 8004cec:	3b08      	subs	r3, #8
 8004cee:	089b      	lsrs	r3, r3, #2
 8004cf0:	3306      	adds	r3, #6
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	18d3      	adds	r3, r2, r3
 8004cf6:	3304      	adds	r3, #4
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	1dfa      	adds	r2, r7, #7
 8004cfc:	7812      	ldrb	r2, [r2, #0]
 8004cfe:	0011      	movs	r1, r2
 8004d00:	2203      	movs	r2, #3
 8004d02:	400a      	ands	r2, r1
 8004d04:	00d2      	lsls	r2, r2, #3
 8004d06:	21ff      	movs	r1, #255	; 0xff
 8004d08:	4091      	lsls	r1, r2
 8004d0a:	000a      	movs	r2, r1
 8004d0c:	43d2      	mvns	r2, r2
 8004d0e:	401a      	ands	r2, r3
 8004d10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	019b      	lsls	r3, r3, #6
 8004d16:	22ff      	movs	r2, #255	; 0xff
 8004d18:	401a      	ands	r2, r3
 8004d1a:	1dfb      	adds	r3, r7, #7
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	0018      	movs	r0, r3
 8004d20:	2303      	movs	r3, #3
 8004d22:	4003      	ands	r3, r0
 8004d24:	00db      	lsls	r3, r3, #3
 8004d26:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004d28:	4809      	ldr	r0, [pc, #36]	; (8004d50 <__NVIC_SetPriority+0xd8>)
 8004d2a:	1dfb      	adds	r3, r7, #7
 8004d2c:	781b      	ldrb	r3, [r3, #0]
 8004d2e:	001c      	movs	r4, r3
 8004d30:	230f      	movs	r3, #15
 8004d32:	4023      	ands	r3, r4
 8004d34:	3b08      	subs	r3, #8
 8004d36:	089b      	lsrs	r3, r3, #2
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	3306      	adds	r3, #6
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	18c3      	adds	r3, r0, r3
 8004d40:	3304      	adds	r3, #4
 8004d42:	601a      	str	r2, [r3, #0]
}
 8004d44:	46c0      	nop			; (mov r8, r8)
 8004d46:	46bd      	mov	sp, r7
 8004d48:	b003      	add	sp, #12
 8004d4a:	bd90      	pop	{r4, r7, pc}
 8004d4c:	e000e100 	.word	0xe000e100
 8004d50:	e000ed00 	.word	0xe000ed00

08004d54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b082      	sub	sp, #8
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	1e5a      	subs	r2, r3, #1
 8004d60:	2380      	movs	r3, #128	; 0x80
 8004d62:	045b      	lsls	r3, r3, #17
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d301      	bcc.n	8004d6c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e010      	b.n	8004d8e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d6c:	4b0a      	ldr	r3, [pc, #40]	; (8004d98 <SysTick_Config+0x44>)
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	3a01      	subs	r2, #1
 8004d72:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d74:	2301      	movs	r3, #1
 8004d76:	425b      	negs	r3, r3
 8004d78:	2103      	movs	r1, #3
 8004d7a:	0018      	movs	r0, r3
 8004d7c:	f7ff ff7c 	bl	8004c78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d80:	4b05      	ldr	r3, [pc, #20]	; (8004d98 <SysTick_Config+0x44>)
 8004d82:	2200      	movs	r2, #0
 8004d84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d86:	4b04      	ldr	r3, [pc, #16]	; (8004d98 <SysTick_Config+0x44>)
 8004d88:	2207      	movs	r2, #7
 8004d8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	0018      	movs	r0, r3
 8004d90:	46bd      	mov	sp, r7
 8004d92:	b002      	add	sp, #8
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	46c0      	nop			; (mov r8, r8)
 8004d98:	e000e010 	.word	0xe000e010

08004d9c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	60b9      	str	r1, [r7, #8]
 8004da4:	607a      	str	r2, [r7, #4]
 8004da6:	210f      	movs	r1, #15
 8004da8:	187b      	adds	r3, r7, r1
 8004daa:	1c02      	adds	r2, r0, #0
 8004dac:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004dae:	68ba      	ldr	r2, [r7, #8]
 8004db0:	187b      	adds	r3, r7, r1
 8004db2:	781b      	ldrb	r3, [r3, #0]
 8004db4:	b25b      	sxtb	r3, r3
 8004db6:	0011      	movs	r1, r2
 8004db8:	0018      	movs	r0, r3
 8004dba:	f7ff ff5d 	bl	8004c78 <__NVIC_SetPriority>
}
 8004dbe:	46c0      	nop			; (mov r8, r8)
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	b004      	add	sp, #16
 8004dc4:	bd80      	pop	{r7, pc}

08004dc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dc6:	b580      	push	{r7, lr}
 8004dc8:	b082      	sub	sp, #8
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	0002      	movs	r2, r0
 8004dce:	1dfb      	adds	r3, r7, #7
 8004dd0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004dd2:	1dfb      	adds	r3, r7, #7
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	b25b      	sxtb	r3, r3
 8004dd8:	0018      	movs	r0, r3
 8004dda:	f7ff ff33 	bl	8004c44 <__NVIC_EnableIRQ>
}
 8004dde:	46c0      	nop			; (mov r8, r8)
 8004de0:	46bd      	mov	sp, r7
 8004de2:	b002      	add	sp, #8
 8004de4:	bd80      	pop	{r7, pc}

08004de6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004de6:	b580      	push	{r7, lr}
 8004de8:	b082      	sub	sp, #8
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	0018      	movs	r0, r3
 8004df2:	f7ff ffaf 	bl	8004d54 <SysTick_Config>
 8004df6:	0003      	movs	r3, r0
}
 8004df8:	0018      	movs	r0, r3
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	b002      	add	sp, #8
 8004dfe:	bd80      	pop	{r7, pc}

08004e00 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d101      	bne.n	8004e12 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e077      	b.n	8004f02 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a3d      	ldr	r2, [pc, #244]	; (8004f0c <HAL_DMA_Init+0x10c>)
 8004e18:	4694      	mov	ip, r2
 8004e1a:	4463      	add	r3, ip
 8004e1c:	2114      	movs	r1, #20
 8004e1e:	0018      	movs	r0, r3
 8004e20:	f7fb f970 	bl	8000104 <__udivsi3>
 8004e24:	0003      	movs	r3, r0
 8004e26:	009a      	lsls	r2, r3, #2
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2225      	movs	r2, #37	; 0x25
 8004e30:	2102      	movs	r1, #2
 8004e32:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4934      	ldr	r1, [pc, #208]	; (8004f10 <HAL_DMA_Init+0x110>)
 8004e40:	400a      	ands	r2, r1
 8004e42:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6819      	ldr	r1, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	689a      	ldr	r2, [r3, #8]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	431a      	orrs	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	691b      	ldr	r3, [r3, #16]
 8004e58:	431a      	orrs	r2, r3
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	695b      	ldr	r3, [r3, #20]
 8004e5e:	431a      	orrs	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	431a      	orrs	r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	69db      	ldr	r3, [r3, #28]
 8004e6a:	431a      	orrs	r2, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a1b      	ldr	r3, [r3, #32]
 8004e70:	431a      	orrs	r2, r3
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	430a      	orrs	r2, r1
 8004e78:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	0018      	movs	r0, r3
 8004e7e:	f000 fa99 	bl	80053b4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	689a      	ldr	r2, [r3, #8]
 8004e86:	2380      	movs	r3, #128	; 0x80
 8004e88:	01db      	lsls	r3, r3, #7
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d102      	bne.n	8004e94 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685a      	ldr	r2, [r3, #4]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e9c:	213f      	movs	r1, #63	; 0x3f
 8004e9e:	400a      	ands	r2, r1
 8004ea0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004eaa:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d011      	beq.n	8004ed8 <HAL_DMA_Init+0xd8>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	2b04      	cmp	r3, #4
 8004eba:	d80d      	bhi.n	8004ed8 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	0018      	movs	r0, r3
 8004ec0:	f000 faa4 	bl	800540c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ec8:	2200      	movs	r2, #0
 8004eca:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004ed4:	605a      	str	r2, [r3, #4]
 8004ed6:	e008      	b.n	8004eea <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2225      	movs	r2, #37	; 0x25
 8004ef4:	2101      	movs	r1, #1
 8004ef6:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2224      	movs	r2, #36	; 0x24
 8004efc:	2100      	movs	r1, #0
 8004efe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	0018      	movs	r0, r3
 8004f04:	46bd      	mov	sp, r7
 8004f06:	b002      	add	sp, #8
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	46c0      	nop			; (mov r8, r8)
 8004f0c:	bffdfff8 	.word	0xbffdfff8
 8004f10:	ffff800f 	.word	0xffff800f

08004f14 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b086      	sub	sp, #24
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
 8004f20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f22:	2317      	movs	r3, #23
 8004f24:	18fb      	adds	r3, r7, r3
 8004f26:	2200      	movs	r2, #0
 8004f28:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2224      	movs	r2, #36	; 0x24
 8004f2e:	5c9b      	ldrb	r3, [r3, r2]
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d101      	bne.n	8004f38 <HAL_DMA_Start_IT+0x24>
 8004f34:	2302      	movs	r3, #2
 8004f36:	e06f      	b.n	8005018 <HAL_DMA_Start_IT+0x104>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2224      	movs	r2, #36	; 0x24
 8004f3c:	2101      	movs	r1, #1
 8004f3e:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2225      	movs	r2, #37	; 0x25
 8004f44:	5c9b      	ldrb	r3, [r3, r2]
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d157      	bne.n	8004ffc <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2225      	movs	r2, #37	; 0x25
 8004f50:	2102      	movs	r1, #2
 8004f52:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2200      	movs	r2, #0
 8004f58:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2101      	movs	r1, #1
 8004f66:	438a      	bics	r2, r1
 8004f68:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	68b9      	ldr	r1, [r7, #8]
 8004f70:	68f8      	ldr	r0, [r7, #12]
 8004f72:	f000 f9df 	bl	8005334 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d008      	beq.n	8004f90 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	210e      	movs	r1, #14
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	601a      	str	r2, [r3, #0]
 8004f8e:	e00f      	b.n	8004fb0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	2104      	movs	r1, #4
 8004f9c:	438a      	bics	r2, r1
 8004f9e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	210a      	movs	r1, #10
 8004fac:	430a      	orrs	r2, r1
 8004fae:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	2380      	movs	r3, #128	; 0x80
 8004fb8:	025b      	lsls	r3, r3, #9
 8004fba:	4013      	ands	r3, r2
 8004fbc:	d008      	beq.n	8004fd0 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fc8:	2180      	movs	r1, #128	; 0x80
 8004fca:	0049      	lsls	r1, r1, #1
 8004fcc:	430a      	orrs	r2, r1
 8004fce:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d008      	beq.n	8004fea <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fe2:	2180      	movs	r1, #128	; 0x80
 8004fe4:	0049      	lsls	r1, r1, #1
 8004fe6:	430a      	orrs	r2, r1
 8004fe8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	2101      	movs	r1, #1
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	601a      	str	r2, [r3, #0]
 8004ffa:	e00a      	b.n	8005012 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2280      	movs	r2, #128	; 0x80
 8005000:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2224      	movs	r2, #36	; 0x24
 8005006:	2100      	movs	r1, #0
 8005008:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800500a:	2317      	movs	r3, #23
 800500c:	18fb      	adds	r3, r7, r3
 800500e:	2201      	movs	r2, #1
 8005010:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8005012:	2317      	movs	r3, #23
 8005014:	18fb      	adds	r3, r7, r3
 8005016:	781b      	ldrb	r3, [r3, #0]
}
 8005018:	0018      	movs	r0, r3
 800501a:	46bd      	mov	sp, r7
 800501c:	b006      	add	sp, #24
 800501e:	bd80      	pop	{r7, pc}

08005020 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b082      	sub	sp, #8
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d101      	bne.n	8005032 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e050      	b.n	80050d4 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2225      	movs	r2, #37	; 0x25
 8005036:	5c9b      	ldrb	r3, [r3, r2]
 8005038:	b2db      	uxtb	r3, r3
 800503a:	2b02      	cmp	r3, #2
 800503c:	d008      	beq.n	8005050 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2204      	movs	r2, #4
 8005042:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2224      	movs	r2, #36	; 0x24
 8005048:	2100      	movs	r1, #0
 800504a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e041      	b.n	80050d4 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	210e      	movs	r1, #14
 800505c:	438a      	bics	r2, r1
 800505e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800506a:	491c      	ldr	r1, [pc, #112]	; (80050dc <HAL_DMA_Abort+0xbc>)
 800506c:	400a      	ands	r2, r1
 800506e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2101      	movs	r1, #1
 800507c:	438a      	bics	r2, r1
 800507e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8005080:	4b17      	ldr	r3, [pc, #92]	; (80050e0 <HAL_DMA_Abort+0xc0>)
 8005082:	6859      	ldr	r1, [r3, #4]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005088:	221c      	movs	r2, #28
 800508a:	4013      	ands	r3, r2
 800508c:	2201      	movs	r2, #1
 800508e:	409a      	lsls	r2, r3
 8005090:	4b13      	ldr	r3, [pc, #76]	; (80050e0 <HAL_DMA_Abort+0xc0>)
 8005092:	430a      	orrs	r2, r1
 8005094:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800509e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d00c      	beq.n	80050c2 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050b2:	490a      	ldr	r1, [pc, #40]	; (80050dc <HAL_DMA_Abort+0xbc>)
 80050b4:	400a      	ands	r2, r1
 80050b6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050bc:	687a      	ldr	r2, [r7, #4]
 80050be:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80050c0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2225      	movs	r2, #37	; 0x25
 80050c6:	2101      	movs	r1, #1
 80050c8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2224      	movs	r2, #36	; 0x24
 80050ce:	2100      	movs	r1, #0
 80050d0:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	0018      	movs	r0, r3
 80050d6:	46bd      	mov	sp, r7
 80050d8:	b002      	add	sp, #8
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	fffffeff 	.word	0xfffffeff
 80050e0:	40020000 	.word	0x40020000

080050e4 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050ec:	210f      	movs	r1, #15
 80050ee:	187b      	adds	r3, r7, r1
 80050f0:	2200      	movs	r2, #0
 80050f2:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2225      	movs	r2, #37	; 0x25
 80050f8:	5c9b      	ldrb	r3, [r3, r2]
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d006      	beq.n	800510e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2204      	movs	r2, #4
 8005104:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005106:	187b      	adds	r3, r7, r1
 8005108:	2201      	movs	r2, #1
 800510a:	701a      	strb	r2, [r3, #0]
 800510c:	e049      	b.n	80051a2 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	210e      	movs	r1, #14
 800511a:	438a      	bics	r2, r1
 800511c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2101      	movs	r1, #1
 800512a:	438a      	bics	r2, r1
 800512c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005138:	491d      	ldr	r1, [pc, #116]	; (80051b0 <HAL_DMA_Abort_IT+0xcc>)
 800513a:	400a      	ands	r2, r1
 800513c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800513e:	4b1d      	ldr	r3, [pc, #116]	; (80051b4 <HAL_DMA_Abort_IT+0xd0>)
 8005140:	6859      	ldr	r1, [r3, #4]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005146:	221c      	movs	r2, #28
 8005148:	4013      	ands	r3, r2
 800514a:	2201      	movs	r2, #1
 800514c:	409a      	lsls	r2, r3
 800514e:	4b19      	ldr	r3, [pc, #100]	; (80051b4 <HAL_DMA_Abort_IT+0xd0>)
 8005150:	430a      	orrs	r2, r1
 8005152:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005158:	687a      	ldr	r2, [r7, #4]
 800515a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800515c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00c      	beq.n	8005180 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005170:	490f      	ldr	r1, [pc, #60]	; (80051b0 <HAL_DMA_Abort_IT+0xcc>)
 8005172:	400a      	ands	r2, r1
 8005174:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800517a:	687a      	ldr	r2, [r7, #4]
 800517c:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800517e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2225      	movs	r2, #37	; 0x25
 8005184:	2101      	movs	r1, #1
 8005186:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2224      	movs	r2, #36	; 0x24
 800518c:	2100      	movs	r1, #0
 800518e:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005194:	2b00      	cmp	r3, #0
 8005196:	d004      	beq.n	80051a2 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	0010      	movs	r0, r2
 80051a0:	4798      	blx	r3
    }
  }
  return status;
 80051a2:	230f      	movs	r3, #15
 80051a4:	18fb      	adds	r3, r7, r3
 80051a6:	781b      	ldrb	r3, [r3, #0]
}
 80051a8:	0018      	movs	r0, r3
 80051aa:	46bd      	mov	sp, r7
 80051ac:	b004      	add	sp, #16
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	fffffeff 	.word	0xfffffeff
 80051b4:	40020000 	.word	0x40020000

080051b8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80051c0:	4b55      	ldr	r3, [pc, #340]	; (8005318 <HAL_DMA_IRQHandler+0x160>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d2:	221c      	movs	r2, #28
 80051d4:	4013      	ands	r3, r2
 80051d6:	2204      	movs	r2, #4
 80051d8:	409a      	lsls	r2, r3
 80051da:	0013      	movs	r3, r2
 80051dc:	68fa      	ldr	r2, [r7, #12]
 80051de:	4013      	ands	r3, r2
 80051e0:	d027      	beq.n	8005232 <HAL_DMA_IRQHandler+0x7a>
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	2204      	movs	r2, #4
 80051e6:	4013      	ands	r3, r2
 80051e8:	d023      	beq.n	8005232 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2220      	movs	r2, #32
 80051f2:	4013      	ands	r3, r2
 80051f4:	d107      	bne.n	8005206 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2104      	movs	r1, #4
 8005202:	438a      	bics	r2, r1
 8005204:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8005206:	4b44      	ldr	r3, [pc, #272]	; (8005318 <HAL_DMA_IRQHandler+0x160>)
 8005208:	6859      	ldr	r1, [r3, #4]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800520e:	221c      	movs	r2, #28
 8005210:	4013      	ands	r3, r2
 8005212:	2204      	movs	r2, #4
 8005214:	409a      	lsls	r2, r3
 8005216:	4b40      	ldr	r3, [pc, #256]	; (8005318 <HAL_DMA_IRQHandler+0x160>)
 8005218:	430a      	orrs	r2, r1
 800521a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005220:	2b00      	cmp	r3, #0
 8005222:	d100      	bne.n	8005226 <HAL_DMA_IRQHandler+0x6e>
 8005224:	e073      	b.n	800530e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	0010      	movs	r0, r2
 800522e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8005230:	e06d      	b.n	800530e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005236:	221c      	movs	r2, #28
 8005238:	4013      	ands	r3, r2
 800523a:	2202      	movs	r2, #2
 800523c:	409a      	lsls	r2, r3
 800523e:	0013      	movs	r3, r2
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	4013      	ands	r3, r2
 8005244:	d02e      	beq.n	80052a4 <HAL_DMA_IRQHandler+0xec>
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	2202      	movs	r2, #2
 800524a:	4013      	ands	r3, r2
 800524c:	d02a      	beq.n	80052a4 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2220      	movs	r2, #32
 8005256:	4013      	ands	r3, r2
 8005258:	d10b      	bne.n	8005272 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	210a      	movs	r1, #10
 8005266:	438a      	bics	r2, r1
 8005268:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2225      	movs	r2, #37	; 0x25
 800526e:	2101      	movs	r1, #1
 8005270:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8005272:	4b29      	ldr	r3, [pc, #164]	; (8005318 <HAL_DMA_IRQHandler+0x160>)
 8005274:	6859      	ldr	r1, [r3, #4]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527a:	221c      	movs	r2, #28
 800527c:	4013      	ands	r3, r2
 800527e:	2202      	movs	r2, #2
 8005280:	409a      	lsls	r2, r3
 8005282:	4b25      	ldr	r3, [pc, #148]	; (8005318 <HAL_DMA_IRQHandler+0x160>)
 8005284:	430a      	orrs	r2, r1
 8005286:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2224      	movs	r2, #36	; 0x24
 800528c:	2100      	movs	r1, #0
 800528e:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005294:	2b00      	cmp	r3, #0
 8005296:	d03a      	beq.n	800530e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	0010      	movs	r0, r2
 80052a0:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80052a2:	e034      	b.n	800530e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a8:	221c      	movs	r2, #28
 80052aa:	4013      	ands	r3, r2
 80052ac:	2208      	movs	r2, #8
 80052ae:	409a      	lsls	r2, r3
 80052b0:	0013      	movs	r3, r2
 80052b2:	68fa      	ldr	r2, [r7, #12]
 80052b4:	4013      	ands	r3, r2
 80052b6:	d02b      	beq.n	8005310 <HAL_DMA_IRQHandler+0x158>
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	2208      	movs	r2, #8
 80052bc:	4013      	ands	r3, r2
 80052be:	d027      	beq.n	8005310 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	210e      	movs	r1, #14
 80052cc:	438a      	bics	r2, r1
 80052ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80052d0:	4b11      	ldr	r3, [pc, #68]	; (8005318 <HAL_DMA_IRQHandler+0x160>)
 80052d2:	6859      	ldr	r1, [r3, #4]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d8:	221c      	movs	r2, #28
 80052da:	4013      	ands	r3, r2
 80052dc:	2201      	movs	r2, #1
 80052de:	409a      	lsls	r2, r3
 80052e0:	4b0d      	ldr	r3, [pc, #52]	; (8005318 <HAL_DMA_IRQHandler+0x160>)
 80052e2:	430a      	orrs	r2, r1
 80052e4:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2201      	movs	r2, #1
 80052ea:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2225      	movs	r2, #37	; 0x25
 80052f0:	2101      	movs	r1, #1
 80052f2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2224      	movs	r2, #36	; 0x24
 80052f8:	2100      	movs	r1, #0
 80052fa:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005300:	2b00      	cmp	r3, #0
 8005302:	d005      	beq.n	8005310 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	0010      	movs	r0, r2
 800530c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800530e:	46c0      	nop			; (mov r8, r8)
 8005310:	46c0      	nop			; (mov r8, r8)
}
 8005312:	46bd      	mov	sp, r7
 8005314:	b004      	add	sp, #16
 8005316:	bd80      	pop	{r7, pc}
 8005318:	40020000 	.word	0x40020000

0800531c <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b082      	sub	sp, #8
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2225      	movs	r2, #37	; 0x25
 8005328:	5c9b      	ldrb	r3, [r3, r2]
 800532a:	b2db      	uxtb	r3, r3
}
 800532c:	0018      	movs	r0, r3
 800532e:	46bd      	mov	sp, r7
 8005330:	b002      	add	sp, #8
 8005332:	bd80      	pop	{r7, pc}

08005334 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
 8005340:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005346:	68fa      	ldr	r2, [r7, #12]
 8005348:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800534a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005350:	2b00      	cmp	r3, #0
 8005352:	d004      	beq.n	800535e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005358:	68fa      	ldr	r2, [r7, #12]
 800535a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800535c:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800535e:	4b14      	ldr	r3, [pc, #80]	; (80053b0 <DMA_SetConfig+0x7c>)
 8005360:	6859      	ldr	r1, [r3, #4]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005366:	221c      	movs	r2, #28
 8005368:	4013      	ands	r3, r2
 800536a:	2201      	movs	r2, #1
 800536c:	409a      	lsls	r2, r3
 800536e:	4b10      	ldr	r3, [pc, #64]	; (80053b0 <DMA_SetConfig+0x7c>)
 8005370:	430a      	orrs	r2, r1
 8005372:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	683a      	ldr	r2, [r7, #0]
 800537a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	2b10      	cmp	r3, #16
 8005382:	d108      	bne.n	8005396 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68ba      	ldr	r2, [r7, #8]
 8005392:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005394:	e007      	b.n	80053a6 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	60da      	str	r2, [r3, #12]
}
 80053a6:	46c0      	nop			; (mov r8, r8)
 80053a8:	46bd      	mov	sp, r7
 80053aa:	b004      	add	sp, #16
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	46c0      	nop			; (mov r8, r8)
 80053b0:	40020000 	.word	0x40020000

080053b4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c0:	089b      	lsrs	r3, r3, #2
 80053c2:	4a10      	ldr	r2, [pc, #64]	; (8005404 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80053c4:	4694      	mov	ip, r2
 80053c6:	4463      	add	r3, ip
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	001a      	movs	r2, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	001a      	movs	r2, r3
 80053d6:	23ff      	movs	r3, #255	; 0xff
 80053d8:	4013      	ands	r3, r2
 80053da:	3b08      	subs	r3, #8
 80053dc:	2114      	movs	r1, #20
 80053de:	0018      	movs	r0, r3
 80053e0:	f7fa fe90 	bl	8000104 <__udivsi3>
 80053e4:	0003      	movs	r3, r0
 80053e6:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a07      	ldr	r2, [pc, #28]	; (8005408 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80053ec:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	221f      	movs	r2, #31
 80053f2:	4013      	ands	r3, r2
 80053f4:	2201      	movs	r2, #1
 80053f6:	409a      	lsls	r2, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80053fc:	46c0      	nop			; (mov r8, r8)
 80053fe:	46bd      	mov	sp, r7
 8005400:	b004      	add	sp, #16
 8005402:	bd80      	pop	{r7, pc}
 8005404:	10008200 	.word	0x10008200
 8005408:	40020880 	.word	0x40020880

0800540c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	223f      	movs	r2, #63	; 0x3f
 800541a:	4013      	ands	r3, r2
 800541c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	4a0a      	ldr	r2, [pc, #40]	; (800544c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005422:	4694      	mov	ip, r2
 8005424:	4463      	add	r3, ip
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	001a      	movs	r2, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a07      	ldr	r2, [pc, #28]	; (8005450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005432:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	3b01      	subs	r3, #1
 8005438:	2203      	movs	r2, #3
 800543a:	4013      	ands	r3, r2
 800543c:	2201      	movs	r2, #1
 800543e:	409a      	lsls	r2, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	659a      	str	r2, [r3, #88]	; 0x58
}
 8005444:	46c0      	nop			; (mov r8, r8)
 8005446:	46bd      	mov	sp, r7
 8005448:	b004      	add	sp, #16
 800544a:	bd80      	pop	{r7, pc}
 800544c:	1000823f 	.word	0x1000823f
 8005450:	40020940 	.word	0x40020940

08005454 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b086      	sub	sp, #24
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800545e:	2300      	movs	r3, #0
 8005460:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005462:	e147      	b.n	80056f4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2101      	movs	r1, #1
 800546a:	697a      	ldr	r2, [r7, #20]
 800546c:	4091      	lsls	r1, r2
 800546e:	000a      	movs	r2, r1
 8005470:	4013      	ands	r3, r2
 8005472:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d100      	bne.n	800547c <HAL_GPIO_Init+0x28>
 800547a:	e138      	b.n	80056ee <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	2203      	movs	r2, #3
 8005482:	4013      	ands	r3, r2
 8005484:	2b01      	cmp	r3, #1
 8005486:	d005      	beq.n	8005494 <HAL_GPIO_Init+0x40>
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	2203      	movs	r2, #3
 800548e:	4013      	ands	r3, r2
 8005490:	2b02      	cmp	r3, #2
 8005492:	d130      	bne.n	80054f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	005b      	lsls	r3, r3, #1
 800549e:	2203      	movs	r2, #3
 80054a0:	409a      	lsls	r2, r3
 80054a2:	0013      	movs	r3, r2
 80054a4:	43da      	mvns	r2, r3
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	4013      	ands	r3, r2
 80054aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	68da      	ldr	r2, [r3, #12]
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	005b      	lsls	r3, r3, #1
 80054b4:	409a      	lsls	r2, r3
 80054b6:	0013      	movs	r3, r2
 80054b8:	693a      	ldr	r2, [r7, #16]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	693a      	ldr	r2, [r7, #16]
 80054c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80054ca:	2201      	movs	r2, #1
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	409a      	lsls	r2, r3
 80054d0:	0013      	movs	r3, r2
 80054d2:	43da      	mvns	r2, r3
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	4013      	ands	r3, r2
 80054d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	091b      	lsrs	r3, r3, #4
 80054e0:	2201      	movs	r2, #1
 80054e2:	401a      	ands	r2, r3
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	409a      	lsls	r2, r3
 80054e8:	0013      	movs	r3, r2
 80054ea:	693a      	ldr	r2, [r7, #16]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	2203      	movs	r2, #3
 80054fc:	4013      	ands	r3, r2
 80054fe:	2b03      	cmp	r3, #3
 8005500:	d017      	beq.n	8005532 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	005b      	lsls	r3, r3, #1
 800550c:	2203      	movs	r2, #3
 800550e:	409a      	lsls	r2, r3
 8005510:	0013      	movs	r3, r2
 8005512:	43da      	mvns	r2, r3
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	4013      	ands	r3, r2
 8005518:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	689a      	ldr	r2, [r3, #8]
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	005b      	lsls	r3, r3, #1
 8005522:	409a      	lsls	r2, r3
 8005524:	0013      	movs	r3, r2
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	4313      	orrs	r3, r2
 800552a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	693a      	ldr	r2, [r7, #16]
 8005530:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	2203      	movs	r2, #3
 8005538:	4013      	ands	r3, r2
 800553a:	2b02      	cmp	r3, #2
 800553c:	d123      	bne.n	8005586 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	08da      	lsrs	r2, r3, #3
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	3208      	adds	r2, #8
 8005546:	0092      	lsls	r2, r2, #2
 8005548:	58d3      	ldr	r3, [r2, r3]
 800554a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	2207      	movs	r2, #7
 8005550:	4013      	ands	r3, r2
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	220f      	movs	r2, #15
 8005556:	409a      	lsls	r2, r3
 8005558:	0013      	movs	r3, r2
 800555a:	43da      	mvns	r2, r3
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	4013      	ands	r3, r2
 8005560:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	691a      	ldr	r2, [r3, #16]
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	2107      	movs	r1, #7
 800556a:	400b      	ands	r3, r1
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	409a      	lsls	r2, r3
 8005570:	0013      	movs	r3, r2
 8005572:	693a      	ldr	r2, [r7, #16]
 8005574:	4313      	orrs	r3, r2
 8005576:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	08da      	lsrs	r2, r3, #3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	3208      	adds	r2, #8
 8005580:	0092      	lsls	r2, r2, #2
 8005582:	6939      	ldr	r1, [r7, #16]
 8005584:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	005b      	lsls	r3, r3, #1
 8005590:	2203      	movs	r2, #3
 8005592:	409a      	lsls	r2, r3
 8005594:	0013      	movs	r3, r2
 8005596:	43da      	mvns	r2, r3
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	4013      	ands	r3, r2
 800559c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	2203      	movs	r2, #3
 80055a4:	401a      	ands	r2, r3
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	005b      	lsls	r3, r3, #1
 80055aa:	409a      	lsls	r2, r3
 80055ac:	0013      	movs	r3, r2
 80055ae:	693a      	ldr	r2, [r7, #16]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	693a      	ldr	r2, [r7, #16]
 80055b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	685a      	ldr	r2, [r3, #4]
 80055be:	23c0      	movs	r3, #192	; 0xc0
 80055c0:	029b      	lsls	r3, r3, #10
 80055c2:	4013      	ands	r3, r2
 80055c4:	d100      	bne.n	80055c8 <HAL_GPIO_Init+0x174>
 80055c6:	e092      	b.n	80056ee <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80055c8:	4a50      	ldr	r2, [pc, #320]	; (800570c <HAL_GPIO_Init+0x2b8>)
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	089b      	lsrs	r3, r3, #2
 80055ce:	3318      	adds	r3, #24
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	589b      	ldr	r3, [r3, r2]
 80055d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	2203      	movs	r2, #3
 80055da:	4013      	ands	r3, r2
 80055dc:	00db      	lsls	r3, r3, #3
 80055de:	220f      	movs	r2, #15
 80055e0:	409a      	lsls	r2, r3
 80055e2:	0013      	movs	r3, r2
 80055e4:	43da      	mvns	r2, r3
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	4013      	ands	r3, r2
 80055ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	23a0      	movs	r3, #160	; 0xa0
 80055f0:	05db      	lsls	r3, r3, #23
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d013      	beq.n	800561e <HAL_GPIO_Init+0x1ca>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a45      	ldr	r2, [pc, #276]	; (8005710 <HAL_GPIO_Init+0x2bc>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d00d      	beq.n	800561a <HAL_GPIO_Init+0x1c6>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a44      	ldr	r2, [pc, #272]	; (8005714 <HAL_GPIO_Init+0x2c0>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d007      	beq.n	8005616 <HAL_GPIO_Init+0x1c2>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a43      	ldr	r2, [pc, #268]	; (8005718 <HAL_GPIO_Init+0x2c4>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d101      	bne.n	8005612 <HAL_GPIO_Init+0x1be>
 800560e:	2303      	movs	r3, #3
 8005610:	e006      	b.n	8005620 <HAL_GPIO_Init+0x1cc>
 8005612:	2305      	movs	r3, #5
 8005614:	e004      	b.n	8005620 <HAL_GPIO_Init+0x1cc>
 8005616:	2302      	movs	r3, #2
 8005618:	e002      	b.n	8005620 <HAL_GPIO_Init+0x1cc>
 800561a:	2301      	movs	r3, #1
 800561c:	e000      	b.n	8005620 <HAL_GPIO_Init+0x1cc>
 800561e:	2300      	movs	r3, #0
 8005620:	697a      	ldr	r2, [r7, #20]
 8005622:	2103      	movs	r1, #3
 8005624:	400a      	ands	r2, r1
 8005626:	00d2      	lsls	r2, r2, #3
 8005628:	4093      	lsls	r3, r2
 800562a:	693a      	ldr	r2, [r7, #16]
 800562c:	4313      	orrs	r3, r2
 800562e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005630:	4936      	ldr	r1, [pc, #216]	; (800570c <HAL_GPIO_Init+0x2b8>)
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	089b      	lsrs	r3, r3, #2
 8005636:	3318      	adds	r3, #24
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	693a      	ldr	r2, [r7, #16]
 800563c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800563e:	4b33      	ldr	r3, [pc, #204]	; (800570c <HAL_GPIO_Init+0x2b8>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	43da      	mvns	r2, r3
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	4013      	ands	r3, r2
 800564c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	685a      	ldr	r2, [r3, #4]
 8005652:	2380      	movs	r3, #128	; 0x80
 8005654:	035b      	lsls	r3, r3, #13
 8005656:	4013      	ands	r3, r2
 8005658:	d003      	beq.n	8005662 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800565a:	693a      	ldr	r2, [r7, #16]
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	4313      	orrs	r3, r2
 8005660:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005662:	4b2a      	ldr	r3, [pc, #168]	; (800570c <HAL_GPIO_Init+0x2b8>)
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005668:	4b28      	ldr	r3, [pc, #160]	; (800570c <HAL_GPIO_Init+0x2b8>)
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	43da      	mvns	r2, r3
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	4013      	ands	r3, r2
 8005676:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	685a      	ldr	r2, [r3, #4]
 800567c:	2380      	movs	r3, #128	; 0x80
 800567e:	039b      	lsls	r3, r3, #14
 8005680:	4013      	ands	r3, r2
 8005682:	d003      	beq.n	800568c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8005684:	693a      	ldr	r2, [r7, #16]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	4313      	orrs	r3, r2
 800568a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800568c:	4b1f      	ldr	r3, [pc, #124]	; (800570c <HAL_GPIO_Init+0x2b8>)
 800568e:	693a      	ldr	r2, [r7, #16]
 8005690:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005692:	4a1e      	ldr	r2, [pc, #120]	; (800570c <HAL_GPIO_Init+0x2b8>)
 8005694:	2384      	movs	r3, #132	; 0x84
 8005696:	58d3      	ldr	r3, [r2, r3]
 8005698:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	43da      	mvns	r2, r3
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	4013      	ands	r3, r2
 80056a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	685a      	ldr	r2, [r3, #4]
 80056a8:	2380      	movs	r3, #128	; 0x80
 80056aa:	029b      	lsls	r3, r3, #10
 80056ac:	4013      	ands	r3, r2
 80056ae:	d003      	beq.n	80056b8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80056b0:	693a      	ldr	r2, [r7, #16]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80056b8:	4914      	ldr	r1, [pc, #80]	; (800570c <HAL_GPIO_Init+0x2b8>)
 80056ba:	2284      	movs	r2, #132	; 0x84
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80056c0:	4a12      	ldr	r2, [pc, #72]	; (800570c <HAL_GPIO_Init+0x2b8>)
 80056c2:	2380      	movs	r3, #128	; 0x80
 80056c4:	58d3      	ldr	r3, [r2, r3]
 80056c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	43da      	mvns	r2, r3
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	4013      	ands	r3, r2
 80056d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	685a      	ldr	r2, [r3, #4]
 80056d6:	2380      	movs	r3, #128	; 0x80
 80056d8:	025b      	lsls	r3, r3, #9
 80056da:	4013      	ands	r3, r2
 80056dc:	d003      	beq.n	80056e6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80056de:	693a      	ldr	r2, [r7, #16]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80056e6:	4909      	ldr	r1, [pc, #36]	; (800570c <HAL_GPIO_Init+0x2b8>)
 80056e8:	2280      	movs	r2, #128	; 0x80
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	3301      	adds	r3, #1
 80056f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	40da      	lsrs	r2, r3
 80056fc:	1e13      	subs	r3, r2, #0
 80056fe:	d000      	beq.n	8005702 <HAL_GPIO_Init+0x2ae>
 8005700:	e6b0      	b.n	8005464 <HAL_GPIO_Init+0x10>
  }
}
 8005702:	46c0      	nop			; (mov r8, r8)
 8005704:	46c0      	nop			; (mov r8, r8)
 8005706:	46bd      	mov	sp, r7
 8005708:	b006      	add	sp, #24
 800570a:	bd80      	pop	{r7, pc}
 800570c:	40021800 	.word	0x40021800
 8005710:	50000400 	.word	0x50000400
 8005714:	50000800 	.word	0x50000800
 8005718:	50000c00 	.word	0x50000c00

0800571c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d101      	bne.n	800572e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e082      	b.n	8005834 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2241      	movs	r2, #65	; 0x41
 8005732:	5c9b      	ldrb	r3, [r3, r2]
 8005734:	b2db      	uxtb	r3, r3
 8005736:	2b00      	cmp	r3, #0
 8005738:	d107      	bne.n	800574a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2240      	movs	r2, #64	; 0x40
 800573e:	2100      	movs	r1, #0
 8005740:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	0018      	movs	r0, r3
 8005746:	f7fe fb01 	bl	8003d4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2241      	movs	r2, #65	; 0x41
 800574e:	2124      	movs	r1, #36	; 0x24
 8005750:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2101      	movs	r1, #1
 800575e:	438a      	bics	r2, r1
 8005760:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	685a      	ldr	r2, [r3, #4]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4934      	ldr	r1, [pc, #208]	; (800583c <HAL_I2C_Init+0x120>)
 800576c:	400a      	ands	r2, r1
 800576e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	689a      	ldr	r2, [r3, #8]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4931      	ldr	r1, [pc, #196]	; (8005840 <HAL_I2C_Init+0x124>)
 800577c:	400a      	ands	r2, r1
 800577e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	2b01      	cmp	r3, #1
 8005786:	d108      	bne.n	800579a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	689a      	ldr	r2, [r3, #8]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2180      	movs	r1, #128	; 0x80
 8005792:	0209      	lsls	r1, r1, #8
 8005794:	430a      	orrs	r2, r1
 8005796:	609a      	str	r2, [r3, #8]
 8005798:	e007      	b.n	80057aa <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	689a      	ldr	r2, [r3, #8]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2184      	movs	r1, #132	; 0x84
 80057a4:	0209      	lsls	r1, r1, #8
 80057a6:	430a      	orrs	r2, r1
 80057a8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d104      	bne.n	80057bc <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	2280      	movs	r2, #128	; 0x80
 80057b8:	0112      	lsls	r2, r2, #4
 80057ba:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	685a      	ldr	r2, [r3, #4]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	491f      	ldr	r1, [pc, #124]	; (8005844 <HAL_I2C_Init+0x128>)
 80057c8:	430a      	orrs	r2, r1
 80057ca:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68da      	ldr	r2, [r3, #12]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	491a      	ldr	r1, [pc, #104]	; (8005840 <HAL_I2C_Init+0x124>)
 80057d8:	400a      	ands	r2, r1
 80057da:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	691a      	ldr	r2, [r3, #16]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	695b      	ldr	r3, [r3, #20]
 80057e4:	431a      	orrs	r2, r3
 80057e6:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	699b      	ldr	r3, [r3, #24]
 80057ec:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	430a      	orrs	r2, r1
 80057f4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	69d9      	ldr	r1, [r3, #28]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a1a      	ldr	r2, [r3, #32]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	430a      	orrs	r2, r1
 8005804:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2101      	movs	r1, #1
 8005812:	430a      	orrs	r2, r1
 8005814:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2241      	movs	r2, #65	; 0x41
 8005820:	2120      	movs	r1, #32
 8005822:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2242      	movs	r2, #66	; 0x42
 800582e:	2100      	movs	r1, #0
 8005830:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005832:	2300      	movs	r3, #0
}
 8005834:	0018      	movs	r0, r3
 8005836:	46bd      	mov	sp, r7
 8005838:	b002      	add	sp, #8
 800583a:	bd80      	pop	{r7, pc}
 800583c:	f0ffffff 	.word	0xf0ffffff
 8005840:	ffff7fff 	.word	0xffff7fff
 8005844:	02008000 	.word	0x02008000

08005848 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005848:	b590      	push	{r4, r7, lr}
 800584a:	b089      	sub	sp, #36	; 0x24
 800584c:	af02      	add	r7, sp, #8
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	0008      	movs	r0, r1
 8005852:	607a      	str	r2, [r7, #4]
 8005854:	0019      	movs	r1, r3
 8005856:	230a      	movs	r3, #10
 8005858:	18fb      	adds	r3, r7, r3
 800585a:	1c02      	adds	r2, r0, #0
 800585c:	801a      	strh	r2, [r3, #0]
 800585e:	2308      	movs	r3, #8
 8005860:	18fb      	adds	r3, r7, r3
 8005862:	1c0a      	adds	r2, r1, #0
 8005864:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2241      	movs	r2, #65	; 0x41
 800586a:	5c9b      	ldrb	r3, [r3, r2]
 800586c:	b2db      	uxtb	r3, r3
 800586e:	2b20      	cmp	r3, #32
 8005870:	d000      	beq.n	8005874 <HAL_I2C_Master_Transmit+0x2c>
 8005872:	e0e7      	b.n	8005a44 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2240      	movs	r2, #64	; 0x40
 8005878:	5c9b      	ldrb	r3, [r3, r2]
 800587a:	2b01      	cmp	r3, #1
 800587c:	d101      	bne.n	8005882 <HAL_I2C_Master_Transmit+0x3a>
 800587e:	2302      	movs	r3, #2
 8005880:	e0e1      	b.n	8005a46 <HAL_I2C_Master_Transmit+0x1fe>
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2240      	movs	r2, #64	; 0x40
 8005886:	2101      	movs	r1, #1
 8005888:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800588a:	f7fe ff37 	bl	80046fc <HAL_GetTick>
 800588e:	0003      	movs	r3, r0
 8005890:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005892:	2380      	movs	r3, #128	; 0x80
 8005894:	0219      	lsls	r1, r3, #8
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	9300      	str	r3, [sp, #0]
 800589c:	2319      	movs	r3, #25
 800589e:	2201      	movs	r2, #1
 80058a0:	f000 fe76 	bl	8006590 <I2C_WaitOnFlagUntilTimeout>
 80058a4:	1e03      	subs	r3, r0, #0
 80058a6:	d001      	beq.n	80058ac <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	e0cc      	b.n	8005a46 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2241      	movs	r2, #65	; 0x41
 80058b0:	2121      	movs	r1, #33	; 0x21
 80058b2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2242      	movs	r2, #66	; 0x42
 80058b8:	2110      	movs	r1, #16
 80058ba:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	687a      	ldr	r2, [r7, #4]
 80058c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2208      	movs	r2, #8
 80058cc:	18ba      	adds	r2, r7, r2
 80058ce:	8812      	ldrh	r2, [r2, #0]
 80058d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058dc:	b29b      	uxth	r3, r3
 80058de:	2bff      	cmp	r3, #255	; 0xff
 80058e0:	d911      	bls.n	8005906 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	22ff      	movs	r2, #255	; 0xff
 80058e6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058ec:	b2da      	uxtb	r2, r3
 80058ee:	2380      	movs	r3, #128	; 0x80
 80058f0:	045c      	lsls	r4, r3, #17
 80058f2:	230a      	movs	r3, #10
 80058f4:	18fb      	adds	r3, r7, r3
 80058f6:	8819      	ldrh	r1, [r3, #0]
 80058f8:	68f8      	ldr	r0, [r7, #12]
 80058fa:	4b55      	ldr	r3, [pc, #340]	; (8005a50 <HAL_I2C_Master_Transmit+0x208>)
 80058fc:	9300      	str	r3, [sp, #0]
 80058fe:	0023      	movs	r3, r4
 8005900:	f001 f800 	bl	8006904 <I2C_TransferConfig>
 8005904:	e075      	b.n	80059f2 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800590a:	b29a      	uxth	r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005914:	b2da      	uxtb	r2, r3
 8005916:	2380      	movs	r3, #128	; 0x80
 8005918:	049c      	lsls	r4, r3, #18
 800591a:	230a      	movs	r3, #10
 800591c:	18fb      	adds	r3, r7, r3
 800591e:	8819      	ldrh	r1, [r3, #0]
 8005920:	68f8      	ldr	r0, [r7, #12]
 8005922:	4b4b      	ldr	r3, [pc, #300]	; (8005a50 <HAL_I2C_Master_Transmit+0x208>)
 8005924:	9300      	str	r3, [sp, #0]
 8005926:	0023      	movs	r3, r4
 8005928:	f000 ffec 	bl	8006904 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800592c:	e061      	b.n	80059f2 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800592e:	697a      	ldr	r2, [r7, #20]
 8005930:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	0018      	movs	r0, r3
 8005936:	f000 fe6a 	bl	800660e <I2C_WaitOnTXISFlagUntilTimeout>
 800593a:	1e03      	subs	r3, r0, #0
 800593c:	d001      	beq.n	8005942 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e081      	b.n	8005a46 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005946:	781a      	ldrb	r2, [r3, #0]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005952:	1c5a      	adds	r2, r3, #1
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800595c:	b29b      	uxth	r3, r3
 800595e:	3b01      	subs	r3, #1
 8005960:	b29a      	uxth	r2, r3
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800596a:	3b01      	subs	r3, #1
 800596c:	b29a      	uxth	r2, r3
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005976:	b29b      	uxth	r3, r3
 8005978:	2b00      	cmp	r3, #0
 800597a:	d03a      	beq.n	80059f2 <HAL_I2C_Master_Transmit+0x1aa>
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005980:	2b00      	cmp	r3, #0
 8005982:	d136      	bne.n	80059f2 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005984:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005986:	68f8      	ldr	r0, [r7, #12]
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	9300      	str	r3, [sp, #0]
 800598c:	0013      	movs	r3, r2
 800598e:	2200      	movs	r2, #0
 8005990:	2180      	movs	r1, #128	; 0x80
 8005992:	f000 fdfd 	bl	8006590 <I2C_WaitOnFlagUntilTimeout>
 8005996:	1e03      	subs	r3, r0, #0
 8005998:	d001      	beq.n	800599e <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	e053      	b.n	8005a46 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	2bff      	cmp	r3, #255	; 0xff
 80059a6:	d911      	bls.n	80059cc <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	22ff      	movs	r2, #255	; 0xff
 80059ac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059b2:	b2da      	uxtb	r2, r3
 80059b4:	2380      	movs	r3, #128	; 0x80
 80059b6:	045c      	lsls	r4, r3, #17
 80059b8:	230a      	movs	r3, #10
 80059ba:	18fb      	adds	r3, r7, r3
 80059bc:	8819      	ldrh	r1, [r3, #0]
 80059be:	68f8      	ldr	r0, [r7, #12]
 80059c0:	2300      	movs	r3, #0
 80059c2:	9300      	str	r3, [sp, #0]
 80059c4:	0023      	movs	r3, r4
 80059c6:	f000 ff9d 	bl	8006904 <I2C_TransferConfig>
 80059ca:	e012      	b.n	80059f2 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059d0:	b29a      	uxth	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059da:	b2da      	uxtb	r2, r3
 80059dc:	2380      	movs	r3, #128	; 0x80
 80059de:	049c      	lsls	r4, r3, #18
 80059e0:	230a      	movs	r3, #10
 80059e2:	18fb      	adds	r3, r7, r3
 80059e4:	8819      	ldrh	r1, [r3, #0]
 80059e6:	68f8      	ldr	r0, [r7, #12]
 80059e8:	2300      	movs	r3, #0
 80059ea:	9300      	str	r3, [sp, #0]
 80059ec:	0023      	movs	r3, r4
 80059ee:	f000 ff89 	bl	8006904 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d198      	bne.n	800592e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059fc:	697a      	ldr	r2, [r7, #20]
 80059fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	0018      	movs	r0, r3
 8005a04:	f000 fe42 	bl	800668c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005a08:	1e03      	subs	r3, r0, #0
 8005a0a:	d001      	beq.n	8005a10 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e01a      	b.n	8005a46 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2220      	movs	r2, #32
 8005a16:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	685a      	ldr	r2, [r3, #4]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	490c      	ldr	r1, [pc, #48]	; (8005a54 <HAL_I2C_Master_Transmit+0x20c>)
 8005a24:	400a      	ands	r2, r1
 8005a26:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2241      	movs	r2, #65	; 0x41
 8005a2c:	2120      	movs	r1, #32
 8005a2e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2242      	movs	r2, #66	; 0x42
 8005a34:	2100      	movs	r1, #0
 8005a36:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2240      	movs	r2, #64	; 0x40
 8005a3c:	2100      	movs	r1, #0
 8005a3e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005a40:	2300      	movs	r3, #0
 8005a42:	e000      	b.n	8005a46 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8005a44:	2302      	movs	r3, #2
  }
}
 8005a46:	0018      	movs	r0, r3
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	b007      	add	sp, #28
 8005a4c:	bd90      	pop	{r4, r7, pc}
 8005a4e:	46c0      	nop			; (mov r8, r8)
 8005a50:	80002000 	.word	0x80002000
 8005a54:	fe00e800 	.word	0xfe00e800

08005a58 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	699b      	ldr	r3, [r3, #24]
 8005a66:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d005      	beq.n	8005a84 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a7c:	68ba      	ldr	r2, [r7, #8]
 8005a7e:	68f9      	ldr	r1, [r7, #12]
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	4798      	blx	r3
  }
}
 8005a84:	46c0      	nop			; (mov r8, r8)
 8005a86:	46bd      	mov	sp, r7
 8005a88:	b004      	add	sp, #16
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b086      	sub	sp, #24
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	699b      	ldr	r3, [r3, #24]
 8005a9a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	0a1b      	lsrs	r3, r3, #8
 8005aa8:	001a      	movs	r2, r3
 8005aaa:	2301      	movs	r3, #1
 8005aac:	4013      	ands	r3, r2
 8005aae:	d010      	beq.n	8005ad2 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	09db      	lsrs	r3, r3, #7
 8005ab4:	001a      	movs	r2, r3
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8005aba:	d00a      	beq.n	8005ad2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	431a      	orrs	r2, r3
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	2280      	movs	r2, #128	; 0x80
 8005ace:	0052      	lsls	r2, r2, #1
 8005ad0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	0a9b      	lsrs	r3, r3, #10
 8005ad6:	001a      	movs	r2, r3
 8005ad8:	2301      	movs	r3, #1
 8005ada:	4013      	ands	r3, r2
 8005adc:	d010      	beq.n	8005b00 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	09db      	lsrs	r3, r3, #7
 8005ae2:	001a      	movs	r2, r3
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8005ae8:	d00a      	beq.n	8005b00 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aee:	2208      	movs	r2, #8
 8005af0:	431a      	orrs	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	2280      	movs	r2, #128	; 0x80
 8005afc:	00d2      	lsls	r2, r2, #3
 8005afe:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	0a5b      	lsrs	r3, r3, #9
 8005b04:	001a      	movs	r2, r3
 8005b06:	2301      	movs	r3, #1
 8005b08:	4013      	ands	r3, r2
 8005b0a:	d010      	beq.n	8005b2e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	09db      	lsrs	r3, r3, #7
 8005b10:	001a      	movs	r2, r3
 8005b12:	2301      	movs	r3, #1
 8005b14:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8005b16:	d00a      	beq.n	8005b2e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b1c:	2202      	movs	r2, #2
 8005b1e:	431a      	orrs	r2, r3
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2280      	movs	r2, #128	; 0x80
 8005b2a:	0092      	lsls	r2, r2, #2
 8005b2c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b32:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	220b      	movs	r2, #11
 8005b38:	4013      	ands	r3, r2
 8005b3a:	d005      	beq.n	8005b48 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	0011      	movs	r1, r2
 8005b42:	0018      	movs	r0, r3
 8005b44:	f000 fbd8 	bl	80062f8 <I2C_ITError>
  }
}
 8005b48:	46c0      	nop			; (mov r8, r8)
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	b006      	add	sp, #24
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b082      	sub	sp, #8
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005b58:	46c0      	nop			; (mov r8, r8)
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	b002      	add	sp, #8
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b082      	sub	sp, #8
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005b68:	46c0      	nop			; (mov r8, r8)
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	b002      	add	sp, #8
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	0008      	movs	r0, r1
 8005b7a:	0011      	movs	r1, r2
 8005b7c:	1cfb      	adds	r3, r7, #3
 8005b7e:	1c02      	adds	r2, r0, #0
 8005b80:	701a      	strb	r2, [r3, #0]
 8005b82:	003b      	movs	r3, r7
 8005b84:	1c0a      	adds	r2, r1, #0
 8005b86:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005b88:	46c0      	nop			; (mov r8, r8)
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	b002      	add	sp, #8
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b082      	sub	sp, #8
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8005b98:	46c0      	nop			; (mov r8, r8)
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	b002      	add	sp, #8
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b082      	sub	sp, #8
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005ba8:	46c0      	nop			; (mov r8, r8)
 8005baa:	46bd      	mov	sp, r7
 8005bac:	b002      	add	sp, #8
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005bb8:	46c0      	nop			; (mov r8, r8)
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	b002      	add	sp, #8
 8005bbe:	bd80      	pop	{r7, pc}

08005bc0 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b086      	sub	sp, #24
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	60f8      	str	r0, [r7, #12]
 8005bc8:	60b9      	str	r1, [r7, #8]
 8005bca:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bd0:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2240      	movs	r2, #64	; 0x40
 8005bda:	5c9b      	ldrb	r3, [r3, r2]
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d101      	bne.n	8005be4 <I2C_Slave_ISR_IT+0x24>
 8005be0:	2302      	movs	r3, #2
 8005be2:	e0fa      	b.n	8005dda <I2C_Slave_ISR_IT+0x21a>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2240      	movs	r2, #64	; 0x40
 8005be8:	2101      	movs	r1, #1
 8005bea:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	095b      	lsrs	r3, r3, #5
 8005bf0:	001a      	movs	r2, r3
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	4013      	ands	r3, r2
 8005bf6:	d00b      	beq.n	8005c10 <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	095b      	lsrs	r3, r3, #5
 8005bfc:	001a      	movs	r2, r3
 8005bfe:	2301      	movs	r3, #1
 8005c00:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005c02:	d005      	beq.n	8005c10 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8005c04:	693a      	ldr	r2, [r7, #16]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	0011      	movs	r1, r2
 8005c0a:	0018      	movs	r0, r3
 8005c0c:	f000 f9f6 	bl	8005ffc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	091b      	lsrs	r3, r3, #4
 8005c14:	001a      	movs	r2, r3
 8005c16:	2301      	movs	r3, #1
 8005c18:	4013      	ands	r3, r2
 8005c1a:	d054      	beq.n	8005cc6 <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	091b      	lsrs	r3, r3, #4
 8005c20:	001a      	movs	r2, r3
 8005c22:	2301      	movs	r3, #1
 8005c24:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005c26:	d04e      	beq.n	8005cc6 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d12d      	bne.n	8005c8e <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2241      	movs	r2, #65	; 0x41
 8005c36:	5c9b      	ldrb	r3, [r3, r2]
 8005c38:	b2db      	uxtb	r3, r3
 8005c3a:	2b28      	cmp	r3, #40	; 0x28
 8005c3c:	d10b      	bne.n	8005c56 <I2C_Slave_ISR_IT+0x96>
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	2380      	movs	r3, #128	; 0x80
 8005c42:	049b      	lsls	r3, r3, #18
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d106      	bne.n	8005c56 <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005c48:	693a      	ldr	r2, [r7, #16]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	0011      	movs	r1, r2
 8005c4e:	0018      	movs	r0, r3
 8005c50:	f000 faf8 	bl	8006244 <I2C_ITListenCplt>
 8005c54:	e036      	b.n	8005cc4 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2241      	movs	r2, #65	; 0x41
 8005c5a:	5c9b      	ldrb	r3, [r3, r2]
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	2b29      	cmp	r3, #41	; 0x29
 8005c60:	d110      	bne.n	8005c84 <I2C_Slave_ISR_IT+0xc4>
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	4a5f      	ldr	r2, [pc, #380]	; (8005de4 <I2C_Slave_ISR_IT+0x224>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d00c      	beq.n	8005c84 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2210      	movs	r2, #16
 8005c70:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	0018      	movs	r0, r3
 8005c76:	f000 fc4a 	bl	800650e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	0018      	movs	r0, r3
 8005c7e:	f000 f957 	bl	8005f30 <I2C_ITSlaveSeqCplt>
 8005c82:	e01f      	b.n	8005cc4 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	2210      	movs	r2, #16
 8005c8a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8005c8c:	e09d      	b.n	8005dca <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2210      	movs	r2, #16
 8005c94:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c9a:	2204      	movs	r2, #4
 8005c9c:	431a      	orrs	r2, r3
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d005      	beq.n	8005cb4 <I2C_Slave_ISR_IT+0xf4>
 8005ca8:	697a      	ldr	r2, [r7, #20]
 8005caa:	2380      	movs	r3, #128	; 0x80
 8005cac:	045b      	lsls	r3, r3, #17
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d000      	beq.n	8005cb4 <I2C_Slave_ISR_IT+0xf4>
 8005cb2:	e08a      	b.n	8005dca <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	0011      	movs	r1, r2
 8005cbc:	0018      	movs	r0, r3
 8005cbe:	f000 fb1b 	bl	80062f8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005cc2:	e082      	b.n	8005dca <I2C_Slave_ISR_IT+0x20a>
 8005cc4:	e081      	b.n	8005dca <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	089b      	lsrs	r3, r3, #2
 8005cca:	001a      	movs	r2, r3
 8005ccc:	2301      	movs	r3, #1
 8005cce:	4013      	ands	r3, r2
 8005cd0:	d031      	beq.n	8005d36 <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	089b      	lsrs	r3, r3, #2
 8005cd6:	001a      	movs	r2, r3
 8005cd8:	2301      	movs	r3, #1
 8005cda:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005cdc:	d02b      	beq.n	8005d36 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d018      	beq.n	8005d1a <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf2:	b2d2      	uxtb	r2, r2
 8005cf4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cfa:	1c5a      	adds	r2, r3, #1
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d04:	3b01      	subs	r3, #1
 8005d06:	b29a      	uxth	r2, r3
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	3b01      	subs	r3, #1
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d154      	bne.n	8005dce <I2C_Slave_ISR_IT+0x20e>
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	4a2f      	ldr	r2, [pc, #188]	; (8005de4 <I2C_Slave_ISR_IT+0x224>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d050      	beq.n	8005dce <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	0018      	movs	r0, r3
 8005d30:	f000 f8fe 	bl	8005f30 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8005d34:	e04b      	b.n	8005dce <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	08db      	lsrs	r3, r3, #3
 8005d3a:	001a      	movs	r2, r3
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	4013      	ands	r3, r2
 8005d40:	d00c      	beq.n	8005d5c <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	08db      	lsrs	r3, r3, #3
 8005d46:	001a      	movs	r2, r3
 8005d48:	2301      	movs	r3, #1
 8005d4a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005d4c:	d006      	beq.n	8005d5c <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	0011      	movs	r1, r2
 8005d54:	0018      	movs	r0, r3
 8005d56:	f000 f847 	bl	8005de8 <I2C_ITAddrCplt>
 8005d5a:	e039      	b.n	8005dd0 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	085b      	lsrs	r3, r3, #1
 8005d60:	001a      	movs	r2, r3
 8005d62:	2301      	movs	r3, #1
 8005d64:	4013      	ands	r3, r2
 8005d66:	d033      	beq.n	8005dd0 <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	085b      	lsrs	r3, r3, #1
 8005d6c:	001a      	movs	r2, r3
 8005d6e:	2301      	movs	r3, #1
 8005d70:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005d72:	d02d      	beq.n	8005dd0 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d018      	beq.n	8005db0 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d82:	781a      	ldrb	r2, [r3, #0]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8e:	1c5a      	adds	r2, r3, #1
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	3b01      	subs	r3, #1
 8005d9c:	b29a      	uxth	r2, r3
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005da6:	3b01      	subs	r3, #1
 8005da8:	b29a      	uxth	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	851a      	strh	r2, [r3, #40]	; 0x28
 8005dae:	e00f      	b.n	8005dd0 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	2380      	movs	r3, #128	; 0x80
 8005db4:	045b      	lsls	r3, r3, #17
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d002      	beq.n	8005dc0 <I2C_Slave_ISR_IT+0x200>
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d107      	bne.n	8005dd0 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	0018      	movs	r0, r3
 8005dc4:	f000 f8b4 	bl	8005f30 <I2C_ITSlaveSeqCplt>
 8005dc8:	e002      	b.n	8005dd0 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8005dca:	46c0      	nop			; (mov r8, r8)
 8005dcc:	e000      	b.n	8005dd0 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8005dce:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2240      	movs	r2, #64	; 0x40
 8005dd4:	2100      	movs	r1, #0
 8005dd6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005dd8:	2300      	movs	r3, #0
}
 8005dda:	0018      	movs	r0, r3
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	b006      	add	sp, #24
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	46c0      	nop			; (mov r8, r8)
 8005de4:	ffff0000 	.word	0xffff0000

08005de8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005de8:	b5b0      	push	{r4, r5, r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2241      	movs	r2, #65	; 0x41
 8005df6:	5c9b      	ldrb	r3, [r3, r2]
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	001a      	movs	r2, r3
 8005dfc:	2328      	movs	r3, #40	; 0x28
 8005dfe:	4013      	ands	r3, r2
 8005e00:	2b28      	cmp	r3, #40	; 0x28
 8005e02:	d000      	beq.n	8005e06 <I2C_ITAddrCplt+0x1e>
 8005e04:	e088      	b.n	8005f18 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	699b      	ldr	r3, [r3, #24]
 8005e0c:	0c1b      	lsrs	r3, r3, #16
 8005e0e:	b2da      	uxtb	r2, r3
 8005e10:	250f      	movs	r5, #15
 8005e12:	197b      	adds	r3, r7, r5
 8005e14:	2101      	movs	r1, #1
 8005e16:	400a      	ands	r2, r1
 8005e18:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	699b      	ldr	r3, [r3, #24]
 8005e20:	0c1b      	lsrs	r3, r3, #16
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	200c      	movs	r0, #12
 8005e26:	183b      	adds	r3, r7, r0
 8005e28:	21fe      	movs	r1, #254	; 0xfe
 8005e2a:	400a      	ands	r2, r1
 8005e2c:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	b29a      	uxth	r2, r3
 8005e36:	240a      	movs	r4, #10
 8005e38:	193b      	adds	r3, r7, r4
 8005e3a:	0592      	lsls	r2, r2, #22
 8005e3c:	0d92      	lsrs	r2, r2, #22
 8005e3e:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	b29a      	uxth	r2, r3
 8005e48:	2308      	movs	r3, #8
 8005e4a:	18fb      	adds	r3, r7, r3
 8005e4c:	21fe      	movs	r1, #254	; 0xfe
 8005e4e:	400a      	ands	r2, r1
 8005e50:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	2b02      	cmp	r3, #2
 8005e58:	d148      	bne.n	8005eec <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8005e5a:	0021      	movs	r1, r4
 8005e5c:	187b      	adds	r3, r7, r1
 8005e5e:	881b      	ldrh	r3, [r3, #0]
 8005e60:	09db      	lsrs	r3, r3, #7
 8005e62:	b29a      	uxth	r2, r3
 8005e64:	183b      	adds	r3, r7, r0
 8005e66:	881b      	ldrh	r3, [r3, #0]
 8005e68:	4053      	eors	r3, r2
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	001a      	movs	r2, r3
 8005e6e:	2306      	movs	r3, #6
 8005e70:	4013      	ands	r3, r2
 8005e72:	d120      	bne.n	8005eb6 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8005e74:	183b      	adds	r3, r7, r0
 8005e76:	187a      	adds	r2, r7, r1
 8005e78:	8812      	ldrh	r2, [r2, #0]
 8005e7a:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e80:	1c5a      	adds	r2, r3, #1
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e8a:	2b02      	cmp	r3, #2
 8005e8c:	d14c      	bne.n	8005f28 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2208      	movs	r2, #8
 8005e9a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2240      	movs	r2, #64	; 0x40
 8005ea0:	2100      	movs	r1, #0
 8005ea2:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005ea4:	183b      	adds	r3, r7, r0
 8005ea6:	881a      	ldrh	r2, [r3, #0]
 8005ea8:	197b      	adds	r3, r7, r5
 8005eaa:	7819      	ldrb	r1, [r3, #0]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	0018      	movs	r0, r3
 8005eb0:	f7ff fe5e 	bl	8005b70 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005eb4:	e038      	b.n	8005f28 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8005eb6:	240c      	movs	r4, #12
 8005eb8:	193b      	adds	r3, r7, r4
 8005eba:	2208      	movs	r2, #8
 8005ebc:	18ba      	adds	r2, r7, r2
 8005ebe:	8812      	ldrh	r2, [r2, #0]
 8005ec0:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005ec2:	2380      	movs	r3, #128	; 0x80
 8005ec4:	021a      	lsls	r2, r3, #8
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	0011      	movs	r1, r2
 8005eca:	0018      	movs	r0, r3
 8005ecc:	f000 fd54 	bl	8006978 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2240      	movs	r2, #64	; 0x40
 8005ed4:	2100      	movs	r1, #0
 8005ed6:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005ed8:	193b      	adds	r3, r7, r4
 8005eda:	881a      	ldrh	r2, [r3, #0]
 8005edc:	230f      	movs	r3, #15
 8005ede:	18fb      	adds	r3, r7, r3
 8005ee0:	7819      	ldrb	r1, [r3, #0]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	0018      	movs	r0, r3
 8005ee6:	f7ff fe43 	bl	8005b70 <HAL_I2C_AddrCallback>
}
 8005eea:	e01d      	b.n	8005f28 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005eec:	2380      	movs	r3, #128	; 0x80
 8005eee:	021a      	lsls	r2, r3, #8
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	0011      	movs	r1, r2
 8005ef4:	0018      	movs	r0, r3
 8005ef6:	f000 fd3f 	bl	8006978 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2240      	movs	r2, #64	; 0x40
 8005efe:	2100      	movs	r1, #0
 8005f00:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005f02:	230c      	movs	r3, #12
 8005f04:	18fb      	adds	r3, r7, r3
 8005f06:	881a      	ldrh	r2, [r3, #0]
 8005f08:	230f      	movs	r3, #15
 8005f0a:	18fb      	adds	r3, r7, r3
 8005f0c:	7819      	ldrb	r1, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	0018      	movs	r0, r3
 8005f12:	f7ff fe2d 	bl	8005b70 <HAL_I2C_AddrCallback>
}
 8005f16:	e007      	b.n	8005f28 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	2208      	movs	r2, #8
 8005f1e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2240      	movs	r2, #64	; 0x40
 8005f24:	2100      	movs	r1, #0
 8005f26:	5499      	strb	r1, [r3, r2]
}
 8005f28:	46c0      	nop			; (mov r8, r8)
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	b004      	add	sp, #16
 8005f2e:	bdb0      	pop	{r4, r5, r7, pc}

08005f30 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2242      	movs	r2, #66	; 0x42
 8005f44:	2100      	movs	r1, #0
 8005f46:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	0b9b      	lsrs	r3, r3, #14
 8005f4c:	001a      	movs	r2, r3
 8005f4e:	2301      	movs	r3, #1
 8005f50:	4013      	ands	r3, r2
 8005f52:	d008      	beq.n	8005f66 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4925      	ldr	r1, [pc, #148]	; (8005ff4 <I2C_ITSlaveSeqCplt+0xc4>)
 8005f60:	400a      	ands	r2, r1
 8005f62:	601a      	str	r2, [r3, #0]
 8005f64:	e00d      	b.n	8005f82 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	0bdb      	lsrs	r3, r3, #15
 8005f6a:	001a      	movs	r2, r3
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	4013      	ands	r3, r2
 8005f70:	d007      	beq.n	8005f82 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	491e      	ldr	r1, [pc, #120]	; (8005ff8 <I2C_ITSlaveSeqCplt+0xc8>)
 8005f7e:	400a      	ands	r2, r1
 8005f80:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2241      	movs	r2, #65	; 0x41
 8005f86:	5c9b      	ldrb	r3, [r3, r2]
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	2b29      	cmp	r3, #41	; 0x29
 8005f8c:	d114      	bne.n	8005fb8 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2241      	movs	r2, #65	; 0x41
 8005f92:	2128      	movs	r1, #40	; 0x28
 8005f94:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2221      	movs	r2, #33	; 0x21
 8005f9a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2101      	movs	r1, #1
 8005fa0:	0018      	movs	r0, r3
 8005fa2:	f000 fce9 	bl	8006978 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2240      	movs	r2, #64	; 0x40
 8005faa:	2100      	movs	r1, #0
 8005fac:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	0018      	movs	r0, r3
 8005fb2:	f7ff fdcd 	bl	8005b50 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005fb6:	e019      	b.n	8005fec <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2241      	movs	r2, #65	; 0x41
 8005fbc:	5c9b      	ldrb	r3, [r3, r2]
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	2b2a      	cmp	r3, #42	; 0x2a
 8005fc2:	d113      	bne.n	8005fec <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2241      	movs	r2, #65	; 0x41
 8005fc8:	2128      	movs	r1, #40	; 0x28
 8005fca:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2222      	movs	r2, #34	; 0x22
 8005fd0:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2102      	movs	r1, #2
 8005fd6:	0018      	movs	r0, r3
 8005fd8:	f000 fcce 	bl	8006978 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2240      	movs	r2, #64	; 0x40
 8005fe0:	2100      	movs	r1, #0
 8005fe2:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	0018      	movs	r0, r3
 8005fe8:	f7ff fdba 	bl	8005b60 <HAL_I2C_SlaveRxCpltCallback>
}
 8005fec:	46c0      	nop			; (mov r8, r8)
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	b004      	add	sp, #16
 8005ff2:	bd80      	pop	{r7, pc}
 8005ff4:	ffffbfff 	.word	0xffffbfff
 8005ff8:	ffff7fff 	.word	0xffff7fff

08005ffc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b086      	sub	sp, #24
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
 8006004:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006012:	200f      	movs	r0, #15
 8006014:	183b      	adds	r3, r7, r0
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	2141      	movs	r1, #65	; 0x41
 800601a:	5c52      	ldrb	r2, [r2, r1]
 800601c:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	2220      	movs	r2, #32
 8006024:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006026:	183b      	adds	r3, r7, r0
 8006028:	781b      	ldrb	r3, [r3, #0]
 800602a:	2b21      	cmp	r3, #33	; 0x21
 800602c:	d003      	beq.n	8006036 <I2C_ITSlaveCplt+0x3a>
 800602e:	183b      	adds	r3, r7, r0
 8006030:	781b      	ldrb	r3, [r3, #0]
 8006032:	2b29      	cmp	r3, #41	; 0x29
 8006034:	d109      	bne.n	800604a <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006036:	4a7d      	ldr	r2, [pc, #500]	; (800622c <I2C_ITSlaveCplt+0x230>)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	0011      	movs	r1, r2
 800603c:	0018      	movs	r0, r3
 800603e:	f000 fc9b 	bl	8006978 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2221      	movs	r2, #33	; 0x21
 8006046:	631a      	str	r2, [r3, #48]	; 0x30
 8006048:	e011      	b.n	800606e <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800604a:	220f      	movs	r2, #15
 800604c:	18bb      	adds	r3, r7, r2
 800604e:	781b      	ldrb	r3, [r3, #0]
 8006050:	2b22      	cmp	r3, #34	; 0x22
 8006052:	d003      	beq.n	800605c <I2C_ITSlaveCplt+0x60>
 8006054:	18bb      	adds	r3, r7, r2
 8006056:	781b      	ldrb	r3, [r3, #0]
 8006058:	2b2a      	cmp	r3, #42	; 0x2a
 800605a:	d108      	bne.n	800606e <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800605c:	4a74      	ldr	r2, [pc, #464]	; (8006230 <I2C_ITSlaveCplt+0x234>)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	0011      	movs	r1, r2
 8006062:	0018      	movs	r0, r3
 8006064:	f000 fc88 	bl	8006978 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2222      	movs	r2, #34	; 0x22
 800606c:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	685a      	ldr	r2, [r3, #4]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	2180      	movs	r1, #128	; 0x80
 800607a:	0209      	lsls	r1, r1, #8
 800607c:	430a      	orrs	r2, r1
 800607e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	685a      	ldr	r2, [r3, #4]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	496a      	ldr	r1, [pc, #424]	; (8006234 <I2C_ITSlaveCplt+0x238>)
 800608c:	400a      	ands	r2, r1
 800608e:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	0018      	movs	r0, r3
 8006094:	f000 fa3b 	bl	800650e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	0b9b      	lsrs	r3, r3, #14
 800609c:	001a      	movs	r2, r3
 800609e:	2301      	movs	r3, #1
 80060a0:	4013      	ands	r3, r2
 80060a2:	d013      	beq.n	80060cc <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4962      	ldr	r1, [pc, #392]	; (8006238 <I2C_ITSlaveCplt+0x23c>)
 80060b0:	400a      	ands	r2, r1
 80060b2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d020      	beq.n	80060fe <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	b29a      	uxth	r2, r3
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80060ca:	e018      	b.n	80060fe <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	0bdb      	lsrs	r3, r3, #15
 80060d0:	001a      	movs	r2, r3
 80060d2:	2301      	movs	r3, #1
 80060d4:	4013      	ands	r3, r2
 80060d6:	d012      	beq.n	80060fe <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4956      	ldr	r1, [pc, #344]	; (800623c <I2C_ITSlaveCplt+0x240>)
 80060e4:	400a      	ands	r2, r1
 80060e6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d006      	beq.n	80060fe <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	b29a      	uxth	r2, r3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	089b      	lsrs	r3, r3, #2
 8006102:	001a      	movs	r2, r3
 8006104:	2301      	movs	r3, #1
 8006106:	4013      	ands	r3, r2
 8006108:	d020      	beq.n	800614c <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	2204      	movs	r2, #4
 800610e:	4393      	bics	r3, r2
 8006110:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800611c:	b2d2      	uxtb	r2, r2
 800611e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006124:	1c5a      	adds	r2, r3, #1
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00c      	beq.n	800614c <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006136:	3b01      	subs	r3, #1
 8006138:	b29a      	uxth	r2, r3
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006142:	b29b      	uxth	r3, r3
 8006144:	3b01      	subs	r3, #1
 8006146:	b29a      	uxth	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006150:	b29b      	uxth	r3, r3
 8006152:	2b00      	cmp	r3, #0
 8006154:	d005      	beq.n	8006162 <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800615a:	2204      	movs	r2, #4
 800615c:	431a      	orrs	r2, r3
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2242      	movs	r2, #66	; 0x42
 8006166:	2100      	movs	r1, #0
 8006168:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006174:	2b00      	cmp	r3, #0
 8006176:	d013      	beq.n	80061a0 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	0011      	movs	r1, r2
 8006180:	0018      	movs	r0, r3
 8006182:	f000 f8b9 	bl	80062f8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2241      	movs	r2, #65	; 0x41
 800618a:	5c9b      	ldrb	r3, [r3, r2]
 800618c:	b2db      	uxtb	r3, r3
 800618e:	2b28      	cmp	r3, #40	; 0x28
 8006190:	d147      	bne.n	8006222 <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006192:	697a      	ldr	r2, [r7, #20]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	0011      	movs	r1, r2
 8006198:	0018      	movs	r0, r3
 800619a:	f000 f853 	bl	8006244 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800619e:	e040      	b.n	8006222 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061a4:	4a26      	ldr	r2, [pc, #152]	; (8006240 <I2C_ITSlaveCplt+0x244>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d016      	beq.n	80061d8 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	0018      	movs	r0, r3
 80061ae:	f7ff febf 	bl	8005f30 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a22      	ldr	r2, [pc, #136]	; (8006240 <I2C_ITSlaveCplt+0x244>)
 80061b6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2241      	movs	r2, #65	; 0x41
 80061bc:	2120      	movs	r1, #32
 80061be:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2240      	movs	r2, #64	; 0x40
 80061ca:	2100      	movs	r1, #0
 80061cc:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	0018      	movs	r0, r3
 80061d2:	f7ff fcdd 	bl	8005b90 <HAL_I2C_ListenCpltCallback>
}
 80061d6:	e024      	b.n	8006222 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2241      	movs	r2, #65	; 0x41
 80061dc:	5c9b      	ldrb	r3, [r3, r2]
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	2b22      	cmp	r3, #34	; 0x22
 80061e2:	d10f      	bne.n	8006204 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2241      	movs	r2, #65	; 0x41
 80061e8:	2120      	movs	r1, #32
 80061ea:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2200      	movs	r2, #0
 80061f0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2240      	movs	r2, #64	; 0x40
 80061f6:	2100      	movs	r1, #0
 80061f8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	0018      	movs	r0, r3
 80061fe:	f7ff fcaf 	bl	8005b60 <HAL_I2C_SlaveRxCpltCallback>
}
 8006202:	e00e      	b.n	8006222 <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2241      	movs	r2, #65	; 0x41
 8006208:	2120      	movs	r1, #32
 800620a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2200      	movs	r2, #0
 8006210:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2240      	movs	r2, #64	; 0x40
 8006216:	2100      	movs	r1, #0
 8006218:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	0018      	movs	r0, r3
 800621e:	f7ff fc97 	bl	8005b50 <HAL_I2C_SlaveTxCpltCallback>
}
 8006222:	46c0      	nop			; (mov r8, r8)
 8006224:	46bd      	mov	sp, r7
 8006226:	b006      	add	sp, #24
 8006228:	bd80      	pop	{r7, pc}
 800622a:	46c0      	nop			; (mov r8, r8)
 800622c:	00008001 	.word	0x00008001
 8006230:	00008002 	.word	0x00008002
 8006234:	fe00e800 	.word	0xfe00e800
 8006238:	ffffbfff 	.word	0xffffbfff
 800623c:	ffff7fff 	.word	0xffff7fff
 8006240:	ffff0000 	.word	0xffff0000

08006244 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b082      	sub	sp, #8
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a27      	ldr	r2, [pc, #156]	; (80062f0 <I2C_ITListenCplt+0xac>)
 8006252:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2241      	movs	r2, #65	; 0x41
 800625e:	2120      	movs	r1, #32
 8006260:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2242      	movs	r2, #66	; 0x42
 8006266:	2100      	movs	r1, #0
 8006268:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	089b      	lsrs	r3, r3, #2
 8006274:	001a      	movs	r2, r3
 8006276:	2301      	movs	r3, #1
 8006278:	4013      	ands	r3, r2
 800627a:	d022      	beq.n	80062c2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006286:	b2d2      	uxtb	r2, r2
 8006288:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628e:	1c5a      	adds	r2, r3, #1
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006298:	2b00      	cmp	r3, #0
 800629a:	d012      	beq.n	80062c2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062a0:	3b01      	subs	r3, #1
 80062a2:	b29a      	uxth	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	3b01      	subs	r3, #1
 80062b0:	b29a      	uxth	r2, r3
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062ba:	2204      	movs	r2, #4
 80062bc:	431a      	orrs	r2, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80062c2:	4a0c      	ldr	r2, [pc, #48]	; (80062f4 <I2C_ITListenCplt+0xb0>)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	0011      	movs	r1, r2
 80062c8:	0018      	movs	r0, r3
 80062ca:	f000 fb55 	bl	8006978 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	2210      	movs	r2, #16
 80062d4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2240      	movs	r2, #64	; 0x40
 80062da:	2100      	movs	r1, #0
 80062dc:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	0018      	movs	r0, r3
 80062e2:	f7ff fc55 	bl	8005b90 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80062e6:	46c0      	nop			; (mov r8, r8)
 80062e8:	46bd      	mov	sp, r7
 80062ea:	b002      	add	sp, #8
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	46c0      	nop			; (mov r8, r8)
 80062f0:	ffff0000 	.word	0xffff0000
 80062f4:	00008003 	.word	0x00008003

080062f8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b084      	sub	sp, #16
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006302:	200f      	movs	r0, #15
 8006304:	183b      	adds	r3, r7, r0
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	2141      	movs	r1, #65	; 0x41
 800630a:	5c52      	ldrb	r2, [r2, r1]
 800630c:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2242      	movs	r2, #66	; 0x42
 8006312:	2100      	movs	r1, #0
 8006314:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a62      	ldr	r2, [pc, #392]	; (80064a4 <I2C_ITError+0x1ac>)
 800631a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	431a      	orrs	r2, r3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800632e:	183b      	adds	r3, r7, r0
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	2b28      	cmp	r3, #40	; 0x28
 8006334:	d007      	beq.n	8006346 <I2C_ITError+0x4e>
 8006336:	183b      	adds	r3, r7, r0
 8006338:	781b      	ldrb	r3, [r3, #0]
 800633a:	2b29      	cmp	r3, #41	; 0x29
 800633c:	d003      	beq.n	8006346 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800633e:	183b      	adds	r3, r7, r0
 8006340:	781b      	ldrb	r3, [r3, #0]
 8006342:	2b2a      	cmp	r3, #42	; 0x2a
 8006344:	d10c      	bne.n	8006360 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2103      	movs	r1, #3
 800634a:	0018      	movs	r0, r3
 800634c:	f000 fb14 	bl	8006978 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2241      	movs	r2, #65	; 0x41
 8006354:	2128      	movs	r1, #40	; 0x28
 8006356:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4a53      	ldr	r2, [pc, #332]	; (80064a8 <I2C_ITError+0x1b0>)
 800635c:	635a      	str	r2, [r3, #52]	; 0x34
 800635e:	e012      	b.n	8006386 <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006360:	4a52      	ldr	r2, [pc, #328]	; (80064ac <I2C_ITError+0x1b4>)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	0011      	movs	r1, r2
 8006366:	0018      	movs	r0, r3
 8006368:	f000 fb06 	bl	8006978 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2241      	movs	r2, #65	; 0x41
 8006370:	5c9b      	ldrb	r3, [r3, r2]
 8006372:	b2db      	uxtb	r3, r3
 8006374:	2b60      	cmp	r3, #96	; 0x60
 8006376:	d003      	beq.n	8006380 <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2241      	movs	r2, #65	; 0x41
 800637c:	2120      	movs	r1, #32
 800637e:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800638a:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006390:	2b00      	cmp	r3, #0
 8006392:	d03b      	beq.n	800640c <I2C_ITError+0x114>
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	2b11      	cmp	r3, #17
 8006398:	d002      	beq.n	80063a0 <I2C_ITError+0xa8>
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	2b21      	cmp	r3, #33	; 0x21
 800639e:	d135      	bne.n	800640c <I2C_ITError+0x114>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	2380      	movs	r3, #128	; 0x80
 80063a8:	01db      	lsls	r3, r3, #7
 80063aa:	401a      	ands	r2, r3
 80063ac:	2380      	movs	r3, #128	; 0x80
 80063ae:	01db      	lsls	r3, r3, #7
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d107      	bne.n	80063c4 <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	493c      	ldr	r1, [pc, #240]	; (80064b0 <I2C_ITError+0x1b8>)
 80063c0:	400a      	ands	r2, r1
 80063c2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063c8:	0018      	movs	r0, r3
 80063ca:	f7fe ffa7 	bl	800531c <HAL_DMA_GetState>
 80063ce:	0003      	movs	r3, r0
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d016      	beq.n	8006402 <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063d8:	4a36      	ldr	r2, [pc, #216]	; (80064b4 <I2C_ITError+0x1bc>)
 80063da:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2240      	movs	r2, #64	; 0x40
 80063e0:	2100      	movs	r1, #0
 80063e2:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063e8:	0018      	movs	r0, r3
 80063ea:	f7fe fe7b 	bl	80050e4 <HAL_DMA_Abort_IT>
 80063ee:	1e03      	subs	r3, r0, #0
 80063f0:	d051      	beq.n	8006496 <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063fc:	0018      	movs	r0, r3
 80063fe:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006400:	e049      	b.n	8006496 <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	0018      	movs	r0, r3
 8006406:	f000 f859 	bl	80064bc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800640a:	e044      	b.n	8006496 <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006410:	2b00      	cmp	r3, #0
 8006412:	d03b      	beq.n	800648c <I2C_ITError+0x194>
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	2b12      	cmp	r3, #18
 8006418:	d002      	beq.n	8006420 <I2C_ITError+0x128>
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	2b22      	cmp	r3, #34	; 0x22
 800641e:	d135      	bne.n	800648c <I2C_ITError+0x194>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	2380      	movs	r3, #128	; 0x80
 8006428:	021b      	lsls	r3, r3, #8
 800642a:	401a      	ands	r2, r3
 800642c:	2380      	movs	r3, #128	; 0x80
 800642e:	021b      	lsls	r3, r3, #8
 8006430:	429a      	cmp	r2, r3
 8006432:	d107      	bne.n	8006444 <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	491e      	ldr	r1, [pc, #120]	; (80064b8 <I2C_ITError+0x1c0>)
 8006440:	400a      	ands	r2, r1
 8006442:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006448:	0018      	movs	r0, r3
 800644a:	f7fe ff67 	bl	800531c <HAL_DMA_GetState>
 800644e:	0003      	movs	r3, r0
 8006450:	2b01      	cmp	r3, #1
 8006452:	d016      	beq.n	8006482 <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006458:	4a16      	ldr	r2, [pc, #88]	; (80064b4 <I2C_ITError+0x1bc>)
 800645a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2240      	movs	r2, #64	; 0x40
 8006460:	2100      	movs	r1, #0
 8006462:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006468:	0018      	movs	r0, r3
 800646a:	f7fe fe3b 	bl	80050e4 <HAL_DMA_Abort_IT>
 800646e:	1e03      	subs	r3, r0, #0
 8006470:	d013      	beq.n	800649a <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006476:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800647c:	0018      	movs	r0, r3
 800647e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006480:	e00b      	b.n	800649a <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	0018      	movs	r0, r3
 8006486:	f000 f819 	bl	80064bc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800648a:	e006      	b.n	800649a <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	0018      	movs	r0, r3
 8006490:	f000 f814 	bl	80064bc <I2C_TreatErrorCallback>
  }
}
 8006494:	e002      	b.n	800649c <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006496:	46c0      	nop			; (mov r8, r8)
 8006498:	e000      	b.n	800649c <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800649a:	46c0      	nop			; (mov r8, r8)
}
 800649c:	46c0      	nop			; (mov r8, r8)
 800649e:	46bd      	mov	sp, r7
 80064a0:	b004      	add	sp, #16
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	ffff0000 	.word	0xffff0000
 80064a8:	08005bc1 	.word	0x08005bc1
 80064ac:	00008003 	.word	0x00008003
 80064b0:	ffffbfff 	.word	0xffffbfff
 80064b4:	08006553 	.word	0x08006553
 80064b8:	ffff7fff 	.word	0xffff7fff

080064bc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2241      	movs	r2, #65	; 0x41
 80064c8:	5c9b      	ldrb	r3, [r3, r2]
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	2b60      	cmp	r3, #96	; 0x60
 80064ce:	d10f      	bne.n	80064f0 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2241      	movs	r2, #65	; 0x41
 80064d4:	2120      	movs	r1, #32
 80064d6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2240      	movs	r2, #64	; 0x40
 80064e2:	2100      	movs	r1, #0
 80064e4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	0018      	movs	r0, r3
 80064ea:	f7ff fb61 	bl	8005bb0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80064ee:	e00a      	b.n	8006506 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2240      	movs	r2, #64	; 0x40
 80064fa:	2100      	movs	r1, #0
 80064fc:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	0018      	movs	r0, r3
 8006502:	f7ff fb4d 	bl	8005ba0 <HAL_I2C_ErrorCallback>
}
 8006506:	46c0      	nop			; (mov r8, r8)
 8006508:	46bd      	mov	sp, r7
 800650a:	b002      	add	sp, #8
 800650c:	bd80      	pop	{r7, pc}

0800650e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800650e:	b580      	push	{r7, lr}
 8006510:	b082      	sub	sp, #8
 8006512:	af00      	add	r7, sp, #0
 8006514:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	2202      	movs	r2, #2
 800651e:	4013      	ands	r3, r2
 8006520:	2b02      	cmp	r3, #2
 8006522:	d103      	bne.n	800652c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	2200      	movs	r2, #0
 800652a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	699b      	ldr	r3, [r3, #24]
 8006532:	2201      	movs	r2, #1
 8006534:	4013      	ands	r3, r2
 8006536:	2b01      	cmp	r3, #1
 8006538:	d007      	beq.n	800654a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	699a      	ldr	r2, [r3, #24]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	2101      	movs	r1, #1
 8006546:	430a      	orrs	r2, r1
 8006548:	619a      	str	r2, [r3, #24]
  }
}
 800654a:	46c0      	nop			; (mov r8, r8)
 800654c:	46bd      	mov	sp, r7
 800654e:	b002      	add	sp, #8
 8006550:	bd80      	pop	{r7, pc}

08006552 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006552:	b580      	push	{r7, lr}
 8006554:	b084      	sub	sp, #16
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800655e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006564:	2b00      	cmp	r3, #0
 8006566:	d003      	beq.n	8006570 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800656c:	2200      	movs	r2, #0
 800656e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006574:	2b00      	cmp	r3, #0
 8006576:	d003      	beq.n	8006580 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800657c:	2200      	movs	r2, #0
 800657e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	0018      	movs	r0, r3
 8006584:	f7ff ff9a 	bl	80064bc <I2C_TreatErrorCallback>
}
 8006588:	46c0      	nop			; (mov r8, r8)
 800658a:	46bd      	mov	sp, r7
 800658c:	b004      	add	sp, #16
 800658e:	bd80      	pop	{r7, pc}

08006590 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	603b      	str	r3, [r7, #0]
 800659c:	1dfb      	adds	r3, r7, #7
 800659e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80065a0:	e021      	b.n	80065e6 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	3301      	adds	r3, #1
 80065a6:	d01e      	beq.n	80065e6 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065a8:	f7fe f8a8 	bl	80046fc <HAL_GetTick>
 80065ac:	0002      	movs	r2, r0
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	1ad3      	subs	r3, r2, r3
 80065b2:	683a      	ldr	r2, [r7, #0]
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d302      	bcc.n	80065be <I2C_WaitOnFlagUntilTimeout+0x2e>
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d113      	bne.n	80065e6 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065c2:	2220      	movs	r2, #32
 80065c4:	431a      	orrs	r2, r3
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2241      	movs	r2, #65	; 0x41
 80065ce:	2120      	movs	r1, #32
 80065d0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2242      	movs	r2, #66	; 0x42
 80065d6:	2100      	movs	r1, #0
 80065d8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2240      	movs	r2, #64	; 0x40
 80065de:	2100      	movs	r1, #0
 80065e0:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e00f      	b.n	8006606 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	699b      	ldr	r3, [r3, #24]
 80065ec:	68ba      	ldr	r2, [r7, #8]
 80065ee:	4013      	ands	r3, r2
 80065f0:	68ba      	ldr	r2, [r7, #8]
 80065f2:	1ad3      	subs	r3, r2, r3
 80065f4:	425a      	negs	r2, r3
 80065f6:	4153      	adcs	r3, r2
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	001a      	movs	r2, r3
 80065fc:	1dfb      	adds	r3, r7, #7
 80065fe:	781b      	ldrb	r3, [r3, #0]
 8006600:	429a      	cmp	r2, r3
 8006602:	d0ce      	beq.n	80065a2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	0018      	movs	r0, r3
 8006608:	46bd      	mov	sp, r7
 800660a:	b004      	add	sp, #16
 800660c:	bd80      	pop	{r7, pc}

0800660e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800660e:	b580      	push	{r7, lr}
 8006610:	b084      	sub	sp, #16
 8006612:	af00      	add	r7, sp, #0
 8006614:	60f8      	str	r0, [r7, #12]
 8006616:	60b9      	str	r1, [r7, #8]
 8006618:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800661a:	e02b      	b.n	8006674 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800661c:	687a      	ldr	r2, [r7, #4]
 800661e:	68b9      	ldr	r1, [r7, #8]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	0018      	movs	r0, r3
 8006624:	f000 f86e 	bl	8006704 <I2C_IsErrorOccurred>
 8006628:	1e03      	subs	r3, r0, #0
 800662a:	d001      	beq.n	8006630 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	e029      	b.n	8006684 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	3301      	adds	r3, #1
 8006634:	d01e      	beq.n	8006674 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006636:	f7fe f861 	bl	80046fc <HAL_GetTick>
 800663a:	0002      	movs	r2, r0
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	1ad3      	subs	r3, r2, r3
 8006640:	68ba      	ldr	r2, [r7, #8]
 8006642:	429a      	cmp	r2, r3
 8006644:	d302      	bcc.n	800664c <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d113      	bne.n	8006674 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006650:	2220      	movs	r2, #32
 8006652:	431a      	orrs	r2, r3
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2241      	movs	r2, #65	; 0x41
 800665c:	2120      	movs	r1, #32
 800665e:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2242      	movs	r2, #66	; 0x42
 8006664:	2100      	movs	r1, #0
 8006666:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2240      	movs	r2, #64	; 0x40
 800666c:	2100      	movs	r1, #0
 800666e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	e007      	b.n	8006684 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	2202      	movs	r2, #2
 800667c:	4013      	ands	r3, r2
 800667e:	2b02      	cmp	r3, #2
 8006680:	d1cc      	bne.n	800661c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006682:	2300      	movs	r3, #0
}
 8006684:	0018      	movs	r0, r3
 8006686:	46bd      	mov	sp, r7
 8006688:	b004      	add	sp, #16
 800668a:	bd80      	pop	{r7, pc}

0800668c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006698:	e028      	b.n	80066ec <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	68b9      	ldr	r1, [r7, #8]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	0018      	movs	r0, r3
 80066a2:	f000 f82f 	bl	8006704 <I2C_IsErrorOccurred>
 80066a6:	1e03      	subs	r3, r0, #0
 80066a8:	d001      	beq.n	80066ae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e026      	b.n	80066fc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066ae:	f7fe f825 	bl	80046fc <HAL_GetTick>
 80066b2:	0002      	movs	r2, r0
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	68ba      	ldr	r2, [r7, #8]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d302      	bcc.n	80066c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d113      	bne.n	80066ec <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066c8:	2220      	movs	r2, #32
 80066ca:	431a      	orrs	r2, r3
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2241      	movs	r2, #65	; 0x41
 80066d4:	2120      	movs	r1, #32
 80066d6:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2242      	movs	r2, #66	; 0x42
 80066dc:	2100      	movs	r1, #0
 80066de:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2240      	movs	r2, #64	; 0x40
 80066e4:	2100      	movs	r1, #0
 80066e6:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	e007      	b.n	80066fc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	699b      	ldr	r3, [r3, #24]
 80066f2:	2220      	movs	r2, #32
 80066f4:	4013      	ands	r3, r2
 80066f6:	2b20      	cmp	r3, #32
 80066f8:	d1cf      	bne.n	800669a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80066fa:	2300      	movs	r3, #0
}
 80066fc:	0018      	movs	r0, r3
 80066fe:	46bd      	mov	sp, r7
 8006700:	b004      	add	sp, #16
 8006702:	bd80      	pop	{r7, pc}

08006704 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006704:	b590      	push	{r4, r7, lr}
 8006706:	b08b      	sub	sp, #44	; 0x2c
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006710:	2327      	movs	r3, #39	; 0x27
 8006712:	18fb      	adds	r3, r7, r3
 8006714:	2200      	movs	r2, #0
 8006716:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	699b      	ldr	r3, [r3, #24]
 800671e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006720:	2300      	movs	r3, #0
 8006722:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006728:	69bb      	ldr	r3, [r7, #24]
 800672a:	2210      	movs	r2, #16
 800672c:	4013      	ands	r3, r2
 800672e:	d100      	bne.n	8006732 <I2C_IsErrorOccurred+0x2e>
 8006730:	e082      	b.n	8006838 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	2210      	movs	r2, #16
 8006738:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800673a:	e060      	b.n	80067fe <I2C_IsErrorOccurred+0xfa>
 800673c:	2427      	movs	r4, #39	; 0x27
 800673e:	193b      	adds	r3, r7, r4
 8006740:	193a      	adds	r2, r7, r4
 8006742:	7812      	ldrb	r2, [r2, #0]
 8006744:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	3301      	adds	r3, #1
 800674a:	d058      	beq.n	80067fe <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800674c:	f7fd ffd6 	bl	80046fc <HAL_GetTick>
 8006750:	0002      	movs	r2, r0
 8006752:	69fb      	ldr	r3, [r7, #28]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	68ba      	ldr	r2, [r7, #8]
 8006758:	429a      	cmp	r2, r3
 800675a:	d306      	bcc.n	800676a <I2C_IsErrorOccurred+0x66>
 800675c:	193b      	adds	r3, r7, r4
 800675e:	193a      	adds	r2, r7, r4
 8006760:	7812      	ldrb	r2, [r2, #0]
 8006762:	701a      	strb	r2, [r3, #0]
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d149      	bne.n	80067fe <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	685a      	ldr	r2, [r3, #4]
 8006770:	2380      	movs	r3, #128	; 0x80
 8006772:	01db      	lsls	r3, r3, #7
 8006774:	4013      	ands	r3, r2
 8006776:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006778:	2013      	movs	r0, #19
 800677a:	183b      	adds	r3, r7, r0
 800677c:	68fa      	ldr	r2, [r7, #12]
 800677e:	2142      	movs	r1, #66	; 0x42
 8006780:	5c52      	ldrb	r2, [r2, r1]
 8006782:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	699a      	ldr	r2, [r3, #24]
 800678a:	2380      	movs	r3, #128	; 0x80
 800678c:	021b      	lsls	r3, r3, #8
 800678e:	401a      	ands	r2, r3
 8006790:	2380      	movs	r3, #128	; 0x80
 8006792:	021b      	lsls	r3, r3, #8
 8006794:	429a      	cmp	r2, r3
 8006796:	d126      	bne.n	80067e6 <I2C_IsErrorOccurred+0xe2>
 8006798:	697a      	ldr	r2, [r7, #20]
 800679a:	2380      	movs	r3, #128	; 0x80
 800679c:	01db      	lsls	r3, r3, #7
 800679e:	429a      	cmp	r2, r3
 80067a0:	d021      	beq.n	80067e6 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 80067a2:	183b      	adds	r3, r7, r0
 80067a4:	781b      	ldrb	r3, [r3, #0]
 80067a6:	2b20      	cmp	r3, #32
 80067a8:	d01d      	beq.n	80067e6 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	685a      	ldr	r2, [r3, #4]
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	2180      	movs	r1, #128	; 0x80
 80067b6:	01c9      	lsls	r1, r1, #7
 80067b8:	430a      	orrs	r2, r1
 80067ba:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80067bc:	f7fd ff9e 	bl	80046fc <HAL_GetTick>
 80067c0:	0003      	movs	r3, r0
 80067c2:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067c4:	e00f      	b.n	80067e6 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80067c6:	f7fd ff99 	bl	80046fc <HAL_GetTick>
 80067ca:	0002      	movs	r2, r0
 80067cc:	69fb      	ldr	r3, [r7, #28]
 80067ce:	1ad3      	subs	r3, r2, r3
 80067d0:	2b19      	cmp	r3, #25
 80067d2:	d908      	bls.n	80067e6 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80067d4:	6a3b      	ldr	r3, [r7, #32]
 80067d6:	2220      	movs	r2, #32
 80067d8:	4313      	orrs	r3, r2
 80067da:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80067dc:	2327      	movs	r3, #39	; 0x27
 80067de:	18fb      	adds	r3, r7, r3
 80067e0:	2201      	movs	r2, #1
 80067e2:	701a      	strb	r2, [r3, #0]

              break;
 80067e4:	e00b      	b.n	80067fe <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	699b      	ldr	r3, [r3, #24]
 80067ec:	2220      	movs	r2, #32
 80067ee:	4013      	ands	r3, r2
 80067f0:	2127      	movs	r1, #39	; 0x27
 80067f2:	187a      	adds	r2, r7, r1
 80067f4:	1879      	adds	r1, r7, r1
 80067f6:	7809      	ldrb	r1, [r1, #0]
 80067f8:	7011      	strb	r1, [r2, #0]
 80067fa:	2b20      	cmp	r3, #32
 80067fc:	d1e3      	bne.n	80067c6 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	699b      	ldr	r3, [r3, #24]
 8006804:	2220      	movs	r2, #32
 8006806:	4013      	ands	r3, r2
 8006808:	2b20      	cmp	r3, #32
 800680a:	d004      	beq.n	8006816 <I2C_IsErrorOccurred+0x112>
 800680c:	2327      	movs	r3, #39	; 0x27
 800680e:	18fb      	adds	r3, r7, r3
 8006810:	781b      	ldrb	r3, [r3, #0]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d092      	beq.n	800673c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006816:	2327      	movs	r3, #39	; 0x27
 8006818:	18fb      	adds	r3, r7, r3
 800681a:	781b      	ldrb	r3, [r3, #0]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d103      	bne.n	8006828 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2220      	movs	r2, #32
 8006826:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006828:	6a3b      	ldr	r3, [r7, #32]
 800682a:	2204      	movs	r2, #4
 800682c:	4313      	orrs	r3, r2
 800682e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006830:	2327      	movs	r3, #39	; 0x27
 8006832:	18fb      	adds	r3, r7, r3
 8006834:	2201      	movs	r2, #1
 8006836:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	699b      	ldr	r3, [r3, #24]
 800683e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006840:	69ba      	ldr	r2, [r7, #24]
 8006842:	2380      	movs	r3, #128	; 0x80
 8006844:	005b      	lsls	r3, r3, #1
 8006846:	4013      	ands	r3, r2
 8006848:	d00c      	beq.n	8006864 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800684a:	6a3b      	ldr	r3, [r7, #32]
 800684c:	2201      	movs	r2, #1
 800684e:	4313      	orrs	r3, r2
 8006850:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	2280      	movs	r2, #128	; 0x80
 8006858:	0052      	lsls	r2, r2, #1
 800685a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800685c:	2327      	movs	r3, #39	; 0x27
 800685e:	18fb      	adds	r3, r7, r3
 8006860:	2201      	movs	r2, #1
 8006862:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006864:	69ba      	ldr	r2, [r7, #24]
 8006866:	2380      	movs	r3, #128	; 0x80
 8006868:	00db      	lsls	r3, r3, #3
 800686a:	4013      	ands	r3, r2
 800686c:	d00c      	beq.n	8006888 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800686e:	6a3b      	ldr	r3, [r7, #32]
 8006870:	2208      	movs	r2, #8
 8006872:	4313      	orrs	r3, r2
 8006874:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2280      	movs	r2, #128	; 0x80
 800687c:	00d2      	lsls	r2, r2, #3
 800687e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006880:	2327      	movs	r3, #39	; 0x27
 8006882:	18fb      	adds	r3, r7, r3
 8006884:	2201      	movs	r2, #1
 8006886:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006888:	69ba      	ldr	r2, [r7, #24]
 800688a:	2380      	movs	r3, #128	; 0x80
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	4013      	ands	r3, r2
 8006890:	d00c      	beq.n	80068ac <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006892:	6a3b      	ldr	r3, [r7, #32]
 8006894:	2202      	movs	r2, #2
 8006896:	4313      	orrs	r3, r2
 8006898:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2280      	movs	r2, #128	; 0x80
 80068a0:	0092      	lsls	r2, r2, #2
 80068a2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80068a4:	2327      	movs	r3, #39	; 0x27
 80068a6:	18fb      	adds	r3, r7, r3
 80068a8:	2201      	movs	r2, #1
 80068aa:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80068ac:	2327      	movs	r3, #39	; 0x27
 80068ae:	18fb      	adds	r3, r7, r3
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d01d      	beq.n	80068f2 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	0018      	movs	r0, r3
 80068ba:	f7ff fe28 	bl	800650e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	685a      	ldr	r2, [r3, #4]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	490d      	ldr	r1, [pc, #52]	; (8006900 <I2C_IsErrorOccurred+0x1fc>)
 80068ca:	400a      	ands	r2, r1
 80068cc:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068d2:	6a3b      	ldr	r3, [r7, #32]
 80068d4:	431a      	orrs	r2, r3
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2241      	movs	r2, #65	; 0x41
 80068de:	2120      	movs	r1, #32
 80068e0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2242      	movs	r2, #66	; 0x42
 80068e6:	2100      	movs	r1, #0
 80068e8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2240      	movs	r2, #64	; 0x40
 80068ee:	2100      	movs	r1, #0
 80068f0:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80068f2:	2327      	movs	r3, #39	; 0x27
 80068f4:	18fb      	adds	r3, r7, r3
 80068f6:	781b      	ldrb	r3, [r3, #0]
}
 80068f8:	0018      	movs	r0, r3
 80068fa:	46bd      	mov	sp, r7
 80068fc:	b00b      	add	sp, #44	; 0x2c
 80068fe:	bd90      	pop	{r4, r7, pc}
 8006900:	fe00e800 	.word	0xfe00e800

08006904 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006904:	b590      	push	{r4, r7, lr}
 8006906:	b087      	sub	sp, #28
 8006908:	af00      	add	r7, sp, #0
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	0008      	movs	r0, r1
 800690e:	0011      	movs	r1, r2
 8006910:	607b      	str	r3, [r7, #4]
 8006912:	240a      	movs	r4, #10
 8006914:	193b      	adds	r3, r7, r4
 8006916:	1c02      	adds	r2, r0, #0
 8006918:	801a      	strh	r2, [r3, #0]
 800691a:	2009      	movs	r0, #9
 800691c:	183b      	adds	r3, r7, r0
 800691e:	1c0a      	adds	r2, r1, #0
 8006920:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006922:	193b      	adds	r3, r7, r4
 8006924:	881b      	ldrh	r3, [r3, #0]
 8006926:	059b      	lsls	r3, r3, #22
 8006928:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800692a:	183b      	adds	r3, r7, r0
 800692c:	781b      	ldrb	r3, [r3, #0]
 800692e:	0419      	lsls	r1, r3, #16
 8006930:	23ff      	movs	r3, #255	; 0xff
 8006932:	041b      	lsls	r3, r3, #16
 8006934:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006936:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800693c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800693e:	4313      	orrs	r3, r2
 8006940:	005b      	lsls	r3, r3, #1
 8006942:	085b      	lsrs	r3, r3, #1
 8006944:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800694e:	0d51      	lsrs	r1, r2, #21
 8006950:	2280      	movs	r2, #128	; 0x80
 8006952:	00d2      	lsls	r2, r2, #3
 8006954:	400a      	ands	r2, r1
 8006956:	4907      	ldr	r1, [pc, #28]	; (8006974 <I2C_TransferConfig+0x70>)
 8006958:	430a      	orrs	r2, r1
 800695a:	43d2      	mvns	r2, r2
 800695c:	401a      	ands	r2, r3
 800695e:	0011      	movs	r1, r2
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	697a      	ldr	r2, [r7, #20]
 8006966:	430a      	orrs	r2, r1
 8006968:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800696a:	46c0      	nop			; (mov r8, r8)
 800696c:	46bd      	mov	sp, r7
 800696e:	b007      	add	sp, #28
 8006970:	bd90      	pop	{r4, r7, pc}
 8006972:	46c0      	nop			; (mov r8, r8)
 8006974:	03ff63ff 	.word	0x03ff63ff

08006978 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b084      	sub	sp, #16
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	000a      	movs	r2, r1
 8006982:	1cbb      	adds	r3, r7, #2
 8006984:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8006986:	2300      	movs	r3, #0
 8006988:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800698a:	1cbb      	adds	r3, r7, #2
 800698c:	881b      	ldrh	r3, [r3, #0]
 800698e:	2201      	movs	r2, #1
 8006990:	4013      	ands	r3, r2
 8006992:	d010      	beq.n	80069b6 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2242      	movs	r2, #66	; 0x42
 8006998:	4313      	orrs	r3, r2
 800699a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2241      	movs	r2, #65	; 0x41
 80069a0:	5c9b      	ldrb	r3, [r3, r2]
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	001a      	movs	r2, r3
 80069a6:	2328      	movs	r3, #40	; 0x28
 80069a8:	4013      	ands	r3, r2
 80069aa:	2b28      	cmp	r3, #40	; 0x28
 80069ac:	d003      	beq.n	80069b6 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	22b0      	movs	r2, #176	; 0xb0
 80069b2:	4313      	orrs	r3, r2
 80069b4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80069b6:	1cbb      	adds	r3, r7, #2
 80069b8:	881b      	ldrh	r3, [r3, #0]
 80069ba:	2202      	movs	r2, #2
 80069bc:	4013      	ands	r3, r2
 80069be:	d010      	beq.n	80069e2 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2244      	movs	r2, #68	; 0x44
 80069c4:	4313      	orrs	r3, r2
 80069c6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2241      	movs	r2, #65	; 0x41
 80069cc:	5c9b      	ldrb	r3, [r3, r2]
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	001a      	movs	r2, r3
 80069d2:	2328      	movs	r3, #40	; 0x28
 80069d4:	4013      	ands	r3, r2
 80069d6:	2b28      	cmp	r3, #40	; 0x28
 80069d8:	d003      	beq.n	80069e2 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	22b0      	movs	r2, #176	; 0xb0
 80069de:	4313      	orrs	r3, r2
 80069e0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80069e2:	1cbb      	adds	r3, r7, #2
 80069e4:	2200      	movs	r2, #0
 80069e6:	5e9b      	ldrsh	r3, [r3, r2]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	da03      	bge.n	80069f4 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	22b8      	movs	r2, #184	; 0xb8
 80069f0:	4313      	orrs	r3, r2
 80069f2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80069f4:	1cbb      	adds	r3, r7, #2
 80069f6:	881b      	ldrh	r3, [r3, #0]
 80069f8:	2b10      	cmp	r3, #16
 80069fa:	d103      	bne.n	8006a04 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2290      	movs	r2, #144	; 0x90
 8006a00:	4313      	orrs	r3, r2
 8006a02:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006a04:	1cbb      	adds	r3, r7, #2
 8006a06:	881b      	ldrh	r3, [r3, #0]
 8006a08:	2b20      	cmp	r3, #32
 8006a0a:	d103      	bne.n	8006a14 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2220      	movs	r2, #32
 8006a10:	4313      	orrs	r3, r2
 8006a12:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006a14:	1cbb      	adds	r3, r7, #2
 8006a16:	881b      	ldrh	r3, [r3, #0]
 8006a18:	2b40      	cmp	r3, #64	; 0x40
 8006a1a:	d103      	bne.n	8006a24 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2240      	movs	r2, #64	; 0x40
 8006a20:	4313      	orrs	r3, r2
 8006a22:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	681a      	ldr	r2, [r3, #0]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	43d9      	mvns	r1, r3
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	400a      	ands	r2, r1
 8006a34:	601a      	str	r2, [r3, #0]
}
 8006a36:	46c0      	nop			; (mov r8, r8)
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	b004      	add	sp, #16
 8006a3c:	bd80      	pop	{r7, pc}
	...

08006a40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2241      	movs	r2, #65	; 0x41
 8006a4e:	5c9b      	ldrb	r3, [r3, r2]
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	2b20      	cmp	r3, #32
 8006a54:	d138      	bne.n	8006ac8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2240      	movs	r2, #64	; 0x40
 8006a5a:	5c9b      	ldrb	r3, [r3, r2]
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d101      	bne.n	8006a64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006a60:	2302      	movs	r3, #2
 8006a62:	e032      	b.n	8006aca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2240      	movs	r2, #64	; 0x40
 8006a68:	2101      	movs	r1, #1
 8006a6a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2241      	movs	r2, #65	; 0x41
 8006a70:	2124      	movs	r1, #36	; 0x24
 8006a72:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	2101      	movs	r1, #1
 8006a80:	438a      	bics	r2, r1
 8006a82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4911      	ldr	r1, [pc, #68]	; (8006ad4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006a90:	400a      	ands	r2, r1
 8006a92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	6819      	ldr	r1, [r3, #0]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	683a      	ldr	r2, [r7, #0]
 8006aa0:	430a      	orrs	r2, r1
 8006aa2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	2101      	movs	r1, #1
 8006ab0:	430a      	orrs	r2, r1
 8006ab2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2241      	movs	r2, #65	; 0x41
 8006ab8:	2120      	movs	r1, #32
 8006aba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2240      	movs	r2, #64	; 0x40
 8006ac0:	2100      	movs	r1, #0
 8006ac2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	e000      	b.n	8006aca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006ac8:	2302      	movs	r3, #2
  }
}
 8006aca:	0018      	movs	r0, r3
 8006acc:	46bd      	mov	sp, r7
 8006ace:	b002      	add	sp, #8
 8006ad0:	bd80      	pop	{r7, pc}
 8006ad2:	46c0      	nop			; (mov r8, r8)
 8006ad4:	ffffefff 	.word	0xffffefff

08006ad8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2241      	movs	r2, #65	; 0x41
 8006ae6:	5c9b      	ldrb	r3, [r3, r2]
 8006ae8:	b2db      	uxtb	r3, r3
 8006aea:	2b20      	cmp	r3, #32
 8006aec:	d139      	bne.n	8006b62 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2240      	movs	r2, #64	; 0x40
 8006af2:	5c9b      	ldrb	r3, [r3, r2]
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d101      	bne.n	8006afc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006af8:	2302      	movs	r3, #2
 8006afa:	e033      	b.n	8006b64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2240      	movs	r2, #64	; 0x40
 8006b00:	2101      	movs	r1, #1
 8006b02:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2241      	movs	r2, #65	; 0x41
 8006b08:	2124      	movs	r1, #36	; 0x24
 8006b0a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2101      	movs	r1, #1
 8006b18:	438a      	bics	r2, r1
 8006b1a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	4a11      	ldr	r2, [pc, #68]	; (8006b6c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006b28:	4013      	ands	r3, r2
 8006b2a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	021b      	lsls	r3, r3, #8
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	4313      	orrs	r3, r2
 8006b34:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	68fa      	ldr	r2, [r7, #12]
 8006b3c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	2101      	movs	r1, #1
 8006b4a:	430a      	orrs	r2, r1
 8006b4c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2241      	movs	r2, #65	; 0x41
 8006b52:	2120      	movs	r1, #32
 8006b54:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2240      	movs	r2, #64	; 0x40
 8006b5a:	2100      	movs	r1, #0
 8006b5c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	e000      	b.n	8006b64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006b62:	2302      	movs	r3, #2
  }
}
 8006b64:	0018      	movs	r0, r3
 8006b66:	46bd      	mov	sp, r7
 8006b68:	b004      	add	sp, #16
 8006b6a:	bd80      	pop	{r7, pc}
 8006b6c:	fffff0ff 	.word	0xfffff0ff

08006b70 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b088      	sub	sp, #32
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d101      	bne.n	8006b82 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e0e5      	b.n	8006d4e <HAL_I2S_Init+0x1de>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2235      	movs	r2, #53	; 0x35
 8006b86:	5c9b      	ldrb	r3, [r3, r2]
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d107      	bne.n	8006b9e <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2234      	movs	r2, #52	; 0x34
 8006b92:	2100      	movs	r1, #0
 8006b94:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	0018      	movs	r0, r3
 8006b9a:	f7fd f941 	bl	8003e20 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2235      	movs	r2, #53	; 0x35
 8006ba2:	2102      	movs	r1, #2
 8006ba4:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	69da      	ldr	r2, [r3, #28]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4969      	ldr	r1, [pc, #420]	; (8006d58 <HAL_I2S_Init+0x1e8>)
 8006bb2:	400a      	ands	r2, r1
 8006bb4:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2202      	movs	r2, #2
 8006bbc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	695b      	ldr	r3, [r3, #20]
 8006bc2:	2b02      	cmp	r3, #2
 8006bc4:	d100      	bne.n	8006bc8 <HAL_I2S_Init+0x58>
 8006bc6:	e076      	b.n	8006cb6 <HAL_I2S_Init+0x146>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	68db      	ldr	r3, [r3, #12]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d102      	bne.n	8006bd6 <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006bd0:	2310      	movs	r3, #16
 8006bd2:	617b      	str	r3, [r7, #20]
 8006bd4:	e001      	b.n	8006bda <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006bd6:	2320      	movs	r3, #32
 8006bd8:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	2b20      	cmp	r3, #32
 8006be0:	d802      	bhi.n	8006be8 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	005b      	lsls	r3, r3, #1
 8006be6:	617b      	str	r3, [r7, #20]
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
    }
#else
    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
 8006be8:	2380      	movs	r3, #128	; 0x80
 8006bea:	011b      	lsls	r3, r3, #4
 8006bec:	0018      	movs	r0, r3
 8006bee:	f001 fa61 	bl	80080b4 <HAL_RCCEx_GetPeriphCLKFreq>
 8006bf2:	0003      	movs	r3, r0
 8006bf4:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PERIPHCLK_I2S2 */
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	691a      	ldr	r2, [r3, #16]
 8006bfa:	2380      	movs	r3, #128	; 0x80
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d131      	bne.n	8006c66 <HAL_I2S_Init+0xf6>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d016      	beq.n	8006c38 <HAL_I2S_Init+0xc8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	0019      	movs	r1, r3
 8006c10:	68f8      	ldr	r0, [r7, #12]
 8006c12:	f7f9 fa77 	bl	8000104 <__udivsi3>
 8006c16:	0003      	movs	r3, r0
 8006c18:	001a      	movs	r2, r3
 8006c1a:	0013      	movs	r3, r2
 8006c1c:	009b      	lsls	r3, r3, #2
 8006c1e:	189b      	adds	r3, r3, r2
 8006c20:	005b      	lsls	r3, r3, #1
 8006c22:	001a      	movs	r2, r3
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	695b      	ldr	r3, [r3, #20]
 8006c28:	0019      	movs	r1, r3
 8006c2a:	0010      	movs	r0, r2
 8006c2c:	f7f9 fa6a 	bl	8000104 <__udivsi3>
 8006c30:	0003      	movs	r3, r0
 8006c32:	3305      	adds	r3, #5
 8006c34:	613b      	str	r3, [r7, #16]
 8006c36:	e02a      	b.n	8006c8e <HAL_I2S_Init+0x11e>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	00db      	lsls	r3, r3, #3
 8006c3c:	0019      	movs	r1, r3
 8006c3e:	68f8      	ldr	r0, [r7, #12]
 8006c40:	f7f9 fa60 	bl	8000104 <__udivsi3>
 8006c44:	0003      	movs	r3, r0
 8006c46:	001a      	movs	r2, r3
 8006c48:	0013      	movs	r3, r2
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	189b      	adds	r3, r3, r2
 8006c4e:	005b      	lsls	r3, r3, #1
 8006c50:	001a      	movs	r2, r3
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	695b      	ldr	r3, [r3, #20]
 8006c56:	0019      	movs	r1, r3
 8006c58:	0010      	movs	r0, r2
 8006c5a:	f7f9 fa53 	bl	8000104 <__udivsi3>
 8006c5e:	0003      	movs	r3, r0
 8006c60:	3305      	adds	r3, #5
 8006c62:	613b      	str	r3, [r7, #16]
 8006c64:	e013      	b.n	8006c8e <HAL_I2S_Init+0x11e>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006c66:	6979      	ldr	r1, [r7, #20]
 8006c68:	68f8      	ldr	r0, [r7, #12]
 8006c6a:	f7f9 fa4b 	bl	8000104 <__udivsi3>
 8006c6e:	0003      	movs	r3, r0
 8006c70:	001a      	movs	r2, r3
 8006c72:	0013      	movs	r3, r2
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	189b      	adds	r3, r3, r2
 8006c78:	005b      	lsls	r3, r3, #1
 8006c7a:	001a      	movs	r2, r3
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	695b      	ldr	r3, [r3, #20]
 8006c80:	0019      	movs	r1, r3
 8006c82:	0010      	movs	r0, r2
 8006c84:	f7f9 fa3e 	bl	8000104 <__udivsi3>
 8006c88:	0003      	movs	r3, r0
 8006c8a:	3305      	adds	r3, #5
 8006c8c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	210a      	movs	r1, #10
 8006c92:	0018      	movs	r0, r3
 8006c94:	f7f9 fa36 	bl	8000104 <__udivsi3>
 8006c98:	0003      	movs	r3, r0
 8006c9a:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	4013      	ands	r3, r2
 8006ca2:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006ca4:	693a      	ldr	r2, [r7, #16]
 8006ca6:	69bb      	ldr	r3, [r7, #24]
 8006ca8:	1ad3      	subs	r3, r2, r3
 8006caa:	085b      	lsrs	r3, r3, #1
 8006cac:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	021b      	lsls	r3, r3, #8
 8006cb2:	61bb      	str	r3, [r7, #24]
 8006cb4:	e003      	b.n	8006cbe <HAL_I2S_Init+0x14e>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006cb6:	2302      	movs	r3, #2
 8006cb8:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006cbe:	69fb      	ldr	r3, [r7, #28]
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d902      	bls.n	8006cca <HAL_I2S_Init+0x15a>
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	2bff      	cmp	r3, #255	; 0xff
 8006cc8:	d907      	bls.n	8006cda <HAL_I2S_Init+0x16a>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cce:	2210      	movs	r2, #16
 8006cd0:	431a      	orrs	r2, r3
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	639a      	str	r2, [r3, #56]	; 0x38
    return  HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e039      	b.n	8006d4e <HAL_I2S_Init+0x1de>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	691a      	ldr	r2, [r3, #16]
 8006cde:	69bb      	ldr	r3, [r7, #24]
 8006ce0:	431a      	orrs	r2, r3
 8006ce2:	0011      	movs	r1, r2
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	69fa      	ldr	r2, [r7, #28]
 8006cea:	430a      	orrs	r2, r1
 8006cec:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	69db      	ldr	r3, [r3, #28]
 8006cf4:	4a18      	ldr	r2, [pc, #96]	; (8006d58 <HAL_I2S_Init+0x1e8>)
 8006cf6:	401a      	ands	r2, r3
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6859      	ldr	r1, [r3, #4]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	4319      	orrs	r1, r3
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	68db      	ldr	r3, [r3, #12]
 8006d06:	4319      	orrs	r1, r3
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	699b      	ldr	r3, [r3, #24]
 8006d0c:	430b      	orrs	r3, r1
 8006d0e:	431a      	orrs	r2, r3
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2180      	movs	r1, #128	; 0x80
 8006d16:	0109      	lsls	r1, r1, #4
 8006d18:	430a      	orrs	r2, r1
 8006d1a:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	2b30      	cmp	r3, #48	; 0x30
 8006d22:	d003      	beq.n	8006d2c <HAL_I2S_Init+0x1bc>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	2bb0      	cmp	r3, #176	; 0xb0
 8006d2a:	d108      	bne.n	8006d3e <HAL_I2S_Init+0x1ce>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	69da      	ldr	r2, [r3, #28]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	2180      	movs	r1, #128	; 0x80
 8006d38:	0149      	lsls	r1, r1, #5
 8006d3a:	430a      	orrs	r2, r1
 8006d3c:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2200      	movs	r2, #0
 8006d42:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2235      	movs	r2, #53	; 0x35
 8006d48:	2101      	movs	r1, #1
 8006d4a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d4c:	2300      	movs	r3, #0
}
 8006d4e:	0018      	movs	r0, r3
 8006d50:	46bd      	mov	sp, r7
 8006d52:	b008      	add	sp, #32
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	46c0      	nop			; (mov r8, r8)
 8006d58:	fffff040 	.word	0xfffff040

08006d5c <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b086      	sub	sp, #24
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	60f8      	str	r0, [r7, #12]
 8006d64:	60b9      	str	r1, [r7, #8]
 8006d66:	1dbb      	adds	r3, r7, #6
 8006d68:	801a      	strh	r2, [r3, #0]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d003      	beq.n	8006d78 <HAL_I2S_Transmit_DMA+0x1c>
 8006d70:	1dbb      	adds	r3, r7, #6
 8006d72:	881b      	ldrh	r3, [r3, #0]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d101      	bne.n	8006d7c <HAL_I2S_Transmit_DMA+0x20>
  {
    return  HAL_ERROR;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	e091      	b.n	8006ea0 <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2234      	movs	r2, #52	; 0x34
 8006d80:	5c9b      	ldrb	r3, [r3, r2]
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d101      	bne.n	8006d8c <HAL_I2S_Transmit_DMA+0x30>
 8006d88:	2302      	movs	r3, #2
 8006d8a:	e089      	b.n	8006ea0 <HAL_I2S_Transmit_DMA+0x144>
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2234      	movs	r2, #52	; 0x34
 8006d90:	2101      	movs	r1, #1
 8006d92:	5499      	strb	r1, [r3, r2]

  if (hi2s->State != HAL_I2S_STATE_READY)
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2235      	movs	r2, #53	; 0x35
 8006d98:	5c9b      	ldrb	r3, [r3, r2]
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d005      	beq.n	8006dac <HAL_I2S_Transmit_DMA+0x50>
  {
    __HAL_UNLOCK(hi2s);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2234      	movs	r2, #52	; 0x34
 8006da4:	2100      	movs	r1, #0
 8006da6:	5499      	strb	r1, [r3, r2]
    return HAL_BUSY;
 8006da8:	2302      	movs	r3, #2
 8006daa:	e079      	b.n	8006ea0 <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2235      	movs	r2, #53	; 0x35
 8006db0:	2103      	movs	r1, #3
 8006db2:	5499      	strb	r1, [r3, r2]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2200      	movs	r2, #0
 8006db8:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->pTxBuffPtr = pData;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	68ba      	ldr	r2, [r7, #8]
 8006dbe:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	69db      	ldr	r3, [r3, #28]
 8006dc6:	2207      	movs	r2, #7
 8006dc8:	4013      	ands	r3, r2
 8006dca:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	2b03      	cmp	r3, #3
 8006dd0:	d002      	beq.n	8006dd8 <HAL_I2S_Transmit_DMA+0x7c>
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	2b05      	cmp	r3, #5
 8006dd6:	d10c      	bne.n	8006df2 <HAL_I2S_Transmit_DMA+0x96>
  {
    hi2s->TxXferSize = (Size << 1U);
 8006dd8:	1dbb      	adds	r3, r7, #6
 8006dda:	881b      	ldrh	r3, [r3, #0]
 8006ddc:	18db      	adds	r3, r3, r3
 8006dde:	b29a      	uxth	r2, r3
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 8006de4:	1dbb      	adds	r3, r7, #6
 8006de6:	881b      	ldrh	r3, [r3, #0]
 8006de8:	18db      	adds	r3, r3, r3
 8006dea:	b29a      	uxth	r2, r3
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	845a      	strh	r2, [r3, #34]	; 0x22
 8006df0:	e007      	b.n	8006e02 <HAL_I2S_Transmit_DMA+0xa6>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	1dba      	adds	r2, r7, #6
 8006df6:	8812      	ldrh	r2, [r2, #0]
 8006df8:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	1dba      	adds	r2, r7, #6
 8006dfe:	8812      	ldrh	r2, [r2, #0]
 8006e00:	845a      	strh	r2, [r3, #34]	; 0x22
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e06:	4a28      	ldr	r2, [pc, #160]	; (8006ea8 <HAL_I2S_Transmit_DMA+0x14c>)
 8006e08:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e0e:	4a27      	ldr	r2, [pc, #156]	; (8006eac <HAL_I2S_Transmit_DMA+0x150>)
 8006e10:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e16:	4a26      	ldr	r2, [pc, #152]	; (8006eb0 <HAL_I2S_Transmit_DMA+0x154>)
 8006e18:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
                                 (uint32_t)hi2s->pTxBuffPtr,
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	69db      	ldr	r3, [r3, #28]
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006e22:	0019      	movs	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006e2a:	001a      	movs	r2, r3
                                 hi2s->TxXferSize))
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	8c1b      	ldrh	r3, [r3, #32]
 8006e30:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8006e32:	f7fe f86f 	bl	8004f14 <HAL_DMA_Start_IT>
 8006e36:	1e03      	subs	r3, r0, #0
 8006e38:	d00f      	beq.n	8006e5a <HAL_I2S_Transmit_DMA+0xfe>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e3e:	2208      	movs	r2, #8
 8006e40:	431a      	orrs	r2, r3
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	639a      	str	r2, [r3, #56]	; 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2235      	movs	r2, #53	; 0x35
 8006e4a:	2101      	movs	r1, #1
 8006e4c:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hi2s);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2234      	movs	r2, #52	; 0x34
 8006e52:	2100      	movs	r1, #0
 8006e54:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8006e56:	2301      	movs	r3, #1
 8006e58:	e022      	b.n	8006ea0 <HAL_I2S_Transmit_DMA+0x144>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	69da      	ldr	r2, [r3, #28]
 8006e60:	2380      	movs	r3, #128	; 0x80
 8006e62:	00db      	lsls	r3, r3, #3
 8006e64:	4013      	ands	r3, r2
 8006e66:	d108      	bne.n	8006e7a <HAL_I2S_Transmit_DMA+0x11e>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	69da      	ldr	r2, [r3, #28]
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	2180      	movs	r1, #128	; 0x80
 8006e74:	00c9      	lsls	r1, r1, #3
 8006e76:	430a      	orrs	r2, r1
 8006e78:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	2202      	movs	r2, #2
 8006e82:	4013      	ands	r3, r2
 8006e84:	d107      	bne.n	8006e96 <HAL_I2S_Transmit_DMA+0x13a>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2102      	movs	r1, #2
 8006e92:	430a      	orrs	r2, r1
 8006e94:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2234      	movs	r2, #52	; 0x34
 8006e9a:	2100      	movs	r1, #0
 8006e9c:	5499      	strb	r1, [r3, r2]
  return HAL_OK;
 8006e9e:	2300      	movs	r3, #0
}
 8006ea0:	0018      	movs	r0, r3
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	b006      	add	sp, #24
 8006ea6:	bd80      	pop	{r7, pc}
 8006ea8:	08007187 	.word	0x08007187
 8006eac:	08007143 	.word	0x08007143
 8006eb0:	080071a5 	.word	0x080071a5

08006eb4 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006ebc:	2317      	movs	r3, #23
 8006ebe:	18fb      	adds	r3, r7, r3
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	701a      	strb	r2, [r3, #0]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	685a      	ldr	r2, [r3, #4]
 8006ec8:	2380      	movs	r3, #128	; 0x80
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d003      	beq.n	8006ed8 <HAL_I2S_DMAStop+0x24>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d158      	bne.n	8006f8a <HAL_I2S_DMAStop+0xd6>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d010      	beq.n	8006f02 <HAL_I2S_DMAStop+0x4e>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ee4:	0018      	movs	r0, r3
 8006ee6:	f7fe f89b 	bl	8005020 <HAL_DMA_Abort>
 8006eea:	1e03      	subs	r3, r0, #0
 8006eec:	d009      	beq.n	8006f02 <HAL_I2S_DMAStop+0x4e>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ef2:	2208      	movs	r2, #8
 8006ef4:	431a      	orrs	r2, r3
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	639a      	str	r2, [r3, #56]	; 0x38
        errorcode = HAL_ERROR;
 8006efa:	2317      	movs	r3, #23
 8006efc:	18fb      	adds	r3, r7, r3
 8006efe:	2201      	movs	r2, #1
 8006f00:	701a      	strb	r2, [r3, #0]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	2364      	movs	r3, #100	; 0x64
 8006f06:	2201      	movs	r2, #1
 8006f08:	2102      	movs	r1, #2
 8006f0a:	f000 f9d1 	bl	80072b0 <I2S_WaitFlagStateUntilTimeout>
 8006f0e:	1e03      	subs	r3, r0, #0
 8006f10:	d00d      	beq.n	8006f2e <HAL_I2S_DMAStop+0x7a>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f16:	2201      	movs	r2, #1
 8006f18:	431a      	orrs	r2, r3
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	639a      	str	r2, [r3, #56]	; 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2235      	movs	r2, #53	; 0x35
 8006f22:	2101      	movs	r1, #1
 8006f24:	5499      	strb	r1, [r3, r2]
      errorcode   = HAL_ERROR;
 8006f26:	2317      	movs	r3, #23
 8006f28:	18fb      	adds	r3, r7, r3
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	701a      	strb	r2, [r3, #0]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	2364      	movs	r3, #100	; 0x64
 8006f32:	2200      	movs	r2, #0
 8006f34:	2180      	movs	r1, #128	; 0x80
 8006f36:	f000 f9bb 	bl	80072b0 <I2S_WaitFlagStateUntilTimeout>
 8006f3a:	1e03      	subs	r3, r0, #0
 8006f3c:	d00d      	beq.n	8006f5a <HAL_I2S_DMAStop+0xa6>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f42:	2201      	movs	r2, #1
 8006f44:	431a      	orrs	r2, r3
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	639a      	str	r2, [r3, #56]	; 0x38
      hi2s->State = HAL_I2S_STATE_READY;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2235      	movs	r2, #53	; 0x35
 8006f4e:	2101      	movs	r1, #1
 8006f50:	5499      	strb	r1, [r3, r2]
      errorcode   = HAL_ERROR;
 8006f52:	2317      	movs	r3, #23
 8006f54:	18fb      	adds	r3, r7, r3
 8006f56:	2201      	movs	r2, #1
 8006f58:	701a      	strb	r2, [r3, #0]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	69da      	ldr	r2, [r3, #28]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4938      	ldr	r1, [pc, #224]	; (8007048 <HAL_I2S_DMAStop+0x194>)
 8006f66:	400a      	ands	r2, r1
 8006f68:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	613b      	str	r3, [r7, #16]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	613b      	str	r3, [r7, #16]
 8006f76:	693b      	ldr	r3, [r7, #16]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	685a      	ldr	r2, [r3, #4]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	2102      	movs	r1, #2
 8006f84:	438a      	bics	r2, r1
 8006f86:	605a      	str	r2, [r3, #4]
 8006f88:	e053      	b.n	8007032 <HAL_I2S_DMAStop+0x17e>

  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	685a      	ldr	r2, [r3, #4]
 8006f8e:	23c0      	movs	r3, #192	; 0xc0
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	429a      	cmp	r2, r3
 8006f94:	d005      	beq.n	8006fa2 <HAL_I2S_DMAStop+0xee>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	685a      	ldr	r2, [r3, #4]
 8006f9a:	2380      	movs	r3, #128	; 0x80
 8006f9c:	005b      	lsls	r3, r3, #1
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d147      	bne.n	8007032 <HAL_I2S_DMAStop+0x17e>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d010      	beq.n	8006fcc <HAL_I2S_DMAStop+0x118>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fae:	0018      	movs	r0, r3
 8006fb0:	f7fe f836 	bl	8005020 <HAL_DMA_Abort>
 8006fb4:	1e03      	subs	r3, r0, #0
 8006fb6:	d009      	beq.n	8006fcc <HAL_I2S_DMAStop+0x118>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fbc:	2208      	movs	r2, #8
 8006fbe:	431a      	orrs	r2, r3
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	639a      	str	r2, [r3, #56]	; 0x38
        errorcode = HAL_ERROR;
 8006fc4:	2317      	movs	r3, #23
 8006fc6:	18fb      	adds	r3, r7, r3
 8006fc8:	2201      	movs	r2, #1
 8006fca:	701a      	strb	r2, [r3, #0]
      }
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	69da      	ldr	r2, [r3, #28]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	491c      	ldr	r1, [pc, #112]	; (8007048 <HAL_I2S_DMAStop+0x194>)
 8006fd8:	400a      	ands	r2, r1
 8006fda:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006fdc:	2300      	movs	r3, #0
 8006fde:	60fb      	str	r3, [r7, #12]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	60fb      	str	r3, [r7, #12]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	60fb      	str	r3, [r7, #12]
 8006ff0:	68fb      	ldr	r3, [r7, #12]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	685a      	ldr	r2, [r3, #4]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	2101      	movs	r1, #1
 8006ffe:	438a      	bics	r2, r1
 8007000:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	685a      	ldr	r2, [r3, #4]
 8007006:	2380      	movs	r3, #128	; 0x80
 8007008:	005b      	lsls	r3, r3, #1
 800700a:	429a      	cmp	r2, r3
 800700c:	d10e      	bne.n	800702c <HAL_I2S_DMAStop+0x178>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007012:	2240      	movs	r2, #64	; 0x40
 8007014:	431a      	orrs	r2, r3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	639a      	str	r2, [r3, #56]	; 0x38

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2235      	movs	r2, #53	; 0x35
 800701e:	2101      	movs	r1, #1
 8007020:	5499      	strb	r1, [r3, r2]
      errorcode = HAL_ERROR;
 8007022:	2317      	movs	r3, #23
 8007024:	18fb      	adds	r3, r7, r3
 8007026:	2201      	movs	r2, #1
 8007028:	701a      	strb	r2, [r3, #0]
 800702a:	e002      	b.n	8007032 <HAL_I2S_DMAStop+0x17e>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2235      	movs	r2, #53	; 0x35
 8007036:	2101      	movs	r1, #1
 8007038:	5499      	strb	r1, [r3, r2]

  return errorcode;
 800703a:	2317      	movs	r3, #23
 800703c:	18fb      	adds	r3, r7, r3
 800703e:	781b      	ldrb	r3, [r3, #0]
}
 8007040:	0018      	movs	r0, r3
 8007042:	46bd      	mov	sp, r7
 8007044:	b006      	add	sp, #24
 8007046:	bd80      	pop	{r7, pc}
 8007048:	fffffbff 	.word	0xfffffbff

0800704c <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b084      	sub	sp, #16
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hi2s->Instance->CR2;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hi2s->Instance->SR;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	60bb      	str	r3, [r7, #8]

  /* I2S in mode Receiver ------------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	099b      	lsrs	r3, r3, #6
 8007068:	001a      	movs	r2, r3
 800706a:	2301      	movs	r3, #1
 800706c:	4013      	ands	r3, r2
 800706e:	d10e      	bne.n	800708e <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	2201      	movs	r2, #1
 8007074:	4013      	ands	r3, r2
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8007076:	d00a      	beq.n	800708e <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	099b      	lsrs	r3, r3, #6
 800707c:	001a      	movs	r2, r3
 800707e:	2301      	movs	r3, #1
 8007080:	4013      	ands	r3, r2
 8007082:	d004      	beq.n	800708e <HAL_I2S_IRQHandler+0x42>
  {
    I2S_Receive_IT(hi2s);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	0018      	movs	r0, r3
 8007088:	f000 f8e2 	bl	8007250 <I2S_Receive_IT>
    return;
 800708c:	e046      	b.n	800711c <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S in mode Tramitter -----------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_TXE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_TXE) != RESET))
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	085b      	lsrs	r3, r3, #1
 8007092:	001a      	movs	r2, r3
 8007094:	2301      	movs	r3, #1
 8007096:	4013      	ands	r3, r2
 8007098:	d00a      	beq.n	80070b0 <HAL_I2S_IRQHandler+0x64>
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	09db      	lsrs	r3, r3, #7
 800709e:	001a      	movs	r2, r3
 80070a0:	2301      	movs	r3, #1
 80070a2:	4013      	ands	r3, r2
 80070a4:	d004      	beq.n	80070b0 <HAL_I2S_IRQHandler+0x64>
  {
    I2S_Transmit_IT(hi2s);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	0018      	movs	r0, r3
 80070aa:	f000 f8a2 	bl	80071f2 <I2S_Transmit_IT>
    return;
 80070ae:	e035      	b.n	800711c <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S interrupt error -------------------------------------------------*/
  if (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_ERR) != RESET)
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	095b      	lsrs	r3, r3, #5
 80070b4:	001a      	movs	r2, r3
 80070b6:	2301      	movs	r3, #1
 80070b8:	4013      	ands	r3, r2
 80070ba:	d02f      	beq.n	800711c <HAL_I2S_IRQHandler+0xd0>
  {
    /* I2S Overrun error interrupt occurred ---------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) != RESET)
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	099b      	lsrs	r3, r3, #6
 80070c0:	001a      	movs	r2, r3
 80070c2:	2301      	movs	r3, #1
 80070c4:	4013      	ands	r3, r2
 80070c6:	d00d      	beq.n	80070e4 <HAL_I2S_IRQHandler+0x98>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	685a      	ldr	r2, [r3, #4]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	2160      	movs	r1, #96	; 0x60
 80070d4:	438a      	bics	r2, r1
 80070d6:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070dc:	2202      	movs	r2, #2
 80070de:	431a      	orrs	r2, r3
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_UDR) != RESET)
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	08db      	lsrs	r3, r3, #3
 80070e8:	001a      	movs	r2, r3
 80070ea:	2301      	movs	r3, #1
 80070ec:	4013      	ands	r3, r2
 80070ee:	d00d      	beq.n	800710c <HAL_I2S_IRQHandler+0xc0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	685a      	ldr	r2, [r3, #4]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	21a0      	movs	r1, #160	; 0xa0
 80070fc:	438a      	bics	r2, r1
 80070fe:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007104:	2204      	movs	r2, #4
 8007106:	431a      	orrs	r2, r3
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* Set the I2S State ready */
    hi2s->State = HAL_I2S_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2235      	movs	r2, #53	; 0x35
 8007110:	2101      	movs	r1, #1
 8007112:	5499      	strb	r1, [r3, r2]

    /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->ErrorCallback(hi2s);
#else
    HAL_I2S_ErrorCallback(hi2s);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	0018      	movs	r0, r3
 8007118:	f000 f80b 	bl	8007132 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800711c:	46bd      	mov	sp, r7
 800711e:	b004      	add	sp, #16
 8007120:	bd80      	pop	{r7, pc}

08007122 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007122:	b580      	push	{r7, lr}
 8007124:	b082      	sub	sp, #8
 8007126:	af00      	add	r7, sp, #0
 8007128:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800712a:	46c0      	nop			; (mov r8, r8)
 800712c:	46bd      	mov	sp, r7
 800712e:	b002      	add	sp, #8
 8007130:	bd80      	pop	{r7, pc}

08007132 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8007132:	b580      	push	{r7, lr}
 8007134:	b082      	sub	sp, #8
 8007136:	af00      	add	r7, sp, #0
 8007138:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800713a:	46c0      	nop			; (mov r8, r8)
 800713c:	46bd      	mov	sp, r7
 800713e:	b002      	add	sp, #8
 8007140:	bd80      	pop	{r7, pc}

08007142 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8007142:	b580      	push	{r7, lr}
 8007144:	b084      	sub	sp, #16
 8007146:	af00      	add	r7, sp, #0
 8007148:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800714e:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	69db      	ldr	r3, [r3, #28]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d10e      	bne.n	8007176 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	685a      	ldr	r2, [r3, #4]
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2102      	movs	r1, #2
 8007164:	438a      	bics	r2, r1
 8007166:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2200      	movs	r2, #0
 800716c:	845a      	strh	r2, [r3, #34]	; 0x22
    hi2s->State = HAL_I2S_STATE_READY;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2235      	movs	r2, #53	; 0x35
 8007172:	2101      	movs	r1, #1
 8007174:	5499      	strb	r1, [r3, r2]
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	0018      	movs	r0, r3
 800717a:	f7fa f833 	bl	80011e4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800717e:	46c0      	nop			; (mov r8, r8)
 8007180:	46bd      	mov	sp, r7
 8007182:	b004      	add	sp, #16
 8007184:	bd80      	pop	{r7, pc}

08007186 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007186:	b580      	push	{r7, lr}
 8007188:	b084      	sub	sp, #16
 800718a:	af00      	add	r7, sp, #0
 800718c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007192:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	0018      	movs	r0, r3
 8007198:	f7fa f81a 	bl	80011d0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800719c:	46c0      	nop			; (mov r8, r8)
 800719e:	46bd      	mov	sp, r7
 80071a0:	b004      	add	sp, #16
 80071a2:	bd80      	pop	{r7, pc}

080071a4 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b084      	sub	sp, #16
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071b0:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	685a      	ldr	r2, [r3, #4]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2103      	movs	r1, #3
 80071be:	438a      	bics	r2, r1
 80071c0:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2200      	movs	r2, #0
 80071c6:	845a      	strh	r2, [r3, #34]	; 0x22
  hi2s->RxXferCount = 0U;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2200      	movs	r2, #0
 80071cc:	855a      	strh	r2, [r3, #42]	; 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2235      	movs	r2, #53	; 0x35
 80071d2:	2101      	movs	r1, #1
 80071d4:	5499      	strb	r1, [r3, r2]

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071da:	2208      	movs	r2, #8
 80071dc:	431a      	orrs	r2, r3
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	639a      	str	r2, [r3, #56]	; 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	0018      	movs	r0, r3
 80071e6:	f7ff ffa4 	bl	8007132 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80071ea:	46c0      	nop			; (mov r8, r8)
 80071ec:	46bd      	mov	sp, r7
 80071ee:	b004      	add	sp, #16
 80071f0:	bd80      	pop	{r7, pc}

080071f2 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80071f2:	b580      	push	{r7, lr}
 80071f4:	b082      	sub	sp, #8
 80071f6:	af00      	add	r7, sp, #0
 80071f8:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	69db      	ldr	r3, [r3, #28]
 80071fe:	881a      	ldrh	r2, [r3, #0]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	69db      	ldr	r3, [r3, #28]
 800720a:	1c9a      	adds	r2, r3, #2
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	61da      	str	r2, [r3, #28]
  hi2s->TxXferCount--;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8007214:	b29b      	uxth	r3, r3
 8007216:	3b01      	subs	r3, #1
 8007218:	b29a      	uxth	r2, r3
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	845a      	strh	r2, [r3, #34]	; 0x22

  if (hi2s->TxXferCount == 0U)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8007222:	b29b      	uxth	r3, r3
 8007224:	2b00      	cmp	r3, #0
 8007226:	d10f      	bne.n	8007248 <I2S_Transmit_IT+0x56>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	685a      	ldr	r2, [r3, #4]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	21a0      	movs	r1, #160	; 0xa0
 8007234:	438a      	bics	r2, r1
 8007236:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2235      	movs	r2, #53	; 0x35
 800723c:	2101      	movs	r1, #1
 800723e:	5499      	strb	r1, [r3, r2]
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	0018      	movs	r0, r3
 8007244:	f7f9 ffce 	bl	80011e4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8007248:	46c0      	nop			; (mov r8, r8)
 800724a:	46bd      	mov	sp, r7
 800724c:	b002      	add	sp, #8
 800724e:	bd80      	pop	{r7, pc}

08007250 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b082      	sub	sp, #8
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	68da      	ldr	r2, [r3, #12]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007262:	b292      	uxth	r2, r2
 8007264:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800726a:	1c9a      	adds	r2, r3, #2
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->RxXferCount--;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007274:	b29b      	uxth	r3, r3
 8007276:	3b01      	subs	r3, #1
 8007278:	b29a      	uxth	r2, r3
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->RxXferCount == 0U)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007282:	b29b      	uxth	r3, r3
 8007284:	2b00      	cmp	r3, #0
 8007286:	d10f      	bne.n	80072a8 <I2S_Receive_IT+0x58>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	685a      	ldr	r2, [r3, #4]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	2160      	movs	r1, #96	; 0x60
 8007294:	438a      	bics	r2, r1
 8007296:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2235      	movs	r2, #53	; 0x35
 800729c:	2101      	movs	r1, #1
 800729e:	5499      	strb	r1, [r3, r2]
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	0018      	movs	r0, r3
 80072a4:	f7ff ff3d 	bl	8007122 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80072a8:	46c0      	nop			; (mov r8, r8)
 80072aa:	46bd      	mov	sp, r7
 80072ac:	b002      	add	sp, #8
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b086      	sub	sp, #24
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	60f8      	str	r0, [r7, #12]
 80072b8:	60b9      	str	r1, [r7, #8]
 80072ba:	603b      	str	r3, [r7, #0]
 80072bc:	1dfb      	adds	r3, r7, #7
 80072be:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 80072c0:	f7fd fa1c 	bl	80046fc <HAL_GetTick>
 80072c4:	0003      	movs	r3, r0
 80072c6:	617b      	str	r3, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80072c8:	e017      	b.n	80072fa <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	3301      	adds	r3, #1
 80072ce:	d014      	beq.n	80072fa <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 80072d0:	f7fd fa14 	bl	80046fc <HAL_GetTick>
 80072d4:	0002      	movs	r2, r0
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	1ad3      	subs	r3, r2, r3
 80072da:	683a      	ldr	r2, [r7, #0]
 80072dc:	429a      	cmp	r2, r3
 80072de:	d902      	bls.n	80072e6 <I2S_WaitFlagStateUntilTimeout+0x36>
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d109      	bne.n	80072fa <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2235      	movs	r2, #53	; 0x35
 80072ea:	2101      	movs	r1, #1
 80072ec:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2234      	movs	r2, #52	; 0x34
 80072f2:	2100      	movs	r1, #0
 80072f4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80072f6:	2303      	movs	r3, #3
 80072f8:	e00f      	b.n	800731a <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	68ba      	ldr	r2, [r7, #8]
 8007302:	4013      	ands	r3, r2
 8007304:	68ba      	ldr	r2, [r7, #8]
 8007306:	1ad3      	subs	r3, r2, r3
 8007308:	425a      	negs	r2, r3
 800730a:	4153      	adcs	r3, r2
 800730c:	b2db      	uxtb	r3, r3
 800730e:	001a      	movs	r2, r3
 8007310:	1dfb      	adds	r3, r7, #7
 8007312:	781b      	ldrb	r3, [r3, #0]
 8007314:	429a      	cmp	r2, r3
 8007316:	d1d8      	bne.n	80072ca <I2S_WaitFlagStateUntilTimeout+0x1a>
      }
    }
  }
  return HAL_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	0018      	movs	r0, r3
 800731c:	46bd      	mov	sp, r7
 800731e:	b006      	add	sp, #24
 8007320:	bd80      	pop	{r7, pc}
	...

08007324 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b084      	sub	sp, #16
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800732c:	4b19      	ldr	r3, [pc, #100]	; (8007394 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a19      	ldr	r2, [pc, #100]	; (8007398 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8007332:	4013      	ands	r3, r2
 8007334:	0019      	movs	r1, r3
 8007336:	4b17      	ldr	r3, [pc, #92]	; (8007394 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007338:	687a      	ldr	r2, [r7, #4]
 800733a:	430a      	orrs	r2, r1
 800733c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	2380      	movs	r3, #128	; 0x80
 8007342:	009b      	lsls	r3, r3, #2
 8007344:	429a      	cmp	r2, r3
 8007346:	d11f      	bne.n	8007388 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8007348:	4b14      	ldr	r3, [pc, #80]	; (800739c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	0013      	movs	r3, r2
 800734e:	005b      	lsls	r3, r3, #1
 8007350:	189b      	adds	r3, r3, r2
 8007352:	005b      	lsls	r3, r3, #1
 8007354:	4912      	ldr	r1, [pc, #72]	; (80073a0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8007356:	0018      	movs	r0, r3
 8007358:	f7f8 fed4 	bl	8000104 <__udivsi3>
 800735c:	0003      	movs	r3, r0
 800735e:	3301      	adds	r3, #1
 8007360:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007362:	e008      	b.n	8007376 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d003      	beq.n	8007372 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	3b01      	subs	r3, #1
 800736e:	60fb      	str	r3, [r7, #12]
 8007370:	e001      	b.n	8007376 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8007372:	2303      	movs	r3, #3
 8007374:	e009      	b.n	800738a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007376:	4b07      	ldr	r3, [pc, #28]	; (8007394 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8007378:	695a      	ldr	r2, [r3, #20]
 800737a:	2380      	movs	r3, #128	; 0x80
 800737c:	00db      	lsls	r3, r3, #3
 800737e:	401a      	ands	r2, r3
 8007380:	2380      	movs	r3, #128	; 0x80
 8007382:	00db      	lsls	r3, r3, #3
 8007384:	429a      	cmp	r2, r3
 8007386:	d0ed      	beq.n	8007364 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8007388:	2300      	movs	r3, #0
}
 800738a:	0018      	movs	r0, r3
 800738c:	46bd      	mov	sp, r7
 800738e:	b004      	add	sp, #16
 8007390:	bd80      	pop	{r7, pc}
 8007392:	46c0      	nop			; (mov r8, r8)
 8007394:	40007000 	.word	0x40007000
 8007398:	fffff9ff 	.word	0xfffff9ff
 800739c:	20000038 	.word	0x20000038
 80073a0:	000f4240 	.word	0x000f4240

080073a4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80073a8:	4b03      	ldr	r3, [pc, #12]	; (80073b8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80073aa:	689a      	ldr	r2, [r3, #8]
 80073ac:	23e0      	movs	r3, #224	; 0xe0
 80073ae:	01db      	lsls	r3, r3, #7
 80073b0:	4013      	ands	r3, r2
}
 80073b2:	0018      	movs	r0, r3
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}
 80073b8:	40021000 	.word	0x40021000

080073bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b088      	sub	sp, #32
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d101      	bne.n	80073ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	e2fe      	b.n	80079cc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	2201      	movs	r2, #1
 80073d4:	4013      	ands	r3, r2
 80073d6:	d100      	bne.n	80073da <HAL_RCC_OscConfig+0x1e>
 80073d8:	e07c      	b.n	80074d4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80073da:	4bc3      	ldr	r3, [pc, #780]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	2238      	movs	r2, #56	; 0x38
 80073e0:	4013      	ands	r3, r2
 80073e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80073e4:	4bc0      	ldr	r3, [pc, #768]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	2203      	movs	r2, #3
 80073ea:	4013      	ands	r3, r2
 80073ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	2b10      	cmp	r3, #16
 80073f2:	d102      	bne.n	80073fa <HAL_RCC_OscConfig+0x3e>
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	2b03      	cmp	r3, #3
 80073f8:	d002      	beq.n	8007400 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	2b08      	cmp	r3, #8
 80073fe:	d10b      	bne.n	8007418 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007400:	4bb9      	ldr	r3, [pc, #740]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	2380      	movs	r3, #128	; 0x80
 8007406:	029b      	lsls	r3, r3, #10
 8007408:	4013      	ands	r3, r2
 800740a:	d062      	beq.n	80074d2 <HAL_RCC_OscConfig+0x116>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d15e      	bne.n	80074d2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e2d9      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	685a      	ldr	r2, [r3, #4]
 800741c:	2380      	movs	r3, #128	; 0x80
 800741e:	025b      	lsls	r3, r3, #9
 8007420:	429a      	cmp	r2, r3
 8007422:	d107      	bne.n	8007434 <HAL_RCC_OscConfig+0x78>
 8007424:	4bb0      	ldr	r3, [pc, #704]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007426:	681a      	ldr	r2, [r3, #0]
 8007428:	4baf      	ldr	r3, [pc, #700]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 800742a:	2180      	movs	r1, #128	; 0x80
 800742c:	0249      	lsls	r1, r1, #9
 800742e:	430a      	orrs	r2, r1
 8007430:	601a      	str	r2, [r3, #0]
 8007432:	e020      	b.n	8007476 <HAL_RCC_OscConfig+0xba>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	685a      	ldr	r2, [r3, #4]
 8007438:	23a0      	movs	r3, #160	; 0xa0
 800743a:	02db      	lsls	r3, r3, #11
 800743c:	429a      	cmp	r2, r3
 800743e:	d10e      	bne.n	800745e <HAL_RCC_OscConfig+0xa2>
 8007440:	4ba9      	ldr	r3, [pc, #676]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	4ba8      	ldr	r3, [pc, #672]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007446:	2180      	movs	r1, #128	; 0x80
 8007448:	02c9      	lsls	r1, r1, #11
 800744a:	430a      	orrs	r2, r1
 800744c:	601a      	str	r2, [r3, #0]
 800744e:	4ba6      	ldr	r3, [pc, #664]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	4ba5      	ldr	r3, [pc, #660]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007454:	2180      	movs	r1, #128	; 0x80
 8007456:	0249      	lsls	r1, r1, #9
 8007458:	430a      	orrs	r2, r1
 800745a:	601a      	str	r2, [r3, #0]
 800745c:	e00b      	b.n	8007476 <HAL_RCC_OscConfig+0xba>
 800745e:	4ba2      	ldr	r3, [pc, #648]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	4ba1      	ldr	r3, [pc, #644]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007464:	49a1      	ldr	r1, [pc, #644]	; (80076ec <HAL_RCC_OscConfig+0x330>)
 8007466:	400a      	ands	r2, r1
 8007468:	601a      	str	r2, [r3, #0]
 800746a:	4b9f      	ldr	r3, [pc, #636]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 800746c:	681a      	ldr	r2, [r3, #0]
 800746e:	4b9e      	ldr	r3, [pc, #632]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007470:	499f      	ldr	r1, [pc, #636]	; (80076f0 <HAL_RCC_OscConfig+0x334>)
 8007472:	400a      	ands	r2, r1
 8007474:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d014      	beq.n	80074a8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800747e:	f7fd f93d 	bl	80046fc <HAL_GetTick>
 8007482:	0003      	movs	r3, r0
 8007484:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007486:	e008      	b.n	800749a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007488:	f7fd f938 	bl	80046fc <HAL_GetTick>
 800748c:	0002      	movs	r2, r0
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	1ad3      	subs	r3, r2, r3
 8007492:	2b64      	cmp	r3, #100	; 0x64
 8007494:	d901      	bls.n	800749a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e298      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800749a:	4b93      	ldr	r3, [pc, #588]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	2380      	movs	r3, #128	; 0x80
 80074a0:	029b      	lsls	r3, r3, #10
 80074a2:	4013      	ands	r3, r2
 80074a4:	d0f0      	beq.n	8007488 <HAL_RCC_OscConfig+0xcc>
 80074a6:	e015      	b.n	80074d4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074a8:	f7fd f928 	bl	80046fc <HAL_GetTick>
 80074ac:	0003      	movs	r3, r0
 80074ae:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80074b0:	e008      	b.n	80074c4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80074b2:	f7fd f923 	bl	80046fc <HAL_GetTick>
 80074b6:	0002      	movs	r2, r0
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	1ad3      	subs	r3, r2, r3
 80074bc:	2b64      	cmp	r3, #100	; 0x64
 80074be:	d901      	bls.n	80074c4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80074c0:	2303      	movs	r3, #3
 80074c2:	e283      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80074c4:	4b88      	ldr	r3, [pc, #544]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 80074c6:	681a      	ldr	r2, [r3, #0]
 80074c8:	2380      	movs	r3, #128	; 0x80
 80074ca:	029b      	lsls	r3, r3, #10
 80074cc:	4013      	ands	r3, r2
 80074ce:	d1f0      	bne.n	80074b2 <HAL_RCC_OscConfig+0xf6>
 80074d0:	e000      	b.n	80074d4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074d2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2202      	movs	r2, #2
 80074da:	4013      	ands	r3, r2
 80074dc:	d100      	bne.n	80074e0 <HAL_RCC_OscConfig+0x124>
 80074de:	e099      	b.n	8007614 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80074e0:	4b81      	ldr	r3, [pc, #516]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 80074e2:	689b      	ldr	r3, [r3, #8]
 80074e4:	2238      	movs	r2, #56	; 0x38
 80074e6:	4013      	ands	r3, r2
 80074e8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80074ea:	4b7f      	ldr	r3, [pc, #508]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 80074ec:	68db      	ldr	r3, [r3, #12]
 80074ee:	2203      	movs	r2, #3
 80074f0:	4013      	ands	r3, r2
 80074f2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80074f4:	69bb      	ldr	r3, [r7, #24]
 80074f6:	2b10      	cmp	r3, #16
 80074f8:	d102      	bne.n	8007500 <HAL_RCC_OscConfig+0x144>
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	2b02      	cmp	r3, #2
 80074fe:	d002      	beq.n	8007506 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8007500:	69bb      	ldr	r3, [r7, #24]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d135      	bne.n	8007572 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007506:	4b78      	ldr	r3, [pc, #480]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	2380      	movs	r3, #128	; 0x80
 800750c:	00db      	lsls	r3, r3, #3
 800750e:	4013      	ands	r3, r2
 8007510:	d005      	beq.n	800751e <HAL_RCC_OscConfig+0x162>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	68db      	ldr	r3, [r3, #12]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d101      	bne.n	800751e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	e256      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800751e:	4b72      	ldr	r3, [pc, #456]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	4a74      	ldr	r2, [pc, #464]	; (80076f4 <HAL_RCC_OscConfig+0x338>)
 8007524:	4013      	ands	r3, r2
 8007526:	0019      	movs	r1, r3
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	695b      	ldr	r3, [r3, #20]
 800752c:	021a      	lsls	r2, r3, #8
 800752e:	4b6e      	ldr	r3, [pc, #440]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007530:	430a      	orrs	r2, r1
 8007532:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007534:	69bb      	ldr	r3, [r7, #24]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d112      	bne.n	8007560 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800753a:	4b6b      	ldr	r3, [pc, #428]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a6e      	ldr	r2, [pc, #440]	; (80076f8 <HAL_RCC_OscConfig+0x33c>)
 8007540:	4013      	ands	r3, r2
 8007542:	0019      	movs	r1, r3
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	691a      	ldr	r2, [r3, #16]
 8007548:	4b67      	ldr	r3, [pc, #412]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 800754a:	430a      	orrs	r2, r1
 800754c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800754e:	4b66      	ldr	r3, [pc, #408]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	0adb      	lsrs	r3, r3, #11
 8007554:	2207      	movs	r2, #7
 8007556:	4013      	ands	r3, r2
 8007558:	4a68      	ldr	r2, [pc, #416]	; (80076fc <HAL_RCC_OscConfig+0x340>)
 800755a:	40da      	lsrs	r2, r3
 800755c:	4b68      	ldr	r3, [pc, #416]	; (8007700 <HAL_RCC_OscConfig+0x344>)
 800755e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007560:	4b68      	ldr	r3, [pc, #416]	; (8007704 <HAL_RCC_OscConfig+0x348>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	0018      	movs	r0, r3
 8007566:	f7fd f86d 	bl	8004644 <HAL_InitTick>
 800756a:	1e03      	subs	r3, r0, #0
 800756c:	d051      	beq.n	8007612 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	e22c      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	68db      	ldr	r3, [r3, #12]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d030      	beq.n	80075dc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800757a:	4b5b      	ldr	r3, [pc, #364]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a5e      	ldr	r2, [pc, #376]	; (80076f8 <HAL_RCC_OscConfig+0x33c>)
 8007580:	4013      	ands	r3, r2
 8007582:	0019      	movs	r1, r3
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	691a      	ldr	r2, [r3, #16]
 8007588:	4b57      	ldr	r3, [pc, #348]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 800758a:	430a      	orrs	r2, r1
 800758c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800758e:	4b56      	ldr	r3, [pc, #344]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	4b55      	ldr	r3, [pc, #340]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007594:	2180      	movs	r1, #128	; 0x80
 8007596:	0049      	lsls	r1, r1, #1
 8007598:	430a      	orrs	r2, r1
 800759a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800759c:	f7fd f8ae 	bl	80046fc <HAL_GetTick>
 80075a0:	0003      	movs	r3, r0
 80075a2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80075a4:	e008      	b.n	80075b8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80075a6:	f7fd f8a9 	bl	80046fc <HAL_GetTick>
 80075aa:	0002      	movs	r2, r0
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	1ad3      	subs	r3, r2, r3
 80075b0:	2b02      	cmp	r3, #2
 80075b2:	d901      	bls.n	80075b8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80075b4:	2303      	movs	r3, #3
 80075b6:	e209      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80075b8:	4b4b      	ldr	r3, [pc, #300]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 80075ba:	681a      	ldr	r2, [r3, #0]
 80075bc:	2380      	movs	r3, #128	; 0x80
 80075be:	00db      	lsls	r3, r3, #3
 80075c0:	4013      	ands	r3, r2
 80075c2:	d0f0      	beq.n	80075a6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075c4:	4b48      	ldr	r3, [pc, #288]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	4a4a      	ldr	r2, [pc, #296]	; (80076f4 <HAL_RCC_OscConfig+0x338>)
 80075ca:	4013      	ands	r3, r2
 80075cc:	0019      	movs	r1, r3
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	695b      	ldr	r3, [r3, #20]
 80075d2:	021a      	lsls	r2, r3, #8
 80075d4:	4b44      	ldr	r3, [pc, #272]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 80075d6:	430a      	orrs	r2, r1
 80075d8:	605a      	str	r2, [r3, #4]
 80075da:	e01b      	b.n	8007614 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80075dc:	4b42      	ldr	r3, [pc, #264]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 80075de:	681a      	ldr	r2, [r3, #0]
 80075e0:	4b41      	ldr	r3, [pc, #260]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 80075e2:	4949      	ldr	r1, [pc, #292]	; (8007708 <HAL_RCC_OscConfig+0x34c>)
 80075e4:	400a      	ands	r2, r1
 80075e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075e8:	f7fd f888 	bl	80046fc <HAL_GetTick>
 80075ec:	0003      	movs	r3, r0
 80075ee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80075f0:	e008      	b.n	8007604 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80075f2:	f7fd f883 	bl	80046fc <HAL_GetTick>
 80075f6:	0002      	movs	r2, r0
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	1ad3      	subs	r3, r2, r3
 80075fc:	2b02      	cmp	r3, #2
 80075fe:	d901      	bls.n	8007604 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007600:	2303      	movs	r3, #3
 8007602:	e1e3      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007604:	4b38      	ldr	r3, [pc, #224]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	2380      	movs	r3, #128	; 0x80
 800760a:	00db      	lsls	r3, r3, #3
 800760c:	4013      	ands	r3, r2
 800760e:	d1f0      	bne.n	80075f2 <HAL_RCC_OscConfig+0x236>
 8007610:	e000      	b.n	8007614 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007612:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	2208      	movs	r2, #8
 800761a:	4013      	ands	r3, r2
 800761c:	d047      	beq.n	80076ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800761e:	4b32      	ldr	r3, [pc, #200]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	2238      	movs	r2, #56	; 0x38
 8007624:	4013      	ands	r3, r2
 8007626:	2b18      	cmp	r3, #24
 8007628:	d10a      	bne.n	8007640 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800762a:	4b2f      	ldr	r3, [pc, #188]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 800762c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800762e:	2202      	movs	r2, #2
 8007630:	4013      	ands	r3, r2
 8007632:	d03c      	beq.n	80076ae <HAL_RCC_OscConfig+0x2f2>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	699b      	ldr	r3, [r3, #24]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d138      	bne.n	80076ae <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	e1c5      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	699b      	ldr	r3, [r3, #24]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d019      	beq.n	800767c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8007648:	4b27      	ldr	r3, [pc, #156]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 800764a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800764c:	4b26      	ldr	r3, [pc, #152]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 800764e:	2101      	movs	r1, #1
 8007650:	430a      	orrs	r2, r1
 8007652:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007654:	f7fd f852 	bl	80046fc <HAL_GetTick>
 8007658:	0003      	movs	r3, r0
 800765a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800765c:	e008      	b.n	8007670 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800765e:	f7fd f84d 	bl	80046fc <HAL_GetTick>
 8007662:	0002      	movs	r2, r0
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	1ad3      	subs	r3, r2, r3
 8007668:	2b02      	cmp	r3, #2
 800766a:	d901      	bls.n	8007670 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800766c:	2303      	movs	r3, #3
 800766e:	e1ad      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007670:	4b1d      	ldr	r3, [pc, #116]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007672:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007674:	2202      	movs	r2, #2
 8007676:	4013      	ands	r3, r2
 8007678:	d0f1      	beq.n	800765e <HAL_RCC_OscConfig+0x2a2>
 800767a:	e018      	b.n	80076ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800767c:	4b1a      	ldr	r3, [pc, #104]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 800767e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007680:	4b19      	ldr	r3, [pc, #100]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 8007682:	2101      	movs	r1, #1
 8007684:	438a      	bics	r2, r1
 8007686:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007688:	f7fd f838 	bl	80046fc <HAL_GetTick>
 800768c:	0003      	movs	r3, r0
 800768e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007690:	e008      	b.n	80076a4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007692:	f7fd f833 	bl	80046fc <HAL_GetTick>
 8007696:	0002      	movs	r2, r0
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	1ad3      	subs	r3, r2, r3
 800769c:	2b02      	cmp	r3, #2
 800769e:	d901      	bls.n	80076a4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80076a0:	2303      	movs	r3, #3
 80076a2:	e193      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80076a4:	4b10      	ldr	r3, [pc, #64]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 80076a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076a8:	2202      	movs	r2, #2
 80076aa:	4013      	ands	r3, r2
 80076ac:	d1f1      	bne.n	8007692 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	2204      	movs	r2, #4
 80076b4:	4013      	ands	r3, r2
 80076b6:	d100      	bne.n	80076ba <HAL_RCC_OscConfig+0x2fe>
 80076b8:	e0c6      	b.n	8007848 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80076ba:	231f      	movs	r3, #31
 80076bc:	18fb      	adds	r3, r7, r3
 80076be:	2200      	movs	r2, #0
 80076c0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80076c2:	4b09      	ldr	r3, [pc, #36]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 80076c4:	689b      	ldr	r3, [r3, #8]
 80076c6:	2238      	movs	r2, #56	; 0x38
 80076c8:	4013      	ands	r3, r2
 80076ca:	2b20      	cmp	r3, #32
 80076cc:	d11e      	bne.n	800770c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80076ce:	4b06      	ldr	r3, [pc, #24]	; (80076e8 <HAL_RCC_OscConfig+0x32c>)
 80076d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076d2:	2202      	movs	r2, #2
 80076d4:	4013      	ands	r3, r2
 80076d6:	d100      	bne.n	80076da <HAL_RCC_OscConfig+0x31e>
 80076d8:	e0b6      	b.n	8007848 <HAL_RCC_OscConfig+0x48c>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d000      	beq.n	80076e4 <HAL_RCC_OscConfig+0x328>
 80076e2:	e0b1      	b.n	8007848 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e171      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
 80076e8:	40021000 	.word	0x40021000
 80076ec:	fffeffff 	.word	0xfffeffff
 80076f0:	fffbffff 	.word	0xfffbffff
 80076f4:	ffff80ff 	.word	0xffff80ff
 80076f8:	ffffc7ff 	.word	0xffffc7ff
 80076fc:	00f42400 	.word	0x00f42400
 8007700:	20000038 	.word	0x20000038
 8007704:	2000003c 	.word	0x2000003c
 8007708:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800770c:	4bb1      	ldr	r3, [pc, #708]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 800770e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007710:	2380      	movs	r3, #128	; 0x80
 8007712:	055b      	lsls	r3, r3, #21
 8007714:	4013      	ands	r3, r2
 8007716:	d101      	bne.n	800771c <HAL_RCC_OscConfig+0x360>
 8007718:	2301      	movs	r3, #1
 800771a:	e000      	b.n	800771e <HAL_RCC_OscConfig+0x362>
 800771c:	2300      	movs	r3, #0
 800771e:	2b00      	cmp	r3, #0
 8007720:	d011      	beq.n	8007746 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8007722:	4bac      	ldr	r3, [pc, #688]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 8007724:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007726:	4bab      	ldr	r3, [pc, #684]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 8007728:	2180      	movs	r1, #128	; 0x80
 800772a:	0549      	lsls	r1, r1, #21
 800772c:	430a      	orrs	r2, r1
 800772e:	63da      	str	r2, [r3, #60]	; 0x3c
 8007730:	4ba8      	ldr	r3, [pc, #672]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 8007732:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007734:	2380      	movs	r3, #128	; 0x80
 8007736:	055b      	lsls	r3, r3, #21
 8007738:	4013      	ands	r3, r2
 800773a:	60fb      	str	r3, [r7, #12]
 800773c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800773e:	231f      	movs	r3, #31
 8007740:	18fb      	adds	r3, r7, r3
 8007742:	2201      	movs	r2, #1
 8007744:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007746:	4ba4      	ldr	r3, [pc, #656]	; (80079d8 <HAL_RCC_OscConfig+0x61c>)
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	2380      	movs	r3, #128	; 0x80
 800774c:	005b      	lsls	r3, r3, #1
 800774e:	4013      	ands	r3, r2
 8007750:	d11a      	bne.n	8007788 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007752:	4ba1      	ldr	r3, [pc, #644]	; (80079d8 <HAL_RCC_OscConfig+0x61c>)
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	4ba0      	ldr	r3, [pc, #640]	; (80079d8 <HAL_RCC_OscConfig+0x61c>)
 8007758:	2180      	movs	r1, #128	; 0x80
 800775a:	0049      	lsls	r1, r1, #1
 800775c:	430a      	orrs	r2, r1
 800775e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8007760:	f7fc ffcc 	bl	80046fc <HAL_GetTick>
 8007764:	0003      	movs	r3, r0
 8007766:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007768:	e008      	b.n	800777c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800776a:	f7fc ffc7 	bl	80046fc <HAL_GetTick>
 800776e:	0002      	movs	r2, r0
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	1ad3      	subs	r3, r2, r3
 8007774:	2b02      	cmp	r3, #2
 8007776:	d901      	bls.n	800777c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8007778:	2303      	movs	r3, #3
 800777a:	e127      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800777c:	4b96      	ldr	r3, [pc, #600]	; (80079d8 <HAL_RCC_OscConfig+0x61c>)
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	2380      	movs	r3, #128	; 0x80
 8007782:	005b      	lsls	r3, r3, #1
 8007784:	4013      	ands	r3, r2
 8007786:	d0f0      	beq.n	800776a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	2b01      	cmp	r3, #1
 800778e:	d106      	bne.n	800779e <HAL_RCC_OscConfig+0x3e2>
 8007790:	4b90      	ldr	r3, [pc, #576]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 8007792:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007794:	4b8f      	ldr	r3, [pc, #572]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 8007796:	2101      	movs	r1, #1
 8007798:	430a      	orrs	r2, r1
 800779a:	65da      	str	r2, [r3, #92]	; 0x5c
 800779c:	e01c      	b.n	80077d8 <HAL_RCC_OscConfig+0x41c>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	2b05      	cmp	r3, #5
 80077a4:	d10c      	bne.n	80077c0 <HAL_RCC_OscConfig+0x404>
 80077a6:	4b8b      	ldr	r3, [pc, #556]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 80077a8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80077aa:	4b8a      	ldr	r3, [pc, #552]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 80077ac:	2104      	movs	r1, #4
 80077ae:	430a      	orrs	r2, r1
 80077b0:	65da      	str	r2, [r3, #92]	; 0x5c
 80077b2:	4b88      	ldr	r3, [pc, #544]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 80077b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80077b6:	4b87      	ldr	r3, [pc, #540]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 80077b8:	2101      	movs	r1, #1
 80077ba:	430a      	orrs	r2, r1
 80077bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80077be:	e00b      	b.n	80077d8 <HAL_RCC_OscConfig+0x41c>
 80077c0:	4b84      	ldr	r3, [pc, #528]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 80077c2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80077c4:	4b83      	ldr	r3, [pc, #524]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 80077c6:	2101      	movs	r1, #1
 80077c8:	438a      	bics	r2, r1
 80077ca:	65da      	str	r2, [r3, #92]	; 0x5c
 80077cc:	4b81      	ldr	r3, [pc, #516]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 80077ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80077d0:	4b80      	ldr	r3, [pc, #512]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 80077d2:	2104      	movs	r1, #4
 80077d4:	438a      	bics	r2, r1
 80077d6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d014      	beq.n	800780a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077e0:	f7fc ff8c 	bl	80046fc <HAL_GetTick>
 80077e4:	0003      	movs	r3, r0
 80077e6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80077e8:	e009      	b.n	80077fe <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077ea:	f7fc ff87 	bl	80046fc <HAL_GetTick>
 80077ee:	0002      	movs	r2, r0
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	4a79      	ldr	r2, [pc, #484]	; (80079dc <HAL_RCC_OscConfig+0x620>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d901      	bls.n	80077fe <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80077fa:	2303      	movs	r3, #3
 80077fc:	e0e6      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80077fe:	4b75      	ldr	r3, [pc, #468]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 8007800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007802:	2202      	movs	r2, #2
 8007804:	4013      	ands	r3, r2
 8007806:	d0f0      	beq.n	80077ea <HAL_RCC_OscConfig+0x42e>
 8007808:	e013      	b.n	8007832 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800780a:	f7fc ff77 	bl	80046fc <HAL_GetTick>
 800780e:	0003      	movs	r3, r0
 8007810:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007812:	e009      	b.n	8007828 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007814:	f7fc ff72 	bl	80046fc <HAL_GetTick>
 8007818:	0002      	movs	r2, r0
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	1ad3      	subs	r3, r2, r3
 800781e:	4a6f      	ldr	r2, [pc, #444]	; (80079dc <HAL_RCC_OscConfig+0x620>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d901      	bls.n	8007828 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8007824:	2303      	movs	r3, #3
 8007826:	e0d1      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007828:	4b6a      	ldr	r3, [pc, #424]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 800782a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800782c:	2202      	movs	r2, #2
 800782e:	4013      	ands	r3, r2
 8007830:	d1f0      	bne.n	8007814 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8007832:	231f      	movs	r3, #31
 8007834:	18fb      	adds	r3, r7, r3
 8007836:	781b      	ldrb	r3, [r3, #0]
 8007838:	2b01      	cmp	r3, #1
 800783a:	d105      	bne.n	8007848 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800783c:	4b65      	ldr	r3, [pc, #404]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 800783e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007840:	4b64      	ldr	r3, [pc, #400]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 8007842:	4967      	ldr	r1, [pc, #412]	; (80079e0 <HAL_RCC_OscConfig+0x624>)
 8007844:	400a      	ands	r2, r1
 8007846:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	69db      	ldr	r3, [r3, #28]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d100      	bne.n	8007852 <HAL_RCC_OscConfig+0x496>
 8007850:	e0bb      	b.n	80079ca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007852:	4b60      	ldr	r3, [pc, #384]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	2238      	movs	r2, #56	; 0x38
 8007858:	4013      	ands	r3, r2
 800785a:	2b10      	cmp	r3, #16
 800785c:	d100      	bne.n	8007860 <HAL_RCC_OscConfig+0x4a4>
 800785e:	e07b      	b.n	8007958 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	69db      	ldr	r3, [r3, #28]
 8007864:	2b02      	cmp	r3, #2
 8007866:	d156      	bne.n	8007916 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007868:	4b5a      	ldr	r3, [pc, #360]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	4b59      	ldr	r3, [pc, #356]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 800786e:	495d      	ldr	r1, [pc, #372]	; (80079e4 <HAL_RCC_OscConfig+0x628>)
 8007870:	400a      	ands	r2, r1
 8007872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007874:	f7fc ff42 	bl	80046fc <HAL_GetTick>
 8007878:	0003      	movs	r3, r0
 800787a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800787c:	e008      	b.n	8007890 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800787e:	f7fc ff3d 	bl	80046fc <HAL_GetTick>
 8007882:	0002      	movs	r2, r0
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	1ad3      	subs	r3, r2, r3
 8007888:	2b02      	cmp	r3, #2
 800788a:	d901      	bls.n	8007890 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800788c:	2303      	movs	r3, #3
 800788e:	e09d      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007890:	4b50      	ldr	r3, [pc, #320]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	2380      	movs	r3, #128	; 0x80
 8007896:	049b      	lsls	r3, r3, #18
 8007898:	4013      	ands	r3, r2
 800789a:	d1f0      	bne.n	800787e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800789c:	4b4d      	ldr	r3, [pc, #308]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	4a51      	ldr	r2, [pc, #324]	; (80079e8 <HAL_RCC_OscConfig+0x62c>)
 80078a2:	4013      	ands	r3, r2
 80078a4:	0019      	movs	r1, r3
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6a1a      	ldr	r2, [r3, #32]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ae:	431a      	orrs	r2, r3
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078b4:	021b      	lsls	r3, r3, #8
 80078b6:	431a      	orrs	r2, r3
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078bc:	431a      	orrs	r2, r3
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078c2:	431a      	orrs	r2, r3
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078c8:	431a      	orrs	r2, r3
 80078ca:	4b42      	ldr	r3, [pc, #264]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 80078cc:	430a      	orrs	r2, r1
 80078ce:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80078d0:	4b40      	ldr	r3, [pc, #256]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 80078d2:	681a      	ldr	r2, [r3, #0]
 80078d4:	4b3f      	ldr	r3, [pc, #252]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 80078d6:	2180      	movs	r1, #128	; 0x80
 80078d8:	0449      	lsls	r1, r1, #17
 80078da:	430a      	orrs	r2, r1
 80078dc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80078de:	4b3d      	ldr	r3, [pc, #244]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 80078e0:	68da      	ldr	r2, [r3, #12]
 80078e2:	4b3c      	ldr	r3, [pc, #240]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 80078e4:	2180      	movs	r1, #128	; 0x80
 80078e6:	0549      	lsls	r1, r1, #21
 80078e8:	430a      	orrs	r2, r1
 80078ea:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078ec:	f7fc ff06 	bl	80046fc <HAL_GetTick>
 80078f0:	0003      	movs	r3, r0
 80078f2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80078f4:	e008      	b.n	8007908 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078f6:	f7fc ff01 	bl	80046fc <HAL_GetTick>
 80078fa:	0002      	movs	r2, r0
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	1ad3      	subs	r3, r2, r3
 8007900:	2b02      	cmp	r3, #2
 8007902:	d901      	bls.n	8007908 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8007904:	2303      	movs	r3, #3
 8007906:	e061      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007908:	4b32      	ldr	r3, [pc, #200]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	2380      	movs	r3, #128	; 0x80
 800790e:	049b      	lsls	r3, r3, #18
 8007910:	4013      	ands	r3, r2
 8007912:	d0f0      	beq.n	80078f6 <HAL_RCC_OscConfig+0x53a>
 8007914:	e059      	b.n	80079ca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007916:	4b2f      	ldr	r3, [pc, #188]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	4b2e      	ldr	r3, [pc, #184]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 800791c:	4931      	ldr	r1, [pc, #196]	; (80079e4 <HAL_RCC_OscConfig+0x628>)
 800791e:	400a      	ands	r2, r1
 8007920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007922:	f7fc feeb 	bl	80046fc <HAL_GetTick>
 8007926:	0003      	movs	r3, r0
 8007928:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800792a:	e008      	b.n	800793e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800792c:	f7fc fee6 	bl	80046fc <HAL_GetTick>
 8007930:	0002      	movs	r2, r0
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	1ad3      	subs	r3, r2, r3
 8007936:	2b02      	cmp	r3, #2
 8007938:	d901      	bls.n	800793e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800793a:	2303      	movs	r3, #3
 800793c:	e046      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800793e:	4b25      	ldr	r3, [pc, #148]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	2380      	movs	r3, #128	; 0x80
 8007944:	049b      	lsls	r3, r3, #18
 8007946:	4013      	ands	r3, r2
 8007948:	d1f0      	bne.n	800792c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800794a:	4b22      	ldr	r3, [pc, #136]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 800794c:	68da      	ldr	r2, [r3, #12]
 800794e:	4b21      	ldr	r3, [pc, #132]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 8007950:	4926      	ldr	r1, [pc, #152]	; (80079ec <HAL_RCC_OscConfig+0x630>)
 8007952:	400a      	ands	r2, r1
 8007954:	60da      	str	r2, [r3, #12]
 8007956:	e038      	b.n	80079ca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	69db      	ldr	r3, [r3, #28]
 800795c:	2b01      	cmp	r3, #1
 800795e:	d101      	bne.n	8007964 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	e033      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8007964:	4b1b      	ldr	r3, [pc, #108]	; (80079d4 <HAL_RCC_OscConfig+0x618>)
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	2203      	movs	r2, #3
 800796e:	401a      	ands	r2, r3
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6a1b      	ldr	r3, [r3, #32]
 8007974:	429a      	cmp	r2, r3
 8007976:	d126      	bne.n	80079c6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	2270      	movs	r2, #112	; 0x70
 800797c:	401a      	ands	r2, r3
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007982:	429a      	cmp	r2, r3
 8007984:	d11f      	bne.n	80079c6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007986:	697a      	ldr	r2, [r7, #20]
 8007988:	23fe      	movs	r3, #254	; 0xfe
 800798a:	01db      	lsls	r3, r3, #7
 800798c:	401a      	ands	r2, r3
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007992:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007994:	429a      	cmp	r2, r3
 8007996:	d116      	bne.n	80079c6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007998:	697a      	ldr	r2, [r7, #20]
 800799a:	23f8      	movs	r3, #248	; 0xf8
 800799c:	039b      	lsls	r3, r3, #14
 800799e:	401a      	ands	r2, r3
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d10e      	bne.n	80079c6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80079a8:	697a      	ldr	r2, [r7, #20]
 80079aa:	23e0      	movs	r3, #224	; 0xe0
 80079ac:	051b      	lsls	r3, r3, #20
 80079ae:	401a      	ands	r2, r3
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d106      	bne.n	80079c6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	0f5b      	lsrs	r3, r3, #29
 80079bc:	075a      	lsls	r2, r3, #29
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80079c2:	429a      	cmp	r2, r3
 80079c4:	d001      	beq.n	80079ca <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	e000      	b.n	80079cc <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80079ca:	2300      	movs	r3, #0
}
 80079cc:	0018      	movs	r0, r3
 80079ce:	46bd      	mov	sp, r7
 80079d0:	b008      	add	sp, #32
 80079d2:	bd80      	pop	{r7, pc}
 80079d4:	40021000 	.word	0x40021000
 80079d8:	40007000 	.word	0x40007000
 80079dc:	00001388 	.word	0x00001388
 80079e0:	efffffff 	.word	0xefffffff
 80079e4:	feffffff 	.word	0xfeffffff
 80079e8:	11c1808c 	.word	0x11c1808c
 80079ec:	eefefffc 	.word	0xeefefffc

080079f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b084      	sub	sp, #16
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d101      	bne.n	8007a04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007a00:	2301      	movs	r3, #1
 8007a02:	e0e9      	b.n	8007bd8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007a04:	4b76      	ldr	r3, [pc, #472]	; (8007be0 <HAL_RCC_ClockConfig+0x1f0>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	2207      	movs	r2, #7
 8007a0a:	4013      	ands	r3, r2
 8007a0c:	683a      	ldr	r2, [r7, #0]
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	d91e      	bls.n	8007a50 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a12:	4b73      	ldr	r3, [pc, #460]	; (8007be0 <HAL_RCC_ClockConfig+0x1f0>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	2207      	movs	r2, #7
 8007a18:	4393      	bics	r3, r2
 8007a1a:	0019      	movs	r1, r3
 8007a1c:	4b70      	ldr	r3, [pc, #448]	; (8007be0 <HAL_RCC_ClockConfig+0x1f0>)
 8007a1e:	683a      	ldr	r2, [r7, #0]
 8007a20:	430a      	orrs	r2, r1
 8007a22:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007a24:	f7fc fe6a 	bl	80046fc <HAL_GetTick>
 8007a28:	0003      	movs	r3, r0
 8007a2a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007a2c:	e009      	b.n	8007a42 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a2e:	f7fc fe65 	bl	80046fc <HAL_GetTick>
 8007a32:	0002      	movs	r2, r0
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	1ad3      	subs	r3, r2, r3
 8007a38:	4a6a      	ldr	r2, [pc, #424]	; (8007be4 <HAL_RCC_ClockConfig+0x1f4>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d901      	bls.n	8007a42 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8007a3e:	2303      	movs	r3, #3
 8007a40:	e0ca      	b.n	8007bd8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007a42:	4b67      	ldr	r3, [pc, #412]	; (8007be0 <HAL_RCC_ClockConfig+0x1f0>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	2207      	movs	r2, #7
 8007a48:	4013      	ands	r3, r2
 8007a4a:	683a      	ldr	r2, [r7, #0]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d1ee      	bne.n	8007a2e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	2202      	movs	r2, #2
 8007a56:	4013      	ands	r3, r2
 8007a58:	d015      	beq.n	8007a86 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	2204      	movs	r2, #4
 8007a60:	4013      	ands	r3, r2
 8007a62:	d006      	beq.n	8007a72 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8007a64:	4b60      	ldr	r3, [pc, #384]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007a66:	689a      	ldr	r2, [r3, #8]
 8007a68:	4b5f      	ldr	r3, [pc, #380]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007a6a:	21e0      	movs	r1, #224	; 0xe0
 8007a6c:	01c9      	lsls	r1, r1, #7
 8007a6e:	430a      	orrs	r2, r1
 8007a70:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a72:	4b5d      	ldr	r3, [pc, #372]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007a74:	689b      	ldr	r3, [r3, #8]
 8007a76:	4a5d      	ldr	r2, [pc, #372]	; (8007bec <HAL_RCC_ClockConfig+0x1fc>)
 8007a78:	4013      	ands	r3, r2
 8007a7a:	0019      	movs	r1, r3
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	689a      	ldr	r2, [r3, #8]
 8007a80:	4b59      	ldr	r3, [pc, #356]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007a82:	430a      	orrs	r2, r1
 8007a84:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	4013      	ands	r3, r2
 8007a8e:	d057      	beq.n	8007b40 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d107      	bne.n	8007aa8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007a98:	4b53      	ldr	r3, [pc, #332]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	2380      	movs	r3, #128	; 0x80
 8007a9e:	029b      	lsls	r3, r3, #10
 8007aa0:	4013      	ands	r3, r2
 8007aa2:	d12b      	bne.n	8007afc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e097      	b.n	8007bd8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	2b02      	cmp	r3, #2
 8007aae:	d107      	bne.n	8007ac0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007ab0:	4b4d      	ldr	r3, [pc, #308]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	2380      	movs	r3, #128	; 0x80
 8007ab6:	049b      	lsls	r3, r3, #18
 8007ab8:	4013      	ands	r3, r2
 8007aba:	d11f      	bne.n	8007afc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007abc:	2301      	movs	r3, #1
 8007abe:	e08b      	b.n	8007bd8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d107      	bne.n	8007ad8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ac8:	4b47      	ldr	r3, [pc, #284]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	2380      	movs	r3, #128	; 0x80
 8007ace:	00db      	lsls	r3, r3, #3
 8007ad0:	4013      	ands	r3, r2
 8007ad2:	d113      	bne.n	8007afc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	e07f      	b.n	8007bd8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	2b03      	cmp	r3, #3
 8007ade:	d106      	bne.n	8007aee <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007ae0:	4b41      	ldr	r3, [pc, #260]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007ae2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ae4:	2202      	movs	r2, #2
 8007ae6:	4013      	ands	r3, r2
 8007ae8:	d108      	bne.n	8007afc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007aea:	2301      	movs	r3, #1
 8007aec:	e074      	b.n	8007bd8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007aee:	4b3e      	ldr	r3, [pc, #248]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007af0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007af2:	2202      	movs	r2, #2
 8007af4:	4013      	ands	r3, r2
 8007af6:	d101      	bne.n	8007afc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8007af8:	2301      	movs	r3, #1
 8007afa:	e06d      	b.n	8007bd8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007afc:	4b3a      	ldr	r3, [pc, #232]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	2207      	movs	r2, #7
 8007b02:	4393      	bics	r3, r2
 8007b04:	0019      	movs	r1, r3
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	685a      	ldr	r2, [r3, #4]
 8007b0a:	4b37      	ldr	r3, [pc, #220]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007b0c:	430a      	orrs	r2, r1
 8007b0e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b10:	f7fc fdf4 	bl	80046fc <HAL_GetTick>
 8007b14:	0003      	movs	r3, r0
 8007b16:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b18:	e009      	b.n	8007b2e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b1a:	f7fc fdef 	bl	80046fc <HAL_GetTick>
 8007b1e:	0002      	movs	r2, r0
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	1ad3      	subs	r3, r2, r3
 8007b24:	4a2f      	ldr	r2, [pc, #188]	; (8007be4 <HAL_RCC_ClockConfig+0x1f4>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d901      	bls.n	8007b2e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8007b2a:	2303      	movs	r3, #3
 8007b2c:	e054      	b.n	8007bd8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b2e:	4b2e      	ldr	r3, [pc, #184]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	2238      	movs	r2, #56	; 0x38
 8007b34:	401a      	ands	r2, r3
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	685b      	ldr	r3, [r3, #4]
 8007b3a:	00db      	lsls	r3, r3, #3
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	d1ec      	bne.n	8007b1a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007b40:	4b27      	ldr	r3, [pc, #156]	; (8007be0 <HAL_RCC_ClockConfig+0x1f0>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	2207      	movs	r2, #7
 8007b46:	4013      	ands	r3, r2
 8007b48:	683a      	ldr	r2, [r7, #0]
 8007b4a:	429a      	cmp	r2, r3
 8007b4c:	d21e      	bcs.n	8007b8c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b4e:	4b24      	ldr	r3, [pc, #144]	; (8007be0 <HAL_RCC_ClockConfig+0x1f0>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	2207      	movs	r2, #7
 8007b54:	4393      	bics	r3, r2
 8007b56:	0019      	movs	r1, r3
 8007b58:	4b21      	ldr	r3, [pc, #132]	; (8007be0 <HAL_RCC_ClockConfig+0x1f0>)
 8007b5a:	683a      	ldr	r2, [r7, #0]
 8007b5c:	430a      	orrs	r2, r1
 8007b5e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007b60:	f7fc fdcc 	bl	80046fc <HAL_GetTick>
 8007b64:	0003      	movs	r3, r0
 8007b66:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007b68:	e009      	b.n	8007b7e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b6a:	f7fc fdc7 	bl	80046fc <HAL_GetTick>
 8007b6e:	0002      	movs	r2, r0
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	1ad3      	subs	r3, r2, r3
 8007b74:	4a1b      	ldr	r2, [pc, #108]	; (8007be4 <HAL_RCC_ClockConfig+0x1f4>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d901      	bls.n	8007b7e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8007b7a:	2303      	movs	r3, #3
 8007b7c:	e02c      	b.n	8007bd8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007b7e:	4b18      	ldr	r3, [pc, #96]	; (8007be0 <HAL_RCC_ClockConfig+0x1f0>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	2207      	movs	r2, #7
 8007b84:	4013      	ands	r3, r2
 8007b86:	683a      	ldr	r2, [r7, #0]
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	d1ee      	bne.n	8007b6a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2204      	movs	r2, #4
 8007b92:	4013      	ands	r3, r2
 8007b94:	d009      	beq.n	8007baa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8007b96:	4b14      	ldr	r3, [pc, #80]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	4a15      	ldr	r2, [pc, #84]	; (8007bf0 <HAL_RCC_ClockConfig+0x200>)
 8007b9c:	4013      	ands	r3, r2
 8007b9e:	0019      	movs	r1, r3
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	68da      	ldr	r2, [r3, #12]
 8007ba4:	4b10      	ldr	r3, [pc, #64]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007ba6:	430a      	orrs	r2, r1
 8007ba8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8007baa:	f000 f829 	bl	8007c00 <HAL_RCC_GetSysClockFreq>
 8007bae:	0001      	movs	r1, r0
 8007bb0:	4b0d      	ldr	r3, [pc, #52]	; (8007be8 <HAL_RCC_ClockConfig+0x1f8>)
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	0a1b      	lsrs	r3, r3, #8
 8007bb6:	220f      	movs	r2, #15
 8007bb8:	401a      	ands	r2, r3
 8007bba:	4b0e      	ldr	r3, [pc, #56]	; (8007bf4 <HAL_RCC_ClockConfig+0x204>)
 8007bbc:	0092      	lsls	r2, r2, #2
 8007bbe:	58d3      	ldr	r3, [r2, r3]
 8007bc0:	221f      	movs	r2, #31
 8007bc2:	4013      	ands	r3, r2
 8007bc4:	000a      	movs	r2, r1
 8007bc6:	40da      	lsrs	r2, r3
 8007bc8:	4b0b      	ldr	r3, [pc, #44]	; (8007bf8 <HAL_RCC_ClockConfig+0x208>)
 8007bca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007bcc:	4b0b      	ldr	r3, [pc, #44]	; (8007bfc <HAL_RCC_ClockConfig+0x20c>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	0018      	movs	r0, r3
 8007bd2:	f7fc fd37 	bl	8004644 <HAL_InitTick>
 8007bd6:	0003      	movs	r3, r0
}
 8007bd8:	0018      	movs	r0, r3
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	b004      	add	sp, #16
 8007bde:	bd80      	pop	{r7, pc}
 8007be0:	40022000 	.word	0x40022000
 8007be4:	00001388 	.word	0x00001388
 8007be8:	40021000 	.word	0x40021000
 8007bec:	fffff0ff 	.word	0xfffff0ff
 8007bf0:	ffff8fff 	.word	0xffff8fff
 8007bf4:	080182f0 	.word	0x080182f0
 8007bf8:	20000038 	.word	0x20000038
 8007bfc:	2000003c 	.word	0x2000003c

08007c00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b086      	sub	sp, #24
 8007c04:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007c06:	4b3c      	ldr	r3, [pc, #240]	; (8007cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	2238      	movs	r2, #56	; 0x38
 8007c0c:	4013      	ands	r3, r2
 8007c0e:	d10f      	bne.n	8007c30 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8007c10:	4b39      	ldr	r3, [pc, #228]	; (8007cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	0adb      	lsrs	r3, r3, #11
 8007c16:	2207      	movs	r2, #7
 8007c18:	4013      	ands	r3, r2
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	409a      	lsls	r2, r3
 8007c1e:	0013      	movs	r3, r2
 8007c20:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8007c22:	6839      	ldr	r1, [r7, #0]
 8007c24:	4835      	ldr	r0, [pc, #212]	; (8007cfc <HAL_RCC_GetSysClockFreq+0xfc>)
 8007c26:	f7f8 fa6d 	bl	8000104 <__udivsi3>
 8007c2a:	0003      	movs	r3, r0
 8007c2c:	613b      	str	r3, [r7, #16]
 8007c2e:	e05d      	b.n	8007cec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007c30:	4b31      	ldr	r3, [pc, #196]	; (8007cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007c32:	689b      	ldr	r3, [r3, #8]
 8007c34:	2238      	movs	r2, #56	; 0x38
 8007c36:	4013      	ands	r3, r2
 8007c38:	2b08      	cmp	r3, #8
 8007c3a:	d102      	bne.n	8007c42 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007c3c:	4b30      	ldr	r3, [pc, #192]	; (8007d00 <HAL_RCC_GetSysClockFreq+0x100>)
 8007c3e:	613b      	str	r3, [r7, #16]
 8007c40:	e054      	b.n	8007cec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007c42:	4b2d      	ldr	r3, [pc, #180]	; (8007cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007c44:	689b      	ldr	r3, [r3, #8]
 8007c46:	2238      	movs	r2, #56	; 0x38
 8007c48:	4013      	ands	r3, r2
 8007c4a:	2b10      	cmp	r3, #16
 8007c4c:	d138      	bne.n	8007cc0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8007c4e:	4b2a      	ldr	r3, [pc, #168]	; (8007cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007c50:	68db      	ldr	r3, [r3, #12]
 8007c52:	2203      	movs	r2, #3
 8007c54:	4013      	ands	r3, r2
 8007c56:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007c58:	4b27      	ldr	r3, [pc, #156]	; (8007cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007c5a:	68db      	ldr	r3, [r3, #12]
 8007c5c:	091b      	lsrs	r3, r3, #4
 8007c5e:	2207      	movs	r2, #7
 8007c60:	4013      	ands	r3, r2
 8007c62:	3301      	adds	r3, #1
 8007c64:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2b03      	cmp	r3, #3
 8007c6a:	d10d      	bne.n	8007c88 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007c6c:	68b9      	ldr	r1, [r7, #8]
 8007c6e:	4824      	ldr	r0, [pc, #144]	; (8007d00 <HAL_RCC_GetSysClockFreq+0x100>)
 8007c70:	f7f8 fa48 	bl	8000104 <__udivsi3>
 8007c74:	0003      	movs	r3, r0
 8007c76:	0019      	movs	r1, r3
 8007c78:	4b1f      	ldr	r3, [pc, #124]	; (8007cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007c7a:	68db      	ldr	r3, [r3, #12]
 8007c7c:	0a1b      	lsrs	r3, r3, #8
 8007c7e:	227f      	movs	r2, #127	; 0x7f
 8007c80:	4013      	ands	r3, r2
 8007c82:	434b      	muls	r3, r1
 8007c84:	617b      	str	r3, [r7, #20]
        break;
 8007c86:	e00d      	b.n	8007ca4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8007c88:	68b9      	ldr	r1, [r7, #8]
 8007c8a:	481c      	ldr	r0, [pc, #112]	; (8007cfc <HAL_RCC_GetSysClockFreq+0xfc>)
 8007c8c:	f7f8 fa3a 	bl	8000104 <__udivsi3>
 8007c90:	0003      	movs	r3, r0
 8007c92:	0019      	movs	r1, r3
 8007c94:	4b18      	ldr	r3, [pc, #96]	; (8007cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007c96:	68db      	ldr	r3, [r3, #12]
 8007c98:	0a1b      	lsrs	r3, r3, #8
 8007c9a:	227f      	movs	r2, #127	; 0x7f
 8007c9c:	4013      	ands	r3, r2
 8007c9e:	434b      	muls	r3, r1
 8007ca0:	617b      	str	r3, [r7, #20]
        break;
 8007ca2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8007ca4:	4b14      	ldr	r3, [pc, #80]	; (8007cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007ca6:	68db      	ldr	r3, [r3, #12]
 8007ca8:	0f5b      	lsrs	r3, r3, #29
 8007caa:	2207      	movs	r2, #7
 8007cac:	4013      	ands	r3, r2
 8007cae:	3301      	adds	r3, #1
 8007cb0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8007cb2:	6879      	ldr	r1, [r7, #4]
 8007cb4:	6978      	ldr	r0, [r7, #20]
 8007cb6:	f7f8 fa25 	bl	8000104 <__udivsi3>
 8007cba:	0003      	movs	r3, r0
 8007cbc:	613b      	str	r3, [r7, #16]
 8007cbe:	e015      	b.n	8007cec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8007cc0:	4b0d      	ldr	r3, [pc, #52]	; (8007cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	2238      	movs	r2, #56	; 0x38
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	2b20      	cmp	r3, #32
 8007cca:	d103      	bne.n	8007cd4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8007ccc:	2380      	movs	r3, #128	; 0x80
 8007cce:	021b      	lsls	r3, r3, #8
 8007cd0:	613b      	str	r3, [r7, #16]
 8007cd2:	e00b      	b.n	8007cec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8007cd4:	4b08      	ldr	r3, [pc, #32]	; (8007cf8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	2238      	movs	r2, #56	; 0x38
 8007cda:	4013      	ands	r3, r2
 8007cdc:	2b18      	cmp	r3, #24
 8007cde:	d103      	bne.n	8007ce8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8007ce0:	23fa      	movs	r3, #250	; 0xfa
 8007ce2:	01db      	lsls	r3, r3, #7
 8007ce4:	613b      	str	r3, [r7, #16]
 8007ce6:	e001      	b.n	8007cec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007cec:	693b      	ldr	r3, [r7, #16]
}
 8007cee:	0018      	movs	r0, r3
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	b006      	add	sp, #24
 8007cf4:	bd80      	pop	{r7, pc}
 8007cf6:	46c0      	nop			; (mov r8, r8)
 8007cf8:	40021000 	.word	0x40021000
 8007cfc:	00f42400 	.word	0x00f42400
 8007d00:	007a1200 	.word	0x007a1200

08007d04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d08:	4b02      	ldr	r3, [pc, #8]	; (8007d14 <HAL_RCC_GetHCLKFreq+0x10>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
}
 8007d0c:	0018      	movs	r0, r3
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	46c0      	nop			; (mov r8, r8)
 8007d14:	20000038 	.word	0x20000038

08007d18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d18:	b5b0      	push	{r4, r5, r7, lr}
 8007d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8007d1c:	f7ff fff2 	bl	8007d04 <HAL_RCC_GetHCLKFreq>
 8007d20:	0004      	movs	r4, r0
 8007d22:	f7ff fb3f 	bl	80073a4 <LL_RCC_GetAPB1Prescaler>
 8007d26:	0003      	movs	r3, r0
 8007d28:	0b1a      	lsrs	r2, r3, #12
 8007d2a:	4b05      	ldr	r3, [pc, #20]	; (8007d40 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007d2c:	0092      	lsls	r2, r2, #2
 8007d2e:	58d3      	ldr	r3, [r2, r3]
 8007d30:	221f      	movs	r2, #31
 8007d32:	4013      	ands	r3, r2
 8007d34:	40dc      	lsrs	r4, r3
 8007d36:	0023      	movs	r3, r4
}
 8007d38:	0018      	movs	r0, r3
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bdb0      	pop	{r4, r5, r7, pc}
 8007d3e:	46c0      	nop			; (mov r8, r8)
 8007d40:	08018330 	.word	0x08018330

08007d44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b086      	sub	sp, #24
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8007d4c:	2313      	movs	r3, #19
 8007d4e:	18fb      	adds	r3, r7, r3
 8007d50:	2200      	movs	r2, #0
 8007d52:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007d54:	2312      	movs	r3, #18
 8007d56:	18fb      	adds	r3, r7, r3
 8007d58:	2200      	movs	r2, #0
 8007d5a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681a      	ldr	r2, [r3, #0]
 8007d60:	2380      	movs	r3, #128	; 0x80
 8007d62:	029b      	lsls	r3, r3, #10
 8007d64:	4013      	ands	r3, r2
 8007d66:	d100      	bne.n	8007d6a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8007d68:	e0a3      	b.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d6a:	2011      	movs	r0, #17
 8007d6c:	183b      	adds	r3, r7, r0
 8007d6e:	2200      	movs	r2, #0
 8007d70:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d72:	4bc3      	ldr	r3, [pc, #780]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007d74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d76:	2380      	movs	r3, #128	; 0x80
 8007d78:	055b      	lsls	r3, r3, #21
 8007d7a:	4013      	ands	r3, r2
 8007d7c:	d110      	bne.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d7e:	4bc0      	ldr	r3, [pc, #768]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007d80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d82:	4bbf      	ldr	r3, [pc, #764]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007d84:	2180      	movs	r1, #128	; 0x80
 8007d86:	0549      	lsls	r1, r1, #21
 8007d88:	430a      	orrs	r2, r1
 8007d8a:	63da      	str	r2, [r3, #60]	; 0x3c
 8007d8c:	4bbc      	ldr	r3, [pc, #752]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007d8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d90:	2380      	movs	r3, #128	; 0x80
 8007d92:	055b      	lsls	r3, r3, #21
 8007d94:	4013      	ands	r3, r2
 8007d96:	60bb      	str	r3, [r7, #8]
 8007d98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d9a:	183b      	adds	r3, r7, r0
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007da0:	4bb8      	ldr	r3, [pc, #736]	; (8008084 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8007da2:	681a      	ldr	r2, [r3, #0]
 8007da4:	4bb7      	ldr	r3, [pc, #732]	; (8008084 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8007da6:	2180      	movs	r1, #128	; 0x80
 8007da8:	0049      	lsls	r1, r1, #1
 8007daa:	430a      	orrs	r2, r1
 8007dac:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007dae:	f7fc fca5 	bl	80046fc <HAL_GetTick>
 8007db2:	0003      	movs	r3, r0
 8007db4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007db6:	e00b      	b.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007db8:	f7fc fca0 	bl	80046fc <HAL_GetTick>
 8007dbc:	0002      	movs	r2, r0
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	1ad3      	subs	r3, r2, r3
 8007dc2:	2b02      	cmp	r3, #2
 8007dc4:	d904      	bls.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8007dc6:	2313      	movs	r3, #19
 8007dc8:	18fb      	adds	r3, r7, r3
 8007dca:	2203      	movs	r2, #3
 8007dcc:	701a      	strb	r2, [r3, #0]
        break;
 8007dce:	e005      	b.n	8007ddc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007dd0:	4bac      	ldr	r3, [pc, #688]	; (8008084 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8007dd2:	681a      	ldr	r2, [r3, #0]
 8007dd4:	2380      	movs	r3, #128	; 0x80
 8007dd6:	005b      	lsls	r3, r3, #1
 8007dd8:	4013      	ands	r3, r2
 8007dda:	d0ed      	beq.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8007ddc:	2313      	movs	r3, #19
 8007dde:	18fb      	adds	r3, r7, r3
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d154      	bne.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007de6:	4ba6      	ldr	r3, [pc, #664]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007de8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007dea:	23c0      	movs	r3, #192	; 0xc0
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	4013      	ands	r3, r2
 8007df0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d019      	beq.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dfc:	697a      	ldr	r2, [r7, #20]
 8007dfe:	429a      	cmp	r2, r3
 8007e00:	d014      	beq.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007e02:	4b9f      	ldr	r3, [pc, #636]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e06:	4aa0      	ldr	r2, [pc, #640]	; (8008088 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8007e08:	4013      	ands	r3, r2
 8007e0a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007e0c:	4b9c      	ldr	r3, [pc, #624]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007e0e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007e10:	4b9b      	ldr	r3, [pc, #620]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007e12:	2180      	movs	r1, #128	; 0x80
 8007e14:	0249      	lsls	r1, r1, #9
 8007e16:	430a      	orrs	r2, r1
 8007e18:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007e1a:	4b99      	ldr	r3, [pc, #612]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007e1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007e1e:	4b98      	ldr	r3, [pc, #608]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007e20:	499a      	ldr	r1, [pc, #616]	; (800808c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8007e22:	400a      	ands	r2, r1
 8007e24:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007e26:	4b96      	ldr	r3, [pc, #600]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007e28:	697a      	ldr	r2, [r7, #20]
 8007e2a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	4013      	ands	r3, r2
 8007e32:	d016      	beq.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e34:	f7fc fc62 	bl	80046fc <HAL_GetTick>
 8007e38:	0003      	movs	r3, r0
 8007e3a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e3c:	e00c      	b.n	8007e58 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e3e:	f7fc fc5d 	bl	80046fc <HAL_GetTick>
 8007e42:	0002      	movs	r2, r0
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	1ad3      	subs	r3, r2, r3
 8007e48:	4a91      	ldr	r2, [pc, #580]	; (8008090 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d904      	bls.n	8007e58 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8007e4e:	2313      	movs	r3, #19
 8007e50:	18fb      	adds	r3, r7, r3
 8007e52:	2203      	movs	r2, #3
 8007e54:	701a      	strb	r2, [r3, #0]
            break;
 8007e56:	e004      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e58:	4b89      	ldr	r3, [pc, #548]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007e5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e5c:	2202      	movs	r2, #2
 8007e5e:	4013      	ands	r3, r2
 8007e60:	d0ed      	beq.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8007e62:	2313      	movs	r3, #19
 8007e64:	18fb      	adds	r3, r7, r3
 8007e66:	781b      	ldrb	r3, [r3, #0]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d10a      	bne.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007e6c:	4b84      	ldr	r3, [pc, #528]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e70:	4a85      	ldr	r2, [pc, #532]	; (8008088 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8007e72:	4013      	ands	r3, r2
 8007e74:	0019      	movs	r1, r3
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e7a:	4b81      	ldr	r3, [pc, #516]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007e7c:	430a      	orrs	r2, r1
 8007e7e:	65da      	str	r2, [r3, #92]	; 0x5c
 8007e80:	e00c      	b.n	8007e9c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007e82:	2312      	movs	r3, #18
 8007e84:	18fb      	adds	r3, r7, r3
 8007e86:	2213      	movs	r2, #19
 8007e88:	18ba      	adds	r2, r7, r2
 8007e8a:	7812      	ldrb	r2, [r2, #0]
 8007e8c:	701a      	strb	r2, [r3, #0]
 8007e8e:	e005      	b.n	8007e9c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e90:	2312      	movs	r3, #18
 8007e92:	18fb      	adds	r3, r7, r3
 8007e94:	2213      	movs	r2, #19
 8007e96:	18ba      	adds	r2, r7, r2
 8007e98:	7812      	ldrb	r2, [r2, #0]
 8007e9a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007e9c:	2311      	movs	r3, #17
 8007e9e:	18fb      	adds	r3, r7, r3
 8007ea0:	781b      	ldrb	r3, [r3, #0]
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	d105      	bne.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ea6:	4b76      	ldr	r3, [pc, #472]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007ea8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007eaa:	4b75      	ldr	r3, [pc, #468]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007eac:	4979      	ldr	r1, [pc, #484]	; (8008094 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8007eae:	400a      	ands	r2, r1
 8007eb0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	4013      	ands	r3, r2
 8007eba:	d009      	beq.n	8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007ebc:	4b70      	ldr	r3, [pc, #448]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007ebe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ec0:	2203      	movs	r2, #3
 8007ec2:	4393      	bics	r3, r2
 8007ec4:	0019      	movs	r1, r3
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	685a      	ldr	r2, [r3, #4]
 8007eca:	4b6d      	ldr	r3, [pc, #436]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007ecc:	430a      	orrs	r2, r1
 8007ece:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	2202      	movs	r2, #2
 8007ed6:	4013      	ands	r3, r2
 8007ed8:	d009      	beq.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007eda:	4b69      	ldr	r3, [pc, #420]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ede:	220c      	movs	r2, #12
 8007ee0:	4393      	bics	r3, r2
 8007ee2:	0019      	movs	r1, r3
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	689a      	ldr	r2, [r3, #8]
 8007ee8:	4b65      	ldr	r3, [pc, #404]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007eea:	430a      	orrs	r2, r1
 8007eec:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	2210      	movs	r2, #16
 8007ef4:	4013      	ands	r3, r2
 8007ef6:	d009      	beq.n	8007f0c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007ef8:	4b61      	ldr	r3, [pc, #388]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007efc:	4a66      	ldr	r2, [pc, #408]	; (8008098 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8007efe:	4013      	ands	r3, r2
 8007f00:	0019      	movs	r1, r3
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	68da      	ldr	r2, [r3, #12]
 8007f06:	4b5e      	ldr	r3, [pc, #376]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f08:	430a      	orrs	r2, r1
 8007f0a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681a      	ldr	r2, [r3, #0]
 8007f10:	2380      	movs	r3, #128	; 0x80
 8007f12:	009b      	lsls	r3, r3, #2
 8007f14:	4013      	ands	r3, r2
 8007f16:	d009      	beq.n	8007f2c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007f18:	4b59      	ldr	r3, [pc, #356]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f1c:	4a5f      	ldr	r2, [pc, #380]	; (800809c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007f1e:	4013      	ands	r3, r2
 8007f20:	0019      	movs	r1, r3
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	699a      	ldr	r2, [r3, #24]
 8007f26:	4b56      	ldr	r3, [pc, #344]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f28:	430a      	orrs	r2, r1
 8007f2a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681a      	ldr	r2, [r3, #0]
 8007f30:	2380      	movs	r3, #128	; 0x80
 8007f32:	00db      	lsls	r3, r3, #3
 8007f34:	4013      	ands	r3, r2
 8007f36:	d009      	beq.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007f38:	4b51      	ldr	r3, [pc, #324]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f3c:	4a58      	ldr	r2, [pc, #352]	; (80080a0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007f3e:	4013      	ands	r3, r2
 8007f40:	0019      	movs	r1, r3
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	69da      	ldr	r2, [r3, #28]
 8007f46:	4b4e      	ldr	r3, [pc, #312]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f48:	430a      	orrs	r2, r1
 8007f4a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2220      	movs	r2, #32
 8007f52:	4013      	ands	r3, r2
 8007f54:	d009      	beq.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007f56:	4b4a      	ldr	r3, [pc, #296]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f5a:	4a52      	ldr	r2, [pc, #328]	; (80080a4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8007f5c:	4013      	ands	r3, r2
 8007f5e:	0019      	movs	r1, r3
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	691a      	ldr	r2, [r3, #16]
 8007f64:	4b46      	ldr	r3, [pc, #280]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f66:	430a      	orrs	r2, r1
 8007f68:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	2380      	movs	r3, #128	; 0x80
 8007f70:	01db      	lsls	r3, r3, #7
 8007f72:	4013      	ands	r3, r2
 8007f74:	d015      	beq.n	8007fa2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007f76:	4b42      	ldr	r3, [pc, #264]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f7a:	009b      	lsls	r3, r3, #2
 8007f7c:	0899      	lsrs	r1, r3, #2
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6a1a      	ldr	r2, [r3, #32]
 8007f82:	4b3f      	ldr	r3, [pc, #252]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f84:	430a      	orrs	r2, r1
 8007f86:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6a1a      	ldr	r2, [r3, #32]
 8007f8c:	2380      	movs	r3, #128	; 0x80
 8007f8e:	05db      	lsls	r3, r3, #23
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d106      	bne.n	8007fa2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8007f94:	4b3a      	ldr	r3, [pc, #232]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f96:	68da      	ldr	r2, [r3, #12]
 8007f98:	4b39      	ldr	r3, [pc, #228]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007f9a:	2180      	movs	r1, #128	; 0x80
 8007f9c:	0249      	lsls	r1, r1, #9
 8007f9e:	430a      	orrs	r2, r1
 8007fa0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681a      	ldr	r2, [r3, #0]
 8007fa6:	2380      	movs	r3, #128	; 0x80
 8007fa8:	031b      	lsls	r3, r3, #12
 8007faa:	4013      	ands	r3, r2
 8007fac:	d009      	beq.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007fae:	4b34      	ldr	r3, [pc, #208]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fb2:	2240      	movs	r2, #64	; 0x40
 8007fb4:	4393      	bics	r3, r2
 8007fb6:	0019      	movs	r1, r3
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007fbc:	4b30      	ldr	r3, [pc, #192]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007fbe:	430a      	orrs	r2, r1
 8007fc0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681a      	ldr	r2, [r3, #0]
 8007fc6:	2380      	movs	r3, #128	; 0x80
 8007fc8:	039b      	lsls	r3, r3, #14
 8007fca:	4013      	ands	r3, r2
 8007fcc:	d016      	beq.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8007fce:	4b2c      	ldr	r3, [pc, #176]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fd2:	4a35      	ldr	r2, [pc, #212]	; (80080a8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007fd4:	4013      	ands	r3, r2
 8007fd6:	0019      	movs	r1, r3
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007fdc:	4b28      	ldr	r3, [pc, #160]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007fde:	430a      	orrs	r2, r1
 8007fe0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007fe6:	2380      	movs	r3, #128	; 0x80
 8007fe8:	03db      	lsls	r3, r3, #15
 8007fea:	429a      	cmp	r2, r3
 8007fec:	d106      	bne.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8007fee:	4b24      	ldr	r3, [pc, #144]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007ff0:	68da      	ldr	r2, [r3, #12]
 8007ff2:	4b23      	ldr	r3, [pc, #140]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8007ff4:	2180      	movs	r1, #128	; 0x80
 8007ff6:	0449      	lsls	r1, r1, #17
 8007ff8:	430a      	orrs	r2, r1
 8007ffa:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681a      	ldr	r2, [r3, #0]
 8008000:	2380      	movs	r3, #128	; 0x80
 8008002:	03db      	lsls	r3, r3, #15
 8008004:	4013      	ands	r3, r2
 8008006:	d016      	beq.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8008008:	4b1d      	ldr	r3, [pc, #116]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800800a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800800c:	4a27      	ldr	r2, [pc, #156]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800800e:	4013      	ands	r3, r2
 8008010:	0019      	movs	r1, r3
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008016:	4b1a      	ldr	r3, [pc, #104]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008018:	430a      	orrs	r2, r1
 800801a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008020:	2380      	movs	r3, #128	; 0x80
 8008022:	045b      	lsls	r3, r3, #17
 8008024:	429a      	cmp	r2, r3
 8008026:	d106      	bne.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8008028:	4b15      	ldr	r3, [pc, #84]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800802a:	68da      	ldr	r2, [r3, #12]
 800802c:	4b14      	ldr	r3, [pc, #80]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800802e:	2180      	movs	r1, #128	; 0x80
 8008030:	0449      	lsls	r1, r1, #17
 8008032:	430a      	orrs	r2, r1
 8008034:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681a      	ldr	r2, [r3, #0]
 800803a:	2380      	movs	r3, #128	; 0x80
 800803c:	011b      	lsls	r3, r3, #4
 800803e:	4013      	ands	r3, r2
 8008040:	d016      	beq.n	8008070 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8008042:	4b0f      	ldr	r3, [pc, #60]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008046:	4a1a      	ldr	r2, [pc, #104]	; (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8008048:	4013      	ands	r3, r2
 800804a:	0019      	movs	r1, r3
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	695a      	ldr	r2, [r3, #20]
 8008050:	4b0b      	ldr	r3, [pc, #44]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008052:	430a      	orrs	r2, r1
 8008054:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	695a      	ldr	r2, [r3, #20]
 800805a:	2380      	movs	r3, #128	; 0x80
 800805c:	01db      	lsls	r3, r3, #7
 800805e:	429a      	cmp	r2, r3
 8008060:	d106      	bne.n	8008070 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8008062:	4b07      	ldr	r3, [pc, #28]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008064:	68da      	ldr	r2, [r3, #12]
 8008066:	4b06      	ldr	r3, [pc, #24]	; (8008080 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8008068:	2180      	movs	r1, #128	; 0x80
 800806a:	0249      	lsls	r1, r1, #9
 800806c:	430a      	orrs	r2, r1
 800806e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8008070:	2312      	movs	r3, #18
 8008072:	18fb      	adds	r3, r7, r3
 8008074:	781b      	ldrb	r3, [r3, #0]
}
 8008076:	0018      	movs	r0, r3
 8008078:	46bd      	mov	sp, r7
 800807a:	b006      	add	sp, #24
 800807c:	bd80      	pop	{r7, pc}
 800807e:	46c0      	nop			; (mov r8, r8)
 8008080:	40021000 	.word	0x40021000
 8008084:	40007000 	.word	0x40007000
 8008088:	fffffcff 	.word	0xfffffcff
 800808c:	fffeffff 	.word	0xfffeffff
 8008090:	00001388 	.word	0x00001388
 8008094:	efffffff 	.word	0xefffffff
 8008098:	fffff3ff 	.word	0xfffff3ff
 800809c:	fff3ffff 	.word	0xfff3ffff
 80080a0:	ffcfffff 	.word	0xffcfffff
 80080a4:	ffffcfff 	.word	0xffffcfff
 80080a8:	ffbfffff 	.word	0xffbfffff
 80080ac:	feffffff 	.word	0xfeffffff
 80080b0:	ffff3fff 	.word	0xffff3fff

080080b4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @note   (1) Peripheral not available on all devices
  * @note   (2) Peripheral Clock configuration not available on all devices
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b086      	sub	sp, #24
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80080bc:	2300      	movs	r3, #0
 80080be:	617b      	str	r3, [r7, #20]
  uint32_t rngdiv;
#endif /* RCC_CCIPR_RNGSEL */
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80080c0:	687a      	ldr	r2, [r7, #4]
 80080c2:	2380      	movs	r3, #128	; 0x80
 80080c4:	029b      	lsls	r3, r3, #10
 80080c6:	429a      	cmp	r2, r3
 80080c8:	d136      	bne.n	8008138 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80080ca:	4bcd      	ldr	r3, [pc, #820]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80080cc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80080ce:	23c0      	movs	r3, #192	; 0xc0
 80080d0:	009b      	lsls	r3, r3, #2
 80080d2:	4013      	ands	r3, r2
 80080d4:	60fb      	str	r3, [r7, #12]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80080d6:	4bca      	ldr	r3, [pc, #808]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80080d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80080da:	2202      	movs	r2, #2
 80080dc:	4013      	ands	r3, r2
 80080de:	2b02      	cmp	r3, #2
 80080e0:	d108      	bne.n	80080f4 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 80080e2:	68fa      	ldr	r2, [r7, #12]
 80080e4:	2380      	movs	r3, #128	; 0x80
 80080e6:	005b      	lsls	r3, r3, #1
 80080e8:	429a      	cmp	r2, r3
 80080ea:	d103      	bne.n	80080f4 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 80080ec:	2380      	movs	r3, #128	; 0x80
 80080ee:	021b      	lsls	r3, r3, #8
 80080f0:	617b      	str	r3, [r7, #20]
 80080f2:	e31c      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80080f4:	4bc2      	ldr	r3, [pc, #776]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80080f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080f8:	2202      	movs	r2, #2
 80080fa:	4013      	ands	r3, r2
 80080fc:	2b02      	cmp	r3, #2
 80080fe:	d108      	bne.n	8008112 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8008100:	68fa      	ldr	r2, [r7, #12]
 8008102:	2380      	movs	r3, #128	; 0x80
 8008104:	009b      	lsls	r3, r3, #2
 8008106:	429a      	cmp	r2, r3
 8008108:	d103      	bne.n	8008112 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
    {
      frequency = LSI_VALUE;
 800810a:	23fa      	movs	r3, #250	; 0xfa
 800810c:	01db      	lsls	r3, r3, #7
 800810e:	617b      	str	r3, [r7, #20]
 8008110:	e30d      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8008112:	4bbb      	ldr	r3, [pc, #748]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008114:	681a      	ldr	r2, [r3, #0]
 8008116:	2380      	movs	r3, #128	; 0x80
 8008118:	029b      	lsls	r3, r3, #10
 800811a:	401a      	ands	r2, r3
 800811c:	2380      	movs	r3, #128	; 0x80
 800811e:	029b      	lsls	r3, r3, #10
 8008120:	429a      	cmp	r2, r3
 8008122:	d000      	beq.n	8008126 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 8008124:	e303      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
 8008126:	68fa      	ldr	r2, [r7, #12]
 8008128:	23c0      	movs	r3, #192	; 0xc0
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	429a      	cmp	r2, r3
 800812e:	d000      	beq.n	8008132 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
 8008130:	e2fd      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    {
      frequency = HSE_VALUE / 32U;
 8008132:	4bb4      	ldr	r3, [pc, #720]	; (8008404 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8008134:	617b      	str	r3, [r7, #20]
 8008136:	e2fa      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 8008138:	4bb1      	ldr	r3, [pc, #708]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800813a:	68db      	ldr	r3, [r3, #12]
 800813c:	2203      	movs	r2, #3
 800813e:	4013      	ands	r3, r2
 8008140:	2b02      	cmp	r3, #2
 8008142:	d102      	bne.n	800814a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
    {
      pllvco = HSI_VALUE;
 8008144:	4bb0      	ldr	r3, [pc, #704]	; (8008408 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008146:	613b      	str	r3, [r7, #16]
 8008148:	e00a      	b.n	8008160 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 800814a:	4bad      	ldr	r3, [pc, #692]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800814c:	68db      	ldr	r3, [r3, #12]
 800814e:	2203      	movs	r2, #3
 8008150:	4013      	ands	r3, r2
 8008152:	2b03      	cmp	r3, #3
 8008154:	d102      	bne.n	800815c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      pllvco = HSE_VALUE;
 8008156:	4bad      	ldr	r3, [pc, #692]	; (800840c <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8008158:	613b      	str	r3, [r7, #16]
 800815a:	e001      	b.n	8008160 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else /* No source */
    {
      pllvco = 0U;
 800815c:	2300      	movs	r3, #0
 800815e:	613b      	str	r3, [r7, #16]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008160:	4ba7      	ldr	r3, [pc, #668]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008162:	68db      	ldr	r3, [r3, #12]
 8008164:	091b      	lsrs	r3, r3, #4
 8008166:	2207      	movs	r2, #7
 8008168:	4013      	ands	r3, r2
 800816a:	3301      	adds	r3, #1
 800816c:	0019      	movs	r1, r3
 800816e:	6938      	ldr	r0, [r7, #16]
 8008170:	f7f7 ffc8 	bl	8000104 <__udivsi3>
 8008174:	0003      	movs	r3, r0
 8008176:	613b      	str	r3, [r7, #16]

    switch (PeriphClk)
 8008178:	687a      	ldr	r2, [r7, #4]
 800817a:	2380      	movs	r3, #128	; 0x80
 800817c:	03db      	lsls	r3, r3, #15
 800817e:	429a      	cmp	r2, r3
 8008180:	d100      	bne.n	8008184 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 8008182:	e28e      	b.n	80086a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
 8008184:	687a      	ldr	r2, [r7, #4]
 8008186:	2380      	movs	r3, #128	; 0x80
 8008188:	03db      	lsls	r3, r3, #15
 800818a:	429a      	cmp	r2, r3
 800818c:	d900      	bls.n	8008190 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 800818e:	e2b7      	b.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	2380      	movs	r3, #128	; 0x80
 8008194:	039b      	lsls	r3, r3, #14
 8008196:	429a      	cmp	r2, r3
 8008198:	d100      	bne.n	800819c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800819a:	e253      	b.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	2380      	movs	r3, #128	; 0x80
 80081a0:	039b      	lsls	r3, r3, #14
 80081a2:	429a      	cmp	r2, r3
 80081a4:	d900      	bls.n	80081a8 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80081a6:	e2ab      	b.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	2380      	movs	r3, #128	; 0x80
 80081ac:	031b      	lsls	r3, r3, #12
 80081ae:	429a      	cmp	r2, r3
 80081b0:	d100      	bne.n	80081b4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80081b2:	e0b2      	b.n	800831a <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	2380      	movs	r3, #128	; 0x80
 80081b8:	031b      	lsls	r3, r3, #12
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d900      	bls.n	80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 80081be:	e29f      	b.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80081c0:	687a      	ldr	r2, [r7, #4]
 80081c2:	2380      	movs	r3, #128	; 0x80
 80081c4:	01db      	lsls	r3, r3, #7
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d100      	bne.n	80081cc <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 80081ca:	e103      	b.n	80083d4 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 80081cc:	687a      	ldr	r2, [r7, #4]
 80081ce:	2380      	movs	r3, #128	; 0x80
 80081d0:	01db      	lsls	r3, r3, #7
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d900      	bls.n	80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80081d6:	e293      	b.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80081d8:	687a      	ldr	r2, [r7, #4]
 80081da:	2380      	movs	r3, #128	; 0x80
 80081dc:	011b      	lsls	r3, r3, #4
 80081de:	429a      	cmp	r2, r3
 80081e0:	d100      	bne.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 80081e2:	e165      	b.n	80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	2380      	movs	r3, #128	; 0x80
 80081e8:	011b      	lsls	r3, r3, #4
 80081ea:	429a      	cmp	r2, r3
 80081ec:	d900      	bls.n	80081f0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 80081ee:	e287      	b.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	2380      	movs	r3, #128	; 0x80
 80081f4:	00db      	lsls	r3, r3, #3
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d100      	bne.n	80081fc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 80081fa:	e1e3      	b.n	80085c4 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 80081fc:	687a      	ldr	r2, [r7, #4]
 80081fe:	2380      	movs	r3, #128	; 0x80
 8008200:	00db      	lsls	r3, r3, #3
 8008202:	429a      	cmp	r2, r3
 8008204:	d900      	bls.n	8008208 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8008206:	e27b      	b.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008208:	687a      	ldr	r2, [r7, #4]
 800820a:	2380      	movs	r3, #128	; 0x80
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	429a      	cmp	r2, r3
 8008210:	d100      	bne.n	8008214 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8008212:	e197      	b.n	8008544 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8008214:	687a      	ldr	r2, [r7, #4]
 8008216:	2380      	movs	r3, #128	; 0x80
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	429a      	cmp	r2, r3
 800821c:	d900      	bls.n	8008220 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 800821e:	e26f      	b.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2b20      	cmp	r3, #32
 8008224:	d100      	bne.n	8008228 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8008226:	e118      	b.n	800845a <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2b20      	cmp	r3, #32
 800822c:	d900      	bls.n	8008230 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 800822e:	e267      	b.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2b10      	cmp	r3, #16
 8008234:	d100      	bne.n	8008238 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8008236:	e093      	b.n	8008360 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2b10      	cmp	r3, #16
 800823c:	d900      	bls.n	8008240 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 800823e:	e25f      	b.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2b01      	cmp	r3, #1
 8008244:	d003      	beq.n	800824e <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2b02      	cmp	r3, #2
 800824a:	d033      	beq.n	80082b4 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        }
        break;
#endif /* RCC_CCIPR2_FDCANSEL */

      default:
        break;
 800824c:	e258      	b.n	8008700 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800824e:	4b6c      	ldr	r3, [pc, #432]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008252:	2203      	movs	r2, #3
 8008254:	4013      	ands	r3, r2
 8008256:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d104      	bne.n	8008268 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 800825e:	f7ff fd5b 	bl	8007d18 <HAL_RCC_GetPCLK1Freq>
 8008262:	0003      	movs	r3, r0
 8008264:	617b      	str	r3, [r7, #20]
        break;
 8008266:	e24d      	b.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	2b01      	cmp	r3, #1
 800826c:	d104      	bne.n	8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
          frequency = HAL_RCC_GetSysClockFreq();
 800826e:	f7ff fcc7 	bl	8007c00 <HAL_RCC_GetSysClockFreq>
 8008272:	0003      	movs	r3, r0
 8008274:	617b      	str	r3, [r7, #20]
        break;
 8008276:	e245      	b.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8008278:	4b61      	ldr	r3, [pc, #388]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800827a:	681a      	ldr	r2, [r3, #0]
 800827c:	2380      	movs	r3, #128	; 0x80
 800827e:	00db      	lsls	r3, r3, #3
 8008280:	401a      	ands	r2, r3
 8008282:	2380      	movs	r3, #128	; 0x80
 8008284:	00db      	lsls	r3, r3, #3
 8008286:	429a      	cmp	r2, r3
 8008288:	d105      	bne.n	8008296 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2b02      	cmp	r3, #2
 800828e:	d102      	bne.n	8008296 <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
          frequency = HSI_VALUE;
 8008290:	4b5d      	ldr	r3, [pc, #372]	; (8008408 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8008292:	617b      	str	r3, [r7, #20]
        break;
 8008294:	e236      	b.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8008296:	4b5a      	ldr	r3, [pc, #360]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800829a:	2202      	movs	r2, #2
 800829c:	4013      	ands	r3, r2
 800829e:	2b02      	cmp	r3, #2
 80082a0:	d000      	beq.n	80082a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
 80082a2:	e22f      	b.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	2b03      	cmp	r3, #3
 80082a8:	d000      	beq.n	80082ac <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 80082aa:	e22b      	b.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          frequency = LSE_VALUE;
 80082ac:	2380      	movs	r3, #128	; 0x80
 80082ae:	021b      	lsls	r3, r3, #8
 80082b0:	617b      	str	r3, [r7, #20]
        break;
 80082b2:	e227      	b.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80082b4:	4b52      	ldr	r3, [pc, #328]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80082b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082b8:	220c      	movs	r2, #12
 80082ba:	4013      	ands	r3, r2
 80082bc:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d104      	bne.n	80082ce <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80082c4:	f7ff fd28 	bl	8007d18 <HAL_RCC_GetPCLK1Freq>
 80082c8:	0003      	movs	r3, r0
 80082ca:	617b      	str	r3, [r7, #20]
        break;
 80082cc:	e21c      	b.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	2b04      	cmp	r3, #4
 80082d2:	d104      	bne.n	80082de <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          frequency = HAL_RCC_GetSysClockFreq();
 80082d4:	f7ff fc94 	bl	8007c00 <HAL_RCC_GetSysClockFreq>
 80082d8:	0003      	movs	r3, r0
 80082da:	617b      	str	r3, [r7, #20]
        break;
 80082dc:	e214      	b.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80082de:	4b48      	ldr	r3, [pc, #288]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80082e0:	681a      	ldr	r2, [r3, #0]
 80082e2:	2380      	movs	r3, #128	; 0x80
 80082e4:	00db      	lsls	r3, r3, #3
 80082e6:	401a      	ands	r2, r3
 80082e8:	2380      	movs	r3, #128	; 0x80
 80082ea:	00db      	lsls	r3, r3, #3
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d105      	bne.n	80082fc <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	2b08      	cmp	r3, #8
 80082f4:	d102      	bne.n	80082fc <HAL_RCCEx_GetPeriphCLKFreq+0x248>
          frequency = HSI_VALUE;
 80082f6:	4b44      	ldr	r3, [pc, #272]	; (8008408 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80082f8:	617b      	str	r3, [r7, #20]
        break;
 80082fa:	e205      	b.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 80082fc:	4b40      	ldr	r3, [pc, #256]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80082fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008300:	2202      	movs	r2, #2
 8008302:	4013      	ands	r3, r2
 8008304:	2b02      	cmp	r3, #2
 8008306:	d000      	beq.n	800830a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8008308:	e1fe      	b.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2b0c      	cmp	r3, #12
 800830e:	d000      	beq.n	8008312 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8008310:	e1fa      	b.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
          frequency = LSE_VALUE;
 8008312:	2380      	movs	r3, #128	; 0x80
 8008314:	021b      	lsls	r3, r3, #8
 8008316:	617b      	str	r3, [r7, #20]
        break;
 8008318:	e1f6      	b.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800831a:	4b39      	ldr	r3, [pc, #228]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 800831c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800831e:	2240      	movs	r2, #64	; 0x40
 8008320:	4013      	ands	r3, r2
 8008322:	60fb      	str	r3, [r7, #12]
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
 8008324:	4b36      	ldr	r3, [pc, #216]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008326:	681a      	ldr	r2, [r3, #0]
 8008328:	2380      	movs	r3, #128	; 0x80
 800832a:	00db      	lsls	r3, r3, #3
 800832c:	401a      	ands	r2, r3
 800832e:	2380      	movs	r3, #128	; 0x80
 8008330:	00db      	lsls	r3, r3, #3
 8008332:	429a      	cmp	r2, r3
 8008334:	d105      	bne.n	8008342 <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d102      	bne.n	8008342 <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
          frequency = (HSI_VALUE / 488U);
 800833c:	4b34      	ldr	r3, [pc, #208]	; (8008410 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>)
 800833e:	617b      	str	r3, [r7, #20]
        break;
 8008340:	e1e4      	b.n	800870c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8008342:	4b2f      	ldr	r3, [pc, #188]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008344:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008346:	2202      	movs	r2, #2
 8008348:	4013      	ands	r3, r2
 800834a:	2b02      	cmp	r3, #2
 800834c:	d000      	beq.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
 800834e:	e1dd      	b.n	800870c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2b40      	cmp	r3, #64	; 0x40
 8008354:	d000      	beq.n	8008358 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8008356:	e1d9      	b.n	800870c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
          frequency = LSE_VALUE;
 8008358:	2380      	movs	r3, #128	; 0x80
 800835a:	021b      	lsls	r3, r3, #8
 800835c:	617b      	str	r3, [r7, #20]
        break;
 800835e:	e1d5      	b.n	800870c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008360:	4b27      	ldr	r3, [pc, #156]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008362:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008364:	23c0      	movs	r3, #192	; 0xc0
 8008366:	011b      	lsls	r3, r3, #4
 8008368:	4013      	ands	r3, r2
 800836a:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d104      	bne.n	800837c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008372:	f7ff fcd1 	bl	8007d18 <HAL_RCC_GetPCLK1Freq>
 8008376:	0003      	movs	r3, r0
 8008378:	617b      	str	r3, [r7, #20]
        break;
 800837a:	e1c9      	b.n	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800837c:	68fa      	ldr	r2, [r7, #12]
 800837e:	2380      	movs	r3, #128	; 0x80
 8008380:	00db      	lsls	r3, r3, #3
 8008382:	429a      	cmp	r2, r3
 8008384:	d104      	bne.n	8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>
          frequency = HAL_RCC_GetSysClockFreq();
 8008386:	f7ff fc3b 	bl	8007c00 <HAL_RCC_GetSysClockFreq>
 800838a:	0003      	movs	r3, r0
 800838c:	617b      	str	r3, [r7, #20]
        break;
 800838e:	e1bf      	b.n	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8008390:	4b1b      	ldr	r3, [pc, #108]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8008392:	681a      	ldr	r2, [r3, #0]
 8008394:	2380      	movs	r3, #128	; 0x80
 8008396:	00db      	lsls	r3, r3, #3
 8008398:	401a      	ands	r2, r3
 800839a:	2380      	movs	r3, #128	; 0x80
 800839c:	00db      	lsls	r3, r3, #3
 800839e:	429a      	cmp	r2, r3
 80083a0:	d107      	bne.n	80083b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
 80083a2:	68fa      	ldr	r2, [r7, #12]
 80083a4:	2380      	movs	r3, #128	; 0x80
 80083a6:	011b      	lsls	r3, r3, #4
 80083a8:	429a      	cmp	r2, r3
 80083aa:	d102      	bne.n	80083b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
          frequency = HSI_VALUE;
 80083ac:	4b16      	ldr	r3, [pc, #88]	; (8008408 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80083ae:	617b      	str	r3, [r7, #20]
        break;
 80083b0:	e1ae      	b.n	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80083b2:	4b13      	ldr	r3, [pc, #76]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80083b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083b6:	2202      	movs	r2, #2
 80083b8:	4013      	ands	r3, r2
 80083ba:	2b02      	cmp	r3, #2
 80083bc:	d000      	beq.n	80083c0 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 80083be:	e1a7      	b.n	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 80083c0:	68fa      	ldr	r2, [r7, #12]
 80083c2:	23c0      	movs	r3, #192	; 0xc0
 80083c4:	011b      	lsls	r3, r3, #4
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d000      	beq.n	80083cc <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 80083ca:	e1a1      	b.n	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
          frequency = LSE_VALUE;
 80083cc:	2380      	movs	r3, #128	; 0x80
 80083ce:	021b      	lsls	r3, r3, #8
 80083d0:	617b      	str	r3, [r7, #20]
        break;
 80083d2:	e19d      	b.n	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80083d4:	4b0a      	ldr	r3, [pc, #40]	; (8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 80083d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083d8:	0f9b      	lsrs	r3, r3, #30
 80083da:	079b      	lsls	r3, r3, #30
 80083dc:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d104      	bne.n	80083ee <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
          frequency = HAL_RCC_GetSysClockFreq();
 80083e4:	f7ff fc0c 	bl	8007c00 <HAL_RCC_GetSysClockFreq>
 80083e8:	0003      	movs	r3, r0
 80083ea:	617b      	str	r3, [r7, #20]
        break;
 80083ec:	e192      	b.n	8008714 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 80083ee:	68fa      	ldr	r2, [r7, #12]
 80083f0:	2380      	movs	r3, #128	; 0x80
 80083f2:	061b      	lsls	r3, r3, #24
 80083f4:	429a      	cmp	r2, r3
 80083f6:	d10d      	bne.n	8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
          frequency = HSI_VALUE;
 80083f8:	4b03      	ldr	r3, [pc, #12]	; (8008408 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80083fa:	617b      	str	r3, [r7, #20]
        break;
 80083fc:	e18a      	b.n	8008714 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80083fe:	46c0      	nop			; (mov r8, r8)
 8008400:	40021000 	.word	0x40021000
 8008404:	0003d090 	.word	0x0003d090
 8008408:	00f42400 	.word	0x00f42400
 800840c:	007a1200 	.word	0x007a1200
 8008410:	00008012 	.word	0x00008012
        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 8008414:	68fa      	ldr	r2, [r7, #12]
 8008416:	2380      	movs	r3, #128	; 0x80
 8008418:	05db      	lsls	r3, r3, #23
 800841a:	429a      	cmp	r2, r3
 800841c:	d000      	beq.n	8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
 800841e:	e179      	b.n	8008714 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8008420:	4bc5      	ldr	r3, [pc, #788]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008422:	68da      	ldr	r2, [r3, #12]
 8008424:	2380      	movs	r3, #128	; 0x80
 8008426:	025b      	lsls	r3, r3, #9
 8008428:	4013      	ands	r3, r2
 800842a:	d100      	bne.n	800842e <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 800842c:	e172      	b.n	8008714 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800842e:	4bc2      	ldr	r3, [pc, #776]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008430:	68db      	ldr	r3, [r3, #12]
 8008432:	0a1b      	lsrs	r3, r3, #8
 8008434:	227f      	movs	r2, #127	; 0x7f
 8008436:	4013      	ands	r3, r2
 8008438:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	68ba      	ldr	r2, [r7, #8]
 800843e:	435a      	muls	r2, r3
 8008440:	4bbd      	ldr	r3, [pc, #756]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008442:	68db      	ldr	r3, [r3, #12]
 8008444:	0c5b      	lsrs	r3, r3, #17
 8008446:	211f      	movs	r1, #31
 8008448:	400b      	ands	r3, r1
 800844a:	3301      	adds	r3, #1
 800844c:	0019      	movs	r1, r3
 800844e:	0010      	movs	r0, r2
 8008450:	f7f7 fe58 	bl	8000104 <__udivsi3>
 8008454:	0003      	movs	r3, r0
 8008456:	617b      	str	r3, [r7, #20]
        break;
 8008458:	e15c      	b.n	8008714 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800845a:	4bb7      	ldr	r3, [pc, #732]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800845c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800845e:	23c0      	movs	r3, #192	; 0xc0
 8008460:	019b      	lsls	r3, r3, #6
 8008462:	4013      	ands	r3, r2
 8008464:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d104      	bne.n	8008476 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
          frequency = HAL_RCC_GetPCLK1Freq();
 800846c:	f7ff fc54 	bl	8007d18 <HAL_RCC_GetPCLK1Freq>
 8008470:	0003      	movs	r3, r0
 8008472:	617b      	str	r3, [r7, #20]
        break;
 8008474:	e150      	b.n	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8008476:	68fa      	ldr	r2, [r7, #12]
 8008478:	2380      	movs	r3, #128	; 0x80
 800847a:	015b      	lsls	r3, r3, #5
 800847c:	429a      	cmp	r2, r3
 800847e:	d104      	bne.n	800848a <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          frequency = HAL_RCC_GetSysClockFreq();
 8008480:	f7ff fbbe 	bl	8007c00 <HAL_RCC_GetSysClockFreq>
 8008484:	0003      	movs	r3, r0
 8008486:	617b      	str	r3, [r7, #20]
        break;
 8008488:	e146      	b.n	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800848a:	4bab      	ldr	r3, [pc, #684]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800848c:	681a      	ldr	r2, [r3, #0]
 800848e:	2380      	movs	r3, #128	; 0x80
 8008490:	00db      	lsls	r3, r3, #3
 8008492:	401a      	ands	r2, r3
 8008494:	2380      	movs	r3, #128	; 0x80
 8008496:	00db      	lsls	r3, r3, #3
 8008498:	429a      	cmp	r2, r3
 800849a:	d000      	beq.n	800849e <HAL_RCCEx_GetPeriphCLKFreq+0x3ea>
 800849c:	e13c      	b.n	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800849e:	68fa      	ldr	r2, [r7, #12]
 80084a0:	2380      	movs	r3, #128	; 0x80
 80084a2:	019b      	lsls	r3, r3, #6
 80084a4:	429a      	cmp	r2, r3
 80084a6:	d000      	beq.n	80084aa <HAL_RCCEx_GetPeriphCLKFreq+0x3f6>
 80084a8:	e136      	b.n	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          frequency = HSI_VALUE;
 80084aa:	4ba4      	ldr	r3, [pc, #656]	; (800873c <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 80084ac:	617b      	str	r3, [r7, #20]
        break;
 80084ae:	e133      	b.n	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 80084b0:	4ba1      	ldr	r3, [pc, #644]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80084b2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80084b4:	23c0      	movs	r3, #192	; 0xc0
 80084b6:	021b      	lsls	r3, r3, #8
 80084b8:	4013      	ands	r3, r2
 80084ba:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 80084bc:	68fa      	ldr	r2, [r7, #12]
 80084be:	2380      	movs	r3, #128	; 0x80
 80084c0:	01db      	lsls	r3, r3, #7
 80084c2:	429a      	cmp	r2, r3
 80084c4:	d11c      	bne.n	8008500 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 80084c6:	4b9c      	ldr	r3, [pc, #624]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80084c8:	68da      	ldr	r2, [r3, #12]
 80084ca:	2380      	movs	r3, #128	; 0x80
 80084cc:	025b      	lsls	r3, r3, #9
 80084ce:	4013      	ands	r3, r2
 80084d0:	d100      	bne.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
 80084d2:	e123      	b.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80084d4:	4b98      	ldr	r3, [pc, #608]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80084d6:	68db      	ldr	r3, [r3, #12]
 80084d8:	0a1b      	lsrs	r3, r3, #8
 80084da:	227f      	movs	r2, #127	; 0x7f
 80084dc:	4013      	ands	r3, r2
 80084de:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	68ba      	ldr	r2, [r7, #8]
 80084e4:	435a      	muls	r2, r3
 80084e6:	4b94      	ldr	r3, [pc, #592]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	0c5b      	lsrs	r3, r3, #17
 80084ec:	211f      	movs	r1, #31
 80084ee:	400b      	ands	r3, r1
 80084f0:	3301      	adds	r3, #1
 80084f2:	0019      	movs	r1, r3
 80084f4:	0010      	movs	r0, r2
 80084f6:	f7f7 fe05 	bl	8000104 <__udivsi3>
 80084fa:	0003      	movs	r3, r0
 80084fc:	617b      	str	r3, [r7, #20]
        break;
 80084fe:	e10d      	b.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d104      	bne.n	8008510 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          frequency = HAL_RCC_GetSysClockFreq();
 8008506:	f7ff fb7b 	bl	8007c00 <HAL_RCC_GetSysClockFreq>
 800850a:	0003      	movs	r3, r0
 800850c:	617b      	str	r3, [r7, #20]
        break;
 800850e:	e105      	b.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 8008510:	4b89      	ldr	r3, [pc, #548]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008512:	681a      	ldr	r2, [r3, #0]
 8008514:	2380      	movs	r3, #128	; 0x80
 8008516:	00db      	lsls	r3, r3, #3
 8008518:	401a      	ands	r2, r3
 800851a:	2380      	movs	r3, #128	; 0x80
 800851c:	00db      	lsls	r3, r3, #3
 800851e:	429a      	cmp	r2, r3
 8008520:	d107      	bne.n	8008532 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
 8008522:	68fa      	ldr	r2, [r7, #12]
 8008524:	2380      	movs	r3, #128	; 0x80
 8008526:	021b      	lsls	r3, r3, #8
 8008528:	429a      	cmp	r2, r3
 800852a:	d102      	bne.n	8008532 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          frequency = HSI_VALUE;
 800852c:	4b83      	ldr	r3, [pc, #524]	; (800873c <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 800852e:	617b      	str	r3, [r7, #20]
        break;
 8008530:	e0f4      	b.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 8008532:	68fa      	ldr	r2, [r7, #12]
 8008534:	23c0      	movs	r3, #192	; 0xc0
 8008536:	021b      	lsls	r3, r3, #8
 8008538:	429a      	cmp	r2, r3
 800853a:	d000      	beq.n	800853e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800853c:	e0ee      	b.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 800853e:	4b80      	ldr	r3, [pc, #512]	; (8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8008540:	617b      	str	r3, [r7, #20]
        break;
 8008542:	e0eb      	b.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008544:	4b7c      	ldr	r3, [pc, #496]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008546:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008548:	23c0      	movs	r3, #192	; 0xc0
 800854a:	031b      	lsls	r3, r3, #12
 800854c:	4013      	ands	r3, r2
 800854e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d104      	bne.n	8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008556:	f7ff fbdf 	bl	8007d18 <HAL_RCC_GetPCLK1Freq>
 800855a:	0003      	movs	r3, r0
 800855c:	617b      	str	r3, [r7, #20]
        break;
 800855e:	e0df      	b.n	8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8008560:	4b75      	ldr	r3, [pc, #468]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008562:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008564:	2202      	movs	r2, #2
 8008566:	4013      	ands	r3, r2
 8008568:	2b02      	cmp	r3, #2
 800856a:	d108      	bne.n	800857e <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
 800856c:	68fa      	ldr	r2, [r7, #12]
 800856e:	2380      	movs	r3, #128	; 0x80
 8008570:	02db      	lsls	r3, r3, #11
 8008572:	429a      	cmp	r2, r3
 8008574:	d103      	bne.n	800857e <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          frequency = LSI_VALUE;
 8008576:	23fa      	movs	r3, #250	; 0xfa
 8008578:	01db      	lsls	r3, r3, #7
 800857a:	617b      	str	r3, [r7, #20]
 800857c:	e021      	b.n	80085c2 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 800857e:	4b6e      	ldr	r3, [pc, #440]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	2380      	movs	r3, #128	; 0x80
 8008584:	00db      	lsls	r3, r3, #3
 8008586:	401a      	ands	r2, r3
 8008588:	2380      	movs	r3, #128	; 0x80
 800858a:	00db      	lsls	r3, r3, #3
 800858c:	429a      	cmp	r2, r3
 800858e:	d107      	bne.n	80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8008590:	68fa      	ldr	r2, [r7, #12]
 8008592:	2380      	movs	r3, #128	; 0x80
 8008594:	031b      	lsls	r3, r3, #12
 8008596:	429a      	cmp	r2, r3
 8008598:	d102      	bne.n	80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          frequency = HSI_VALUE;
 800859a:	4b68      	ldr	r3, [pc, #416]	; (800873c <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 800859c:	617b      	str	r3, [r7, #20]
 800859e:	e010      	b.n	80085c2 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 80085a0:	4b65      	ldr	r3, [pc, #404]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80085a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085a4:	2202      	movs	r2, #2
 80085a6:	4013      	ands	r3, r2
 80085a8:	2b02      	cmp	r3, #2
 80085aa:	d000      	beq.n	80085ae <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80085ac:	e0b8      	b.n	8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80085ae:	68fa      	ldr	r2, [r7, #12]
 80085b0:	23c0      	movs	r3, #192	; 0xc0
 80085b2:	031b      	lsls	r3, r3, #12
 80085b4:	429a      	cmp	r2, r3
 80085b6:	d000      	beq.n	80085ba <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80085b8:	e0b2      	b.n	8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          frequency = LSE_VALUE;
 80085ba:	2380      	movs	r3, #128	; 0x80
 80085bc:	021b      	lsls	r3, r3, #8
 80085be:	617b      	str	r3, [r7, #20]
        break;
 80085c0:	e0ae      	b.n	8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80085c2:	e0ad      	b.n	8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80085c4:	4b5c      	ldr	r3, [pc, #368]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80085c6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085c8:	23c0      	movs	r3, #192	; 0xc0
 80085ca:	039b      	lsls	r3, r3, #14
 80085cc:	4013      	ands	r3, r2
 80085ce:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d104      	bne.n	80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
          frequency = HAL_RCC_GetPCLK1Freq();
 80085d6:	f7ff fb9f 	bl	8007d18 <HAL_RCC_GetPCLK1Freq>
 80085da:	0003      	movs	r3, r0
 80085dc:	617b      	str	r3, [r7, #20]
        break;
 80085de:	e0a1      	b.n	8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80085e0:	4b55      	ldr	r3, [pc, #340]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80085e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80085e4:	2202      	movs	r2, #2
 80085e6:	4013      	ands	r3, r2
 80085e8:	2b02      	cmp	r3, #2
 80085ea:	d108      	bne.n	80085fe <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 80085ec:	68fa      	ldr	r2, [r7, #12]
 80085ee:	2380      	movs	r3, #128	; 0x80
 80085f0:	035b      	lsls	r3, r3, #13
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d103      	bne.n	80085fe <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = LSI_VALUE;
 80085f6:	23fa      	movs	r3, #250	; 0xfa
 80085f8:	01db      	lsls	r3, r3, #7
 80085fa:	617b      	str	r3, [r7, #20]
 80085fc:	e021      	b.n	8008642 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 80085fe:	4b4e      	ldr	r3, [pc, #312]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008600:	681a      	ldr	r2, [r3, #0]
 8008602:	2380      	movs	r3, #128	; 0x80
 8008604:	00db      	lsls	r3, r3, #3
 8008606:	401a      	ands	r2, r3
 8008608:	2380      	movs	r3, #128	; 0x80
 800860a:	00db      	lsls	r3, r3, #3
 800860c:	429a      	cmp	r2, r3
 800860e:	d107      	bne.n	8008620 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
 8008610:	68fa      	ldr	r2, [r7, #12]
 8008612:	2380      	movs	r3, #128	; 0x80
 8008614:	039b      	lsls	r3, r3, #14
 8008616:	429a      	cmp	r2, r3
 8008618:	d102      	bne.n	8008620 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
          frequency = HSI_VALUE;
 800861a:	4b48      	ldr	r3, [pc, #288]	; (800873c <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 800861c:	617b      	str	r3, [r7, #20]
 800861e:	e010      	b.n	8008642 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8008620:	4b45      	ldr	r3, [pc, #276]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008622:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008624:	2202      	movs	r2, #2
 8008626:	4013      	ands	r3, r2
 8008628:	2b02      	cmp	r3, #2
 800862a:	d000      	beq.n	800862e <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 800862c:	e07a      	b.n	8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 800862e:	68fa      	ldr	r2, [r7, #12]
 8008630:	23c0      	movs	r3, #192	; 0xc0
 8008632:	039b      	lsls	r3, r3, #14
 8008634:	429a      	cmp	r2, r3
 8008636:	d000      	beq.n	800863a <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 8008638:	e074      	b.n	8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          frequency = LSE_VALUE;
 800863a:	2380      	movs	r3, #128	; 0x80
 800863c:	021b      	lsls	r3, r3, #8
 800863e:	617b      	str	r3, [r7, #20]
        break;
 8008640:	e070      	b.n	8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 8008642:	e06f      	b.n	8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 8008644:	4b3c      	ldr	r3, [pc, #240]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008646:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008648:	2380      	movs	r3, #128	; 0x80
 800864a:	03db      	lsls	r3, r3, #15
 800864c:	4013      	ands	r3, r2
 800864e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 8008650:	68fa      	ldr	r2, [r7, #12]
 8008652:	2380      	movs	r3, #128	; 0x80
 8008654:	03db      	lsls	r3, r3, #15
 8008656:	429a      	cmp	r2, r3
 8008658:	d11b      	bne.n	8008692 <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 800865a:	4b37      	ldr	r3, [pc, #220]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800865c:	68da      	ldr	r2, [r3, #12]
 800865e:	2380      	movs	r3, #128	; 0x80
 8008660:	045b      	lsls	r3, r3, #17
 8008662:	4013      	ands	r3, r2
 8008664:	d060      	beq.n	8008728 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8008666:	4b34      	ldr	r3, [pc, #208]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8008668:	68db      	ldr	r3, [r3, #12]
 800866a:	0a1b      	lsrs	r3, r3, #8
 800866c:	227f      	movs	r2, #127	; 0x7f
 800866e:	4013      	ands	r3, r2
 8008670:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	68ba      	ldr	r2, [r7, #8]
 8008676:	435a      	muls	r2, r3
 8008678:	4b2f      	ldr	r3, [pc, #188]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800867a:	68db      	ldr	r3, [r3, #12]
 800867c:	0e5b      	lsrs	r3, r3, #25
 800867e:	2107      	movs	r1, #7
 8008680:	400b      	ands	r3, r1
 8008682:	3301      	adds	r3, #1
 8008684:	0019      	movs	r1, r3
 8008686:	0010      	movs	r0, r2
 8008688:	f7f7 fd3c 	bl	8000104 <__udivsi3>
 800868c:	0003      	movs	r3, r0
 800868e:	617b      	str	r3, [r7, #20]
        break;
 8008690:	e04a      	b.n	8008728 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d147      	bne.n	8008728 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008698:	f7ff fb3e 	bl	8007d18 <HAL_RCC_GetPCLK1Freq>
 800869c:	0003      	movs	r3, r0
 800869e:	617b      	str	r3, [r7, #20]
        break;
 80086a0:	e042      	b.n	8008728 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
 80086a2:	4b25      	ldr	r3, [pc, #148]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80086a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80086a6:	2380      	movs	r3, #128	; 0x80
 80086a8:	045b      	lsls	r3, r3, #17
 80086aa:	4013      	ands	r3, r2
 80086ac:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
 80086ae:	68fa      	ldr	r2, [r7, #12]
 80086b0:	2380      	movs	r3, #128	; 0x80
 80086b2:	045b      	lsls	r3, r3, #17
 80086b4:	429a      	cmp	r2, r3
 80086b6:	d11b      	bne.n	80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 80086b8:	4b1f      	ldr	r3, [pc, #124]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80086ba:	68da      	ldr	r2, [r3, #12]
 80086bc:	2380      	movs	r3, #128	; 0x80
 80086be:	045b      	lsls	r3, r3, #17
 80086c0:	4013      	ands	r3, r2
 80086c2:	d033      	beq.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x678>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80086c4:	4b1c      	ldr	r3, [pc, #112]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80086c6:	68db      	ldr	r3, [r3, #12]
 80086c8:	0a1b      	lsrs	r3, r3, #8
 80086ca:	227f      	movs	r2, #127	; 0x7f
 80086cc:	4013      	ands	r3, r2
 80086ce:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	68ba      	ldr	r2, [r7, #8]
 80086d4:	435a      	muls	r2, r3
 80086d6:	4b18      	ldr	r3, [pc, #96]	; (8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80086d8:	68db      	ldr	r3, [r3, #12]
 80086da:	0e5b      	lsrs	r3, r3, #25
 80086dc:	2107      	movs	r1, #7
 80086de:	400b      	ands	r3, r1
 80086e0:	3301      	adds	r3, #1
 80086e2:	0019      	movs	r1, r3
 80086e4:	0010      	movs	r0, r2
 80086e6:	f7f7 fd0d 	bl	8000104 <__udivsi3>
 80086ea:	0003      	movs	r3, r0
 80086ec:	617b      	str	r3, [r7, #20]
        break;
 80086ee:	e01d      	b.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d11a      	bne.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x678>
          frequency = HAL_RCC_GetPCLK1Freq();
 80086f6:	f7ff fb0f 	bl	8007d18 <HAL_RCC_GetPCLK1Freq>
 80086fa:	0003      	movs	r3, r0
 80086fc:	617b      	str	r3, [r7, #20]
        break;
 80086fe:	e015      	b.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        break;
 8008700:	46c0      	nop			; (mov r8, r8)
 8008702:	e014      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008704:	46c0      	nop			; (mov r8, r8)
 8008706:	e012      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008708:	46c0      	nop			; (mov r8, r8)
 800870a:	e010      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800870c:	46c0      	nop			; (mov r8, r8)
 800870e:	e00e      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008710:	46c0      	nop			; (mov r8, r8)
 8008712:	e00c      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008714:	46c0      	nop			; (mov r8, r8)
 8008716:	e00a      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008718:	46c0      	nop			; (mov r8, r8)
 800871a:	e008      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800871c:	46c0      	nop			; (mov r8, r8)
 800871e:	e006      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008720:	46c0      	nop			; (mov r8, r8)
 8008722:	e004      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008724:	46c0      	nop			; (mov r8, r8)
 8008726:	e002      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8008728:	46c0      	nop			; (mov r8, r8)
 800872a:	e000      	b.n	800872e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800872c:	46c0      	nop			; (mov r8, r8)
    }
  }

  return (frequency);
 800872e:	697b      	ldr	r3, [r7, #20]
}
 8008730:	0018      	movs	r0, r3
 8008732:	46bd      	mov	sp, r7
 8008734:	b006      	add	sp, #24
 8008736:	bd80      	pop	{r7, pc}
 8008738:	40021000 	.word	0x40021000
 800873c:	00f42400 	.word	0x00f42400
 8008740:	0000bb80 	.word	0x0000bb80

08008744 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b084      	sub	sp, #16
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d101      	bne.n	8008756 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008752:	2301      	movs	r3, #1
 8008754:	e0a8      	b.n	80088a8 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800875a:	2b00      	cmp	r3, #0
 800875c:	d109      	bne.n	8008772 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	685a      	ldr	r2, [r3, #4]
 8008762:	2382      	movs	r3, #130	; 0x82
 8008764:	005b      	lsls	r3, r3, #1
 8008766:	429a      	cmp	r2, r3
 8008768:	d009      	beq.n	800877e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2200      	movs	r2, #0
 800876e:	61da      	str	r2, [r3, #28]
 8008770:	e005      	b.n	800877e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2200      	movs	r2, #0
 8008782:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	225d      	movs	r2, #93	; 0x5d
 8008788:	5c9b      	ldrb	r3, [r3, r2]
 800878a:	b2db      	uxtb	r3, r3
 800878c:	2b00      	cmp	r3, #0
 800878e:	d107      	bne.n	80087a0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	225c      	movs	r2, #92	; 0x5c
 8008794:	2100      	movs	r1, #0
 8008796:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	0018      	movs	r0, r3
 800879c:	f7fb fc00 	bl	8003fa0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	225d      	movs	r2, #93	; 0x5d
 80087a4:	2102      	movs	r1, #2
 80087a6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	681a      	ldr	r2, [r3, #0]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	2140      	movs	r1, #64	; 0x40
 80087b4:	438a      	bics	r2, r1
 80087b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	68da      	ldr	r2, [r3, #12]
 80087bc:	23e0      	movs	r3, #224	; 0xe0
 80087be:	00db      	lsls	r3, r3, #3
 80087c0:	429a      	cmp	r2, r3
 80087c2:	d902      	bls.n	80087ca <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80087c4:	2300      	movs	r3, #0
 80087c6:	60fb      	str	r3, [r7, #12]
 80087c8:	e002      	b.n	80087d0 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80087ca:	2380      	movs	r3, #128	; 0x80
 80087cc:	015b      	lsls	r3, r3, #5
 80087ce:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	68da      	ldr	r2, [r3, #12]
 80087d4:	23f0      	movs	r3, #240	; 0xf0
 80087d6:	011b      	lsls	r3, r3, #4
 80087d8:	429a      	cmp	r2, r3
 80087da:	d008      	beq.n	80087ee <HAL_SPI_Init+0xaa>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	68da      	ldr	r2, [r3, #12]
 80087e0:	23e0      	movs	r3, #224	; 0xe0
 80087e2:	00db      	lsls	r3, r3, #3
 80087e4:	429a      	cmp	r2, r3
 80087e6:	d002      	beq.n	80087ee <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2200      	movs	r2, #0
 80087ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	685a      	ldr	r2, [r3, #4]
 80087f2:	2382      	movs	r3, #130	; 0x82
 80087f4:	005b      	lsls	r3, r3, #1
 80087f6:	401a      	ands	r2, r3
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6899      	ldr	r1, [r3, #8]
 80087fc:	2384      	movs	r3, #132	; 0x84
 80087fe:	021b      	lsls	r3, r3, #8
 8008800:	400b      	ands	r3, r1
 8008802:	431a      	orrs	r2, r3
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	691b      	ldr	r3, [r3, #16]
 8008808:	2102      	movs	r1, #2
 800880a:	400b      	ands	r3, r1
 800880c:	431a      	orrs	r2, r3
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	695b      	ldr	r3, [r3, #20]
 8008812:	2101      	movs	r1, #1
 8008814:	400b      	ands	r3, r1
 8008816:	431a      	orrs	r2, r3
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6999      	ldr	r1, [r3, #24]
 800881c:	2380      	movs	r3, #128	; 0x80
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	400b      	ands	r3, r1
 8008822:	431a      	orrs	r2, r3
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	69db      	ldr	r3, [r3, #28]
 8008828:	2138      	movs	r1, #56	; 0x38
 800882a:	400b      	ands	r3, r1
 800882c:	431a      	orrs	r2, r3
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6a1b      	ldr	r3, [r3, #32]
 8008832:	2180      	movs	r1, #128	; 0x80
 8008834:	400b      	ands	r3, r1
 8008836:	431a      	orrs	r2, r3
 8008838:	0011      	movs	r1, r2
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800883e:	2380      	movs	r3, #128	; 0x80
 8008840:	019b      	lsls	r3, r3, #6
 8008842:	401a      	ands	r2, r3
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	430a      	orrs	r2, r1
 800884a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	699b      	ldr	r3, [r3, #24]
 8008850:	0c1b      	lsrs	r3, r3, #16
 8008852:	2204      	movs	r2, #4
 8008854:	401a      	ands	r2, r3
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800885a:	2110      	movs	r1, #16
 800885c:	400b      	ands	r3, r1
 800885e:	431a      	orrs	r2, r3
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008864:	2108      	movs	r1, #8
 8008866:	400b      	ands	r3, r1
 8008868:	431a      	orrs	r2, r3
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	68d9      	ldr	r1, [r3, #12]
 800886e:	23f0      	movs	r3, #240	; 0xf0
 8008870:	011b      	lsls	r3, r3, #4
 8008872:	400b      	ands	r3, r1
 8008874:	431a      	orrs	r2, r3
 8008876:	0011      	movs	r1, r2
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	2380      	movs	r3, #128	; 0x80
 800887c:	015b      	lsls	r3, r3, #5
 800887e:	401a      	ands	r2, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	430a      	orrs	r2, r1
 8008886:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	69da      	ldr	r2, [r3, #28]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4907      	ldr	r1, [pc, #28]	; (80088b0 <HAL_SPI_Init+0x16c>)
 8008894:	400a      	ands	r2, r1
 8008896:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2200      	movs	r2, #0
 800889c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	225d      	movs	r2, #93	; 0x5d
 80088a2:	2101      	movs	r1, #1
 80088a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80088a6:	2300      	movs	r3, #0
}
 80088a8:	0018      	movs	r0, r3
 80088aa:	46bd      	mov	sp, r7
 80088ac:	b004      	add	sp, #16
 80088ae:	bd80      	pop	{r7, pc}
 80088b0:	fffff7ff 	.word	0xfffff7ff

080088b4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b088      	sub	sp, #32
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	60f8      	str	r0, [r7, #12]
 80088bc:	60b9      	str	r1, [r7, #8]
 80088be:	603b      	str	r3, [r7, #0]
 80088c0:	1dbb      	adds	r3, r7, #6
 80088c2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80088c4:	231f      	movs	r3, #31
 80088c6:	18fb      	adds	r3, r7, r3
 80088c8:	2200      	movs	r2, #0
 80088ca:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	225c      	movs	r2, #92	; 0x5c
 80088d0:	5c9b      	ldrb	r3, [r3, r2]
 80088d2:	2b01      	cmp	r3, #1
 80088d4:	d101      	bne.n	80088da <HAL_SPI_Transmit+0x26>
 80088d6:	2302      	movs	r3, #2
 80088d8:	e140      	b.n	8008b5c <HAL_SPI_Transmit+0x2a8>
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	225c      	movs	r2, #92	; 0x5c
 80088de:	2101      	movs	r1, #1
 80088e0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80088e2:	f7fb ff0b 	bl	80046fc <HAL_GetTick>
 80088e6:	0003      	movs	r3, r0
 80088e8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80088ea:	2316      	movs	r3, #22
 80088ec:	18fb      	adds	r3, r7, r3
 80088ee:	1dba      	adds	r2, r7, #6
 80088f0:	8812      	ldrh	r2, [r2, #0]
 80088f2:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	225d      	movs	r2, #93	; 0x5d
 80088f8:	5c9b      	ldrb	r3, [r3, r2]
 80088fa:	b2db      	uxtb	r3, r3
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	d004      	beq.n	800890a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8008900:	231f      	movs	r3, #31
 8008902:	18fb      	adds	r3, r7, r3
 8008904:	2202      	movs	r2, #2
 8008906:	701a      	strb	r2, [r3, #0]
    goto error;
 8008908:	e11d      	b.n	8008b46 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d003      	beq.n	8008918 <HAL_SPI_Transmit+0x64>
 8008910:	1dbb      	adds	r3, r7, #6
 8008912:	881b      	ldrh	r3, [r3, #0]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d104      	bne.n	8008922 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8008918:	231f      	movs	r3, #31
 800891a:	18fb      	adds	r3, r7, r3
 800891c:	2201      	movs	r2, #1
 800891e:	701a      	strb	r2, [r3, #0]
    goto error;
 8008920:	e111      	b.n	8008b46 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	225d      	movs	r2, #93	; 0x5d
 8008926:	2103      	movs	r1, #3
 8008928:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	2200      	movs	r2, #0
 800892e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	68ba      	ldr	r2, [r7, #8]
 8008934:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	1dba      	adds	r2, r7, #6
 800893a:	8812      	ldrh	r2, [r2, #0]
 800893c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	1dba      	adds	r2, r7, #6
 8008942:	8812      	ldrh	r2, [r2, #0]
 8008944:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2200      	movs	r2, #0
 800894a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2244      	movs	r2, #68	; 0x44
 8008950:	2100      	movs	r1, #0
 8008952:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	2246      	movs	r2, #70	; 0x46
 8008958:	2100      	movs	r1, #0
 800895a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2200      	movs	r2, #0
 8008960:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2200      	movs	r2, #0
 8008966:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	689a      	ldr	r2, [r3, #8]
 800896c:	2380      	movs	r3, #128	; 0x80
 800896e:	021b      	lsls	r3, r3, #8
 8008970:	429a      	cmp	r2, r3
 8008972:	d110      	bne.n	8008996 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	681a      	ldr	r2, [r3, #0]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	2140      	movs	r1, #64	; 0x40
 8008980:	438a      	bics	r2, r1
 8008982:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	2180      	movs	r1, #128	; 0x80
 8008990:	01c9      	lsls	r1, r1, #7
 8008992:	430a      	orrs	r2, r1
 8008994:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	2240      	movs	r2, #64	; 0x40
 800899e:	4013      	ands	r3, r2
 80089a0:	2b40      	cmp	r3, #64	; 0x40
 80089a2:	d007      	beq.n	80089b4 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	681a      	ldr	r2, [r3, #0]
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	2140      	movs	r1, #64	; 0x40
 80089b0:	430a      	orrs	r2, r1
 80089b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	68da      	ldr	r2, [r3, #12]
 80089b8:	23e0      	movs	r3, #224	; 0xe0
 80089ba:	00db      	lsls	r3, r3, #3
 80089bc:	429a      	cmp	r2, r3
 80089be:	d94e      	bls.n	8008a5e <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d004      	beq.n	80089d2 <HAL_SPI_Transmit+0x11e>
 80089c8:	2316      	movs	r3, #22
 80089ca:	18fb      	adds	r3, r7, r3
 80089cc:	881b      	ldrh	r3, [r3, #0]
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d13f      	bne.n	8008a52 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089d6:	881a      	ldrh	r2, [r3, #0]
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089e2:	1c9a      	adds	r2, r3, #2
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80089ec:	b29b      	uxth	r3, r3
 80089ee:	3b01      	subs	r3, #1
 80089f0:	b29a      	uxth	r2, r3
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80089f6:	e02c      	b.n	8008a52 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	689b      	ldr	r3, [r3, #8]
 80089fe:	2202      	movs	r2, #2
 8008a00:	4013      	ands	r3, r2
 8008a02:	2b02      	cmp	r3, #2
 8008a04:	d112      	bne.n	8008a2c <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a0a:	881a      	ldrh	r2, [r3, #0]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a16:	1c9a      	adds	r2, r3, #2
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008a20:	b29b      	uxth	r3, r3
 8008a22:	3b01      	subs	r3, #1
 8008a24:	b29a      	uxth	r2, r3
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008a2a:	e012      	b.n	8008a52 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a2c:	f7fb fe66 	bl	80046fc <HAL_GetTick>
 8008a30:	0002      	movs	r2, r0
 8008a32:	69bb      	ldr	r3, [r7, #24]
 8008a34:	1ad3      	subs	r3, r2, r3
 8008a36:	683a      	ldr	r2, [r7, #0]
 8008a38:	429a      	cmp	r2, r3
 8008a3a:	d802      	bhi.n	8008a42 <HAL_SPI_Transmit+0x18e>
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	3301      	adds	r3, #1
 8008a40:	d102      	bne.n	8008a48 <HAL_SPI_Transmit+0x194>
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d104      	bne.n	8008a52 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8008a48:	231f      	movs	r3, #31
 8008a4a:	18fb      	adds	r3, r7, r3
 8008a4c:	2203      	movs	r2, #3
 8008a4e:	701a      	strb	r2, [r3, #0]
          goto error;
 8008a50:	e079      	b.n	8008b46 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d1cd      	bne.n	80089f8 <HAL_SPI_Transmit+0x144>
 8008a5c:	e04f      	b.n	8008afe <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d004      	beq.n	8008a70 <HAL_SPI_Transmit+0x1bc>
 8008a66:	2316      	movs	r3, #22
 8008a68:	18fb      	adds	r3, r7, r3
 8008a6a:	881b      	ldrh	r3, [r3, #0]
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d141      	bne.n	8008af4 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	330c      	adds	r3, #12
 8008a7a:	7812      	ldrb	r2, [r2, #0]
 8008a7c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a82:	1c5a      	adds	r2, r3, #1
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	3b01      	subs	r3, #1
 8008a90:	b29a      	uxth	r2, r3
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8008a96:	e02d      	b.n	8008af4 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	689b      	ldr	r3, [r3, #8]
 8008a9e:	2202      	movs	r2, #2
 8008aa0:	4013      	ands	r3, r2
 8008aa2:	2b02      	cmp	r3, #2
 8008aa4:	d113      	bne.n	8008ace <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	330c      	adds	r3, #12
 8008ab0:	7812      	ldrb	r2, [r2, #0]
 8008ab2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ab8:	1c5a      	adds	r2, r3, #1
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ac2:	b29b      	uxth	r3, r3
 8008ac4:	3b01      	subs	r3, #1
 8008ac6:	b29a      	uxth	r2, r3
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008acc:	e012      	b.n	8008af4 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ace:	f7fb fe15 	bl	80046fc <HAL_GetTick>
 8008ad2:	0002      	movs	r2, r0
 8008ad4:	69bb      	ldr	r3, [r7, #24]
 8008ad6:	1ad3      	subs	r3, r2, r3
 8008ad8:	683a      	ldr	r2, [r7, #0]
 8008ada:	429a      	cmp	r2, r3
 8008adc:	d802      	bhi.n	8008ae4 <HAL_SPI_Transmit+0x230>
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	3301      	adds	r3, #1
 8008ae2:	d102      	bne.n	8008aea <HAL_SPI_Transmit+0x236>
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d104      	bne.n	8008af4 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8008aea:	231f      	movs	r3, #31
 8008aec:	18fb      	adds	r3, r7, r3
 8008aee:	2203      	movs	r2, #3
 8008af0:	701a      	strb	r2, [r3, #0]
          goto error;
 8008af2:	e028      	b.n	8008b46 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008af8:	b29b      	uxth	r3, r3
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d1cc      	bne.n	8008a98 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008afe:	69ba      	ldr	r2, [r7, #24]
 8008b00:	6839      	ldr	r1, [r7, #0]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	0018      	movs	r0, r3
 8008b06:	f001 f9d7 	bl	8009eb8 <SPI_EndRxTxTransaction>
 8008b0a:	1e03      	subs	r3, r0, #0
 8008b0c:	d002      	beq.n	8008b14 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2220      	movs	r2, #32
 8008b12:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d10a      	bne.n	8008b32 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	613b      	str	r3, [r7, #16]
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	68db      	ldr	r3, [r3, #12]
 8008b26:	613b      	str	r3, [r7, #16]
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	689b      	ldr	r3, [r3, #8]
 8008b2e:	613b      	str	r3, [r7, #16]
 8008b30:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d004      	beq.n	8008b44 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8008b3a:	231f      	movs	r3, #31
 8008b3c:	18fb      	adds	r3, r7, r3
 8008b3e:	2201      	movs	r2, #1
 8008b40:	701a      	strb	r2, [r3, #0]
 8008b42:	e000      	b.n	8008b46 <HAL_SPI_Transmit+0x292>
  }

error:
 8008b44:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	225d      	movs	r2, #93	; 0x5d
 8008b4a:	2101      	movs	r1, #1
 8008b4c:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	225c      	movs	r2, #92	; 0x5c
 8008b52:	2100      	movs	r1, #0
 8008b54:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008b56:	231f      	movs	r3, #31
 8008b58:	18fb      	adds	r3, r7, r3
 8008b5a:	781b      	ldrb	r3, [r3, #0]
}
 8008b5c:	0018      	movs	r0, r3
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	b008      	add	sp, #32
 8008b62:	bd80      	pop	{r7, pc}

08008b64 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b64:	b590      	push	{r4, r7, lr}
 8008b66:	b089      	sub	sp, #36	; 0x24
 8008b68:	af02      	add	r7, sp, #8
 8008b6a:	60f8      	str	r0, [r7, #12]
 8008b6c:	60b9      	str	r1, [r7, #8]
 8008b6e:	603b      	str	r3, [r7, #0]
 8008b70:	1dbb      	adds	r3, r7, #6
 8008b72:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008b74:	2317      	movs	r3, #23
 8008b76:	18fb      	adds	r3, r7, r3
 8008b78:	2200      	movs	r2, #0
 8008b7a:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	685a      	ldr	r2, [r3, #4]
 8008b80:	2382      	movs	r3, #130	; 0x82
 8008b82:	005b      	lsls	r3, r3, #1
 8008b84:	429a      	cmp	r2, r3
 8008b86:	d113      	bne.n	8008bb0 <HAL_SPI_Receive+0x4c>
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d10f      	bne.n	8008bb0 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	225d      	movs	r2, #93	; 0x5d
 8008b94:	2104      	movs	r1, #4
 8008b96:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008b98:	1dbb      	adds	r3, r7, #6
 8008b9a:	881c      	ldrh	r4, [r3, #0]
 8008b9c:	68ba      	ldr	r2, [r7, #8]
 8008b9e:	68b9      	ldr	r1, [r7, #8]
 8008ba0:	68f8      	ldr	r0, [r7, #12]
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	9300      	str	r3, [sp, #0]
 8008ba6:	0023      	movs	r3, r4
 8008ba8:	f000 f928 	bl	8008dfc <HAL_SPI_TransmitReceive>
 8008bac:	0003      	movs	r3, r0
 8008bae:	e11c      	b.n	8008dea <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	225c      	movs	r2, #92	; 0x5c
 8008bb4:	5c9b      	ldrb	r3, [r3, r2]
 8008bb6:	2b01      	cmp	r3, #1
 8008bb8:	d101      	bne.n	8008bbe <HAL_SPI_Receive+0x5a>
 8008bba:	2302      	movs	r3, #2
 8008bbc:	e115      	b.n	8008dea <HAL_SPI_Receive+0x286>
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	225c      	movs	r2, #92	; 0x5c
 8008bc2:	2101      	movs	r1, #1
 8008bc4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008bc6:	f7fb fd99 	bl	80046fc <HAL_GetTick>
 8008bca:	0003      	movs	r3, r0
 8008bcc:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	225d      	movs	r2, #93	; 0x5d
 8008bd2:	5c9b      	ldrb	r3, [r3, r2]
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d004      	beq.n	8008be4 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8008bda:	2317      	movs	r3, #23
 8008bdc:	18fb      	adds	r3, r7, r3
 8008bde:	2202      	movs	r2, #2
 8008be0:	701a      	strb	r2, [r3, #0]
    goto error;
 8008be2:	e0f7      	b.n	8008dd4 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d003      	beq.n	8008bf2 <HAL_SPI_Receive+0x8e>
 8008bea:	1dbb      	adds	r3, r7, #6
 8008bec:	881b      	ldrh	r3, [r3, #0]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d104      	bne.n	8008bfc <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8008bf2:	2317      	movs	r3, #23
 8008bf4:	18fb      	adds	r3, r7, r3
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	701a      	strb	r2, [r3, #0]
    goto error;
 8008bfa:	e0eb      	b.n	8008dd4 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	225d      	movs	r2, #93	; 0x5d
 8008c00:	2104      	movs	r1, #4
 8008c02:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2200      	movs	r2, #0
 8008c08:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	68ba      	ldr	r2, [r7, #8]
 8008c0e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	1dba      	adds	r2, r7, #6
 8008c14:	2144      	movs	r1, #68	; 0x44
 8008c16:	8812      	ldrh	r2, [r2, #0]
 8008c18:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	1dba      	adds	r2, r7, #6
 8008c1e:	2146      	movs	r1, #70	; 0x46
 8008c20:	8812      	ldrh	r2, [r2, #0]
 8008c22:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	2200      	movs	r2, #0
 8008c28:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	2200      	movs	r2, #0
 8008c34:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	68da      	ldr	r2, [r3, #12]
 8008c46:	23e0      	movs	r3, #224	; 0xe0
 8008c48:	00db      	lsls	r3, r3, #3
 8008c4a:	429a      	cmp	r2, r3
 8008c4c:	d908      	bls.n	8008c60 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	685a      	ldr	r2, [r3, #4]
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4966      	ldr	r1, [pc, #408]	; (8008df4 <HAL_SPI_Receive+0x290>)
 8008c5a:	400a      	ands	r2, r1
 8008c5c:	605a      	str	r2, [r3, #4]
 8008c5e:	e008      	b.n	8008c72 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	685a      	ldr	r2, [r3, #4]
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	2180      	movs	r1, #128	; 0x80
 8008c6c:	0149      	lsls	r1, r1, #5
 8008c6e:	430a      	orrs	r2, r1
 8008c70:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	689a      	ldr	r2, [r3, #8]
 8008c76:	2380      	movs	r3, #128	; 0x80
 8008c78:	021b      	lsls	r3, r3, #8
 8008c7a:	429a      	cmp	r2, r3
 8008c7c:	d10f      	bne.n	8008c9e <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	681a      	ldr	r2, [r3, #0]
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	2140      	movs	r1, #64	; 0x40
 8008c8a:	438a      	bics	r2, r1
 8008c8c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	681a      	ldr	r2, [r3, #0]
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	4957      	ldr	r1, [pc, #348]	; (8008df8 <HAL_SPI_Receive+0x294>)
 8008c9a:	400a      	ands	r2, r1
 8008c9c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	2240      	movs	r2, #64	; 0x40
 8008ca6:	4013      	ands	r3, r2
 8008ca8:	2b40      	cmp	r3, #64	; 0x40
 8008caa:	d007      	beq.n	8008cbc <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	681a      	ldr	r2, [r3, #0]
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	2140      	movs	r1, #64	; 0x40
 8008cb8:	430a      	orrs	r2, r1
 8008cba:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	68da      	ldr	r2, [r3, #12]
 8008cc0:	23e0      	movs	r3, #224	; 0xe0
 8008cc2:	00db      	lsls	r3, r3, #3
 8008cc4:	429a      	cmp	r2, r3
 8008cc6:	d900      	bls.n	8008cca <HAL_SPI_Receive+0x166>
 8008cc8:	e069      	b.n	8008d9e <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008cca:	e031      	b.n	8008d30 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	2201      	movs	r2, #1
 8008cd4:	4013      	ands	r3, r2
 8008cd6:	2b01      	cmp	r3, #1
 8008cd8:	d117      	bne.n	8008d0a <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	330c      	adds	r3, #12
 8008ce0:	001a      	movs	r2, r3
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ce6:	7812      	ldrb	r2, [r2, #0]
 8008ce8:	b2d2      	uxtb	r2, r2
 8008cea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cf0:	1c5a      	adds	r2, r3, #1
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	2246      	movs	r2, #70	; 0x46
 8008cfa:	5a9b      	ldrh	r3, [r3, r2]
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	3b01      	subs	r3, #1
 8008d00:	b299      	uxth	r1, r3
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2246      	movs	r2, #70	; 0x46
 8008d06:	5299      	strh	r1, [r3, r2]
 8008d08:	e012      	b.n	8008d30 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008d0a:	f7fb fcf7 	bl	80046fc <HAL_GetTick>
 8008d0e:	0002      	movs	r2, r0
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	1ad3      	subs	r3, r2, r3
 8008d14:	683a      	ldr	r2, [r7, #0]
 8008d16:	429a      	cmp	r2, r3
 8008d18:	d802      	bhi.n	8008d20 <HAL_SPI_Receive+0x1bc>
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	3301      	adds	r3, #1
 8008d1e:	d102      	bne.n	8008d26 <HAL_SPI_Receive+0x1c2>
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d104      	bne.n	8008d30 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 8008d26:	2317      	movs	r3, #23
 8008d28:	18fb      	adds	r3, r7, r3
 8008d2a:	2203      	movs	r2, #3
 8008d2c:	701a      	strb	r2, [r3, #0]
          goto error;
 8008d2e:	e051      	b.n	8008dd4 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2246      	movs	r2, #70	; 0x46
 8008d34:	5a9b      	ldrh	r3, [r3, r2]
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d1c7      	bne.n	8008ccc <HAL_SPI_Receive+0x168>
 8008d3c:	e035      	b.n	8008daa <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	689b      	ldr	r3, [r3, #8]
 8008d44:	2201      	movs	r2, #1
 8008d46:	4013      	ands	r3, r2
 8008d48:	2b01      	cmp	r3, #1
 8008d4a:	d115      	bne.n	8008d78 <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	68da      	ldr	r2, [r3, #12]
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d56:	b292      	uxth	r2, r2
 8008d58:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d5e:	1c9a      	adds	r2, r3, #2
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	2246      	movs	r2, #70	; 0x46
 8008d68:	5a9b      	ldrh	r3, [r3, r2]
 8008d6a:	b29b      	uxth	r3, r3
 8008d6c:	3b01      	subs	r3, #1
 8008d6e:	b299      	uxth	r1, r3
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	2246      	movs	r2, #70	; 0x46
 8008d74:	5299      	strh	r1, [r3, r2]
 8008d76:	e012      	b.n	8008d9e <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008d78:	f7fb fcc0 	bl	80046fc <HAL_GetTick>
 8008d7c:	0002      	movs	r2, r0
 8008d7e:	693b      	ldr	r3, [r7, #16]
 8008d80:	1ad3      	subs	r3, r2, r3
 8008d82:	683a      	ldr	r2, [r7, #0]
 8008d84:	429a      	cmp	r2, r3
 8008d86:	d802      	bhi.n	8008d8e <HAL_SPI_Receive+0x22a>
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	d102      	bne.n	8008d94 <HAL_SPI_Receive+0x230>
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d104      	bne.n	8008d9e <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 8008d94:	2317      	movs	r3, #23
 8008d96:	18fb      	adds	r3, r7, r3
 8008d98:	2203      	movs	r2, #3
 8008d9a:	701a      	strb	r2, [r3, #0]
          goto error;
 8008d9c:	e01a      	b.n	8008dd4 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2246      	movs	r2, #70	; 0x46
 8008da2:	5a9b      	ldrh	r3, [r3, r2]
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d1c9      	bne.n	8008d3e <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008daa:	693a      	ldr	r2, [r7, #16]
 8008dac:	6839      	ldr	r1, [r7, #0]
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	0018      	movs	r0, r3
 8008db2:	f001 f823 	bl	8009dfc <SPI_EndRxTransaction>
 8008db6:	1e03      	subs	r3, r0, #0
 8008db8:	d002      	beq.n	8008dc0 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	2220      	movs	r2, #32
 8008dbe:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d004      	beq.n	8008dd2 <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 8008dc8:	2317      	movs	r3, #23
 8008dca:	18fb      	adds	r3, r7, r3
 8008dcc:	2201      	movs	r2, #1
 8008dce:	701a      	strb	r2, [r3, #0]
 8008dd0:	e000      	b.n	8008dd4 <HAL_SPI_Receive+0x270>
  }

error :
 8008dd2:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	225d      	movs	r2, #93	; 0x5d
 8008dd8:	2101      	movs	r1, #1
 8008dda:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	225c      	movs	r2, #92	; 0x5c
 8008de0:	2100      	movs	r1, #0
 8008de2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8008de4:	2317      	movs	r3, #23
 8008de6:	18fb      	adds	r3, r7, r3
 8008de8:	781b      	ldrb	r3, [r3, #0]
}
 8008dea:	0018      	movs	r0, r3
 8008dec:	46bd      	mov	sp, r7
 8008dee:	b007      	add	sp, #28
 8008df0:	bd90      	pop	{r4, r7, pc}
 8008df2:	46c0      	nop			; (mov r8, r8)
 8008df4:	ffffefff 	.word	0xffffefff
 8008df8:	ffffbfff 	.word	0xffffbfff

08008dfc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b08a      	sub	sp, #40	; 0x28
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	60f8      	str	r0, [r7, #12]
 8008e04:	60b9      	str	r1, [r7, #8]
 8008e06:	607a      	str	r2, [r7, #4]
 8008e08:	001a      	movs	r2, r3
 8008e0a:	1cbb      	adds	r3, r7, #2
 8008e0c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008e12:	2323      	movs	r3, #35	; 0x23
 8008e14:	18fb      	adds	r3, r7, r3
 8008e16:	2200      	movs	r2, #0
 8008e18:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	225c      	movs	r2, #92	; 0x5c
 8008e1e:	5c9b      	ldrb	r3, [r3, r2]
 8008e20:	2b01      	cmp	r3, #1
 8008e22:	d101      	bne.n	8008e28 <HAL_SPI_TransmitReceive+0x2c>
 8008e24:	2302      	movs	r3, #2
 8008e26:	e1b5      	b.n	8009194 <HAL_SPI_TransmitReceive+0x398>
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	225c      	movs	r2, #92	; 0x5c
 8008e2c:	2101      	movs	r1, #1
 8008e2e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008e30:	f7fb fc64 	bl	80046fc <HAL_GetTick>
 8008e34:	0003      	movs	r3, r0
 8008e36:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008e38:	201b      	movs	r0, #27
 8008e3a:	183b      	adds	r3, r7, r0
 8008e3c:	68fa      	ldr	r2, [r7, #12]
 8008e3e:	215d      	movs	r1, #93	; 0x5d
 8008e40:	5c52      	ldrb	r2, [r2, r1]
 8008e42:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008e4a:	2312      	movs	r3, #18
 8008e4c:	18fb      	adds	r3, r7, r3
 8008e4e:	1cba      	adds	r2, r7, #2
 8008e50:	8812      	ldrh	r2, [r2, #0]
 8008e52:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008e54:	183b      	adds	r3, r7, r0
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	2b01      	cmp	r3, #1
 8008e5a:	d011      	beq.n	8008e80 <HAL_SPI_TransmitReceive+0x84>
 8008e5c:	697a      	ldr	r2, [r7, #20]
 8008e5e:	2382      	movs	r3, #130	; 0x82
 8008e60:	005b      	lsls	r3, r3, #1
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d107      	bne.n	8008e76 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d103      	bne.n	8008e76 <HAL_SPI_TransmitReceive+0x7a>
 8008e6e:	183b      	adds	r3, r7, r0
 8008e70:	781b      	ldrb	r3, [r3, #0]
 8008e72:	2b04      	cmp	r3, #4
 8008e74:	d004      	beq.n	8008e80 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8008e76:	2323      	movs	r3, #35	; 0x23
 8008e78:	18fb      	adds	r3, r7, r3
 8008e7a:	2202      	movs	r2, #2
 8008e7c:	701a      	strb	r2, [r3, #0]
    goto error;
 8008e7e:	e17e      	b.n	800917e <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d006      	beq.n	8008e94 <HAL_SPI_TransmitReceive+0x98>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d003      	beq.n	8008e94 <HAL_SPI_TransmitReceive+0x98>
 8008e8c:	1cbb      	adds	r3, r7, #2
 8008e8e:	881b      	ldrh	r3, [r3, #0]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d104      	bne.n	8008e9e <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8008e94:	2323      	movs	r3, #35	; 0x23
 8008e96:	18fb      	adds	r3, r7, r3
 8008e98:	2201      	movs	r2, #1
 8008e9a:	701a      	strb	r2, [r3, #0]
    goto error;
 8008e9c:	e16f      	b.n	800917e <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	225d      	movs	r2, #93	; 0x5d
 8008ea2:	5c9b      	ldrb	r3, [r3, r2]
 8008ea4:	b2db      	uxtb	r3, r3
 8008ea6:	2b04      	cmp	r3, #4
 8008ea8:	d003      	beq.n	8008eb2 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	225d      	movs	r2, #93	; 0x5d
 8008eae:	2105      	movs	r1, #5
 8008eb0:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	687a      	ldr	r2, [r7, #4]
 8008ebc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	1cba      	adds	r2, r7, #2
 8008ec2:	2146      	movs	r1, #70	; 0x46
 8008ec4:	8812      	ldrh	r2, [r2, #0]
 8008ec6:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	1cba      	adds	r2, r7, #2
 8008ecc:	2144      	movs	r1, #68	; 0x44
 8008ece:	8812      	ldrh	r2, [r2, #0]
 8008ed0:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	68ba      	ldr	r2, [r7, #8]
 8008ed6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	1cba      	adds	r2, r7, #2
 8008edc:	8812      	ldrh	r2, [r2, #0]
 8008ede:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	1cba      	adds	r2, r7, #2
 8008ee4:	8812      	ldrh	r2, [r2, #0]
 8008ee6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	2200      	movs	r2, #0
 8008eec:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	68da      	ldr	r2, [r3, #12]
 8008ef8:	23e0      	movs	r3, #224	; 0xe0
 8008efa:	00db      	lsls	r3, r3, #3
 8008efc:	429a      	cmp	r2, r3
 8008efe:	d908      	bls.n	8008f12 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	685a      	ldr	r2, [r3, #4]
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	49a4      	ldr	r1, [pc, #656]	; (800919c <HAL_SPI_TransmitReceive+0x3a0>)
 8008f0c:	400a      	ands	r2, r1
 8008f0e:	605a      	str	r2, [r3, #4]
 8008f10:	e008      	b.n	8008f24 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	685a      	ldr	r2, [r3, #4]
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	2180      	movs	r1, #128	; 0x80
 8008f1e:	0149      	lsls	r1, r1, #5
 8008f20:	430a      	orrs	r2, r1
 8008f22:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	2240      	movs	r2, #64	; 0x40
 8008f2c:	4013      	ands	r3, r2
 8008f2e:	2b40      	cmp	r3, #64	; 0x40
 8008f30:	d007      	beq.n	8008f42 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	681a      	ldr	r2, [r3, #0]
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	2140      	movs	r1, #64	; 0x40
 8008f3e:	430a      	orrs	r2, r1
 8008f40:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	68da      	ldr	r2, [r3, #12]
 8008f46:	23e0      	movs	r3, #224	; 0xe0
 8008f48:	00db      	lsls	r3, r3, #3
 8008f4a:	429a      	cmp	r2, r3
 8008f4c:	d800      	bhi.n	8008f50 <HAL_SPI_TransmitReceive+0x154>
 8008f4e:	e07f      	b.n	8009050 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d005      	beq.n	8008f64 <HAL_SPI_TransmitReceive+0x168>
 8008f58:	2312      	movs	r3, #18
 8008f5a:	18fb      	adds	r3, r7, r3
 8008f5c:	881b      	ldrh	r3, [r3, #0]
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	d000      	beq.n	8008f64 <HAL_SPI_TransmitReceive+0x168>
 8008f62:	e069      	b.n	8009038 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f68:	881a      	ldrh	r2, [r3, #0]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f74:	1c9a      	adds	r2, r3, #2
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f7e:	b29b      	uxth	r3, r3
 8008f80:	3b01      	subs	r3, #1
 8008f82:	b29a      	uxth	r2, r3
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f88:	e056      	b.n	8009038 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	2202      	movs	r2, #2
 8008f92:	4013      	ands	r3, r2
 8008f94:	2b02      	cmp	r3, #2
 8008f96:	d11b      	bne.n	8008fd0 <HAL_SPI_TransmitReceive+0x1d4>
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f9c:	b29b      	uxth	r3, r3
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d016      	beq.n	8008fd0 <HAL_SPI_TransmitReceive+0x1d4>
 8008fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa4:	2b01      	cmp	r3, #1
 8008fa6:	d113      	bne.n	8008fd0 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fac:	881a      	ldrh	r2, [r3, #0]
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fb8:	1c9a      	adds	r2, r3, #2
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fc2:	b29b      	uxth	r3, r3
 8008fc4:	3b01      	subs	r3, #1
 8008fc6:	b29a      	uxth	r2, r3
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008fcc:	2300      	movs	r3, #0
 8008fce:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	689b      	ldr	r3, [r3, #8]
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	4013      	ands	r3, r2
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d11c      	bne.n	8009018 <HAL_SPI_TransmitReceive+0x21c>
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2246      	movs	r2, #70	; 0x46
 8008fe2:	5a9b      	ldrh	r3, [r3, r2]
 8008fe4:	b29b      	uxth	r3, r3
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d016      	beq.n	8009018 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	68da      	ldr	r2, [r3, #12]
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ff4:	b292      	uxth	r2, r2
 8008ff6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ffc:	1c9a      	adds	r2, r3, #2
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2246      	movs	r2, #70	; 0x46
 8009006:	5a9b      	ldrh	r3, [r3, r2]
 8009008:	b29b      	uxth	r3, r3
 800900a:	3b01      	subs	r3, #1
 800900c:	b299      	uxth	r1, r3
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	2246      	movs	r2, #70	; 0x46
 8009012:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009014:	2301      	movs	r3, #1
 8009016:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009018:	f7fb fb70 	bl	80046fc <HAL_GetTick>
 800901c:	0002      	movs	r2, r0
 800901e:	69fb      	ldr	r3, [r7, #28]
 8009020:	1ad3      	subs	r3, r2, r3
 8009022:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009024:	429a      	cmp	r2, r3
 8009026:	d807      	bhi.n	8009038 <HAL_SPI_TransmitReceive+0x23c>
 8009028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800902a:	3301      	adds	r3, #1
 800902c:	d004      	beq.n	8009038 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 800902e:	2323      	movs	r3, #35	; 0x23
 8009030:	18fb      	adds	r3, r7, r3
 8009032:	2203      	movs	r2, #3
 8009034:	701a      	strb	r2, [r3, #0]
        goto error;
 8009036:	e0a2      	b.n	800917e <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800903c:	b29b      	uxth	r3, r3
 800903e:	2b00      	cmp	r3, #0
 8009040:	d1a3      	bne.n	8008f8a <HAL_SPI_TransmitReceive+0x18e>
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2246      	movs	r2, #70	; 0x46
 8009046:	5a9b      	ldrh	r3, [r3, r2]
 8009048:	b29b      	uxth	r3, r3
 800904a:	2b00      	cmp	r3, #0
 800904c:	d19d      	bne.n	8008f8a <HAL_SPI_TransmitReceive+0x18e>
 800904e:	e085      	b.n	800915c <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d005      	beq.n	8009064 <HAL_SPI_TransmitReceive+0x268>
 8009058:	2312      	movs	r3, #18
 800905a:	18fb      	adds	r3, r7, r3
 800905c:	881b      	ldrh	r3, [r3, #0]
 800905e:	2b01      	cmp	r3, #1
 8009060:	d000      	beq.n	8009064 <HAL_SPI_TransmitReceive+0x268>
 8009062:	e070      	b.n	8009146 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	330c      	adds	r3, #12
 800906e:	7812      	ldrb	r2, [r2, #0]
 8009070:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009076:	1c5a      	adds	r2, r3, #1
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009080:	b29b      	uxth	r3, r3
 8009082:	3b01      	subs	r3, #1
 8009084:	b29a      	uxth	r2, r3
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800908a:	e05c      	b.n	8009146 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	689b      	ldr	r3, [r3, #8]
 8009092:	2202      	movs	r2, #2
 8009094:	4013      	ands	r3, r2
 8009096:	2b02      	cmp	r3, #2
 8009098:	d11c      	bne.n	80090d4 <HAL_SPI_TransmitReceive+0x2d8>
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800909e:	b29b      	uxth	r3, r3
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d017      	beq.n	80090d4 <HAL_SPI_TransmitReceive+0x2d8>
 80090a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090a6:	2b01      	cmp	r3, #1
 80090a8:	d114      	bne.n	80090d4 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	330c      	adds	r3, #12
 80090b4:	7812      	ldrb	r2, [r2, #0]
 80090b6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090bc:	1c5a      	adds	r2, r3, #1
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090c6:	b29b      	uxth	r3, r3
 80090c8:	3b01      	subs	r3, #1
 80090ca:	b29a      	uxth	r2, r3
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80090d0:	2300      	movs	r3, #0
 80090d2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	689b      	ldr	r3, [r3, #8]
 80090da:	2201      	movs	r2, #1
 80090dc:	4013      	ands	r3, r2
 80090de:	2b01      	cmp	r3, #1
 80090e0:	d11e      	bne.n	8009120 <HAL_SPI_TransmitReceive+0x324>
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2246      	movs	r2, #70	; 0x46
 80090e6:	5a9b      	ldrh	r3, [r3, r2]
 80090e8:	b29b      	uxth	r3, r3
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d018      	beq.n	8009120 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	330c      	adds	r3, #12
 80090f4:	001a      	movs	r2, r3
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090fa:	7812      	ldrb	r2, [r2, #0]
 80090fc:	b2d2      	uxtb	r2, r2
 80090fe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009104:	1c5a      	adds	r2, r3, #1
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2246      	movs	r2, #70	; 0x46
 800910e:	5a9b      	ldrh	r3, [r3, r2]
 8009110:	b29b      	uxth	r3, r3
 8009112:	3b01      	subs	r3, #1
 8009114:	b299      	uxth	r1, r3
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	2246      	movs	r2, #70	; 0x46
 800911a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800911c:	2301      	movs	r3, #1
 800911e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009120:	f7fb faec 	bl	80046fc <HAL_GetTick>
 8009124:	0002      	movs	r2, r0
 8009126:	69fb      	ldr	r3, [r7, #28]
 8009128:	1ad3      	subs	r3, r2, r3
 800912a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800912c:	429a      	cmp	r2, r3
 800912e:	d802      	bhi.n	8009136 <HAL_SPI_TransmitReceive+0x33a>
 8009130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009132:	3301      	adds	r3, #1
 8009134:	d102      	bne.n	800913c <HAL_SPI_TransmitReceive+0x340>
 8009136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009138:	2b00      	cmp	r3, #0
 800913a:	d104      	bne.n	8009146 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 800913c:	2323      	movs	r3, #35	; 0x23
 800913e:	18fb      	adds	r3, r7, r3
 8009140:	2203      	movs	r2, #3
 8009142:	701a      	strb	r2, [r3, #0]
        goto error;
 8009144:	e01b      	b.n	800917e <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800914a:	b29b      	uxth	r3, r3
 800914c:	2b00      	cmp	r3, #0
 800914e:	d19d      	bne.n	800908c <HAL_SPI_TransmitReceive+0x290>
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	2246      	movs	r2, #70	; 0x46
 8009154:	5a9b      	ldrh	r3, [r3, r2]
 8009156:	b29b      	uxth	r3, r3
 8009158:	2b00      	cmp	r3, #0
 800915a:	d197      	bne.n	800908c <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800915c:	69fa      	ldr	r2, [r7, #28]
 800915e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	0018      	movs	r0, r3
 8009164:	f000 fea8 	bl	8009eb8 <SPI_EndRxTxTransaction>
 8009168:	1e03      	subs	r3, r0, #0
 800916a:	d007      	beq.n	800917c <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 800916c:	2323      	movs	r3, #35	; 0x23
 800916e:	18fb      	adds	r3, r7, r3
 8009170:	2201      	movs	r2, #1
 8009172:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2220      	movs	r2, #32
 8009178:	661a      	str	r2, [r3, #96]	; 0x60
 800917a:	e000      	b.n	800917e <HAL_SPI_TransmitReceive+0x382>
  }

error :
 800917c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	225d      	movs	r2, #93	; 0x5d
 8009182:	2101      	movs	r1, #1
 8009184:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	225c      	movs	r2, #92	; 0x5c
 800918a:	2100      	movs	r1, #0
 800918c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800918e:	2323      	movs	r3, #35	; 0x23
 8009190:	18fb      	adds	r3, r7, r3
 8009192:	781b      	ldrb	r3, [r3, #0]
}
 8009194:	0018      	movs	r0, r3
 8009196:	46bd      	mov	sp, r7
 8009198:	b00a      	add	sp, #40	; 0x28
 800919a:	bd80      	pop	{r7, pc}
 800919c:	ffffefff 	.word	0xffffefff

080091a0 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80091a0:	b590      	push	{r4, r7, lr}
 80091a2:	b087      	sub	sp, #28
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	60f8      	str	r0, [r7, #12]
 80091a8:	60b9      	str	r1, [r7, #8]
 80091aa:	1dbb      	adds	r3, r7, #6
 80091ac:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80091ae:	2317      	movs	r3, #23
 80091b0:	18fb      	adds	r3, r7, r3
 80091b2:	2200      	movs	r2, #0
 80091b4:	701a      	strb	r2, [r3, #0]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	689b      	ldr	r3, [r3, #8]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d112      	bne.n	80091e4 <HAL_SPI_Receive_DMA+0x44>
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	685a      	ldr	r2, [r3, #4]
 80091c2:	2382      	movs	r3, #130	; 0x82
 80091c4:	005b      	lsls	r3, r3, #1
 80091c6:	429a      	cmp	r2, r3
 80091c8:	d10c      	bne.n	80091e4 <HAL_SPI_Receive_DMA+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	225d      	movs	r2, #93	; 0x5d
 80091ce:	2104      	movs	r1, #4
 80091d0:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80091d2:	1dbb      	adds	r3, r7, #6
 80091d4:	881b      	ldrh	r3, [r3, #0]
 80091d6:	68ba      	ldr	r2, [r7, #8]
 80091d8:	68b9      	ldr	r1, [r7, #8]
 80091da:	68f8      	ldr	r0, [r7, #12]
 80091dc:	f000 f91e 	bl	800941c <HAL_SPI_TransmitReceive_DMA>
 80091e0:	0003      	movs	r3, r0
 80091e2:	e10b      	b.n	80093fc <HAL_SPI_Receive_DMA+0x25c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	225c      	movs	r2, #92	; 0x5c
 80091e8:	5c9b      	ldrb	r3, [r3, r2]
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	d101      	bne.n	80091f2 <HAL_SPI_Receive_DMA+0x52>
 80091ee:	2302      	movs	r3, #2
 80091f0:	e104      	b.n	80093fc <HAL_SPI_Receive_DMA+0x25c>
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	225c      	movs	r2, #92	; 0x5c
 80091f6:	2101      	movs	r1, #1
 80091f8:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	225d      	movs	r2, #93	; 0x5d
 80091fe:	5c9b      	ldrb	r3, [r3, r2]
 8009200:	b2db      	uxtb	r3, r3
 8009202:	2b01      	cmp	r3, #1
 8009204:	d004      	beq.n	8009210 <HAL_SPI_Receive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8009206:	2317      	movs	r3, #23
 8009208:	18fb      	adds	r3, r7, r3
 800920a:	2202      	movs	r2, #2
 800920c:	701a      	strb	r2, [r3, #0]
    goto error;
 800920e:	e0ee      	b.n	80093ee <HAL_SPI_Receive_DMA+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d003      	beq.n	800921e <HAL_SPI_Receive_DMA+0x7e>
 8009216:	1dbb      	adds	r3, r7, #6
 8009218:	881b      	ldrh	r3, [r3, #0]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d104      	bne.n	8009228 <HAL_SPI_Receive_DMA+0x88>
  {
    errorcode = HAL_ERROR;
 800921e:	2317      	movs	r3, #23
 8009220:	18fb      	adds	r3, r7, r3
 8009222:	2201      	movs	r2, #1
 8009224:	701a      	strb	r2, [r3, #0]
    goto error;
 8009226:	e0e2      	b.n	80093ee <HAL_SPI_Receive_DMA+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	225d      	movs	r2, #93	; 0x5d
 800922c:	2104      	movs	r1, #4
 800922e:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	2200      	movs	r2, #0
 8009234:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	68ba      	ldr	r2, [r7, #8]
 800923a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	1dba      	adds	r2, r7, #6
 8009240:	2144      	movs	r1, #68	; 0x44
 8009242:	8812      	ldrh	r2, [r2, #0]
 8009244:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	1dba      	adds	r2, r7, #6
 800924a:	2146      	movs	r1, #70	; 0x46
 800924c:	8812      	ldrh	r2, [r2, #0]
 800924e:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2200      	movs	r2, #0
 8009254:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2200      	movs	r2, #0
 800925a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2200      	movs	r2, #0
 8009260:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2200      	movs	r2, #0
 8009266:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	689a      	ldr	r2, [r3, #8]
 800926c:	2380      	movs	r3, #128	; 0x80
 800926e:	021b      	lsls	r3, r3, #8
 8009270:	429a      	cmp	r2, r3
 8009272:	d10f      	bne.n	8009294 <HAL_SPI_Receive_DMA+0xf4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	681a      	ldr	r2, [r3, #0]
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	2140      	movs	r1, #64	; 0x40
 8009280:	438a      	bics	r2, r1
 8009282:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	681a      	ldr	r2, [r3, #0]
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	495d      	ldr	r1, [pc, #372]	; (8009404 <HAL_SPI_Receive_DMA+0x264>)
 8009290:	400a      	ands	r2, r1
 8009292:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	685a      	ldr	r2, [r3, #4]
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	495a      	ldr	r1, [pc, #360]	; (8009408 <HAL_SPI_Receive_DMA+0x268>)
 80092a0:	400a      	ands	r2, r1
 80092a2:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	68da      	ldr	r2, [r3, #12]
 80092a8:	23e0      	movs	r3, #224	; 0xe0
 80092aa:	00db      	lsls	r3, r3, #3
 80092ac:	429a      	cmp	r2, r3
 80092ae:	d908      	bls.n	80092c2 <HAL_SPI_Receive_DMA+0x122>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	685a      	ldr	r2, [r3, #4]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4954      	ldr	r1, [pc, #336]	; (800940c <HAL_SPI_Receive_DMA+0x26c>)
 80092bc:	400a      	ands	r2, r1
 80092be:	605a      	str	r2, [r3, #4]
 80092c0:	e045      	b.n	800934e <HAL_SPI_Receive_DMA+0x1ae>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	685a      	ldr	r2, [r3, #4]
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	2180      	movs	r1, #128	; 0x80
 80092ce:	0149      	lsls	r1, r1, #5
 80092d0:	430a      	orrs	r2, r1
 80092d2:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092d8:	699a      	ldr	r2, [r3, #24]
 80092da:	2380      	movs	r3, #128	; 0x80
 80092dc:	00db      	lsls	r3, r3, #3
 80092de:	429a      	cmp	r2, r3
 80092e0:	d135      	bne.n	800934e <HAL_SPI_Receive_DMA+0x1ae>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	685a      	ldr	r2, [r3, #4]
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4947      	ldr	r1, [pc, #284]	; (800940c <HAL_SPI_Receive_DMA+0x26c>)
 80092ee:	400a      	ands	r2, r1
 80092f0:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	2246      	movs	r2, #70	; 0x46
 80092f6:	5a9b      	ldrh	r3, [r3, r2]
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	001a      	movs	r2, r3
 80092fc:	2301      	movs	r3, #1
 80092fe:	4013      	ands	r3, r2
 8009300:	d111      	bne.n	8009326 <HAL_SPI_Receive_DMA+0x186>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	685a      	ldr	r2, [r3, #4]
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	493e      	ldr	r1, [pc, #248]	; (8009408 <HAL_SPI_Receive_DMA+0x268>)
 800930e:	400a      	ands	r2, r1
 8009310:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2246      	movs	r2, #70	; 0x46
 8009316:	5a9b      	ldrh	r3, [r3, r2]
 8009318:	b29b      	uxth	r3, r3
 800931a:	085b      	lsrs	r3, r3, #1
 800931c:	b299      	uxth	r1, r3
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	2246      	movs	r2, #70	; 0x46
 8009322:	5299      	strh	r1, [r3, r2]
 8009324:	e013      	b.n	800934e <HAL_SPI_Receive_DMA+0x1ae>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	685a      	ldr	r2, [r3, #4]
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	2180      	movs	r1, #128	; 0x80
 8009332:	0189      	lsls	r1, r1, #6
 8009334:	430a      	orrs	r2, r1
 8009336:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	2246      	movs	r2, #70	; 0x46
 800933c:	5a9b      	ldrh	r3, [r3, r2]
 800933e:	b29b      	uxth	r3, r3
 8009340:	085b      	lsrs	r3, r3, #1
 8009342:	b29b      	uxth	r3, r3
 8009344:	3301      	adds	r3, #1
 8009346:	b299      	uxth	r1, r3
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2246      	movs	r2, #70	; 0x46
 800934c:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009352:	4a2f      	ldr	r2, [pc, #188]	; (8009410 <HAL_SPI_Receive_DMA+0x270>)
 8009354:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800935a:	4a2e      	ldr	r2, [pc, #184]	; (8009414 <HAL_SPI_Receive_DMA+0x274>)
 800935c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009362:	4a2d      	ldr	r2, [pc, #180]	; (8009418 <HAL_SPI_Receive_DMA+0x278>)
 8009364:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800936a:	2200      	movs	r2, #0
 800936c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	330c      	adds	r3, #12
 8009378:	0019      	movs	r1, r3
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800937e:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2246      	movs	r2, #70	; 0x46
 8009384:	5a9b      	ldrh	r3, [r3, r2]
 8009386:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009388:	0022      	movs	r2, r4
 800938a:	f7fb fdc3 	bl	8004f14 <HAL_DMA_Start_IT>
 800938e:	1e03      	subs	r3, r0, #0
 8009390:	d00e      	beq.n	80093b0 <HAL_SPI_Receive_DMA+0x210>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009396:	2210      	movs	r2, #16
 8009398:	431a      	orrs	r2, r3
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800939e:	2317      	movs	r3, #23
 80093a0:	18fb      	adds	r3, r7, r3
 80093a2:	2201      	movs	r2, #1
 80093a4:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	225d      	movs	r2, #93	; 0x5d
 80093aa:	2101      	movs	r1, #1
 80093ac:	5499      	strb	r1, [r3, r2]
    goto error;
 80093ae:	e01e      	b.n	80093ee <HAL_SPI_Receive_DMA+0x24e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	2240      	movs	r2, #64	; 0x40
 80093b8:	4013      	ands	r3, r2
 80093ba:	2b40      	cmp	r3, #64	; 0x40
 80093bc:	d007      	beq.n	80093ce <HAL_SPI_Receive_DMA+0x22e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	681a      	ldr	r2, [r3, #0]
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	2140      	movs	r1, #64	; 0x40
 80093ca:	430a      	orrs	r2, r1
 80093cc:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	685a      	ldr	r2, [r3, #4]
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	2120      	movs	r1, #32
 80093da:	430a      	orrs	r2, r1
 80093dc:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	685a      	ldr	r2, [r3, #4]
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	2101      	movs	r1, #1
 80093ea:	430a      	orrs	r2, r1
 80093ec:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	225c      	movs	r2, #92	; 0x5c
 80093f2:	2100      	movs	r1, #0
 80093f4:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80093f6:	2317      	movs	r3, #23
 80093f8:	18fb      	adds	r3, r7, r3
 80093fa:	781b      	ldrb	r3, [r3, #0]
}
 80093fc:	0018      	movs	r0, r3
 80093fe:	46bd      	mov	sp, r7
 8009400:	b007      	add	sp, #28
 8009402:	bd90      	pop	{r4, r7, pc}
 8009404:	ffffbfff 	.word	0xffffbfff
 8009408:	ffffdfff 	.word	0xffffdfff
 800940c:	ffffefff 	.word	0xffffefff
 8009410:	08009af3 	.word	0x08009af3
 8009414:	080099ad 	.word	0x080099ad
 8009418:	08009b2f 	.word	0x08009b2f

0800941c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800941c:	b590      	push	{r4, r7, lr}
 800941e:	b087      	sub	sp, #28
 8009420:	af00      	add	r7, sp, #0
 8009422:	60f8      	str	r0, [r7, #12]
 8009424:	60b9      	str	r1, [r7, #8]
 8009426:	607a      	str	r2, [r7, #4]
 8009428:	001a      	movs	r2, r3
 800942a:	1cbb      	adds	r3, r7, #2
 800942c:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800942e:	2317      	movs	r3, #23
 8009430:	18fb      	adds	r3, r7, r3
 8009432:	2200      	movs	r2, #0
 8009434:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	225c      	movs	r2, #92	; 0x5c
 800943a:	5c9b      	ldrb	r3, [r3, r2]
 800943c:	2b01      	cmp	r3, #1
 800943e:	d101      	bne.n	8009444 <HAL_SPI_TransmitReceive_DMA+0x28>
 8009440:	2302      	movs	r3, #2
 8009442:	e186      	b.n	8009752 <HAL_SPI_TransmitReceive_DMA+0x336>
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	225c      	movs	r2, #92	; 0x5c
 8009448:	2101      	movs	r1, #1
 800944a:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800944c:	2016      	movs	r0, #22
 800944e:	183b      	adds	r3, r7, r0
 8009450:	68fa      	ldr	r2, [r7, #12]
 8009452:	215d      	movs	r1, #93	; 0x5d
 8009454:	5c52      	ldrb	r2, [r2, r1]
 8009456:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800945e:	0001      	movs	r1, r0
 8009460:	187b      	adds	r3, r7, r1
 8009462:	781b      	ldrb	r3, [r3, #0]
 8009464:	2b01      	cmp	r3, #1
 8009466:	d011      	beq.n	800948c <HAL_SPI_TransmitReceive_DMA+0x70>
 8009468:	693a      	ldr	r2, [r7, #16]
 800946a:	2382      	movs	r3, #130	; 0x82
 800946c:	005b      	lsls	r3, r3, #1
 800946e:	429a      	cmp	r2, r3
 8009470:	d107      	bne.n	8009482 <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	689b      	ldr	r3, [r3, #8]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d103      	bne.n	8009482 <HAL_SPI_TransmitReceive_DMA+0x66>
 800947a:	187b      	adds	r3, r7, r1
 800947c:	781b      	ldrb	r3, [r3, #0]
 800947e:	2b04      	cmp	r3, #4
 8009480:	d004      	beq.n	800948c <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8009482:	2317      	movs	r3, #23
 8009484:	18fb      	adds	r3, r7, r3
 8009486:	2202      	movs	r2, #2
 8009488:	701a      	strb	r2, [r3, #0]
    goto error;
 800948a:	e15b      	b.n	8009744 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d006      	beq.n	80094a0 <HAL_SPI_TransmitReceive_DMA+0x84>
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d003      	beq.n	80094a0 <HAL_SPI_TransmitReceive_DMA+0x84>
 8009498:	1cbb      	adds	r3, r7, #2
 800949a:	881b      	ldrh	r3, [r3, #0]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d104      	bne.n	80094aa <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 80094a0:	2317      	movs	r3, #23
 80094a2:	18fb      	adds	r3, r7, r3
 80094a4:	2201      	movs	r2, #1
 80094a6:	701a      	strb	r2, [r3, #0]
    goto error;
 80094a8:	e14c      	b.n	8009744 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	225d      	movs	r2, #93	; 0x5d
 80094ae:	5c9b      	ldrb	r3, [r3, r2]
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	2b04      	cmp	r3, #4
 80094b4:	d003      	beq.n	80094be <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	225d      	movs	r2, #93	; 0x5d
 80094ba:	2105      	movs	r1, #5
 80094bc:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	2200      	movs	r2, #0
 80094c2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	68ba      	ldr	r2, [r7, #8]
 80094c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	1cba      	adds	r2, r7, #2
 80094ce:	8812      	ldrh	r2, [r2, #0]
 80094d0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	1cba      	adds	r2, r7, #2
 80094d6:	8812      	ldrh	r2, [r2, #0]
 80094d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	687a      	ldr	r2, [r7, #4]
 80094de:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	1cba      	adds	r2, r7, #2
 80094e4:	2144      	movs	r1, #68	; 0x44
 80094e6:	8812      	ldrh	r2, [r2, #0]
 80094e8:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	1cba      	adds	r2, r7, #2
 80094ee:	2146      	movs	r1, #70	; 0x46
 80094f0:	8812      	ldrh	r2, [r2, #0]
 80094f2:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	2200      	movs	r2, #0
 80094f8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2200      	movs	r2, #0
 80094fe:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	685a      	ldr	r2, [r3, #4]
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	4994      	ldr	r1, [pc, #592]	; (800975c <HAL_SPI_TransmitReceive_DMA+0x340>)
 800950c:	400a      	ands	r2, r1
 800950e:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	68da      	ldr	r2, [r3, #12]
 8009514:	23e0      	movs	r3, #224	; 0xe0
 8009516:	00db      	lsls	r3, r3, #3
 8009518:	429a      	cmp	r2, r3
 800951a:	d908      	bls.n	800952e <HAL_SPI_TransmitReceive_DMA+0x112>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	685a      	ldr	r2, [r3, #4]
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	498e      	ldr	r1, [pc, #568]	; (8009760 <HAL_SPI_TransmitReceive_DMA+0x344>)
 8009528:	400a      	ands	r2, r1
 800952a:	605a      	str	r2, [r3, #4]
 800952c:	e074      	b.n	8009618 <HAL_SPI_TransmitReceive_DMA+0x1fc>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	685a      	ldr	r2, [r3, #4]
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	2180      	movs	r1, #128	; 0x80
 800953a:	0149      	lsls	r1, r1, #5
 800953c:	430a      	orrs	r2, r1
 800953e:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009544:	699a      	ldr	r2, [r3, #24]
 8009546:	2380      	movs	r3, #128	; 0x80
 8009548:	00db      	lsls	r3, r3, #3
 800954a:	429a      	cmp	r2, r3
 800954c:	d127      	bne.n	800959e <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8009552:	001a      	movs	r2, r3
 8009554:	2301      	movs	r3, #1
 8009556:	4013      	ands	r3, r2
 8009558:	d10f      	bne.n	800957a <HAL_SPI_TransmitReceive_DMA+0x15e>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	685a      	ldr	r2, [r3, #4]
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	497f      	ldr	r1, [pc, #508]	; (8009764 <HAL_SPI_TransmitReceive_DMA+0x348>)
 8009566:	400a      	ands	r2, r1
 8009568:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800956e:	b29b      	uxth	r3, r3
 8009570:	085b      	lsrs	r3, r3, #1
 8009572:	b29a      	uxth	r2, r3
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009578:	e011      	b.n	800959e <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	685a      	ldr	r2, [r3, #4]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	2180      	movs	r1, #128	; 0x80
 8009586:	01c9      	lsls	r1, r1, #7
 8009588:	430a      	orrs	r2, r1
 800958a:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009590:	b29b      	uxth	r3, r3
 8009592:	085b      	lsrs	r3, r3, #1
 8009594:	b29b      	uxth	r3, r3
 8009596:	3301      	adds	r3, #1
 8009598:	b29a      	uxth	r2, r3
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095a2:	699a      	ldr	r2, [r3, #24]
 80095a4:	2380      	movs	r3, #128	; 0x80
 80095a6:	00db      	lsls	r3, r3, #3
 80095a8:	429a      	cmp	r2, r3
 80095aa:	d135      	bne.n	8009618 <HAL_SPI_TransmitReceive_DMA+0x1fc>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	685a      	ldr	r2, [r3, #4]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	496a      	ldr	r1, [pc, #424]	; (8009760 <HAL_SPI_TransmitReceive_DMA+0x344>)
 80095b8:	400a      	ands	r2, r1
 80095ba:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2246      	movs	r2, #70	; 0x46
 80095c0:	5a9b      	ldrh	r3, [r3, r2]
 80095c2:	b29b      	uxth	r3, r3
 80095c4:	001a      	movs	r2, r3
 80095c6:	2301      	movs	r3, #1
 80095c8:	4013      	ands	r3, r2
 80095ca:	d111      	bne.n	80095f0 <HAL_SPI_TransmitReceive_DMA+0x1d4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	685a      	ldr	r2, [r3, #4]
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4964      	ldr	r1, [pc, #400]	; (8009768 <HAL_SPI_TransmitReceive_DMA+0x34c>)
 80095d8:	400a      	ands	r2, r1
 80095da:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	2246      	movs	r2, #70	; 0x46
 80095e0:	5a9b      	ldrh	r3, [r3, r2]
 80095e2:	b29b      	uxth	r3, r3
 80095e4:	085b      	lsrs	r3, r3, #1
 80095e6:	b299      	uxth	r1, r3
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	2246      	movs	r2, #70	; 0x46
 80095ec:	5299      	strh	r1, [r3, r2]
 80095ee:	e013      	b.n	8009618 <HAL_SPI_TransmitReceive_DMA+0x1fc>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	685a      	ldr	r2, [r3, #4]
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	2180      	movs	r1, #128	; 0x80
 80095fc:	0189      	lsls	r1, r1, #6
 80095fe:	430a      	orrs	r2, r1
 8009600:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	2246      	movs	r2, #70	; 0x46
 8009606:	5a9b      	ldrh	r3, [r3, r2]
 8009608:	b29b      	uxth	r3, r3
 800960a:	085b      	lsrs	r3, r3, #1
 800960c:	b29b      	uxth	r3, r3
 800960e:	3301      	adds	r3, #1
 8009610:	b299      	uxth	r1, r3
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	2246      	movs	r2, #70	; 0x46
 8009616:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	225d      	movs	r2, #93	; 0x5d
 800961c:	5c9b      	ldrb	r3, [r3, r2]
 800961e:	b2db      	uxtb	r3, r3
 8009620:	2b04      	cmp	r3, #4
 8009622:	d108      	bne.n	8009636 <HAL_SPI_TransmitReceive_DMA+0x21a>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009628:	4a50      	ldr	r2, [pc, #320]	; (800976c <HAL_SPI_TransmitReceive_DMA+0x350>)
 800962a:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009630:	4a4f      	ldr	r2, [pc, #316]	; (8009770 <HAL_SPI_TransmitReceive_DMA+0x354>)
 8009632:	62da      	str	r2, [r3, #44]	; 0x2c
 8009634:	e007      	b.n	8009646 <HAL_SPI_TransmitReceive_DMA+0x22a>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800963a:	4a4e      	ldr	r2, [pc, #312]	; (8009774 <HAL_SPI_TransmitReceive_DMA+0x358>)
 800963c:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009642:	4a4d      	ldr	r2, [pc, #308]	; (8009778 <HAL_SPI_TransmitReceive_DMA+0x35c>)
 8009644:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800964a:	4a4c      	ldr	r2, [pc, #304]	; (800977c <HAL_SPI_TransmitReceive_DMA+0x360>)
 800964c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009652:	2200      	movs	r2, #0
 8009654:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	330c      	adds	r3, #12
 8009660:	0019      	movs	r1, r3
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009666:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	2246      	movs	r2, #70	; 0x46
 800966c:	5a9b      	ldrh	r3, [r3, r2]
 800966e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8009670:	0022      	movs	r2, r4
 8009672:	f7fb fc4f 	bl	8004f14 <HAL_DMA_Start_IT>
 8009676:	1e03      	subs	r3, r0, #0
 8009678:	d00e      	beq.n	8009698 <HAL_SPI_TransmitReceive_DMA+0x27c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800967e:	2210      	movs	r2, #16
 8009680:	431a      	orrs	r2, r3
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8009686:	2317      	movs	r3, #23
 8009688:	18fb      	adds	r3, r7, r3
 800968a:	2201      	movs	r2, #1
 800968c:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	225d      	movs	r2, #93	; 0x5d
 8009692:	2101      	movs	r1, #1
 8009694:	5499      	strb	r1, [r3, r2]
    goto error;
 8009696:	e055      	b.n	8009744 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	685a      	ldr	r2, [r3, #4]
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	2101      	movs	r1, #1
 80096a4:	430a      	orrs	r2, r1
 80096a6:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096ac:	2200      	movs	r2, #0
 80096ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096b4:	2200      	movs	r2, #0
 80096b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096bc:	2200      	movs	r2, #0
 80096be:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096c4:	2200      	movs	r2, #0
 80096c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096d0:	0019      	movs	r1, r3
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	330c      	adds	r3, #12
 80096d8:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80096de:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80096e0:	f7fb fc18 	bl	8004f14 <HAL_DMA_Start_IT>
 80096e4:	1e03      	subs	r3, r0, #0
 80096e6:	d00e      	beq.n	8009706 <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096ec:	2210      	movs	r2, #16
 80096ee:	431a      	orrs	r2, r3
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80096f4:	2317      	movs	r3, #23
 80096f6:	18fb      	adds	r3, r7, r3
 80096f8:	2201      	movs	r2, #1
 80096fa:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	225d      	movs	r2, #93	; 0x5d
 8009700:	2101      	movs	r1, #1
 8009702:	5499      	strb	r1, [r3, r2]
    goto error;
 8009704:	e01e      	b.n	8009744 <HAL_SPI_TransmitReceive_DMA+0x328>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2240      	movs	r2, #64	; 0x40
 800970e:	4013      	ands	r3, r2
 8009710:	2b40      	cmp	r3, #64	; 0x40
 8009712:	d007      	beq.n	8009724 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	681a      	ldr	r2, [r3, #0]
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	2140      	movs	r1, #64	; 0x40
 8009720:	430a      	orrs	r2, r1
 8009722:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	685a      	ldr	r2, [r3, #4]
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	2120      	movs	r1, #32
 8009730:	430a      	orrs	r2, r1
 8009732:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	685a      	ldr	r2, [r3, #4]
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	2102      	movs	r1, #2
 8009740:	430a      	orrs	r2, r1
 8009742:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	225c      	movs	r2, #92	; 0x5c
 8009748:	2100      	movs	r1, #0
 800974a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800974c:	2317      	movs	r3, #23
 800974e:	18fb      	adds	r3, r7, r3
 8009750:	781b      	ldrb	r3, [r3, #0]
}
 8009752:	0018      	movs	r0, r3
 8009754:	46bd      	mov	sp, r7
 8009756:	b007      	add	sp, #28
 8009758:	bd90      	pop	{r4, r7, pc}
 800975a:	46c0      	nop			; (mov r8, r8)
 800975c:	ffff9fff 	.word	0xffff9fff
 8009760:	ffffefff 	.word	0xffffefff
 8009764:	ffffbfff 	.word	0xffffbfff
 8009768:	ffffdfff 	.word	0xffffdfff
 800976c:	08009af3 	.word	0x08009af3
 8009770:	080099ad 	.word	0x080099ad
 8009774:	08009b11 	.word	0x08009b11
 8009778:	08009a5d 	.word	0x08009a5d
 800977c:	08009b2f 	.word	0x08009b2f

08009780 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b088      	sub	sp, #32
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	685b      	ldr	r3, [r3, #4]
 800978e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	689b      	ldr	r3, [r3, #8]
 8009796:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009798:	69bb      	ldr	r3, [r7, #24]
 800979a:	099b      	lsrs	r3, r3, #6
 800979c:	001a      	movs	r2, r3
 800979e:	2301      	movs	r3, #1
 80097a0:	4013      	ands	r3, r2
 80097a2:	d10f      	bne.n	80097c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80097a4:	69bb      	ldr	r3, [r7, #24]
 80097a6:	2201      	movs	r2, #1
 80097a8:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80097aa:	d00b      	beq.n	80097c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80097ac:	69fb      	ldr	r3, [r7, #28]
 80097ae:	099b      	lsrs	r3, r3, #6
 80097b0:	001a      	movs	r2, r3
 80097b2:	2301      	movs	r3, #1
 80097b4:	4013      	ands	r3, r2
 80097b6:	d005      	beq.n	80097c4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097bc:	687a      	ldr	r2, [r7, #4]
 80097be:	0010      	movs	r0, r2
 80097c0:	4798      	blx	r3
    return;
 80097c2:	e0d5      	b.n	8009970 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80097c4:	69bb      	ldr	r3, [r7, #24]
 80097c6:	085b      	lsrs	r3, r3, #1
 80097c8:	001a      	movs	r2, r3
 80097ca:	2301      	movs	r3, #1
 80097cc:	4013      	ands	r3, r2
 80097ce:	d00b      	beq.n	80097e8 <HAL_SPI_IRQHandler+0x68>
 80097d0:	69fb      	ldr	r3, [r7, #28]
 80097d2:	09db      	lsrs	r3, r3, #7
 80097d4:	001a      	movs	r2, r3
 80097d6:	2301      	movs	r3, #1
 80097d8:	4013      	ands	r3, r2
 80097da:	d005      	beq.n	80097e8 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	0010      	movs	r0, r2
 80097e4:	4798      	blx	r3
    return;
 80097e6:	e0c3      	b.n	8009970 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80097e8:	69bb      	ldr	r3, [r7, #24]
 80097ea:	095b      	lsrs	r3, r3, #5
 80097ec:	001a      	movs	r2, r3
 80097ee:	2301      	movs	r3, #1
 80097f0:	4013      	ands	r3, r2
 80097f2:	d10c      	bne.n	800980e <HAL_SPI_IRQHandler+0x8e>
 80097f4:	69bb      	ldr	r3, [r7, #24]
 80097f6:	099b      	lsrs	r3, r3, #6
 80097f8:	001a      	movs	r2, r3
 80097fa:	2301      	movs	r3, #1
 80097fc:	4013      	ands	r3, r2
 80097fe:	d106      	bne.n	800980e <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009800:	69bb      	ldr	r3, [r7, #24]
 8009802:	0a1b      	lsrs	r3, r3, #8
 8009804:	001a      	movs	r2, r3
 8009806:	2301      	movs	r3, #1
 8009808:	4013      	ands	r3, r2
 800980a:	d100      	bne.n	800980e <HAL_SPI_IRQHandler+0x8e>
 800980c:	e0b0      	b.n	8009970 <HAL_SPI_IRQHandler+0x1f0>
 800980e:	69fb      	ldr	r3, [r7, #28]
 8009810:	095b      	lsrs	r3, r3, #5
 8009812:	001a      	movs	r2, r3
 8009814:	2301      	movs	r3, #1
 8009816:	4013      	ands	r3, r2
 8009818:	d100      	bne.n	800981c <HAL_SPI_IRQHandler+0x9c>
 800981a:	e0a9      	b.n	8009970 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800981c:	69bb      	ldr	r3, [r7, #24]
 800981e:	099b      	lsrs	r3, r3, #6
 8009820:	001a      	movs	r2, r3
 8009822:	2301      	movs	r3, #1
 8009824:	4013      	ands	r3, r2
 8009826:	d023      	beq.n	8009870 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	225d      	movs	r2, #93	; 0x5d
 800982c:	5c9b      	ldrb	r3, [r3, r2]
 800982e:	b2db      	uxtb	r3, r3
 8009830:	2b03      	cmp	r3, #3
 8009832:	d011      	beq.n	8009858 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009838:	2204      	movs	r2, #4
 800983a:	431a      	orrs	r2, r3
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009840:	2300      	movs	r3, #0
 8009842:	617b      	str	r3, [r7, #20]
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	68db      	ldr	r3, [r3, #12]
 800984a:	617b      	str	r3, [r7, #20]
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	689b      	ldr	r3, [r3, #8]
 8009852:	617b      	str	r3, [r7, #20]
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	e00b      	b.n	8009870 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009858:	2300      	movs	r3, #0
 800985a:	613b      	str	r3, [r7, #16]
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	68db      	ldr	r3, [r3, #12]
 8009862:	613b      	str	r3, [r7, #16]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	689b      	ldr	r3, [r3, #8]
 800986a:	613b      	str	r3, [r7, #16]
 800986c:	693b      	ldr	r3, [r7, #16]
        return;
 800986e:	e07f      	b.n	8009970 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009870:	69bb      	ldr	r3, [r7, #24]
 8009872:	095b      	lsrs	r3, r3, #5
 8009874:	001a      	movs	r2, r3
 8009876:	2301      	movs	r3, #1
 8009878:	4013      	ands	r3, r2
 800987a:	d014      	beq.n	80098a6 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009880:	2201      	movs	r2, #1
 8009882:	431a      	orrs	r2, r3
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009888:	2300      	movs	r3, #0
 800988a:	60fb      	str	r3, [r7, #12]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	689b      	ldr	r3, [r3, #8]
 8009892:	60fb      	str	r3, [r7, #12]
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	681a      	ldr	r2, [r3, #0]
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	2140      	movs	r1, #64	; 0x40
 80098a0:	438a      	bics	r2, r1
 80098a2:	601a      	str	r2, [r3, #0]
 80098a4:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	0a1b      	lsrs	r3, r3, #8
 80098aa:	001a      	movs	r2, r3
 80098ac:	2301      	movs	r3, #1
 80098ae:	4013      	ands	r3, r2
 80098b0:	d00c      	beq.n	80098cc <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098b6:	2208      	movs	r2, #8
 80098b8:	431a      	orrs	r2, r3
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80098be:	2300      	movs	r3, #0
 80098c0:	60bb      	str	r3, [r7, #8]
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	60bb      	str	r3, [r7, #8]
 80098ca:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d04c      	beq.n	800996e <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	685a      	ldr	r2, [r3, #4]
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	21e0      	movs	r1, #224	; 0xe0
 80098e0:	438a      	bics	r2, r1
 80098e2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	225d      	movs	r2, #93	; 0x5d
 80098e8:	2101      	movs	r1, #1
 80098ea:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80098ec:	69fb      	ldr	r3, [r7, #28]
 80098ee:	2202      	movs	r2, #2
 80098f0:	4013      	ands	r3, r2
 80098f2:	d103      	bne.n	80098fc <HAL_SPI_IRQHandler+0x17c>
 80098f4:	69fb      	ldr	r3, [r7, #28]
 80098f6:	2201      	movs	r2, #1
 80098f8:	4013      	ands	r3, r2
 80098fa:	d032      	beq.n	8009962 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	685a      	ldr	r2, [r3, #4]
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	2103      	movs	r1, #3
 8009908:	438a      	bics	r2, r1
 800990a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009910:	2b00      	cmp	r3, #0
 8009912:	d010      	beq.n	8009936 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009918:	4a17      	ldr	r2, [pc, #92]	; (8009978 <HAL_SPI_IRQHandler+0x1f8>)
 800991a:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009920:	0018      	movs	r0, r3
 8009922:	f7fb fbdf 	bl	80050e4 <HAL_DMA_Abort_IT>
 8009926:	1e03      	subs	r3, r0, #0
 8009928:	d005      	beq.n	8009936 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800992e:	2240      	movs	r2, #64	; 0x40
 8009930:	431a      	orrs	r2, r3
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800993a:	2b00      	cmp	r3, #0
 800993c:	d016      	beq.n	800996c <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009942:	4a0d      	ldr	r2, [pc, #52]	; (8009978 <HAL_SPI_IRQHandler+0x1f8>)
 8009944:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800994a:	0018      	movs	r0, r3
 800994c:	f7fb fbca 	bl	80050e4 <HAL_DMA_Abort_IT>
 8009950:	1e03      	subs	r3, r0, #0
 8009952:	d00b      	beq.n	800996c <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009958:	2240      	movs	r2, #64	; 0x40
 800995a:	431a      	orrs	r2, r3
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8009960:	e004      	b.n	800996c <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	0018      	movs	r0, r3
 8009966:	f000 f819 	bl	800999c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800996a:	e000      	b.n	800996e <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 800996c:	46c0      	nop			; (mov r8, r8)
    return;
 800996e:	46c0      	nop			; (mov r8, r8)
  }
}
 8009970:	46bd      	mov	sp, r7
 8009972:	b008      	add	sp, #32
 8009974:	bd80      	pop	{r7, pc}
 8009976:	46c0      	nop			; (mov r8, r8)
 8009978:	08009b71 	.word	0x08009b71

0800997c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b082      	sub	sp, #8
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009984:	46c0      	nop			; (mov r8, r8)
 8009986:	46bd      	mov	sp, r7
 8009988:	b002      	add	sp, #8
 800998a:	bd80      	pop	{r7, pc}

0800998c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b082      	sub	sp, #8
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8009994:	46c0      	nop			; (mov r8, r8)
 8009996:	46bd      	mov	sp, r7
 8009998:	b002      	add	sp, #8
 800999a:	bd80      	pop	{r7, pc}

0800999c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b082      	sub	sp, #8
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80099a4:	46c0      	nop			; (mov r8, r8)
 80099a6:	46bd      	mov	sp, r7
 80099a8:	b002      	add	sp, #8
 80099aa:	bd80      	pop	{r7, pc}

080099ac <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b084      	sub	sp, #16
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099b8:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80099ba:	f7fa fe9f 	bl	80046fc <HAL_GetTick>
 80099be:	0003      	movs	r3, r0
 80099c0:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	2220      	movs	r2, #32
 80099ca:	4013      	ands	r3, r2
 80099cc:	2b20      	cmp	r3, #32
 80099ce:	d03e      	beq.n	8009a4e <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	685a      	ldr	r2, [r3, #4]
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	2120      	movs	r1, #32
 80099dc:	438a      	bics	r2, r1
 80099de:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	689b      	ldr	r3, [r3, #8]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d10e      	bne.n	8009a06 <SPI_DMAReceiveCplt+0x5a>
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	685a      	ldr	r2, [r3, #4]
 80099ec:	2382      	movs	r3, #130	; 0x82
 80099ee:	005b      	lsls	r3, r3, #1
 80099f0:	429a      	cmp	r2, r3
 80099f2:	d108      	bne.n	8009a06 <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	685a      	ldr	r2, [r3, #4]
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	2103      	movs	r1, #3
 8009a00:	438a      	bics	r2, r1
 8009a02:	605a      	str	r2, [r3, #4]
 8009a04:	e007      	b.n	8009a16 <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	685a      	ldr	r2, [r3, #4]
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	2101      	movs	r1, #1
 8009a12:	438a      	bics	r2, r1
 8009a14:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009a16:	68ba      	ldr	r2, [r7, #8]
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	2164      	movs	r1, #100	; 0x64
 8009a1c:	0018      	movs	r0, r3
 8009a1e:	f000 f9ed 	bl	8009dfc <SPI_EndRxTransaction>
 8009a22:	1e03      	subs	r3, r0, #0
 8009a24:	d002      	beq.n	8009a2c <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	2220      	movs	r2, #32
 8009a2a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	2246      	movs	r2, #70	; 0x46
 8009a30:	2100      	movs	r1, #0
 8009a32:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	225d      	movs	r2, #93	; 0x5d
 8009a38:	2101      	movs	r1, #1
 8009a3a:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d004      	beq.n	8009a4e <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	0018      	movs	r0, r3
 8009a48:	f7ff ffa8 	bl	800999c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8009a4c:	e003      	b.n	8009a56 <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	0018      	movs	r0, r3
 8009a52:	f7f7 fb7d 	bl	8001150 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009a56:	46bd      	mov	sp, r7
 8009a58:	b004      	add	sp, #16
 8009a5a:	bd80      	pop	{r7, pc}

08009a5c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b084      	sub	sp, #16
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a68:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009a6a:	f7fa fe47 	bl	80046fc <HAL_GetTick>
 8009a6e:	0003      	movs	r3, r0
 8009a70:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	2220      	movs	r2, #32
 8009a7a:	4013      	ands	r3, r2
 8009a7c:	2b20      	cmp	r3, #32
 8009a7e:	d031      	beq.n	8009ae4 <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	685a      	ldr	r2, [r3, #4]
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	2120      	movs	r1, #32
 8009a8c:	438a      	bics	r2, r1
 8009a8e:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009a90:	68ba      	ldr	r2, [r7, #8]
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	2164      	movs	r1, #100	; 0x64
 8009a96:	0018      	movs	r0, r3
 8009a98:	f000 fa0e 	bl	8009eb8 <SPI_EndRxTxTransaction>
 8009a9c:	1e03      	subs	r3, r0, #0
 8009a9e:	d005      	beq.n	8009aac <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009aa4:	2220      	movs	r2, #32
 8009aa6:	431a      	orrs	r2, r3
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	685a      	ldr	r2, [r3, #4]
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	2103      	movs	r1, #3
 8009ab8:	438a      	bics	r2, r1
 8009aba:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	2246      	movs	r2, #70	; 0x46
 8009ac6:	2100      	movs	r1, #0
 8009ac8:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	225d      	movs	r2, #93	; 0x5d
 8009ace:	2101      	movs	r1, #1
 8009ad0:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d004      	beq.n	8009ae4 <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	0018      	movs	r0, r3
 8009ade:	f7ff ff5d 	bl	800999c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8009ae2:	e003      	b.n	8009aec <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	0018      	movs	r0, r3
 8009ae8:	f7ff ff48 	bl	800997c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009aec:	46bd      	mov	sp, r7
 8009aee:	b004      	add	sp, #16
 8009af0:	bd80      	pop	{r7, pc}

08009af2 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009af2:	b580      	push	{r7, lr}
 8009af4:	b084      	sub	sp, #16
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009afe:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	0018      	movs	r0, r3
 8009b04:	f7f7 fade 	bl	80010c4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009b08:	46c0      	nop			; (mov r8, r8)
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	b004      	add	sp, #16
 8009b0e:	bd80      	pop	{r7, pc}

08009b10 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b1c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	0018      	movs	r0, r3
 8009b22:	f7ff ff33 	bl	800998c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009b26:	46c0      	nop			; (mov r8, r8)
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	b004      	add	sp, #16
 8009b2c:	bd80      	pop	{r7, pc}

08009b2e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8009b2e:	b580      	push	{r7, lr}
 8009b30:	b084      	sub	sp, #16
 8009b32:	af00      	add	r7, sp, #0
 8009b34:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b3a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	685a      	ldr	r2, [r3, #4]
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	2103      	movs	r1, #3
 8009b48:	438a      	bics	r2, r1
 8009b4a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b50:	2210      	movs	r2, #16
 8009b52:	431a      	orrs	r2, r3
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	225d      	movs	r2, #93	; 0x5d
 8009b5c:	2101      	movs	r1, #1
 8009b5e:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	0018      	movs	r0, r3
 8009b64:	f7ff ff1a 	bl	800999c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009b68:	46c0      	nop			; (mov r8, r8)
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	b004      	add	sp, #16
 8009b6e:	bd80      	pop	{r7, pc}

08009b70 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b084      	sub	sp, #16
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b7c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	2246      	movs	r2, #70	; 0x46
 8009b82:	2100      	movs	r1, #0
 8009b84:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2200      	movs	r2, #0
 8009b8a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	0018      	movs	r0, r3
 8009b90:	f7ff ff04 	bl	800999c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009b94:	46c0      	nop			; (mov r8, r8)
 8009b96:	46bd      	mov	sp, r7
 8009b98:	b004      	add	sp, #16
 8009b9a:	bd80      	pop	{r7, pc}

08009b9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b088      	sub	sp, #32
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	60f8      	str	r0, [r7, #12]
 8009ba4:	60b9      	str	r1, [r7, #8]
 8009ba6:	603b      	str	r3, [r7, #0]
 8009ba8:	1dfb      	adds	r3, r7, #7
 8009baa:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009bac:	f7fa fda6 	bl	80046fc <HAL_GetTick>
 8009bb0:	0002      	movs	r2, r0
 8009bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bb4:	1a9b      	subs	r3, r3, r2
 8009bb6:	683a      	ldr	r2, [r7, #0]
 8009bb8:	18d3      	adds	r3, r2, r3
 8009bba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009bbc:	f7fa fd9e 	bl	80046fc <HAL_GetTick>
 8009bc0:	0003      	movs	r3, r0
 8009bc2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009bc4:	4b3a      	ldr	r3, [pc, #232]	; (8009cb0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	015b      	lsls	r3, r3, #5
 8009bca:	0d1b      	lsrs	r3, r3, #20
 8009bcc:	69fa      	ldr	r2, [r7, #28]
 8009bce:	4353      	muls	r3, r2
 8009bd0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009bd2:	e058      	b.n	8009c86 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	d055      	beq.n	8009c86 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009bda:	f7fa fd8f 	bl	80046fc <HAL_GetTick>
 8009bde:	0002      	movs	r2, r0
 8009be0:	69bb      	ldr	r3, [r7, #24]
 8009be2:	1ad3      	subs	r3, r2, r3
 8009be4:	69fa      	ldr	r2, [r7, #28]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d902      	bls.n	8009bf0 <SPI_WaitFlagStateUntilTimeout+0x54>
 8009bea:	69fb      	ldr	r3, [r7, #28]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d142      	bne.n	8009c76 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	685a      	ldr	r2, [r3, #4]
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	21e0      	movs	r1, #224	; 0xe0
 8009bfc:	438a      	bics	r2, r1
 8009bfe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	685a      	ldr	r2, [r3, #4]
 8009c04:	2382      	movs	r3, #130	; 0x82
 8009c06:	005b      	lsls	r3, r3, #1
 8009c08:	429a      	cmp	r2, r3
 8009c0a:	d113      	bne.n	8009c34 <SPI_WaitFlagStateUntilTimeout+0x98>
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	689a      	ldr	r2, [r3, #8]
 8009c10:	2380      	movs	r3, #128	; 0x80
 8009c12:	021b      	lsls	r3, r3, #8
 8009c14:	429a      	cmp	r2, r3
 8009c16:	d005      	beq.n	8009c24 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	689a      	ldr	r2, [r3, #8]
 8009c1c:	2380      	movs	r3, #128	; 0x80
 8009c1e:	00db      	lsls	r3, r3, #3
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d107      	bne.n	8009c34 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	681a      	ldr	r2, [r3, #0]
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	2140      	movs	r1, #64	; 0x40
 8009c30:	438a      	bics	r2, r1
 8009c32:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009c38:	2380      	movs	r3, #128	; 0x80
 8009c3a:	019b      	lsls	r3, r3, #6
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d110      	bne.n	8009c62 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	681a      	ldr	r2, [r3, #0]
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	491a      	ldr	r1, [pc, #104]	; (8009cb4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8009c4c:	400a      	ands	r2, r1
 8009c4e:	601a      	str	r2, [r3, #0]
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	681a      	ldr	r2, [r3, #0]
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	2180      	movs	r1, #128	; 0x80
 8009c5c:	0189      	lsls	r1, r1, #6
 8009c5e:	430a      	orrs	r2, r1
 8009c60:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	225d      	movs	r2, #93	; 0x5d
 8009c66:	2101      	movs	r1, #1
 8009c68:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	225c      	movs	r2, #92	; 0x5c
 8009c6e:	2100      	movs	r1, #0
 8009c70:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009c72:	2303      	movs	r3, #3
 8009c74:	e017      	b.n	8009ca6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d101      	bne.n	8009c80 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	3b01      	subs	r3, #1
 8009c84:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	689b      	ldr	r3, [r3, #8]
 8009c8c:	68ba      	ldr	r2, [r7, #8]
 8009c8e:	4013      	ands	r3, r2
 8009c90:	68ba      	ldr	r2, [r7, #8]
 8009c92:	1ad3      	subs	r3, r2, r3
 8009c94:	425a      	negs	r2, r3
 8009c96:	4153      	adcs	r3, r2
 8009c98:	b2db      	uxtb	r3, r3
 8009c9a:	001a      	movs	r2, r3
 8009c9c:	1dfb      	adds	r3, r7, #7
 8009c9e:	781b      	ldrb	r3, [r3, #0]
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d197      	bne.n	8009bd4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009ca4:	2300      	movs	r3, #0
}
 8009ca6:	0018      	movs	r0, r3
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	b008      	add	sp, #32
 8009cac:	bd80      	pop	{r7, pc}
 8009cae:	46c0      	nop			; (mov r8, r8)
 8009cb0:	20000038 	.word	0x20000038
 8009cb4:	ffffdfff 	.word	0xffffdfff

08009cb8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b08a      	sub	sp, #40	; 0x28
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	60f8      	str	r0, [r7, #12]
 8009cc0:	60b9      	str	r1, [r7, #8]
 8009cc2:	607a      	str	r2, [r7, #4]
 8009cc4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009cc6:	2317      	movs	r3, #23
 8009cc8:	18fb      	adds	r3, r7, r3
 8009cca:	2200      	movs	r2, #0
 8009ccc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009cce:	f7fa fd15 	bl	80046fc <HAL_GetTick>
 8009cd2:	0002      	movs	r2, r0
 8009cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cd6:	1a9b      	subs	r3, r3, r2
 8009cd8:	683a      	ldr	r2, [r7, #0]
 8009cda:	18d3      	adds	r3, r2, r3
 8009cdc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8009cde:	f7fa fd0d 	bl	80046fc <HAL_GetTick>
 8009ce2:	0003      	movs	r3, r0
 8009ce4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	330c      	adds	r3, #12
 8009cec:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009cee:	4b41      	ldr	r3, [pc, #260]	; (8009df4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8009cf0:	681a      	ldr	r2, [r3, #0]
 8009cf2:	0013      	movs	r3, r2
 8009cf4:	009b      	lsls	r3, r3, #2
 8009cf6:	189b      	adds	r3, r3, r2
 8009cf8:	00da      	lsls	r2, r3, #3
 8009cfa:	1ad3      	subs	r3, r2, r3
 8009cfc:	0d1b      	lsrs	r3, r3, #20
 8009cfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d00:	4353      	muls	r3, r2
 8009d02:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009d04:	e068      	b.n	8009dd8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009d06:	68ba      	ldr	r2, [r7, #8]
 8009d08:	23c0      	movs	r3, #192	; 0xc0
 8009d0a:	00db      	lsls	r3, r3, #3
 8009d0c:	429a      	cmp	r2, r3
 8009d0e:	d10a      	bne.n	8009d26 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d107      	bne.n	8009d26 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009d16:	69fb      	ldr	r3, [r7, #28]
 8009d18:	781b      	ldrb	r3, [r3, #0]
 8009d1a:	b2da      	uxtb	r2, r3
 8009d1c:	2117      	movs	r1, #23
 8009d1e:	187b      	adds	r3, r7, r1
 8009d20:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009d22:	187b      	adds	r3, r7, r1
 8009d24:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	3301      	adds	r3, #1
 8009d2a:	d055      	beq.n	8009dd8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009d2c:	f7fa fce6 	bl	80046fc <HAL_GetTick>
 8009d30:	0002      	movs	r2, r0
 8009d32:	6a3b      	ldr	r3, [r7, #32]
 8009d34:	1ad3      	subs	r3, r2, r3
 8009d36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	d902      	bls.n	8009d42 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8009d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d142      	bne.n	8009dc8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	685a      	ldr	r2, [r3, #4]
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	21e0      	movs	r1, #224	; 0xe0
 8009d4e:	438a      	bics	r2, r1
 8009d50:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	685a      	ldr	r2, [r3, #4]
 8009d56:	2382      	movs	r3, #130	; 0x82
 8009d58:	005b      	lsls	r3, r3, #1
 8009d5a:	429a      	cmp	r2, r3
 8009d5c:	d113      	bne.n	8009d86 <SPI_WaitFifoStateUntilTimeout+0xce>
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	689a      	ldr	r2, [r3, #8]
 8009d62:	2380      	movs	r3, #128	; 0x80
 8009d64:	021b      	lsls	r3, r3, #8
 8009d66:	429a      	cmp	r2, r3
 8009d68:	d005      	beq.n	8009d76 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	689a      	ldr	r2, [r3, #8]
 8009d6e:	2380      	movs	r3, #128	; 0x80
 8009d70:	00db      	lsls	r3, r3, #3
 8009d72:	429a      	cmp	r2, r3
 8009d74:	d107      	bne.n	8009d86 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	681a      	ldr	r2, [r3, #0]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	2140      	movs	r1, #64	; 0x40
 8009d82:	438a      	bics	r2, r1
 8009d84:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009d8a:	2380      	movs	r3, #128	; 0x80
 8009d8c:	019b      	lsls	r3, r3, #6
 8009d8e:	429a      	cmp	r2, r3
 8009d90:	d110      	bne.n	8009db4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	681a      	ldr	r2, [r3, #0]
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	4916      	ldr	r1, [pc, #88]	; (8009df8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8009d9e:	400a      	ands	r2, r1
 8009da0:	601a      	str	r2, [r3, #0]
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	681a      	ldr	r2, [r3, #0]
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	2180      	movs	r1, #128	; 0x80
 8009dae:	0189      	lsls	r1, r1, #6
 8009db0:	430a      	orrs	r2, r1
 8009db2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	225d      	movs	r2, #93	; 0x5d
 8009db8:	2101      	movs	r1, #1
 8009dba:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	225c      	movs	r2, #92	; 0x5c
 8009dc0:	2100      	movs	r1, #0
 8009dc2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009dc4:	2303      	movs	r3, #3
 8009dc6:	e010      	b.n	8009dea <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009dc8:	69bb      	ldr	r3, [r7, #24]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d101      	bne.n	8009dd2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8009dd2:	69bb      	ldr	r3, [r7, #24]
 8009dd4:	3b01      	subs	r3, #1
 8009dd6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	689b      	ldr	r3, [r3, #8]
 8009dde:	68ba      	ldr	r2, [r7, #8]
 8009de0:	4013      	ands	r3, r2
 8009de2:	687a      	ldr	r2, [r7, #4]
 8009de4:	429a      	cmp	r2, r3
 8009de6:	d18e      	bne.n	8009d06 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8009de8:	2300      	movs	r3, #0
}
 8009dea:	0018      	movs	r0, r3
 8009dec:	46bd      	mov	sp, r7
 8009dee:	b00a      	add	sp, #40	; 0x28
 8009df0:	bd80      	pop	{r7, pc}
 8009df2:	46c0      	nop			; (mov r8, r8)
 8009df4:	20000038 	.word	0x20000038
 8009df8:	ffffdfff 	.word	0xffffdfff

08009dfc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b086      	sub	sp, #24
 8009e00:	af02      	add	r7, sp, #8
 8009e02:	60f8      	str	r0, [r7, #12]
 8009e04:	60b9      	str	r1, [r7, #8]
 8009e06:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	685a      	ldr	r2, [r3, #4]
 8009e0c:	2382      	movs	r3, #130	; 0x82
 8009e0e:	005b      	lsls	r3, r3, #1
 8009e10:	429a      	cmp	r2, r3
 8009e12:	d113      	bne.n	8009e3c <SPI_EndRxTransaction+0x40>
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	689a      	ldr	r2, [r3, #8]
 8009e18:	2380      	movs	r3, #128	; 0x80
 8009e1a:	021b      	lsls	r3, r3, #8
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d005      	beq.n	8009e2c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	689a      	ldr	r2, [r3, #8]
 8009e24:	2380      	movs	r3, #128	; 0x80
 8009e26:	00db      	lsls	r3, r3, #3
 8009e28:	429a      	cmp	r2, r3
 8009e2a:	d107      	bne.n	8009e3c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	681a      	ldr	r2, [r3, #0]
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	2140      	movs	r1, #64	; 0x40
 8009e38:	438a      	bics	r2, r1
 8009e3a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009e3c:	68ba      	ldr	r2, [r7, #8]
 8009e3e:	68f8      	ldr	r0, [r7, #12]
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	9300      	str	r3, [sp, #0]
 8009e44:	0013      	movs	r3, r2
 8009e46:	2200      	movs	r2, #0
 8009e48:	2180      	movs	r1, #128	; 0x80
 8009e4a:	f7ff fea7 	bl	8009b9c <SPI_WaitFlagStateUntilTimeout>
 8009e4e:	1e03      	subs	r3, r0, #0
 8009e50:	d007      	beq.n	8009e62 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e56:	2220      	movs	r2, #32
 8009e58:	431a      	orrs	r2, r3
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009e5e:	2303      	movs	r3, #3
 8009e60:	e026      	b.n	8009eb0 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	685a      	ldr	r2, [r3, #4]
 8009e66:	2382      	movs	r3, #130	; 0x82
 8009e68:	005b      	lsls	r3, r3, #1
 8009e6a:	429a      	cmp	r2, r3
 8009e6c:	d11f      	bne.n	8009eae <SPI_EndRxTransaction+0xb2>
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	689a      	ldr	r2, [r3, #8]
 8009e72:	2380      	movs	r3, #128	; 0x80
 8009e74:	021b      	lsls	r3, r3, #8
 8009e76:	429a      	cmp	r2, r3
 8009e78:	d005      	beq.n	8009e86 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	689a      	ldr	r2, [r3, #8]
 8009e7e:	2380      	movs	r3, #128	; 0x80
 8009e80:	00db      	lsls	r3, r3, #3
 8009e82:	429a      	cmp	r2, r3
 8009e84:	d113      	bne.n	8009eae <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009e86:	68ba      	ldr	r2, [r7, #8]
 8009e88:	23c0      	movs	r3, #192	; 0xc0
 8009e8a:	00d9      	lsls	r1, r3, #3
 8009e8c:	68f8      	ldr	r0, [r7, #12]
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	9300      	str	r3, [sp, #0]
 8009e92:	0013      	movs	r3, r2
 8009e94:	2200      	movs	r2, #0
 8009e96:	f7ff ff0f 	bl	8009cb8 <SPI_WaitFifoStateUntilTimeout>
 8009e9a:	1e03      	subs	r3, r0, #0
 8009e9c:	d007      	beq.n	8009eae <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009ea2:	2220      	movs	r2, #32
 8009ea4:	431a      	orrs	r2, r3
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8009eaa:	2303      	movs	r3, #3
 8009eac:	e000      	b.n	8009eb0 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8009eae:	2300      	movs	r3, #0
}
 8009eb0:	0018      	movs	r0, r3
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	b004      	add	sp, #16
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b086      	sub	sp, #24
 8009ebc:	af02      	add	r7, sp, #8
 8009ebe:	60f8      	str	r0, [r7, #12]
 8009ec0:	60b9      	str	r1, [r7, #8]
 8009ec2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009ec4:	68ba      	ldr	r2, [r7, #8]
 8009ec6:	23c0      	movs	r3, #192	; 0xc0
 8009ec8:	0159      	lsls	r1, r3, #5
 8009eca:	68f8      	ldr	r0, [r7, #12]
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	9300      	str	r3, [sp, #0]
 8009ed0:	0013      	movs	r3, r2
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	f7ff fef0 	bl	8009cb8 <SPI_WaitFifoStateUntilTimeout>
 8009ed8:	1e03      	subs	r3, r0, #0
 8009eda:	d007      	beq.n	8009eec <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009ee0:	2220      	movs	r2, #32
 8009ee2:	431a      	orrs	r2, r3
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009ee8:	2303      	movs	r3, #3
 8009eea:	e027      	b.n	8009f3c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009eec:	68ba      	ldr	r2, [r7, #8]
 8009eee:	68f8      	ldr	r0, [r7, #12]
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	9300      	str	r3, [sp, #0]
 8009ef4:	0013      	movs	r3, r2
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	2180      	movs	r1, #128	; 0x80
 8009efa:	f7ff fe4f 	bl	8009b9c <SPI_WaitFlagStateUntilTimeout>
 8009efe:	1e03      	subs	r3, r0, #0
 8009f00:	d007      	beq.n	8009f12 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f06:	2220      	movs	r2, #32
 8009f08:	431a      	orrs	r2, r3
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009f0e:	2303      	movs	r3, #3
 8009f10:	e014      	b.n	8009f3c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009f12:	68ba      	ldr	r2, [r7, #8]
 8009f14:	23c0      	movs	r3, #192	; 0xc0
 8009f16:	00d9      	lsls	r1, r3, #3
 8009f18:	68f8      	ldr	r0, [r7, #12]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	9300      	str	r3, [sp, #0]
 8009f1e:	0013      	movs	r3, r2
 8009f20:	2200      	movs	r2, #0
 8009f22:	f7ff fec9 	bl	8009cb8 <SPI_WaitFifoStateUntilTimeout>
 8009f26:	1e03      	subs	r3, r0, #0
 8009f28:	d007      	beq.n	8009f3a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f2e:	2220      	movs	r2, #32
 8009f30:	431a      	orrs	r2, r3
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009f36:	2303      	movs	r3, #3
 8009f38:	e000      	b.n	8009f3c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009f3a:	2300      	movs	r3, #0
}
 8009f3c:	0018      	movs	r0, r3
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	b004      	add	sp, #16
 8009f42:	bd80      	pop	{r7, pc}

08009f44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b082      	sub	sp, #8
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d101      	bne.n	8009f56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009f52:	2301      	movs	r3, #1
 8009f54:	e04a      	b.n	8009fec <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	223d      	movs	r2, #61	; 0x3d
 8009f5a:	5c9b      	ldrb	r3, [r3, r2]
 8009f5c:	b2db      	uxtb	r3, r3
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d107      	bne.n	8009f72 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	223c      	movs	r2, #60	; 0x3c
 8009f66:	2100      	movs	r1, #0
 8009f68:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	0018      	movs	r0, r3
 8009f6e:	f7fa f8dd 	bl	800412c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	223d      	movs	r2, #61	; 0x3d
 8009f76:	2102      	movs	r1, #2
 8009f78:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681a      	ldr	r2, [r3, #0]
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	3304      	adds	r3, #4
 8009f82:	0019      	movs	r1, r3
 8009f84:	0010      	movs	r0, r2
 8009f86:	f000 fb55 	bl	800a634 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	2248      	movs	r2, #72	; 0x48
 8009f8e:	2101      	movs	r1, #1
 8009f90:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	223e      	movs	r2, #62	; 0x3e
 8009f96:	2101      	movs	r1, #1
 8009f98:	5499      	strb	r1, [r3, r2]
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	223f      	movs	r2, #63	; 0x3f
 8009f9e:	2101      	movs	r1, #1
 8009fa0:	5499      	strb	r1, [r3, r2]
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2240      	movs	r2, #64	; 0x40
 8009fa6:	2101      	movs	r1, #1
 8009fa8:	5499      	strb	r1, [r3, r2]
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2241      	movs	r2, #65	; 0x41
 8009fae:	2101      	movs	r1, #1
 8009fb0:	5499      	strb	r1, [r3, r2]
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	2242      	movs	r2, #66	; 0x42
 8009fb6:	2101      	movs	r1, #1
 8009fb8:	5499      	strb	r1, [r3, r2]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2243      	movs	r2, #67	; 0x43
 8009fbe:	2101      	movs	r1, #1
 8009fc0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2244      	movs	r2, #68	; 0x44
 8009fc6:	2101      	movs	r1, #1
 8009fc8:	5499      	strb	r1, [r3, r2]
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2245      	movs	r2, #69	; 0x45
 8009fce:	2101      	movs	r1, #1
 8009fd0:	5499      	strb	r1, [r3, r2]
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2246      	movs	r2, #70	; 0x46
 8009fd6:	2101      	movs	r1, #1
 8009fd8:	5499      	strb	r1, [r3, r2]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2247      	movs	r2, #71	; 0x47
 8009fde:	2101      	movs	r1, #1
 8009fe0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	223d      	movs	r2, #61	; 0x3d
 8009fe6:	2101      	movs	r1, #1
 8009fe8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009fea:	2300      	movs	r3, #0
}
 8009fec:	0018      	movs	r0, r3
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	b002      	add	sp, #8
 8009ff2:	bd80      	pop	{r7, pc}

08009ff4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b082      	sub	sp, #8
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d101      	bne.n	800a006 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a002:	2301      	movs	r3, #1
 800a004:	e04a      	b.n	800a09c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	223d      	movs	r2, #61	; 0x3d
 800a00a:	5c9b      	ldrb	r3, [r3, r2]
 800a00c:	b2db      	uxtb	r3, r3
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d107      	bne.n	800a022 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	223c      	movs	r2, #60	; 0x3c
 800a016:	2100      	movs	r1, #0
 800a018:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	0018      	movs	r0, r3
 800a01e:	f000 f841 	bl	800a0a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	223d      	movs	r2, #61	; 0x3d
 800a026:	2102      	movs	r1, #2
 800a028:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681a      	ldr	r2, [r3, #0]
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	3304      	adds	r3, #4
 800a032:	0019      	movs	r1, r3
 800a034:	0010      	movs	r0, r2
 800a036:	f000 fafd 	bl	800a634 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2248      	movs	r2, #72	; 0x48
 800a03e:	2101      	movs	r1, #1
 800a040:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	223e      	movs	r2, #62	; 0x3e
 800a046:	2101      	movs	r1, #1
 800a048:	5499      	strb	r1, [r3, r2]
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	223f      	movs	r2, #63	; 0x3f
 800a04e:	2101      	movs	r1, #1
 800a050:	5499      	strb	r1, [r3, r2]
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2240      	movs	r2, #64	; 0x40
 800a056:	2101      	movs	r1, #1
 800a058:	5499      	strb	r1, [r3, r2]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2241      	movs	r2, #65	; 0x41
 800a05e:	2101      	movs	r1, #1
 800a060:	5499      	strb	r1, [r3, r2]
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	2242      	movs	r2, #66	; 0x42
 800a066:	2101      	movs	r1, #1
 800a068:	5499      	strb	r1, [r3, r2]
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2243      	movs	r2, #67	; 0x43
 800a06e:	2101      	movs	r1, #1
 800a070:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2244      	movs	r2, #68	; 0x44
 800a076:	2101      	movs	r1, #1
 800a078:	5499      	strb	r1, [r3, r2]
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	2245      	movs	r2, #69	; 0x45
 800a07e:	2101      	movs	r1, #1
 800a080:	5499      	strb	r1, [r3, r2]
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2246      	movs	r2, #70	; 0x46
 800a086:	2101      	movs	r1, #1
 800a088:	5499      	strb	r1, [r3, r2]
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2247      	movs	r2, #71	; 0x47
 800a08e:	2101      	movs	r1, #1
 800a090:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	223d      	movs	r2, #61	; 0x3d
 800a096:	2101      	movs	r1, #1
 800a098:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a09a:	2300      	movs	r3, #0
}
 800a09c:	0018      	movs	r0, r3
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	b002      	add	sp, #8
 800a0a2:	bd80      	pop	{r7, pc}

0800a0a4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b082      	sub	sp, #8
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a0ac:	46c0      	nop			; (mov r8, r8)
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	b002      	add	sp, #8
 800a0b2:	bd80      	pop	{r7, pc}

0800a0b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b084      	sub	sp, #16
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
 800a0bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d108      	bne.n	800a0d6 <HAL_TIM_PWM_Start+0x22>
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	223e      	movs	r2, #62	; 0x3e
 800a0c8:	5c9b      	ldrb	r3, [r3, r2]
 800a0ca:	b2db      	uxtb	r3, r3
 800a0cc:	3b01      	subs	r3, #1
 800a0ce:	1e5a      	subs	r2, r3, #1
 800a0d0:	4193      	sbcs	r3, r2
 800a0d2:	b2db      	uxtb	r3, r3
 800a0d4:	e037      	b.n	800a146 <HAL_TIM_PWM_Start+0x92>
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	2b04      	cmp	r3, #4
 800a0da:	d108      	bne.n	800a0ee <HAL_TIM_PWM_Start+0x3a>
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	223f      	movs	r2, #63	; 0x3f
 800a0e0:	5c9b      	ldrb	r3, [r3, r2]
 800a0e2:	b2db      	uxtb	r3, r3
 800a0e4:	3b01      	subs	r3, #1
 800a0e6:	1e5a      	subs	r2, r3, #1
 800a0e8:	4193      	sbcs	r3, r2
 800a0ea:	b2db      	uxtb	r3, r3
 800a0ec:	e02b      	b.n	800a146 <HAL_TIM_PWM_Start+0x92>
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	2b08      	cmp	r3, #8
 800a0f2:	d108      	bne.n	800a106 <HAL_TIM_PWM_Start+0x52>
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2240      	movs	r2, #64	; 0x40
 800a0f8:	5c9b      	ldrb	r3, [r3, r2]
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	3b01      	subs	r3, #1
 800a0fe:	1e5a      	subs	r2, r3, #1
 800a100:	4193      	sbcs	r3, r2
 800a102:	b2db      	uxtb	r3, r3
 800a104:	e01f      	b.n	800a146 <HAL_TIM_PWM_Start+0x92>
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	2b0c      	cmp	r3, #12
 800a10a:	d108      	bne.n	800a11e <HAL_TIM_PWM_Start+0x6a>
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2241      	movs	r2, #65	; 0x41
 800a110:	5c9b      	ldrb	r3, [r3, r2]
 800a112:	b2db      	uxtb	r3, r3
 800a114:	3b01      	subs	r3, #1
 800a116:	1e5a      	subs	r2, r3, #1
 800a118:	4193      	sbcs	r3, r2
 800a11a:	b2db      	uxtb	r3, r3
 800a11c:	e013      	b.n	800a146 <HAL_TIM_PWM_Start+0x92>
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	2b10      	cmp	r3, #16
 800a122:	d108      	bne.n	800a136 <HAL_TIM_PWM_Start+0x82>
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2242      	movs	r2, #66	; 0x42
 800a128:	5c9b      	ldrb	r3, [r3, r2]
 800a12a:	b2db      	uxtb	r3, r3
 800a12c:	3b01      	subs	r3, #1
 800a12e:	1e5a      	subs	r2, r3, #1
 800a130:	4193      	sbcs	r3, r2
 800a132:	b2db      	uxtb	r3, r3
 800a134:	e007      	b.n	800a146 <HAL_TIM_PWM_Start+0x92>
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2243      	movs	r2, #67	; 0x43
 800a13a:	5c9b      	ldrb	r3, [r3, r2]
 800a13c:	b2db      	uxtb	r3, r3
 800a13e:	3b01      	subs	r3, #1
 800a140:	1e5a      	subs	r2, r3, #1
 800a142:	4193      	sbcs	r3, r2
 800a144:	b2db      	uxtb	r3, r3
 800a146:	2b00      	cmp	r3, #0
 800a148:	d001      	beq.n	800a14e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800a14a:	2301      	movs	r3, #1
 800a14c:	e08b      	b.n	800a266 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d104      	bne.n	800a15e <HAL_TIM_PWM_Start+0xaa>
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	223e      	movs	r2, #62	; 0x3e
 800a158:	2102      	movs	r1, #2
 800a15a:	5499      	strb	r1, [r3, r2]
 800a15c:	e023      	b.n	800a1a6 <HAL_TIM_PWM_Start+0xf2>
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	2b04      	cmp	r3, #4
 800a162:	d104      	bne.n	800a16e <HAL_TIM_PWM_Start+0xba>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	223f      	movs	r2, #63	; 0x3f
 800a168:	2102      	movs	r1, #2
 800a16a:	5499      	strb	r1, [r3, r2]
 800a16c:	e01b      	b.n	800a1a6 <HAL_TIM_PWM_Start+0xf2>
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	2b08      	cmp	r3, #8
 800a172:	d104      	bne.n	800a17e <HAL_TIM_PWM_Start+0xca>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2240      	movs	r2, #64	; 0x40
 800a178:	2102      	movs	r1, #2
 800a17a:	5499      	strb	r1, [r3, r2]
 800a17c:	e013      	b.n	800a1a6 <HAL_TIM_PWM_Start+0xf2>
 800a17e:	683b      	ldr	r3, [r7, #0]
 800a180:	2b0c      	cmp	r3, #12
 800a182:	d104      	bne.n	800a18e <HAL_TIM_PWM_Start+0xda>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2241      	movs	r2, #65	; 0x41
 800a188:	2102      	movs	r1, #2
 800a18a:	5499      	strb	r1, [r3, r2]
 800a18c:	e00b      	b.n	800a1a6 <HAL_TIM_PWM_Start+0xf2>
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	2b10      	cmp	r3, #16
 800a192:	d104      	bne.n	800a19e <HAL_TIM_PWM_Start+0xea>
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2242      	movs	r2, #66	; 0x42
 800a198:	2102      	movs	r1, #2
 800a19a:	5499      	strb	r1, [r3, r2]
 800a19c:	e003      	b.n	800a1a6 <HAL_TIM_PWM_Start+0xf2>
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2243      	movs	r2, #67	; 0x43
 800a1a2:	2102      	movs	r1, #2
 800a1a4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	6839      	ldr	r1, [r7, #0]
 800a1ac:	2201      	movs	r2, #1
 800a1ae:	0018      	movs	r0, r3
 800a1b0:	f000 fe20 	bl	800adf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	4a2d      	ldr	r2, [pc, #180]	; (800a270 <HAL_TIM_PWM_Start+0x1bc>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d00e      	beq.n	800a1dc <HAL_TIM_PWM_Start+0x128>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	4a2c      	ldr	r2, [pc, #176]	; (800a274 <HAL_TIM_PWM_Start+0x1c0>)
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d009      	beq.n	800a1dc <HAL_TIM_PWM_Start+0x128>
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	4a2a      	ldr	r2, [pc, #168]	; (800a278 <HAL_TIM_PWM_Start+0x1c4>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d004      	beq.n	800a1dc <HAL_TIM_PWM_Start+0x128>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	4a29      	ldr	r2, [pc, #164]	; (800a27c <HAL_TIM_PWM_Start+0x1c8>)
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d101      	bne.n	800a1e0 <HAL_TIM_PWM_Start+0x12c>
 800a1dc:	2301      	movs	r3, #1
 800a1de:	e000      	b.n	800a1e2 <HAL_TIM_PWM_Start+0x12e>
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d008      	beq.n	800a1f8 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	2180      	movs	r1, #128	; 0x80
 800a1f2:	0209      	lsls	r1, r1, #8
 800a1f4:	430a      	orrs	r2, r1
 800a1f6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	4a1c      	ldr	r2, [pc, #112]	; (800a270 <HAL_TIM_PWM_Start+0x1bc>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d00f      	beq.n	800a222 <HAL_TIM_PWM_Start+0x16e>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681a      	ldr	r2, [r3, #0]
 800a206:	2380      	movs	r3, #128	; 0x80
 800a208:	05db      	lsls	r3, r3, #23
 800a20a:	429a      	cmp	r2, r3
 800a20c:	d009      	beq.n	800a222 <HAL_TIM_PWM_Start+0x16e>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	4a1b      	ldr	r2, [pc, #108]	; (800a280 <HAL_TIM_PWM_Start+0x1cc>)
 800a214:	4293      	cmp	r3, r2
 800a216:	d004      	beq.n	800a222 <HAL_TIM_PWM_Start+0x16e>
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	4a15      	ldr	r2, [pc, #84]	; (800a274 <HAL_TIM_PWM_Start+0x1c0>)
 800a21e:	4293      	cmp	r3, r2
 800a220:	d116      	bne.n	800a250 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	689b      	ldr	r3, [r3, #8]
 800a228:	4a16      	ldr	r2, [pc, #88]	; (800a284 <HAL_TIM_PWM_Start+0x1d0>)
 800a22a:	4013      	ands	r3, r2
 800a22c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	2b06      	cmp	r3, #6
 800a232:	d016      	beq.n	800a262 <HAL_TIM_PWM_Start+0x1ae>
 800a234:	68fa      	ldr	r2, [r7, #12]
 800a236:	2380      	movs	r3, #128	; 0x80
 800a238:	025b      	lsls	r3, r3, #9
 800a23a:	429a      	cmp	r2, r3
 800a23c:	d011      	beq.n	800a262 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	681a      	ldr	r2, [r3, #0]
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	2101      	movs	r1, #1
 800a24a:	430a      	orrs	r2, r1
 800a24c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a24e:	e008      	b.n	800a262 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	681a      	ldr	r2, [r3, #0]
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	2101      	movs	r1, #1
 800a25c:	430a      	orrs	r2, r1
 800a25e:	601a      	str	r2, [r3, #0]
 800a260:	e000      	b.n	800a264 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a262:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800a264:	2300      	movs	r3, #0
}
 800a266:	0018      	movs	r0, r3
 800a268:	46bd      	mov	sp, r7
 800a26a:	b004      	add	sp, #16
 800a26c:	bd80      	pop	{r7, pc}
 800a26e:	46c0      	nop			; (mov r8, r8)
 800a270:	40012c00 	.word	0x40012c00
 800a274:	40014000 	.word	0x40014000
 800a278:	40014400 	.word	0x40014400
 800a27c:	40014800 	.word	0x40014800
 800a280:	40000400 	.word	0x40000400
 800a284:	00010007 	.word	0x00010007

0800a288 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	b086      	sub	sp, #24
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	60f8      	str	r0, [r7, #12]
 800a290:	60b9      	str	r1, [r7, #8]
 800a292:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a294:	2317      	movs	r3, #23
 800a296:	18fb      	adds	r3, r7, r3
 800a298:	2200      	movs	r2, #0
 800a29a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	223c      	movs	r2, #60	; 0x3c
 800a2a0:	5c9b      	ldrb	r3, [r3, r2]
 800a2a2:	2b01      	cmp	r3, #1
 800a2a4:	d101      	bne.n	800a2aa <HAL_TIM_PWM_ConfigChannel+0x22>
 800a2a6:	2302      	movs	r3, #2
 800a2a8:	e0e5      	b.n	800a476 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	223c      	movs	r2, #60	; 0x3c
 800a2ae:	2101      	movs	r1, #1
 800a2b0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	2b14      	cmp	r3, #20
 800a2b6:	d900      	bls.n	800a2ba <HAL_TIM_PWM_ConfigChannel+0x32>
 800a2b8:	e0d1      	b.n	800a45e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	009a      	lsls	r2, r3, #2
 800a2be:	4b70      	ldr	r3, [pc, #448]	; (800a480 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800a2c0:	18d3      	adds	r3, r2, r3
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	68ba      	ldr	r2, [r7, #8]
 800a2cc:	0011      	movs	r1, r2
 800a2ce:	0018      	movs	r0, r3
 800a2d0:	f000 fa30 	bl	800a734 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	699a      	ldr	r2, [r3, #24]
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	2108      	movs	r1, #8
 800a2e0:	430a      	orrs	r2, r1
 800a2e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	699a      	ldr	r2, [r3, #24]
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	2104      	movs	r1, #4
 800a2f0:	438a      	bics	r2, r1
 800a2f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	6999      	ldr	r1, [r3, #24]
 800a2fa:	68bb      	ldr	r3, [r7, #8]
 800a2fc:	691a      	ldr	r2, [r3, #16]
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	430a      	orrs	r2, r1
 800a304:	619a      	str	r2, [r3, #24]
      break;
 800a306:	e0af      	b.n	800a468 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	68ba      	ldr	r2, [r7, #8]
 800a30e:	0011      	movs	r1, r2
 800a310:	0018      	movs	r0, r3
 800a312:	f000 fa99 	bl	800a848 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	699a      	ldr	r2, [r3, #24]
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	2180      	movs	r1, #128	; 0x80
 800a322:	0109      	lsls	r1, r1, #4
 800a324:	430a      	orrs	r2, r1
 800a326:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	699a      	ldr	r2, [r3, #24]
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	4954      	ldr	r1, [pc, #336]	; (800a484 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a334:	400a      	ands	r2, r1
 800a336:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	6999      	ldr	r1, [r3, #24]
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	691b      	ldr	r3, [r3, #16]
 800a342:	021a      	lsls	r2, r3, #8
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	430a      	orrs	r2, r1
 800a34a:	619a      	str	r2, [r3, #24]
      break;
 800a34c:	e08c      	b.n	800a468 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	68ba      	ldr	r2, [r7, #8]
 800a354:	0011      	movs	r1, r2
 800a356:	0018      	movs	r0, r3
 800a358:	f000 fafa 	bl	800a950 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	69da      	ldr	r2, [r3, #28]
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	2108      	movs	r1, #8
 800a368:	430a      	orrs	r2, r1
 800a36a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	69da      	ldr	r2, [r3, #28]
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	2104      	movs	r1, #4
 800a378:	438a      	bics	r2, r1
 800a37a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	69d9      	ldr	r1, [r3, #28]
 800a382:	68bb      	ldr	r3, [r7, #8]
 800a384:	691a      	ldr	r2, [r3, #16]
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	430a      	orrs	r2, r1
 800a38c:	61da      	str	r2, [r3, #28]
      break;
 800a38e:	e06b      	b.n	800a468 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	68ba      	ldr	r2, [r7, #8]
 800a396:	0011      	movs	r1, r2
 800a398:	0018      	movs	r0, r3
 800a39a:	f000 fb61 	bl	800aa60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	69da      	ldr	r2, [r3, #28]
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	2180      	movs	r1, #128	; 0x80
 800a3aa:	0109      	lsls	r1, r1, #4
 800a3ac:	430a      	orrs	r2, r1
 800a3ae:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	69da      	ldr	r2, [r3, #28]
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4932      	ldr	r1, [pc, #200]	; (800a484 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a3bc:	400a      	ands	r2, r1
 800a3be:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	69d9      	ldr	r1, [r3, #28]
 800a3c6:	68bb      	ldr	r3, [r7, #8]
 800a3c8:	691b      	ldr	r3, [r3, #16]
 800a3ca:	021a      	lsls	r2, r3, #8
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	430a      	orrs	r2, r1
 800a3d2:	61da      	str	r2, [r3, #28]
      break;
 800a3d4:	e048      	b.n	800a468 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	68ba      	ldr	r2, [r7, #8]
 800a3dc:	0011      	movs	r1, r2
 800a3de:	0018      	movs	r0, r3
 800a3e0:	f000 fba8 	bl	800ab34 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	2108      	movs	r1, #8
 800a3f0:	430a      	orrs	r2, r1
 800a3f2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	2104      	movs	r1, #4
 800a400:	438a      	bics	r2, r1
 800a402:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a40a:	68bb      	ldr	r3, [r7, #8]
 800a40c:	691a      	ldr	r2, [r3, #16]
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	430a      	orrs	r2, r1
 800a414:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a416:	e027      	b.n	800a468 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	68ba      	ldr	r2, [r7, #8]
 800a41e:	0011      	movs	r1, r2
 800a420:	0018      	movs	r0, r3
 800a422:	f000 fbe7 	bl	800abf4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	2180      	movs	r1, #128	; 0x80
 800a432:	0109      	lsls	r1, r1, #4
 800a434:	430a      	orrs	r2, r1
 800a436:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	4910      	ldr	r1, [pc, #64]	; (800a484 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a444:	400a      	ands	r2, r1
 800a446:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	691b      	ldr	r3, [r3, #16]
 800a452:	021a      	lsls	r2, r3, #8
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	430a      	orrs	r2, r1
 800a45a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a45c:	e004      	b.n	800a468 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800a45e:	2317      	movs	r3, #23
 800a460:	18fb      	adds	r3, r7, r3
 800a462:	2201      	movs	r2, #1
 800a464:	701a      	strb	r2, [r3, #0]
      break;
 800a466:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	223c      	movs	r2, #60	; 0x3c
 800a46c:	2100      	movs	r1, #0
 800a46e:	5499      	strb	r1, [r3, r2]

  return status;
 800a470:	2317      	movs	r3, #23
 800a472:	18fb      	adds	r3, r7, r3
 800a474:	781b      	ldrb	r3, [r3, #0]
}
 800a476:	0018      	movs	r0, r3
 800a478:	46bd      	mov	sp, r7
 800a47a:	b006      	add	sp, #24
 800a47c:	bd80      	pop	{r7, pc}
 800a47e:	46c0      	nop			; (mov r8, r8)
 800a480:	08018350 	.word	0x08018350
 800a484:	fffffbff 	.word	0xfffffbff

0800a488 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b084      	sub	sp, #16
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
 800a490:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a492:	230f      	movs	r3, #15
 800a494:	18fb      	adds	r3, r7, r3
 800a496:	2200      	movs	r2, #0
 800a498:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	223c      	movs	r2, #60	; 0x3c
 800a49e:	5c9b      	ldrb	r3, [r3, r2]
 800a4a0:	2b01      	cmp	r3, #1
 800a4a2:	d101      	bne.n	800a4a8 <HAL_TIM_ConfigClockSource+0x20>
 800a4a4:	2302      	movs	r3, #2
 800a4a6:	e0bc      	b.n	800a622 <HAL_TIM_ConfigClockSource+0x19a>
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	223c      	movs	r2, #60	; 0x3c
 800a4ac:	2101      	movs	r1, #1
 800a4ae:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	223d      	movs	r2, #61	; 0x3d
 800a4b4:	2102      	movs	r1, #2
 800a4b6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	689b      	ldr	r3, [r3, #8]
 800a4be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	4a5a      	ldr	r2, [pc, #360]	; (800a62c <HAL_TIM_ConfigClockSource+0x1a4>)
 800a4c4:	4013      	ands	r3, r2
 800a4c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	4a59      	ldr	r2, [pc, #356]	; (800a630 <HAL_TIM_ConfigClockSource+0x1a8>)
 800a4cc:	4013      	ands	r3, r2
 800a4ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	68ba      	ldr	r2, [r7, #8]
 800a4d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	2280      	movs	r2, #128	; 0x80
 800a4de:	0192      	lsls	r2, r2, #6
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d040      	beq.n	800a566 <HAL_TIM_ConfigClockSource+0xde>
 800a4e4:	2280      	movs	r2, #128	; 0x80
 800a4e6:	0192      	lsls	r2, r2, #6
 800a4e8:	4293      	cmp	r3, r2
 800a4ea:	d900      	bls.n	800a4ee <HAL_TIM_ConfigClockSource+0x66>
 800a4ec:	e088      	b.n	800a600 <HAL_TIM_ConfigClockSource+0x178>
 800a4ee:	2280      	movs	r2, #128	; 0x80
 800a4f0:	0152      	lsls	r2, r2, #5
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d100      	bne.n	800a4f8 <HAL_TIM_ConfigClockSource+0x70>
 800a4f6:	e088      	b.n	800a60a <HAL_TIM_ConfigClockSource+0x182>
 800a4f8:	2280      	movs	r2, #128	; 0x80
 800a4fa:	0152      	lsls	r2, r2, #5
 800a4fc:	4293      	cmp	r3, r2
 800a4fe:	d900      	bls.n	800a502 <HAL_TIM_ConfigClockSource+0x7a>
 800a500:	e07e      	b.n	800a600 <HAL_TIM_ConfigClockSource+0x178>
 800a502:	2b70      	cmp	r3, #112	; 0x70
 800a504:	d018      	beq.n	800a538 <HAL_TIM_ConfigClockSource+0xb0>
 800a506:	d900      	bls.n	800a50a <HAL_TIM_ConfigClockSource+0x82>
 800a508:	e07a      	b.n	800a600 <HAL_TIM_ConfigClockSource+0x178>
 800a50a:	2b60      	cmp	r3, #96	; 0x60
 800a50c:	d04f      	beq.n	800a5ae <HAL_TIM_ConfigClockSource+0x126>
 800a50e:	d900      	bls.n	800a512 <HAL_TIM_ConfigClockSource+0x8a>
 800a510:	e076      	b.n	800a600 <HAL_TIM_ConfigClockSource+0x178>
 800a512:	2b50      	cmp	r3, #80	; 0x50
 800a514:	d03b      	beq.n	800a58e <HAL_TIM_ConfigClockSource+0x106>
 800a516:	d900      	bls.n	800a51a <HAL_TIM_ConfigClockSource+0x92>
 800a518:	e072      	b.n	800a600 <HAL_TIM_ConfigClockSource+0x178>
 800a51a:	2b40      	cmp	r3, #64	; 0x40
 800a51c:	d057      	beq.n	800a5ce <HAL_TIM_ConfigClockSource+0x146>
 800a51e:	d900      	bls.n	800a522 <HAL_TIM_ConfigClockSource+0x9a>
 800a520:	e06e      	b.n	800a600 <HAL_TIM_ConfigClockSource+0x178>
 800a522:	2b30      	cmp	r3, #48	; 0x30
 800a524:	d063      	beq.n	800a5ee <HAL_TIM_ConfigClockSource+0x166>
 800a526:	d86b      	bhi.n	800a600 <HAL_TIM_ConfigClockSource+0x178>
 800a528:	2b20      	cmp	r3, #32
 800a52a:	d060      	beq.n	800a5ee <HAL_TIM_ConfigClockSource+0x166>
 800a52c:	d868      	bhi.n	800a600 <HAL_TIM_ConfigClockSource+0x178>
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d05d      	beq.n	800a5ee <HAL_TIM_ConfigClockSource+0x166>
 800a532:	2b10      	cmp	r3, #16
 800a534:	d05b      	beq.n	800a5ee <HAL_TIM_ConfigClockSource+0x166>
 800a536:	e063      	b.n	800a600 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6818      	ldr	r0, [r3, #0]
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	6899      	ldr	r1, [r3, #8]
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	685a      	ldr	r2, [r3, #4]
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	68db      	ldr	r3, [r3, #12]
 800a548:	f000 fc34 	bl	800adb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	689b      	ldr	r3, [r3, #8]
 800a552:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	2277      	movs	r2, #119	; 0x77
 800a558:	4313      	orrs	r3, r2
 800a55a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	68ba      	ldr	r2, [r7, #8]
 800a562:	609a      	str	r2, [r3, #8]
      break;
 800a564:	e052      	b.n	800a60c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6818      	ldr	r0, [r3, #0]
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	6899      	ldr	r1, [r3, #8]
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	685a      	ldr	r2, [r3, #4]
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	68db      	ldr	r3, [r3, #12]
 800a576:	f000 fc1d 	bl	800adb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	689a      	ldr	r2, [r3, #8]
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	2180      	movs	r1, #128	; 0x80
 800a586:	01c9      	lsls	r1, r1, #7
 800a588:	430a      	orrs	r2, r1
 800a58a:	609a      	str	r2, [r3, #8]
      break;
 800a58c:	e03e      	b.n	800a60c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6818      	ldr	r0, [r3, #0]
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	6859      	ldr	r1, [r3, #4]
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	68db      	ldr	r3, [r3, #12]
 800a59a:	001a      	movs	r2, r3
 800a59c:	f000 fb8e 	bl	800acbc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	2150      	movs	r1, #80	; 0x50
 800a5a6:	0018      	movs	r0, r3
 800a5a8:	f000 fbe8 	bl	800ad7c <TIM_ITRx_SetConfig>
      break;
 800a5ac:	e02e      	b.n	800a60c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6818      	ldr	r0, [r3, #0]
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	6859      	ldr	r1, [r3, #4]
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	68db      	ldr	r3, [r3, #12]
 800a5ba:	001a      	movs	r2, r3
 800a5bc:	f000 fbac 	bl	800ad18 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	2160      	movs	r1, #96	; 0x60
 800a5c6:	0018      	movs	r0, r3
 800a5c8:	f000 fbd8 	bl	800ad7c <TIM_ITRx_SetConfig>
      break;
 800a5cc:	e01e      	b.n	800a60c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	6818      	ldr	r0, [r3, #0]
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	6859      	ldr	r1, [r3, #4]
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	68db      	ldr	r3, [r3, #12]
 800a5da:	001a      	movs	r2, r3
 800a5dc:	f000 fb6e 	bl	800acbc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	2140      	movs	r1, #64	; 0x40
 800a5e6:	0018      	movs	r0, r3
 800a5e8:	f000 fbc8 	bl	800ad7c <TIM_ITRx_SetConfig>
      break;
 800a5ec:	e00e      	b.n	800a60c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681a      	ldr	r2, [r3, #0]
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	0019      	movs	r1, r3
 800a5f8:	0010      	movs	r0, r2
 800a5fa:	f000 fbbf 	bl	800ad7c <TIM_ITRx_SetConfig>
      break;
 800a5fe:	e005      	b.n	800a60c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800a600:	230f      	movs	r3, #15
 800a602:	18fb      	adds	r3, r7, r3
 800a604:	2201      	movs	r2, #1
 800a606:	701a      	strb	r2, [r3, #0]
      break;
 800a608:	e000      	b.n	800a60c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800a60a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	223d      	movs	r2, #61	; 0x3d
 800a610:	2101      	movs	r1, #1
 800a612:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	223c      	movs	r2, #60	; 0x3c
 800a618:	2100      	movs	r1, #0
 800a61a:	5499      	strb	r1, [r3, r2]

  return status;
 800a61c:	230f      	movs	r3, #15
 800a61e:	18fb      	adds	r3, r7, r3
 800a620:	781b      	ldrb	r3, [r3, #0]
}
 800a622:	0018      	movs	r0, r3
 800a624:	46bd      	mov	sp, r7
 800a626:	b004      	add	sp, #16
 800a628:	bd80      	pop	{r7, pc}
 800a62a:	46c0      	nop			; (mov r8, r8)
 800a62c:	ffceff88 	.word	0xffceff88
 800a630:	ffff00ff 	.word	0xffff00ff

0800a634 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b084      	sub	sp, #16
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
 800a63c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	4a34      	ldr	r2, [pc, #208]	; (800a718 <TIM_Base_SetConfig+0xe4>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d008      	beq.n	800a65e <TIM_Base_SetConfig+0x2a>
 800a64c:	687a      	ldr	r2, [r7, #4]
 800a64e:	2380      	movs	r3, #128	; 0x80
 800a650:	05db      	lsls	r3, r3, #23
 800a652:	429a      	cmp	r2, r3
 800a654:	d003      	beq.n	800a65e <TIM_Base_SetConfig+0x2a>
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	4a30      	ldr	r2, [pc, #192]	; (800a71c <TIM_Base_SetConfig+0xe8>)
 800a65a:	4293      	cmp	r3, r2
 800a65c:	d108      	bne.n	800a670 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	2270      	movs	r2, #112	; 0x70
 800a662:	4393      	bics	r3, r2
 800a664:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	685b      	ldr	r3, [r3, #4]
 800a66a:	68fa      	ldr	r2, [r7, #12]
 800a66c:	4313      	orrs	r3, r2
 800a66e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	4a29      	ldr	r2, [pc, #164]	; (800a718 <TIM_Base_SetConfig+0xe4>)
 800a674:	4293      	cmp	r3, r2
 800a676:	d018      	beq.n	800a6aa <TIM_Base_SetConfig+0x76>
 800a678:	687a      	ldr	r2, [r7, #4]
 800a67a:	2380      	movs	r3, #128	; 0x80
 800a67c:	05db      	lsls	r3, r3, #23
 800a67e:	429a      	cmp	r2, r3
 800a680:	d013      	beq.n	800a6aa <TIM_Base_SetConfig+0x76>
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	4a25      	ldr	r2, [pc, #148]	; (800a71c <TIM_Base_SetConfig+0xe8>)
 800a686:	4293      	cmp	r3, r2
 800a688:	d00f      	beq.n	800a6aa <TIM_Base_SetConfig+0x76>
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	4a24      	ldr	r2, [pc, #144]	; (800a720 <TIM_Base_SetConfig+0xec>)
 800a68e:	4293      	cmp	r3, r2
 800a690:	d00b      	beq.n	800a6aa <TIM_Base_SetConfig+0x76>
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	4a23      	ldr	r2, [pc, #140]	; (800a724 <TIM_Base_SetConfig+0xf0>)
 800a696:	4293      	cmp	r3, r2
 800a698:	d007      	beq.n	800a6aa <TIM_Base_SetConfig+0x76>
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	4a22      	ldr	r2, [pc, #136]	; (800a728 <TIM_Base_SetConfig+0xf4>)
 800a69e:	4293      	cmp	r3, r2
 800a6a0:	d003      	beq.n	800a6aa <TIM_Base_SetConfig+0x76>
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	4a21      	ldr	r2, [pc, #132]	; (800a72c <TIM_Base_SetConfig+0xf8>)
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d108      	bne.n	800a6bc <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	4a20      	ldr	r2, [pc, #128]	; (800a730 <TIM_Base_SetConfig+0xfc>)
 800a6ae:	4013      	ands	r3, r2
 800a6b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	68db      	ldr	r3, [r3, #12]
 800a6b6:	68fa      	ldr	r2, [r7, #12]
 800a6b8:	4313      	orrs	r3, r2
 800a6ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	2280      	movs	r2, #128	; 0x80
 800a6c0:	4393      	bics	r3, r2
 800a6c2:	001a      	movs	r2, r3
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	695b      	ldr	r3, [r3, #20]
 800a6c8:	4313      	orrs	r3, r2
 800a6ca:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	68fa      	ldr	r2, [r7, #12]
 800a6d0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	689a      	ldr	r2, [r3, #8]
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a6da:	683b      	ldr	r3, [r7, #0]
 800a6dc:	681a      	ldr	r2, [r3, #0]
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	4a0c      	ldr	r2, [pc, #48]	; (800a718 <TIM_Base_SetConfig+0xe4>)
 800a6e6:	4293      	cmp	r3, r2
 800a6e8:	d00b      	beq.n	800a702 <TIM_Base_SetConfig+0xce>
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	4a0d      	ldr	r2, [pc, #52]	; (800a724 <TIM_Base_SetConfig+0xf0>)
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d007      	beq.n	800a702 <TIM_Base_SetConfig+0xce>
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	4a0c      	ldr	r2, [pc, #48]	; (800a728 <TIM_Base_SetConfig+0xf4>)
 800a6f6:	4293      	cmp	r3, r2
 800a6f8:	d003      	beq.n	800a702 <TIM_Base_SetConfig+0xce>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	4a0b      	ldr	r2, [pc, #44]	; (800a72c <TIM_Base_SetConfig+0xf8>)
 800a6fe:	4293      	cmp	r3, r2
 800a700:	d103      	bne.n	800a70a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	691a      	ldr	r2, [r3, #16]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2201      	movs	r2, #1
 800a70e:	615a      	str	r2, [r3, #20]
}
 800a710:	46c0      	nop			; (mov r8, r8)
 800a712:	46bd      	mov	sp, r7
 800a714:	b004      	add	sp, #16
 800a716:	bd80      	pop	{r7, pc}
 800a718:	40012c00 	.word	0x40012c00
 800a71c:	40000400 	.word	0x40000400
 800a720:	40002000 	.word	0x40002000
 800a724:	40014000 	.word	0x40014000
 800a728:	40014400 	.word	0x40014400
 800a72c:	40014800 	.word	0x40014800
 800a730:	fffffcff 	.word	0xfffffcff

0800a734 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b086      	sub	sp, #24
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
 800a73c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6a1b      	ldr	r3, [r3, #32]
 800a742:	2201      	movs	r2, #1
 800a744:	4393      	bics	r3, r2
 800a746:	001a      	movs	r2, r3
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6a1b      	ldr	r3, [r3, #32]
 800a750:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	685b      	ldr	r3, [r3, #4]
 800a756:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	699b      	ldr	r3, [r3, #24]
 800a75c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	4a32      	ldr	r2, [pc, #200]	; (800a82c <TIM_OC1_SetConfig+0xf8>)
 800a762:	4013      	ands	r3, r2
 800a764:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	2203      	movs	r2, #3
 800a76a:	4393      	bics	r3, r2
 800a76c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	68fa      	ldr	r2, [r7, #12]
 800a774:	4313      	orrs	r3, r2
 800a776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	2202      	movs	r2, #2
 800a77c:	4393      	bics	r3, r2
 800a77e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	689b      	ldr	r3, [r3, #8]
 800a784:	697a      	ldr	r2, [r7, #20]
 800a786:	4313      	orrs	r3, r2
 800a788:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	4a28      	ldr	r2, [pc, #160]	; (800a830 <TIM_OC1_SetConfig+0xfc>)
 800a78e:	4293      	cmp	r3, r2
 800a790:	d00b      	beq.n	800a7aa <TIM_OC1_SetConfig+0x76>
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	4a27      	ldr	r2, [pc, #156]	; (800a834 <TIM_OC1_SetConfig+0x100>)
 800a796:	4293      	cmp	r3, r2
 800a798:	d007      	beq.n	800a7aa <TIM_OC1_SetConfig+0x76>
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	4a26      	ldr	r2, [pc, #152]	; (800a838 <TIM_OC1_SetConfig+0x104>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d003      	beq.n	800a7aa <TIM_OC1_SetConfig+0x76>
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	4a25      	ldr	r2, [pc, #148]	; (800a83c <TIM_OC1_SetConfig+0x108>)
 800a7a6:	4293      	cmp	r3, r2
 800a7a8:	d10c      	bne.n	800a7c4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a7aa:	697b      	ldr	r3, [r7, #20]
 800a7ac:	2208      	movs	r2, #8
 800a7ae:	4393      	bics	r3, r2
 800a7b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	68db      	ldr	r3, [r3, #12]
 800a7b6:	697a      	ldr	r2, [r7, #20]
 800a7b8:	4313      	orrs	r3, r2
 800a7ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	2204      	movs	r2, #4
 800a7c0:	4393      	bics	r3, r2
 800a7c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	4a1a      	ldr	r2, [pc, #104]	; (800a830 <TIM_OC1_SetConfig+0xfc>)
 800a7c8:	4293      	cmp	r3, r2
 800a7ca:	d00b      	beq.n	800a7e4 <TIM_OC1_SetConfig+0xb0>
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	4a19      	ldr	r2, [pc, #100]	; (800a834 <TIM_OC1_SetConfig+0x100>)
 800a7d0:	4293      	cmp	r3, r2
 800a7d2:	d007      	beq.n	800a7e4 <TIM_OC1_SetConfig+0xb0>
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	4a18      	ldr	r2, [pc, #96]	; (800a838 <TIM_OC1_SetConfig+0x104>)
 800a7d8:	4293      	cmp	r3, r2
 800a7da:	d003      	beq.n	800a7e4 <TIM_OC1_SetConfig+0xb0>
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	4a17      	ldr	r2, [pc, #92]	; (800a83c <TIM_OC1_SetConfig+0x108>)
 800a7e0:	4293      	cmp	r3, r2
 800a7e2:	d111      	bne.n	800a808 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	4a16      	ldr	r2, [pc, #88]	; (800a840 <TIM_OC1_SetConfig+0x10c>)
 800a7e8:	4013      	ands	r3, r2
 800a7ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	4a15      	ldr	r2, [pc, #84]	; (800a844 <TIM_OC1_SetConfig+0x110>)
 800a7f0:	4013      	ands	r3, r2
 800a7f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	695b      	ldr	r3, [r3, #20]
 800a7f8:	693a      	ldr	r2, [r7, #16]
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	699b      	ldr	r3, [r3, #24]
 800a802:	693a      	ldr	r2, [r7, #16]
 800a804:	4313      	orrs	r3, r2
 800a806:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	693a      	ldr	r2, [r7, #16]
 800a80c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	68fa      	ldr	r2, [r7, #12]
 800a812:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	685a      	ldr	r2, [r3, #4]
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	697a      	ldr	r2, [r7, #20]
 800a820:	621a      	str	r2, [r3, #32]
}
 800a822:	46c0      	nop			; (mov r8, r8)
 800a824:	46bd      	mov	sp, r7
 800a826:	b006      	add	sp, #24
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	46c0      	nop			; (mov r8, r8)
 800a82c:	fffeff8f 	.word	0xfffeff8f
 800a830:	40012c00 	.word	0x40012c00
 800a834:	40014000 	.word	0x40014000
 800a838:	40014400 	.word	0x40014400
 800a83c:	40014800 	.word	0x40014800
 800a840:	fffffeff 	.word	0xfffffeff
 800a844:	fffffdff 	.word	0xfffffdff

0800a848 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b086      	sub	sp, #24
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6a1b      	ldr	r3, [r3, #32]
 800a856:	2210      	movs	r2, #16
 800a858:	4393      	bics	r3, r2
 800a85a:	001a      	movs	r2, r3
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	6a1b      	ldr	r3, [r3, #32]
 800a864:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	699b      	ldr	r3, [r3, #24]
 800a870:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	4a2e      	ldr	r2, [pc, #184]	; (800a930 <TIM_OC2_SetConfig+0xe8>)
 800a876:	4013      	ands	r3, r2
 800a878:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	4a2d      	ldr	r2, [pc, #180]	; (800a934 <TIM_OC2_SetConfig+0xec>)
 800a87e:	4013      	ands	r3, r2
 800a880:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	021b      	lsls	r3, r3, #8
 800a888:	68fa      	ldr	r2, [r7, #12]
 800a88a:	4313      	orrs	r3, r2
 800a88c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a88e:	697b      	ldr	r3, [r7, #20]
 800a890:	2220      	movs	r2, #32
 800a892:	4393      	bics	r3, r2
 800a894:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	689b      	ldr	r3, [r3, #8]
 800a89a:	011b      	lsls	r3, r3, #4
 800a89c:	697a      	ldr	r2, [r7, #20]
 800a89e:	4313      	orrs	r3, r2
 800a8a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	4a24      	ldr	r2, [pc, #144]	; (800a938 <TIM_OC2_SetConfig+0xf0>)
 800a8a6:	4293      	cmp	r3, r2
 800a8a8:	d10d      	bne.n	800a8c6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a8aa:	697b      	ldr	r3, [r7, #20]
 800a8ac:	2280      	movs	r2, #128	; 0x80
 800a8ae:	4393      	bics	r3, r2
 800a8b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a8b2:	683b      	ldr	r3, [r7, #0]
 800a8b4:	68db      	ldr	r3, [r3, #12]
 800a8b6:	011b      	lsls	r3, r3, #4
 800a8b8:	697a      	ldr	r2, [r7, #20]
 800a8ba:	4313      	orrs	r3, r2
 800a8bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a8be:	697b      	ldr	r3, [r7, #20]
 800a8c0:	2240      	movs	r2, #64	; 0x40
 800a8c2:	4393      	bics	r3, r2
 800a8c4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	4a1b      	ldr	r2, [pc, #108]	; (800a938 <TIM_OC2_SetConfig+0xf0>)
 800a8ca:	4293      	cmp	r3, r2
 800a8cc:	d00b      	beq.n	800a8e6 <TIM_OC2_SetConfig+0x9e>
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	4a1a      	ldr	r2, [pc, #104]	; (800a93c <TIM_OC2_SetConfig+0xf4>)
 800a8d2:	4293      	cmp	r3, r2
 800a8d4:	d007      	beq.n	800a8e6 <TIM_OC2_SetConfig+0x9e>
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	4a19      	ldr	r2, [pc, #100]	; (800a940 <TIM_OC2_SetConfig+0xf8>)
 800a8da:	4293      	cmp	r3, r2
 800a8dc:	d003      	beq.n	800a8e6 <TIM_OC2_SetConfig+0x9e>
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	4a18      	ldr	r2, [pc, #96]	; (800a944 <TIM_OC2_SetConfig+0xfc>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d113      	bne.n	800a90e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a8e6:	693b      	ldr	r3, [r7, #16]
 800a8e8:	4a17      	ldr	r2, [pc, #92]	; (800a948 <TIM_OC2_SetConfig+0x100>)
 800a8ea:	4013      	ands	r3, r2
 800a8ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	4a16      	ldr	r2, [pc, #88]	; (800a94c <TIM_OC2_SetConfig+0x104>)
 800a8f2:	4013      	ands	r3, r2
 800a8f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	695b      	ldr	r3, [r3, #20]
 800a8fa:	009b      	lsls	r3, r3, #2
 800a8fc:	693a      	ldr	r2, [r7, #16]
 800a8fe:	4313      	orrs	r3, r2
 800a900:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a902:	683b      	ldr	r3, [r7, #0]
 800a904:	699b      	ldr	r3, [r3, #24]
 800a906:	009b      	lsls	r3, r3, #2
 800a908:	693a      	ldr	r2, [r7, #16]
 800a90a:	4313      	orrs	r3, r2
 800a90c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	693a      	ldr	r2, [r7, #16]
 800a912:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	68fa      	ldr	r2, [r7, #12]
 800a918:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	685a      	ldr	r2, [r3, #4]
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	697a      	ldr	r2, [r7, #20]
 800a926:	621a      	str	r2, [r3, #32]
}
 800a928:	46c0      	nop			; (mov r8, r8)
 800a92a:	46bd      	mov	sp, r7
 800a92c:	b006      	add	sp, #24
 800a92e:	bd80      	pop	{r7, pc}
 800a930:	feff8fff 	.word	0xfeff8fff
 800a934:	fffffcff 	.word	0xfffffcff
 800a938:	40012c00 	.word	0x40012c00
 800a93c:	40014000 	.word	0x40014000
 800a940:	40014400 	.word	0x40014400
 800a944:	40014800 	.word	0x40014800
 800a948:	fffffbff 	.word	0xfffffbff
 800a94c:	fffff7ff 	.word	0xfffff7ff

0800a950 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b086      	sub	sp, #24
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
 800a958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	6a1b      	ldr	r3, [r3, #32]
 800a95e:	4a35      	ldr	r2, [pc, #212]	; (800aa34 <TIM_OC3_SetConfig+0xe4>)
 800a960:	401a      	ands	r2, r3
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6a1b      	ldr	r3, [r3, #32]
 800a96a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	685b      	ldr	r3, [r3, #4]
 800a970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	69db      	ldr	r3, [r3, #28]
 800a976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	4a2f      	ldr	r2, [pc, #188]	; (800aa38 <TIM_OC3_SetConfig+0xe8>)
 800a97c:	4013      	ands	r3, r2
 800a97e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	2203      	movs	r2, #3
 800a984:	4393      	bics	r3, r2
 800a986:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a988:	683b      	ldr	r3, [r7, #0]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	68fa      	ldr	r2, [r7, #12]
 800a98e:	4313      	orrs	r3, r2
 800a990:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a992:	697b      	ldr	r3, [r7, #20]
 800a994:	4a29      	ldr	r2, [pc, #164]	; (800aa3c <TIM_OC3_SetConfig+0xec>)
 800a996:	4013      	ands	r3, r2
 800a998:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	689b      	ldr	r3, [r3, #8]
 800a99e:	021b      	lsls	r3, r3, #8
 800a9a0:	697a      	ldr	r2, [r7, #20]
 800a9a2:	4313      	orrs	r3, r2
 800a9a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	4a25      	ldr	r2, [pc, #148]	; (800aa40 <TIM_OC3_SetConfig+0xf0>)
 800a9aa:	4293      	cmp	r3, r2
 800a9ac:	d10d      	bne.n	800a9ca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a9ae:	697b      	ldr	r3, [r7, #20]
 800a9b0:	4a24      	ldr	r2, [pc, #144]	; (800aa44 <TIM_OC3_SetConfig+0xf4>)
 800a9b2:	4013      	ands	r3, r2
 800a9b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	68db      	ldr	r3, [r3, #12]
 800a9ba:	021b      	lsls	r3, r3, #8
 800a9bc:	697a      	ldr	r2, [r7, #20]
 800a9be:	4313      	orrs	r3, r2
 800a9c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a9c2:	697b      	ldr	r3, [r7, #20]
 800a9c4:	4a20      	ldr	r2, [pc, #128]	; (800aa48 <TIM_OC3_SetConfig+0xf8>)
 800a9c6:	4013      	ands	r3, r2
 800a9c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	4a1c      	ldr	r2, [pc, #112]	; (800aa40 <TIM_OC3_SetConfig+0xf0>)
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d00b      	beq.n	800a9ea <TIM_OC3_SetConfig+0x9a>
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	4a1d      	ldr	r2, [pc, #116]	; (800aa4c <TIM_OC3_SetConfig+0xfc>)
 800a9d6:	4293      	cmp	r3, r2
 800a9d8:	d007      	beq.n	800a9ea <TIM_OC3_SetConfig+0x9a>
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	4a1c      	ldr	r2, [pc, #112]	; (800aa50 <TIM_OC3_SetConfig+0x100>)
 800a9de:	4293      	cmp	r3, r2
 800a9e0:	d003      	beq.n	800a9ea <TIM_OC3_SetConfig+0x9a>
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	4a1b      	ldr	r2, [pc, #108]	; (800aa54 <TIM_OC3_SetConfig+0x104>)
 800a9e6:	4293      	cmp	r3, r2
 800a9e8:	d113      	bne.n	800aa12 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a9ea:	693b      	ldr	r3, [r7, #16]
 800a9ec:	4a1a      	ldr	r2, [pc, #104]	; (800aa58 <TIM_OC3_SetConfig+0x108>)
 800a9ee:	4013      	ands	r3, r2
 800a9f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a9f2:	693b      	ldr	r3, [r7, #16]
 800a9f4:	4a19      	ldr	r2, [pc, #100]	; (800aa5c <TIM_OC3_SetConfig+0x10c>)
 800a9f6:	4013      	ands	r3, r2
 800a9f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	695b      	ldr	r3, [r3, #20]
 800a9fe:	011b      	lsls	r3, r3, #4
 800aa00:	693a      	ldr	r2, [r7, #16]
 800aa02:	4313      	orrs	r3, r2
 800aa04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	699b      	ldr	r3, [r3, #24]
 800aa0a:	011b      	lsls	r3, r3, #4
 800aa0c:	693a      	ldr	r2, [r7, #16]
 800aa0e:	4313      	orrs	r3, r2
 800aa10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	693a      	ldr	r2, [r7, #16]
 800aa16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	68fa      	ldr	r2, [r7, #12]
 800aa1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	685a      	ldr	r2, [r3, #4]
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	697a      	ldr	r2, [r7, #20]
 800aa2a:	621a      	str	r2, [r3, #32]
}
 800aa2c:	46c0      	nop			; (mov r8, r8)
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	b006      	add	sp, #24
 800aa32:	bd80      	pop	{r7, pc}
 800aa34:	fffffeff 	.word	0xfffffeff
 800aa38:	fffeff8f 	.word	0xfffeff8f
 800aa3c:	fffffdff 	.word	0xfffffdff
 800aa40:	40012c00 	.word	0x40012c00
 800aa44:	fffff7ff 	.word	0xfffff7ff
 800aa48:	fffffbff 	.word	0xfffffbff
 800aa4c:	40014000 	.word	0x40014000
 800aa50:	40014400 	.word	0x40014400
 800aa54:	40014800 	.word	0x40014800
 800aa58:	ffffefff 	.word	0xffffefff
 800aa5c:	ffffdfff 	.word	0xffffdfff

0800aa60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b086      	sub	sp, #24
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
 800aa68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6a1b      	ldr	r3, [r3, #32]
 800aa6e:	4a28      	ldr	r2, [pc, #160]	; (800ab10 <TIM_OC4_SetConfig+0xb0>)
 800aa70:	401a      	ands	r2, r3
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	6a1b      	ldr	r3, [r3, #32]
 800aa7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	685b      	ldr	r3, [r3, #4]
 800aa80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	69db      	ldr	r3, [r3, #28]
 800aa86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	4a22      	ldr	r2, [pc, #136]	; (800ab14 <TIM_OC4_SetConfig+0xb4>)
 800aa8c:	4013      	ands	r3, r2
 800aa8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	4a21      	ldr	r2, [pc, #132]	; (800ab18 <TIM_OC4_SetConfig+0xb8>)
 800aa94:	4013      	ands	r3, r2
 800aa96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa98:	683b      	ldr	r3, [r7, #0]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	021b      	lsls	r3, r3, #8
 800aa9e:	68fa      	ldr	r2, [r7, #12]
 800aaa0:	4313      	orrs	r3, r2
 800aaa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800aaa4:	693b      	ldr	r3, [r7, #16]
 800aaa6:	4a1d      	ldr	r2, [pc, #116]	; (800ab1c <TIM_OC4_SetConfig+0xbc>)
 800aaa8:	4013      	ands	r3, r2
 800aaaa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800aaac:	683b      	ldr	r3, [r7, #0]
 800aaae:	689b      	ldr	r3, [r3, #8]
 800aab0:	031b      	lsls	r3, r3, #12
 800aab2:	693a      	ldr	r2, [r7, #16]
 800aab4:	4313      	orrs	r3, r2
 800aab6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	4a19      	ldr	r2, [pc, #100]	; (800ab20 <TIM_OC4_SetConfig+0xc0>)
 800aabc:	4293      	cmp	r3, r2
 800aabe:	d00b      	beq.n	800aad8 <TIM_OC4_SetConfig+0x78>
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	4a18      	ldr	r2, [pc, #96]	; (800ab24 <TIM_OC4_SetConfig+0xc4>)
 800aac4:	4293      	cmp	r3, r2
 800aac6:	d007      	beq.n	800aad8 <TIM_OC4_SetConfig+0x78>
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	4a17      	ldr	r2, [pc, #92]	; (800ab28 <TIM_OC4_SetConfig+0xc8>)
 800aacc:	4293      	cmp	r3, r2
 800aace:	d003      	beq.n	800aad8 <TIM_OC4_SetConfig+0x78>
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	4a16      	ldr	r2, [pc, #88]	; (800ab2c <TIM_OC4_SetConfig+0xcc>)
 800aad4:	4293      	cmp	r3, r2
 800aad6:	d109      	bne.n	800aaec <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800aad8:	697b      	ldr	r3, [r7, #20]
 800aada:	4a15      	ldr	r2, [pc, #84]	; (800ab30 <TIM_OC4_SetConfig+0xd0>)
 800aadc:	4013      	ands	r3, r2
 800aade:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	695b      	ldr	r3, [r3, #20]
 800aae4:	019b      	lsls	r3, r3, #6
 800aae6:	697a      	ldr	r2, [r7, #20]
 800aae8:	4313      	orrs	r3, r2
 800aaea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	697a      	ldr	r2, [r7, #20]
 800aaf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	68fa      	ldr	r2, [r7, #12]
 800aaf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	685a      	ldr	r2, [r3, #4]
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	693a      	ldr	r2, [r7, #16]
 800ab04:	621a      	str	r2, [r3, #32]
}
 800ab06:	46c0      	nop			; (mov r8, r8)
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	b006      	add	sp, #24
 800ab0c:	bd80      	pop	{r7, pc}
 800ab0e:	46c0      	nop			; (mov r8, r8)
 800ab10:	ffffefff 	.word	0xffffefff
 800ab14:	feff8fff 	.word	0xfeff8fff
 800ab18:	fffffcff 	.word	0xfffffcff
 800ab1c:	ffffdfff 	.word	0xffffdfff
 800ab20:	40012c00 	.word	0x40012c00
 800ab24:	40014000 	.word	0x40014000
 800ab28:	40014400 	.word	0x40014400
 800ab2c:	40014800 	.word	0x40014800
 800ab30:	ffffbfff 	.word	0xffffbfff

0800ab34 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b086      	sub	sp, #24
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
 800ab3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6a1b      	ldr	r3, [r3, #32]
 800ab42:	4a25      	ldr	r2, [pc, #148]	; (800abd8 <TIM_OC5_SetConfig+0xa4>)
 800ab44:	401a      	ands	r2, r3
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	6a1b      	ldr	r3, [r3, #32]
 800ab4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	685b      	ldr	r3, [r3, #4]
 800ab54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	4a1f      	ldr	r2, [pc, #124]	; (800abdc <TIM_OC5_SetConfig+0xa8>)
 800ab60:	4013      	ands	r3, r2
 800ab62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	68fa      	ldr	r2, [r7, #12]
 800ab6a:	4313      	orrs	r3, r2
 800ab6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	4a1b      	ldr	r2, [pc, #108]	; (800abe0 <TIM_OC5_SetConfig+0xac>)
 800ab72:	4013      	ands	r3, r2
 800ab74:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	689b      	ldr	r3, [r3, #8]
 800ab7a:	041b      	lsls	r3, r3, #16
 800ab7c:	693a      	ldr	r2, [r7, #16]
 800ab7e:	4313      	orrs	r3, r2
 800ab80:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	4a17      	ldr	r2, [pc, #92]	; (800abe4 <TIM_OC5_SetConfig+0xb0>)
 800ab86:	4293      	cmp	r3, r2
 800ab88:	d00b      	beq.n	800aba2 <TIM_OC5_SetConfig+0x6e>
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	4a16      	ldr	r2, [pc, #88]	; (800abe8 <TIM_OC5_SetConfig+0xb4>)
 800ab8e:	4293      	cmp	r3, r2
 800ab90:	d007      	beq.n	800aba2 <TIM_OC5_SetConfig+0x6e>
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	4a15      	ldr	r2, [pc, #84]	; (800abec <TIM_OC5_SetConfig+0xb8>)
 800ab96:	4293      	cmp	r3, r2
 800ab98:	d003      	beq.n	800aba2 <TIM_OC5_SetConfig+0x6e>
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	4a14      	ldr	r2, [pc, #80]	; (800abf0 <TIM_OC5_SetConfig+0xbc>)
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d109      	bne.n	800abb6 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800aba2:	697b      	ldr	r3, [r7, #20]
 800aba4:	4a0c      	ldr	r2, [pc, #48]	; (800abd8 <TIM_OC5_SetConfig+0xa4>)
 800aba6:	4013      	ands	r3, r2
 800aba8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	695b      	ldr	r3, [r3, #20]
 800abae:	021b      	lsls	r3, r3, #8
 800abb0:	697a      	ldr	r2, [r7, #20]
 800abb2:	4313      	orrs	r3, r2
 800abb4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	697a      	ldr	r2, [r7, #20]
 800abba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	68fa      	ldr	r2, [r7, #12]
 800abc0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	685a      	ldr	r2, [r3, #4]
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	693a      	ldr	r2, [r7, #16]
 800abce:	621a      	str	r2, [r3, #32]
}
 800abd0:	46c0      	nop			; (mov r8, r8)
 800abd2:	46bd      	mov	sp, r7
 800abd4:	b006      	add	sp, #24
 800abd6:	bd80      	pop	{r7, pc}
 800abd8:	fffeffff 	.word	0xfffeffff
 800abdc:	fffeff8f 	.word	0xfffeff8f
 800abe0:	fffdffff 	.word	0xfffdffff
 800abe4:	40012c00 	.word	0x40012c00
 800abe8:	40014000 	.word	0x40014000
 800abec:	40014400 	.word	0x40014400
 800abf0:	40014800 	.word	0x40014800

0800abf4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b086      	sub	sp, #24
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
 800abfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6a1b      	ldr	r3, [r3, #32]
 800ac02:	4a26      	ldr	r2, [pc, #152]	; (800ac9c <TIM_OC6_SetConfig+0xa8>)
 800ac04:	401a      	ands	r2, r3
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6a1b      	ldr	r3, [r3, #32]
 800ac0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	685b      	ldr	r3, [r3, #4]
 800ac14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	4a20      	ldr	r2, [pc, #128]	; (800aca0 <TIM_OC6_SetConfig+0xac>)
 800ac20:	4013      	ands	r3, r2
 800ac22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ac24:	683b      	ldr	r3, [r7, #0]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	021b      	lsls	r3, r3, #8
 800ac2a:	68fa      	ldr	r2, [r7, #12]
 800ac2c:	4313      	orrs	r3, r2
 800ac2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ac30:	693b      	ldr	r3, [r7, #16]
 800ac32:	4a1c      	ldr	r2, [pc, #112]	; (800aca4 <TIM_OC6_SetConfig+0xb0>)
 800ac34:	4013      	ands	r3, r2
 800ac36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	689b      	ldr	r3, [r3, #8]
 800ac3c:	051b      	lsls	r3, r3, #20
 800ac3e:	693a      	ldr	r2, [r7, #16]
 800ac40:	4313      	orrs	r3, r2
 800ac42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	4a18      	ldr	r2, [pc, #96]	; (800aca8 <TIM_OC6_SetConfig+0xb4>)
 800ac48:	4293      	cmp	r3, r2
 800ac4a:	d00b      	beq.n	800ac64 <TIM_OC6_SetConfig+0x70>
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	4a17      	ldr	r2, [pc, #92]	; (800acac <TIM_OC6_SetConfig+0xb8>)
 800ac50:	4293      	cmp	r3, r2
 800ac52:	d007      	beq.n	800ac64 <TIM_OC6_SetConfig+0x70>
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	4a16      	ldr	r2, [pc, #88]	; (800acb0 <TIM_OC6_SetConfig+0xbc>)
 800ac58:	4293      	cmp	r3, r2
 800ac5a:	d003      	beq.n	800ac64 <TIM_OC6_SetConfig+0x70>
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	4a15      	ldr	r2, [pc, #84]	; (800acb4 <TIM_OC6_SetConfig+0xc0>)
 800ac60:	4293      	cmp	r3, r2
 800ac62:	d109      	bne.n	800ac78 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ac64:	697b      	ldr	r3, [r7, #20]
 800ac66:	4a14      	ldr	r2, [pc, #80]	; (800acb8 <TIM_OC6_SetConfig+0xc4>)
 800ac68:	4013      	ands	r3, r2
 800ac6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	695b      	ldr	r3, [r3, #20]
 800ac70:	029b      	lsls	r3, r3, #10
 800ac72:	697a      	ldr	r2, [r7, #20]
 800ac74:	4313      	orrs	r3, r2
 800ac76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	697a      	ldr	r2, [r7, #20]
 800ac7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	68fa      	ldr	r2, [r7, #12]
 800ac82:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	685a      	ldr	r2, [r3, #4]
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	693a      	ldr	r2, [r7, #16]
 800ac90:	621a      	str	r2, [r3, #32]
}
 800ac92:	46c0      	nop			; (mov r8, r8)
 800ac94:	46bd      	mov	sp, r7
 800ac96:	b006      	add	sp, #24
 800ac98:	bd80      	pop	{r7, pc}
 800ac9a:	46c0      	nop			; (mov r8, r8)
 800ac9c:	ffefffff 	.word	0xffefffff
 800aca0:	feff8fff 	.word	0xfeff8fff
 800aca4:	ffdfffff 	.word	0xffdfffff
 800aca8:	40012c00 	.word	0x40012c00
 800acac:	40014000 	.word	0x40014000
 800acb0:	40014400 	.word	0x40014400
 800acb4:	40014800 	.word	0x40014800
 800acb8:	fffbffff 	.word	0xfffbffff

0800acbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b086      	sub	sp, #24
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	60f8      	str	r0, [r7, #12]
 800acc4:	60b9      	str	r1, [r7, #8]
 800acc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	6a1b      	ldr	r3, [r3, #32]
 800accc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	6a1b      	ldr	r3, [r3, #32]
 800acd2:	2201      	movs	r2, #1
 800acd4:	4393      	bics	r3, r2
 800acd6:	001a      	movs	r2, r3
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	699b      	ldr	r3, [r3, #24]
 800ace0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ace2:	693b      	ldr	r3, [r7, #16]
 800ace4:	22f0      	movs	r2, #240	; 0xf0
 800ace6:	4393      	bics	r3, r2
 800ace8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	011b      	lsls	r3, r3, #4
 800acee:	693a      	ldr	r2, [r7, #16]
 800acf0:	4313      	orrs	r3, r2
 800acf2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800acf4:	697b      	ldr	r3, [r7, #20]
 800acf6:	220a      	movs	r2, #10
 800acf8:	4393      	bics	r3, r2
 800acfa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800acfc:	697a      	ldr	r2, [r7, #20]
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	4313      	orrs	r3, r2
 800ad02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	693a      	ldr	r2, [r7, #16]
 800ad08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	697a      	ldr	r2, [r7, #20]
 800ad0e:	621a      	str	r2, [r3, #32]
}
 800ad10:	46c0      	nop			; (mov r8, r8)
 800ad12:	46bd      	mov	sp, r7
 800ad14:	b006      	add	sp, #24
 800ad16:	bd80      	pop	{r7, pc}

0800ad18 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b086      	sub	sp, #24
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	60f8      	str	r0, [r7, #12]
 800ad20:	60b9      	str	r1, [r7, #8]
 800ad22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	6a1b      	ldr	r3, [r3, #32]
 800ad28:	2210      	movs	r2, #16
 800ad2a:	4393      	bics	r3, r2
 800ad2c:	001a      	movs	r2, r3
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	699b      	ldr	r3, [r3, #24]
 800ad36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	6a1b      	ldr	r3, [r3, #32]
 800ad3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ad3e:	697b      	ldr	r3, [r7, #20]
 800ad40:	4a0d      	ldr	r2, [pc, #52]	; (800ad78 <TIM_TI2_ConfigInputStage+0x60>)
 800ad42:	4013      	ands	r3, r2
 800ad44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	031b      	lsls	r3, r3, #12
 800ad4a:	697a      	ldr	r2, [r7, #20]
 800ad4c:	4313      	orrs	r3, r2
 800ad4e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ad50:	693b      	ldr	r3, [r7, #16]
 800ad52:	22a0      	movs	r2, #160	; 0xa0
 800ad54:	4393      	bics	r3, r2
 800ad56:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	011b      	lsls	r3, r3, #4
 800ad5c:	693a      	ldr	r2, [r7, #16]
 800ad5e:	4313      	orrs	r3, r2
 800ad60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	697a      	ldr	r2, [r7, #20]
 800ad66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	693a      	ldr	r2, [r7, #16]
 800ad6c:	621a      	str	r2, [r3, #32]
}
 800ad6e:	46c0      	nop			; (mov r8, r8)
 800ad70:	46bd      	mov	sp, r7
 800ad72:	b006      	add	sp, #24
 800ad74:	bd80      	pop	{r7, pc}
 800ad76:	46c0      	nop			; (mov r8, r8)
 800ad78:	ffff0fff 	.word	0xffff0fff

0800ad7c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b084      	sub	sp, #16
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
 800ad84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	689b      	ldr	r3, [r3, #8]
 800ad8a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	4a08      	ldr	r2, [pc, #32]	; (800adb0 <TIM_ITRx_SetConfig+0x34>)
 800ad90:	4013      	ands	r3, r2
 800ad92:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ad94:	683a      	ldr	r2, [r7, #0]
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	4313      	orrs	r3, r2
 800ad9a:	2207      	movs	r2, #7
 800ad9c:	4313      	orrs	r3, r2
 800ad9e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	68fa      	ldr	r2, [r7, #12]
 800ada4:	609a      	str	r2, [r3, #8]
}
 800ada6:	46c0      	nop			; (mov r8, r8)
 800ada8:	46bd      	mov	sp, r7
 800adaa:	b004      	add	sp, #16
 800adac:	bd80      	pop	{r7, pc}
 800adae:	46c0      	nop			; (mov r8, r8)
 800adb0:	ffcfff8f 	.word	0xffcfff8f

0800adb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b086      	sub	sp, #24
 800adb8:	af00      	add	r7, sp, #0
 800adba:	60f8      	str	r0, [r7, #12]
 800adbc:	60b9      	str	r1, [r7, #8]
 800adbe:	607a      	str	r2, [r7, #4]
 800adc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	689b      	ldr	r3, [r3, #8]
 800adc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	4a09      	ldr	r2, [pc, #36]	; (800adf0 <TIM_ETR_SetConfig+0x3c>)
 800adcc:	4013      	ands	r3, r2
 800adce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	021a      	lsls	r2, r3, #8
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	431a      	orrs	r2, r3
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	4313      	orrs	r3, r2
 800addc:	697a      	ldr	r2, [r7, #20]
 800adde:	4313      	orrs	r3, r2
 800ade0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	697a      	ldr	r2, [r7, #20]
 800ade6:	609a      	str	r2, [r3, #8]
}
 800ade8:	46c0      	nop			; (mov r8, r8)
 800adea:	46bd      	mov	sp, r7
 800adec:	b006      	add	sp, #24
 800adee:	bd80      	pop	{r7, pc}
 800adf0:	ffff00ff 	.word	0xffff00ff

0800adf4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b086      	sub	sp, #24
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	60f8      	str	r0, [r7, #12]
 800adfc:	60b9      	str	r1, [r7, #8]
 800adfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	221f      	movs	r2, #31
 800ae04:	4013      	ands	r3, r2
 800ae06:	2201      	movs	r2, #1
 800ae08:	409a      	lsls	r2, r3
 800ae0a:	0013      	movs	r3, r2
 800ae0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	6a1b      	ldr	r3, [r3, #32]
 800ae12:	697a      	ldr	r2, [r7, #20]
 800ae14:	43d2      	mvns	r2, r2
 800ae16:	401a      	ands	r2, r3
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	6a1a      	ldr	r2, [r3, #32]
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	211f      	movs	r1, #31
 800ae24:	400b      	ands	r3, r1
 800ae26:	6879      	ldr	r1, [r7, #4]
 800ae28:	4099      	lsls	r1, r3
 800ae2a:	000b      	movs	r3, r1
 800ae2c:	431a      	orrs	r2, r3
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	621a      	str	r2, [r3, #32]
}
 800ae32:	46c0      	nop			; (mov r8, r8)
 800ae34:	46bd      	mov	sp, r7
 800ae36:	b006      	add	sp, #24
 800ae38:	bd80      	pop	{r7, pc}
	...

0800ae3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b084      	sub	sp, #16
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
 800ae44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	223c      	movs	r2, #60	; 0x3c
 800ae4a:	5c9b      	ldrb	r3, [r3, r2]
 800ae4c:	2b01      	cmp	r3, #1
 800ae4e:	d101      	bne.n	800ae54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ae50:	2302      	movs	r3, #2
 800ae52:	e055      	b.n	800af00 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	223c      	movs	r2, #60	; 0x3c
 800ae58:	2101      	movs	r1, #1
 800ae5a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	223d      	movs	r2, #61	; 0x3d
 800ae60:	2102      	movs	r1, #2
 800ae62:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	685b      	ldr	r3, [r3, #4]
 800ae6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	689b      	ldr	r3, [r3, #8]
 800ae72:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	4a23      	ldr	r2, [pc, #140]	; (800af08 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d108      	bne.n	800ae90 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	4a22      	ldr	r2, [pc, #136]	; (800af0c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800ae82:	4013      	ands	r3, r2
 800ae84:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	685b      	ldr	r3, [r3, #4]
 800ae8a:	68fa      	ldr	r2, [r7, #12]
 800ae8c:	4313      	orrs	r3, r2
 800ae8e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	2270      	movs	r2, #112	; 0x70
 800ae94:	4393      	bics	r3, r2
 800ae96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	68fa      	ldr	r2, [r7, #12]
 800ae9e:	4313      	orrs	r3, r2
 800aea0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	68fa      	ldr	r2, [r7, #12]
 800aea8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	4a16      	ldr	r2, [pc, #88]	; (800af08 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800aeb0:	4293      	cmp	r3, r2
 800aeb2:	d00f      	beq.n	800aed4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681a      	ldr	r2, [r3, #0]
 800aeb8:	2380      	movs	r3, #128	; 0x80
 800aeba:	05db      	lsls	r3, r3, #23
 800aebc:	429a      	cmp	r2, r3
 800aebe:	d009      	beq.n	800aed4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	4a12      	ldr	r2, [pc, #72]	; (800af10 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d004      	beq.n	800aed4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4a11      	ldr	r2, [pc, #68]	; (800af14 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d10c      	bne.n	800aeee <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aed4:	68bb      	ldr	r3, [r7, #8]
 800aed6:	2280      	movs	r2, #128	; 0x80
 800aed8:	4393      	bics	r3, r2
 800aeda:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	689b      	ldr	r3, [r3, #8]
 800aee0:	68ba      	ldr	r2, [r7, #8]
 800aee2:	4313      	orrs	r3, r2
 800aee4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	68ba      	ldr	r2, [r7, #8]
 800aeec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	223d      	movs	r2, #61	; 0x3d
 800aef2:	2101      	movs	r1, #1
 800aef4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	223c      	movs	r2, #60	; 0x3c
 800aefa:	2100      	movs	r1, #0
 800aefc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800aefe:	2300      	movs	r3, #0
}
 800af00:	0018      	movs	r0, r3
 800af02:	46bd      	mov	sp, r7
 800af04:	b004      	add	sp, #16
 800af06:	bd80      	pop	{r7, pc}
 800af08:	40012c00 	.word	0x40012c00
 800af0c:	ff0fffff 	.word	0xff0fffff
 800af10:	40000400 	.word	0x40000400
 800af14:	40014000 	.word	0x40014000

0800af18 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b084      	sub	sp, #16
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
 800af20:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800af22:	2300      	movs	r3, #0
 800af24:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	223c      	movs	r2, #60	; 0x3c
 800af2a:	5c9b      	ldrb	r3, [r3, r2]
 800af2c:	2b01      	cmp	r3, #1
 800af2e:	d101      	bne.n	800af34 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800af30:	2302      	movs	r3, #2
 800af32:	e079      	b.n	800b028 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	223c      	movs	r2, #60	; 0x3c
 800af38:	2101      	movs	r1, #1
 800af3a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	22ff      	movs	r2, #255	; 0xff
 800af40:	4393      	bics	r3, r2
 800af42:	001a      	movs	r2, r3
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	68db      	ldr	r3, [r3, #12]
 800af48:	4313      	orrs	r3, r2
 800af4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	4a38      	ldr	r2, [pc, #224]	; (800b030 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800af50:	401a      	ands	r2, r3
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	689b      	ldr	r3, [r3, #8]
 800af56:	4313      	orrs	r3, r2
 800af58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	4a35      	ldr	r2, [pc, #212]	; (800b034 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800af5e:	401a      	ands	r2, r3
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	685b      	ldr	r3, [r3, #4]
 800af64:	4313      	orrs	r3, r2
 800af66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	4a33      	ldr	r2, [pc, #204]	; (800b038 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800af6c:	401a      	ands	r2, r3
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	4313      	orrs	r3, r2
 800af74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	4a30      	ldr	r2, [pc, #192]	; (800b03c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800af7a:	401a      	ands	r2, r3
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	691b      	ldr	r3, [r3, #16]
 800af80:	4313      	orrs	r3, r2
 800af82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	4a2e      	ldr	r2, [pc, #184]	; (800b040 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800af88:	401a      	ands	r2, r3
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	695b      	ldr	r3, [r3, #20]
 800af8e:	4313      	orrs	r3, r2
 800af90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	4a2b      	ldr	r2, [pc, #172]	; (800b044 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800af96:	401a      	ands	r2, r3
 800af98:	683b      	ldr	r3, [r7, #0]
 800af9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af9c:	4313      	orrs	r3, r2
 800af9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	4a29      	ldr	r2, [pc, #164]	; (800b048 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800afa4:	401a      	ands	r2, r3
 800afa6:	683b      	ldr	r3, [r7, #0]
 800afa8:	699b      	ldr	r3, [r3, #24]
 800afaa:	041b      	lsls	r3, r3, #16
 800afac:	4313      	orrs	r3, r2
 800afae:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	4a25      	ldr	r2, [pc, #148]	; (800b04c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800afb6:	4293      	cmp	r3, r2
 800afb8:	d106      	bne.n	800afc8 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	4a24      	ldr	r2, [pc, #144]	; (800b050 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800afbe:	401a      	ands	r2, r3
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	69db      	ldr	r3, [r3, #28]
 800afc4:	4313      	orrs	r3, r2
 800afc6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	4a1f      	ldr	r2, [pc, #124]	; (800b04c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800afce:	4293      	cmp	r3, r2
 800afd0:	d121      	bne.n	800b016 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	4a1f      	ldr	r2, [pc, #124]	; (800b054 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800afd6:	401a      	ands	r2, r3
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afdc:	051b      	lsls	r3, r3, #20
 800afde:	4313      	orrs	r3, r2
 800afe0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	4a1c      	ldr	r2, [pc, #112]	; (800b058 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 800afe6:	401a      	ands	r2, r3
 800afe8:	683b      	ldr	r3, [r7, #0]
 800afea:	6a1b      	ldr	r3, [r3, #32]
 800afec:	4313      	orrs	r3, r2
 800afee:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	4a1a      	ldr	r2, [pc, #104]	; (800b05c <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 800aff4:	401a      	ands	r2, r3
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800affa:	4313      	orrs	r3, r2
 800affc:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	4a12      	ldr	r2, [pc, #72]	; (800b04c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b004:	4293      	cmp	r3, r2
 800b006:	d106      	bne.n	800b016 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	4a15      	ldr	r2, [pc, #84]	; (800b060 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 800b00c:	401a      	ands	r2, r3
 800b00e:	683b      	ldr	r3, [r7, #0]
 800b010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b012:	4313      	orrs	r3, r2
 800b014:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	68fa      	ldr	r2, [r7, #12]
 800b01c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	223c      	movs	r2, #60	; 0x3c
 800b022:	2100      	movs	r1, #0
 800b024:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b026:	2300      	movs	r3, #0
}
 800b028:	0018      	movs	r0, r3
 800b02a:	46bd      	mov	sp, r7
 800b02c:	b004      	add	sp, #16
 800b02e:	bd80      	pop	{r7, pc}
 800b030:	fffffcff 	.word	0xfffffcff
 800b034:	fffffbff 	.word	0xfffffbff
 800b038:	fffff7ff 	.word	0xfffff7ff
 800b03c:	ffffefff 	.word	0xffffefff
 800b040:	ffffdfff 	.word	0xffffdfff
 800b044:	ffffbfff 	.word	0xffffbfff
 800b048:	fff0ffff 	.word	0xfff0ffff
 800b04c:	40012c00 	.word	0x40012c00
 800b050:	efffffff 	.word	0xefffffff
 800b054:	ff0fffff 	.word	0xff0fffff
 800b058:	feffffff 	.word	0xfeffffff
 800b05c:	fdffffff 	.word	0xfdffffff
 800b060:	dfffffff 	.word	0xdfffffff

0800b064 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 800b064:	b580      	push	{r7, lr}
 800b066:	b08a      	sub	sp, #40	; 0x28
 800b068:	af00      	add	r7, sp, #0
 800b06a:	60f8      	str	r0, [r7, #12]
 800b06c:	60b9      	str	r1, [r7, #8]
 800b06e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b070:	2327      	movs	r3, #39	; 0x27
 800b072:	18fb      	adds	r3, r7, r3
 800b074:	2200      	movs	r2, #0
 800b076:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	223c      	movs	r2, #60	; 0x3c
 800b07c:	5c9b      	ldrb	r3, [r3, r2]
 800b07e:	2b01      	cmp	r3, #1
 800b080:	d101      	bne.n	800b086 <HAL_TIMEx_ConfigBreakInput+0x22>
 800b082:	2302      	movs	r3, #2
 800b084:	e095      	b.n	800b1b2 <HAL_TIMEx_ConfigBreakInput+0x14e>
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	223c      	movs	r2, #60	; 0x3c
 800b08a:	2101      	movs	r1, #1
 800b08c:	5499      	strb	r1, [r3, r2]

  switch (sBreakInputConfig->Source)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	2b04      	cmp	r3, #4
 800b094:	d019      	beq.n	800b0ca <HAL_TIMEx_ConfigBreakInput+0x66>
 800b096:	d822      	bhi.n	800b0de <HAL_TIMEx_ConfigBreakInput+0x7a>
 800b098:	2b01      	cmp	r3, #1
 800b09a:	d002      	beq.n	800b0a2 <HAL_TIMEx_ConfigBreakInput+0x3e>
 800b09c:	2b02      	cmp	r3, #2
 800b09e:	d00a      	beq.n	800b0b6 <HAL_TIMEx_ConfigBreakInput+0x52>
 800b0a0:	e01d      	b.n	800b0de <HAL_TIMEx_ConfigBreakInput+0x7a>
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 800b0aa:	2380      	movs	r3, #128	; 0x80
 800b0ac:	009b      	lsls	r3, r3, #2
 800b0ae:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 800b0b0:	2309      	movs	r3, #9
 800b0b2:	617b      	str	r3, [r7, #20]
      break;
 800b0b4:	e01c      	b.n	800b0f0 <HAL_TIMEx_ConfigBreakInput+0x8c>
    }
#if defined(COMP1) && defined(COMP2)
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 800b0b6:	2302      	movs	r3, #2
 800b0b8:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 800b0be:	2380      	movs	r3, #128	; 0x80
 800b0c0:	00db      	lsls	r3, r3, #3
 800b0c2:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 800b0c4:	230a      	movs	r3, #10
 800b0c6:	617b      	str	r3, [r7, #20]
      break;
 800b0c8:	e012      	b.n	800b0f0 <HAL_TIMEx_ConfigBreakInput+0x8c>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 800b0ca:	2304      	movs	r3, #4
 800b0cc:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 800b0ce:	2302      	movs	r3, #2
 800b0d0:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 800b0d2:	2380      	movs	r3, #128	; 0x80
 800b0d4:	011b      	lsls	r3, r3, #4
 800b0d6:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 800b0d8:	230b      	movs	r3, #11
 800b0da:	617b      	str	r3, [r7, #20]
      break;
 800b0dc:	e008      	b.n	800b0f0 <HAL_TIMEx_ConfigBreakInput+0x8c>
    }
#endif /* COMP3 */

    default:
    {
      bkin_enable_mask = 0U;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	617b      	str	r3, [r7, #20]
      break;
 800b0ee:	46c0      	nop			; (mov r8, r8)
    }
  }

  switch (BreakInput)
 800b0f0:	68bb      	ldr	r3, [r7, #8]
 800b0f2:	2b01      	cmp	r3, #1
 800b0f4:	d003      	beq.n	800b0fe <HAL_TIMEx_ConfigBreakInput+0x9a>
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	2b02      	cmp	r3, #2
 800b0fa:	d027      	beq.n	800b14c <HAL_TIMEx_ConfigBreakInput+0xe8>
 800b0fc:	e04d      	b.n	800b19a <HAL_TIMEx_ConfigBreakInput+0x136>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b104:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800b106:	6a3b      	ldr	r3, [r7, #32]
 800b108:	43da      	mvns	r2, r3
 800b10a:	693b      	ldr	r3, [r7, #16]
 800b10c:	4013      	ands	r3, r2
 800b10e:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	685a      	ldr	r2, [r3, #4]
 800b114:	69bb      	ldr	r3, [r7, #24]
 800b116:	409a      	lsls	r2, r3
 800b118:	0013      	movs	r3, r2
 800b11a:	6a3a      	ldr	r2, [r7, #32]
 800b11c:	4013      	ands	r3, r2
 800b11e:	693a      	ldr	r2, [r7, #16]
 800b120:	4313      	orrs	r3, r2
 800b122:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 800b124:	69fb      	ldr	r3, [r7, #28]
 800b126:	43da      	mvns	r2, r3
 800b128:	693b      	ldr	r3, [r7, #16]
 800b12a:	4013      	ands	r3, r2
 800b12c:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	689a      	ldr	r2, [r3, #8]
 800b132:	697b      	ldr	r3, [r7, #20]
 800b134:	409a      	lsls	r2, r3
 800b136:	0013      	movs	r3, r2
 800b138:	69fa      	ldr	r2, [r7, #28]
 800b13a:	4013      	ands	r3, r2
 800b13c:	693a      	ldr	r2, [r7, #16]
 800b13e:	4313      	orrs	r3, r2
 800b140:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	693a      	ldr	r2, [r7, #16]
 800b148:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 800b14a:	e02b      	b.n	800b1a4 <HAL_TIMEx_ConfigBreakInput+0x140>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b152:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800b154:	6a3b      	ldr	r3, [r7, #32]
 800b156:	43da      	mvns	r2, r3
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	4013      	ands	r3, r2
 800b15c:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	685a      	ldr	r2, [r3, #4]
 800b162:	69bb      	ldr	r3, [r7, #24]
 800b164:	409a      	lsls	r2, r3
 800b166:	0013      	movs	r3, r2
 800b168:	6a3a      	ldr	r2, [r7, #32]
 800b16a:	4013      	ands	r3, r2
 800b16c:	693a      	ldr	r2, [r7, #16]
 800b16e:	4313      	orrs	r3, r2
 800b170:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 800b172:	69fb      	ldr	r3, [r7, #28]
 800b174:	43da      	mvns	r2, r3
 800b176:	693b      	ldr	r3, [r7, #16]
 800b178:	4013      	ands	r3, r2
 800b17a:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	689a      	ldr	r2, [r3, #8]
 800b180:	697b      	ldr	r3, [r7, #20]
 800b182:	409a      	lsls	r2, r3
 800b184:	0013      	movs	r3, r2
 800b186:	69fa      	ldr	r2, [r7, #28]
 800b188:	4013      	ands	r3, r2
 800b18a:	693a      	ldr	r2, [r7, #16]
 800b18c:	4313      	orrs	r3, r2
 800b18e:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	693a      	ldr	r2, [r7, #16]
 800b196:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 800b198:	e004      	b.n	800b1a4 <HAL_TIMEx_ConfigBreakInput+0x140>
    }
    default:
      status = HAL_ERROR;
 800b19a:	2327      	movs	r3, #39	; 0x27
 800b19c:	18fb      	adds	r3, r7, r3
 800b19e:	2201      	movs	r2, #1
 800b1a0:	701a      	strb	r2, [r3, #0]
      break;
 800b1a2:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	223c      	movs	r2, #60	; 0x3c
 800b1a8:	2100      	movs	r1, #0
 800b1aa:	5499      	strb	r1, [r3, r2]

  return status;
 800b1ac:	2327      	movs	r3, #39	; 0x27
 800b1ae:	18fb      	adds	r3, r7, r3
 800b1b0:	781b      	ldrb	r3, [r3, #0]
}
 800b1b2:	0018      	movs	r0, r3
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	b00a      	add	sp, #40	; 0x28
 800b1b8:	bd80      	pop	{r7, pc}
	...

0800b1bc <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b082      	sub	sp, #8
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d101      	bne.n	800b1ce <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	e03f      	b.n	800b24e <HAL_USART_Init+0x92>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	2259      	movs	r2, #89	; 0x59
 800b1d2:	5c9b      	ldrb	r3, [r3, r2]
 800b1d4:	b2db      	uxtb	r3, r3
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d107      	bne.n	800b1ea <HAL_USART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	2258      	movs	r2, #88	; 0x58
 800b1de:	2100      	movs	r1, #0
 800b1e0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	0018      	movs	r0, r3
 800b1e6:	f7f9 f815 	bl	8004214 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2259      	movs	r2, #89	; 0x59
 800b1ee:	2102      	movs	r1, #2
 800b1f0:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	681a      	ldr	r2, [r3, #0]
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	2101      	movs	r1, #1
 800b1fe:	438a      	bics	r2, r1
 800b200:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	0018      	movs	r0, r3
 800b206:	f000 fbef 	bl	800b9e8 <USART_SetConfig>
 800b20a:	0003      	movs	r3, r0
 800b20c:	2b01      	cmp	r3, #1
 800b20e:	d101      	bne.n	800b214 <HAL_USART_Init+0x58>
  {
    return HAL_ERROR;
 800b210:	2301      	movs	r3, #1
 800b212:	e01c      	b.n	800b24e <HAL_USART_Init+0x92>

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.
  */
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	685a      	ldr	r2, [r3, #4]
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	490e      	ldr	r1, [pc, #56]	; (800b258 <HAL_USART_Init+0x9c>)
 800b220:	400a      	ands	r2, r1
 800b222:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	689a      	ldr	r2, [r3, #8]
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	212a      	movs	r1, #42	; 0x2a
 800b230:	438a      	bics	r2, r1
 800b232:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	681a      	ldr	r2, [r3, #0]
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	2101      	movs	r1, #1
 800b240:	430a      	orrs	r2, r1
 800b242:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	0018      	movs	r0, r3
 800b248:	f000 fe6a 	bl	800bf20 <USART_CheckIdleState>
 800b24c:	0003      	movs	r3, r0
}
 800b24e:	0018      	movs	r0, r3
 800b250:	46bd      	mov	sp, r7
 800b252:	b002      	add	sp, #8
 800b254:	bd80      	pop	{r7, pc}
 800b256:	46c0      	nop			; (mov r8, r8)
 800b258:	ffffbfff 	.word	0xffffbfff

0800b25c <HAL_USART_Transmit>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size,
                                     uint32_t Timeout)
{
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b08a      	sub	sp, #40	; 0x28
 800b260:	af02      	add	r7, sp, #8
 800b262:	60f8      	str	r0, [r7, #12]
 800b264:	60b9      	str	r1, [r7, #8]
 800b266:	603b      	str	r3, [r7, #0]
 800b268:	1dbb      	adds	r3, r7, #6
 800b26a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *ptxdata8bits;
  const uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	2259      	movs	r2, #89	; 0x59
 800b270:	5c9b      	ldrb	r3, [r3, r2]
 800b272:	b2db      	uxtb	r3, r3
 800b274:	2b01      	cmp	r3, #1
 800b276:	d000      	beq.n	800b27a <HAL_USART_Transmit+0x1e>
 800b278:	e0a9      	b.n	800b3ce <HAL_USART_Transmit+0x172>
  {
    if ((pTxData == NULL) || (Size == 0U))
 800b27a:	68bb      	ldr	r3, [r7, #8]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d003      	beq.n	800b288 <HAL_USART_Transmit+0x2c>
 800b280:	1dbb      	adds	r3, r7, #6
 800b282:	881b      	ldrh	r3, [r3, #0]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d101      	bne.n	800b28c <HAL_USART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b288:	2301      	movs	r3, #1
 800b28a:	e0a1      	b.n	800b3d0 <HAL_USART_Transmit+0x174>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	689a      	ldr	r2, [r3, #8]
 800b290:	2380      	movs	r3, #128	; 0x80
 800b292:	015b      	lsls	r3, r3, #5
 800b294:	429a      	cmp	r2, r3
 800b296:	d109      	bne.n	800b2ac <HAL_USART_Transmit+0x50>
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	691b      	ldr	r3, [r3, #16]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d105      	bne.n	800b2ac <HAL_USART_Transmit+0x50>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 800b2a0:	68bb      	ldr	r3, [r7, #8]
 800b2a2:	2201      	movs	r2, #1
 800b2a4:	4013      	ands	r3, r2
 800b2a6:	d001      	beq.n	800b2ac <HAL_USART_Transmit+0x50>
      {
        return  HAL_ERROR;
 800b2a8:	2301      	movs	r3, #1
 800b2aa:	e091      	b.n	800b3d0 <HAL_USART_Transmit+0x174>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	2258      	movs	r2, #88	; 0x58
 800b2b0:	5c9b      	ldrb	r3, [r3, r2]
 800b2b2:	2b01      	cmp	r3, #1
 800b2b4:	d101      	bne.n	800b2ba <HAL_USART_Transmit+0x5e>
 800b2b6:	2302      	movs	r3, #2
 800b2b8:	e08a      	b.n	800b3d0 <HAL_USART_Transmit+0x174>
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	2258      	movs	r2, #88	; 0x58
 800b2be:	2101      	movs	r1, #1
 800b2c0:	5499      	strb	r1, [r3, r2]

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	65da      	str	r2, [r3, #92]	; 0x5c
    husart->State = HAL_USART_STATE_BUSY_TX;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	2259      	movs	r2, #89	; 0x59
 800b2cc:	2112      	movs	r1, #18
 800b2ce:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b2d0:	f7f9 fa14 	bl	80046fc <HAL_GetTick>
 800b2d4:	0003      	movs	r3, r0
 800b2d6:	617b      	str	r3, [r7, #20]

    husart->TxXferSize = Size;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	1dba      	adds	r2, r7, #6
 800b2dc:	8812      	ldrh	r2, [r2, #0]
 800b2de:	859a      	strh	r2, [r3, #44]	; 0x2c
    husart->TxXferCount = Size;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	1dba      	adds	r2, r7, #6
 800b2e4:	8812      	ldrh	r2, [r2, #0]
 800b2e6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	689a      	ldr	r2, [r3, #8]
 800b2ec:	2380      	movs	r3, #128	; 0x80
 800b2ee:	015b      	lsls	r3, r3, #5
 800b2f0:	429a      	cmp	r2, r3
 800b2f2:	d108      	bne.n	800b306 <HAL_USART_Transmit+0xaa>
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	691b      	ldr	r3, [r3, #16]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d104      	bne.n	800b306 <HAL_USART_Transmit+0xaa>
    {
      ptxdata8bits  = NULL;
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (const uint16_t *) pTxData;
 800b300:	68bb      	ldr	r3, [r7, #8]
 800b302:	61bb      	str	r3, [r7, #24]
 800b304:	e003      	b.n	800b30e <HAL_USART_Transmit+0xb2>
    }
    else
    {
      ptxdata8bits  = pTxData;
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 800b30a:	2300      	movs	r3, #0
 800b30c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remaining data to be sent */
    while (husart->TxXferCount > 0U)
 800b30e:	e02a      	b.n	800b366 <HAL_USART_Transmit+0x10a>
    {
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b310:	697a      	ldr	r2, [r7, #20]
 800b312:	68f8      	ldr	r0, [r7, #12]
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	9300      	str	r3, [sp, #0]
 800b318:	0013      	movs	r3, r2
 800b31a:	2200      	movs	r2, #0
 800b31c:	2180      	movs	r1, #128	; 0x80
 800b31e:	f000 fb2d 	bl	800b97c <USART_WaitOnFlagUntilTimeout>
 800b322:	1e03      	subs	r3, r0, #0
 800b324:	d001      	beq.n	800b32a <HAL_USART_Transmit+0xce>
      {
        return HAL_TIMEOUT;
 800b326:	2303      	movs	r3, #3
 800b328:	e052      	b.n	800b3d0 <HAL_USART_Transmit+0x174>
      }
      if (ptxdata8bits == NULL)
 800b32a:	69fb      	ldr	r3, [r7, #28]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d10b      	bne.n	800b348 <HAL_USART_Transmit+0xec>
      {
        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
 800b330:	69bb      	ldr	r3, [r7, #24]
 800b332:	881b      	ldrh	r3, [r3, #0]
 800b334:	001a      	movs	r2, r3
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	05d2      	lsls	r2, r2, #23
 800b33c:	0dd2      	lsrs	r2, r2, #23
 800b33e:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata16bits++;
 800b340:	69bb      	ldr	r3, [r7, #24]
 800b342:	3302      	adds	r3, #2
 800b344:	61bb      	str	r3, [r7, #24]
 800b346:	e007      	b.n	800b358 <HAL_USART_Transmit+0xfc>
      }
      else
      {
        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
 800b348:	69fb      	ldr	r3, [r7, #28]
 800b34a:	781a      	ldrb	r2, [r3, #0]
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata8bits++;
 800b352:	69fb      	ldr	r3, [r7, #28]
 800b354:	3301      	adds	r3, #1
 800b356:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b35c:	b29b      	uxth	r3, r3
 800b35e:	3b01      	subs	r3, #1
 800b360:	b29a      	uxth	r2, r3
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (husart->TxXferCount > 0U)
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b36a:	b29b      	uxth	r3, r3
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d1cf      	bne.n	800b310 <HAL_USART_Transmit+0xb4>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b370:	697a      	ldr	r2, [r7, #20]
 800b372:	68f8      	ldr	r0, [r7, #12]
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	9300      	str	r3, [sp, #0]
 800b378:	0013      	movs	r3, r2
 800b37a:	2200      	movs	r2, #0
 800b37c:	2140      	movs	r1, #64	; 0x40
 800b37e:	f000 fafd 	bl	800b97c <USART_WaitOnFlagUntilTimeout>
 800b382:	1e03      	subs	r3, r0, #0
 800b384:	d001      	beq.n	800b38a <HAL_USART_Transmit+0x12e>
    {
      return HAL_TIMEOUT;
 800b386:	2303      	movs	r3, #3
 800b388:	e022      	b.n	800b3d0 <HAL_USART_Transmit+0x174>
    }

    /* Clear Transmission Complete Flag */
    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	2240      	movs	r2, #64	; 0x40
 800b390:	621a      	str	r2, [r3, #32]

    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	2208      	movs	r2, #8
 800b398:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	699a      	ldr	r2, [r3, #24]
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	2108      	movs	r1, #8
 800b3a6:	430a      	orrs	r2, r1
 800b3a8:	619a      	str	r2, [r3, #24]
    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	699a      	ldr	r2, [r3, #24]
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	2110      	movs	r1, #16
 800b3b6:	430a      	orrs	r2, r1
 800b3b8:	619a      	str	r2, [r3, #24]

    /* At end of Tx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	2259      	movs	r2, #89	; 0x59
 800b3be:	2101      	movs	r1, #1
 800b3c0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	2258      	movs	r2, #88	; 0x58
 800b3c6:	2100      	movs	r1, #0
 800b3c8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	e000      	b.n	800b3d0 <HAL_USART_Transmit+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b3ce:	2302      	movs	r3, #2
  }
}
 800b3d0:	0018      	movs	r0, r3
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	b008      	add	sp, #32
 800b3d6:	bd80      	pop	{r7, pc}

0800b3d8 <HAL_USART_Transmit_DMA>:
  * @param  pTxData pointer to data buffer (u8 or u16 data elements).
  * @param  Size amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size)
{
 800b3d8:	b590      	push	{r4, r7, lr}
 800b3da:	b087      	sub	sp, #28
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	60f8      	str	r0, [r7, #12]
 800b3e0:	60b9      	str	r1, [r7, #8]
 800b3e2:	1dbb      	adds	r3, r7, #6
 800b3e4:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b3e6:	2317      	movs	r3, #23
 800b3e8:	18fb      	adds	r3, r7, r3
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	701a      	strb	r2, [r3, #0]
  const uint32_t *tmp;

  if (husart->State == HAL_USART_STATE_READY)
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	2259      	movs	r2, #89	; 0x59
 800b3f2:	5c9b      	ldrb	r3, [r3, r2]
 800b3f4:	b2db      	uxtb	r3, r3
 800b3f6:	2b01      	cmp	r3, #1
 800b3f8:	d000      	beq.n	800b3fc <HAL_USART_Transmit_DMA+0x24>
 800b3fa:	e07d      	b.n	800b4f8 <HAL_USART_Transmit_DMA+0x120>
  {
    if ((pTxData == NULL) || (Size == 0U))
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d003      	beq.n	800b40a <HAL_USART_Transmit_DMA+0x32>
 800b402:	1dbb      	adds	r3, r7, #6
 800b404:	881b      	ldrh	r3, [r3, #0]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d101      	bne.n	800b40e <HAL_USART_Transmit_DMA+0x36>
    {
      return HAL_ERROR;
 800b40a:	2301      	movs	r3, #1
 800b40c:	e075      	b.n	800b4fa <HAL_USART_Transmit_DMA+0x122>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy into TDR will be
       handled by DMA from a u16 frontier. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	689a      	ldr	r2, [r3, #8]
 800b412:	2380      	movs	r3, #128	; 0x80
 800b414:	015b      	lsls	r3, r3, #5
 800b416:	429a      	cmp	r2, r3
 800b418:	d10a      	bne.n	800b430 <HAL_USART_Transmit_DMA+0x58>
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	691b      	ldr	r3, [r3, #16]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d106      	bne.n	800b430 <HAL_USART_Transmit_DMA+0x58>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 800b422:	68bb      	ldr	r3, [r7, #8]
 800b424:	001a      	movs	r2, r3
 800b426:	2301      	movs	r3, #1
 800b428:	4013      	ands	r3, r2
 800b42a:	d001      	beq.n	800b430 <HAL_USART_Transmit_DMA+0x58>
      {
        return  HAL_ERROR;
 800b42c:	2301      	movs	r3, #1
 800b42e:	e064      	b.n	800b4fa <HAL_USART_Transmit_DMA+0x122>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	2258      	movs	r2, #88	; 0x58
 800b434:	5c9b      	ldrb	r3, [r3, r2]
 800b436:	2b01      	cmp	r3, #1
 800b438:	d101      	bne.n	800b43e <HAL_USART_Transmit_DMA+0x66>
 800b43a:	2302      	movs	r3, #2
 800b43c:	e05d      	b.n	800b4fa <HAL_USART_Transmit_DMA+0x122>
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	2258      	movs	r2, #88	; 0x58
 800b442:	2101      	movs	r1, #1
 800b444:	5499      	strb	r1, [r3, r2]

    husart->pTxBuffPtr = pTxData;
 800b446:	68ba      	ldr	r2, [r7, #8]
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	629a      	str	r2, [r3, #40]	; 0x28
    husart->TxXferSize = Size;
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	1dba      	adds	r2, r7, #6
 800b450:	8812      	ldrh	r2, [r2, #0]
 800b452:	859a      	strh	r2, [r3, #44]	; 0x2c
    husart->TxXferCount = Size;
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	1dba      	adds	r2, r7, #6
 800b458:	8812      	ldrh	r2, [r2, #0]
 800b45a:	85da      	strh	r2, [r3, #46]	; 0x2e

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	2200      	movs	r2, #0
 800b460:	65da      	str	r2, [r3, #92]	; 0x5c
    husart->State = HAL_USART_STATE_BUSY_TX;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	2259      	movs	r2, #89	; 0x59
 800b466:	2112      	movs	r1, #18
 800b468:	5499      	strb	r1, [r3, r2]

    if (husart->hdmatx != NULL)
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d01e      	beq.n	800b4b0 <HAL_USART_Transmit_DMA+0xd8>
    {
      /* Set the USART DMA transfer complete callback */
      husart->hdmatx->XferCpltCallback = USART_DMATransmitCplt;
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b476:	4a23      	ldr	r2, [pc, #140]	; (800b504 <HAL_USART_Transmit_DMA+0x12c>)
 800b478:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the USART DMA Half transfer complete callback */
      husart->hdmatx->XferHalfCpltCallback = USART_DMATxHalfCplt;
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b47e:	4a22      	ldr	r2, [pc, #136]	; (800b508 <HAL_USART_Transmit_DMA+0x130>)
 800b480:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      husart->hdmatx->XferErrorCallback = USART_DMAError;
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b486:	4a21      	ldr	r2, [pc, #132]	; (800b50c <HAL_USART_Transmit_DMA+0x134>)
 800b488:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the USART transmit DMA channel */
      tmp = (const uint32_t *)&pTxData;
 800b48a:	2308      	movs	r3, #8
 800b48c:	18fb      	adds	r3, r7, r3
 800b48e:	613b      	str	r3, [r7, #16]
      status = HAL_DMA_Start_IT(husart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&husart->Instance->TDR, Size);
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800b494:	693b      	ldr	r3, [r7, #16]
 800b496:	6819      	ldr	r1, [r3, #0]
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	3328      	adds	r3, #40	; 0x28
 800b49e:	001a      	movs	r2, r3
 800b4a0:	1dbb      	adds	r3, r7, #6
 800b4a2:	881b      	ldrh	r3, [r3, #0]
 800b4a4:	2417      	movs	r4, #23
 800b4a6:	193c      	adds	r4, r7, r4
 800b4a8:	f7f9 fd34 	bl	8004f14 <HAL_DMA_Start_IT>
 800b4ac:	0003      	movs	r3, r0
 800b4ae:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 800b4b0:	2317      	movs	r3, #23
 800b4b2:	18fb      	adds	r3, r7, r3
 800b4b4:	781b      	ldrb	r3, [r3, #0]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d111      	bne.n	800b4de <HAL_USART_Transmit_DMA+0x106>
    {
      /* Clear the TC flag in the ICR register */
      __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	2240      	movs	r2, #64	; 0x40
 800b4c0:	621a      	str	r2, [r3, #32]

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	2258      	movs	r2, #88	; 0x58
 800b4c6:	2100      	movs	r1, #0
 800b4c8:	5499      	strb	r1, [r3, r2]

      /* Enable the DMA transfer for transmit request by setting the DMAT bit
         in the USART CR3 register */
      SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	689a      	ldr	r2, [r3, #8]
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	2180      	movs	r1, #128	; 0x80
 800b4d6:	430a      	orrs	r2, r1
 800b4d8:	609a      	str	r2, [r3, #8]

      return HAL_OK;
 800b4da:	2300      	movs	r3, #0
 800b4dc:	e00d      	b.n	800b4fa <HAL_USART_Transmit_DMA+0x122>
    }
    else
    {
      /* Set error code to DMA */
      husart->ErrorCode = HAL_USART_ERROR_DMA;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	2210      	movs	r2, #16
 800b4e2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	2258      	movs	r2, #88	; 0x58
 800b4e8:	2100      	movs	r1, #0
 800b4ea:	5499      	strb	r1, [r3, r2]

      /* Restore husart->State to ready */
      husart->State = HAL_USART_STATE_READY;
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	2259      	movs	r2, #89	; 0x59
 800b4f0:	2101      	movs	r1, #1
 800b4f2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800b4f4:	2301      	movs	r3, #1
 800b4f6:	e000      	b.n	800b4fa <HAL_USART_Transmit_DMA+0x122>
    }
  }
  else
  {
    return HAL_BUSY;
 800b4f8:	2302      	movs	r3, #2
  }
}
 800b4fa:	0018      	movs	r0, r3
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	b007      	add	sp, #28
 800b500:	bd90      	pop	{r4, r7, pc}
 800b502:	46c0      	nop			; (mov r8, r8)
 800b504:	0800b885 	.word	0x0800b885
 800b508:	0800b8ef 	.word	0x0800b8ef
 800b50c:	0800b90d 	.word	0x0800b90d

0800b510 <HAL_USART_IRQHandler>:
  * @brief  Handle USART interrupt request.
  * @param  husart USART handle.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b088      	sub	sp, #32
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(husart->Instance->ISR);
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	69db      	ldr	r3, [r3, #28]
 800b51e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(husart->Instance->CR1);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(husart->Instance->CR3);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	689b      	ldr	r3, [r3, #8]
 800b52e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF |
 800b530:	69fb      	ldr	r3, [r7, #28]
 800b532:	4ab3      	ldr	r2, [pc, #716]	; (800b800 <HAL_USART_IRQHandler+0x2f0>)
 800b534:	4013      	ands	r3, r2
 800b536:	613b      	str	r3, [r7, #16]
                                      USART_ISR_UDR));
  if (errorflags == 0U)
 800b538:	693b      	ldr	r3, [r7, #16]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d117      	bne.n	800b56e <HAL_USART_IRQHandler+0x5e>
  {
    /* USART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b53e:	69fb      	ldr	r3, [r7, #28]
 800b540:	2220      	movs	r2, #32
 800b542:	4013      	ands	r3, r2
 800b544:	d013      	beq.n	800b56e <HAL_USART_IRQHandler+0x5e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b546:	69bb      	ldr	r3, [r7, #24]
 800b548:	2220      	movs	r2, #32
 800b54a:	4013      	ands	r3, r2
 800b54c:	d104      	bne.n	800b558 <HAL_USART_IRQHandler+0x48>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b54e:	697a      	ldr	r2, [r7, #20]
 800b550:	2380      	movs	r3, #128	; 0x80
 800b552:	055b      	lsls	r3, r3, #21
 800b554:	4013      	ands	r3, r2
 800b556:	d00a      	beq.n	800b56e <HAL_USART_IRQHandler+0x5e>
    {
      if (husart->RxISR != NULL)
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d100      	bne.n	800b562 <HAL_USART_IRQHandler+0x52>
 800b560:	e14a      	b.n	800b7f8 <HAL_USART_IRQHandler+0x2e8>
      {
        husart->RxISR(husart);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b566:	687a      	ldr	r2, [r7, #4]
 800b568:	0010      	movs	r0, r2
 800b56a:	4798      	blx	r3
      }
      return;
 800b56c:	e144      	b.n	800b7f8 <HAL_USART_IRQHandler+0x2e8>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b56e:	693b      	ldr	r3, [r7, #16]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d100      	bne.n	800b576 <HAL_USART_IRQHandler+0x66>
 800b574:	e100      	b.n	800b778 <HAL_USART_IRQHandler+0x268>
      && (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b576:	697b      	ldr	r3, [r7, #20]
 800b578:	4aa2      	ldr	r2, [pc, #648]	; (800b804 <HAL_USART_IRQHandler+0x2f4>)
 800b57a:	4013      	ands	r3, r2
 800b57c:	d105      	bne.n	800b58a <HAL_USART_IRQHandler+0x7a>
          || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))
 800b57e:	69ba      	ldr	r2, [r7, #24]
 800b580:	2390      	movs	r3, #144	; 0x90
 800b582:	005b      	lsls	r3, r3, #1
 800b584:	4013      	ands	r3, r2
 800b586:	d100      	bne.n	800b58a <HAL_USART_IRQHandler+0x7a>
 800b588:	e0f6      	b.n	800b778 <HAL_USART_IRQHandler+0x268>
  {
    /* USART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b58a:	69fb      	ldr	r3, [r7, #28]
 800b58c:	2201      	movs	r2, #1
 800b58e:	4013      	ands	r3, r2
 800b590:	d00e      	beq.n	800b5b0 <HAL_USART_IRQHandler+0xa0>
 800b592:	69ba      	ldr	r2, [r7, #24]
 800b594:	2380      	movs	r3, #128	; 0x80
 800b596:	005b      	lsls	r3, r3, #1
 800b598:	4013      	ands	r3, r2
 800b59a:	d009      	beq.n	800b5b0 <HAL_USART_IRQHandler+0xa0>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_PEF);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	2201      	movs	r2, #1
 800b5a2:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_PE;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b5a8:	2201      	movs	r2, #1
 800b5aa:	431a      	orrs	r2, r3
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b5b0:	69fb      	ldr	r3, [r7, #28]
 800b5b2:	2202      	movs	r2, #2
 800b5b4:	4013      	ands	r3, r2
 800b5b6:	d00d      	beq.n	800b5d4 <HAL_USART_IRQHandler+0xc4>
 800b5b8:	697b      	ldr	r3, [r7, #20]
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	4013      	ands	r3, r2
 800b5be:	d009      	beq.n	800b5d4 <HAL_USART_IRQHandler+0xc4>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_FEF);
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	2202      	movs	r2, #2
 800b5c6:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_FE;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b5cc:	2204      	movs	r2, #4
 800b5ce:	431a      	orrs	r2, r3
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b5d4:	69fb      	ldr	r3, [r7, #28]
 800b5d6:	2204      	movs	r2, #4
 800b5d8:	4013      	ands	r3, r2
 800b5da:	d00d      	beq.n	800b5f8 <HAL_USART_IRQHandler+0xe8>
 800b5dc:	697b      	ldr	r3, [r7, #20]
 800b5de:	2201      	movs	r2, #1
 800b5e0:	4013      	ands	r3, r2
 800b5e2:	d009      	beq.n	800b5f8 <HAL_USART_IRQHandler+0xe8>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_NEF);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	2204      	movs	r2, #4
 800b5ea:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_NE;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b5f0:	2202      	movs	r2, #2
 800b5f2:	431a      	orrs	r2, r3
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b5f8:	69fb      	ldr	r3, [r7, #28]
 800b5fa:	2208      	movs	r2, #8
 800b5fc:	4013      	ands	r3, r2
 800b5fe:	d011      	beq.n	800b624 <HAL_USART_IRQHandler+0x114>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b600:	69bb      	ldr	r3, [r7, #24]
 800b602:	2220      	movs	r2, #32
 800b604:	4013      	ands	r3, r2
 800b606:	d103      	bne.n	800b610 <HAL_USART_IRQHandler+0x100>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b608:	697b      	ldr	r3, [r7, #20]
 800b60a:	4a7e      	ldr	r2, [pc, #504]	; (800b804 <HAL_USART_IRQHandler+0x2f4>)
 800b60c:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b60e:	d009      	beq.n	800b624 <HAL_USART_IRQHandler+0x114>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_OREF);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	2208      	movs	r2, #8
 800b616:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b61c:	2208      	movs	r2, #8
 800b61e:	431a      	orrs	r2, r3
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b624:	69fa      	ldr	r2, [r7, #28]
 800b626:	2380      	movs	r3, #128	; 0x80
 800b628:	011b      	lsls	r3, r3, #4
 800b62a:	4013      	ands	r3, r2
 800b62c:	d00f      	beq.n	800b64e <HAL_USART_IRQHandler+0x13e>
 800b62e:	69ba      	ldr	r2, [r7, #24]
 800b630:	2380      	movs	r3, #128	; 0x80
 800b632:	04db      	lsls	r3, r3, #19
 800b634:	4013      	ands	r3, r2
 800b636:	d00a      	beq.n	800b64e <HAL_USART_IRQHandler+0x13e>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_RTOF);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	2280      	movs	r2, #128	; 0x80
 800b63e:	0112      	lsls	r2, r2, #4
 800b640:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_RTO;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b646:	2280      	movs	r2, #128	; 0x80
 800b648:	431a      	orrs	r2, r3
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART SPI slave underrun error interrupt occurred -------------------------*/
    if (((isrflags & USART_ISR_UDR) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b64e:	69fa      	ldr	r2, [r7, #28]
 800b650:	2380      	movs	r3, #128	; 0x80
 800b652:	019b      	lsls	r3, r3, #6
 800b654:	4013      	ands	r3, r2
 800b656:	d01a      	beq.n	800b68e <HAL_USART_IRQHandler+0x17e>
 800b658:	697b      	ldr	r3, [r7, #20]
 800b65a:	2201      	movs	r2, #1
 800b65c:	4013      	ands	r3, r2
 800b65e:	d016      	beq.n	800b68e <HAL_USART_IRQHandler+0x17e>
    {
      /* Ignore SPI slave underrun errors when reception is going on */
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	2259      	movs	r2, #89	; 0x59
 800b664:	5c9b      	ldrb	r3, [r3, r2]
 800b666:	b2db      	uxtb	r3, r3
 800b668:	2b22      	cmp	r3, #34	; 0x22
 800b66a:	d105      	bne.n	800b678 <HAL_USART_IRQHandler+0x168>
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	2280      	movs	r2, #128	; 0x80
 800b672:	0192      	lsls	r2, r2, #6
 800b674:	621a      	str	r2, [r3, #32]
        return;
 800b676:	e0ca      	b.n	800b80e <HAL_USART_IRQHandler+0x2fe>
      }
      else
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	2280      	movs	r2, #128	; 0x80
 800b67e:	0192      	lsls	r2, r2, #6
 800b680:	621a      	str	r2, [r3, #32]
        husart->ErrorCode |= HAL_USART_ERROR_UDR;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b686:	2220      	movs	r2, #32
 800b688:	431a      	orrs	r2, r3
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Call USART Error Call back function if need be --------------------------*/
    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b692:	2b00      	cmp	r3, #0
 800b694:	d100      	bne.n	800b698 <HAL_USART_IRQHandler+0x188>
 800b696:	e0b1      	b.n	800b7fc <HAL_USART_IRQHandler+0x2ec>
    {
      /* USART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b698:	69fb      	ldr	r3, [r7, #28]
 800b69a:	2220      	movs	r2, #32
 800b69c:	4013      	ands	r3, r2
 800b69e:	d011      	beq.n	800b6c4 <HAL_USART_IRQHandler+0x1b4>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b6a0:	69bb      	ldr	r3, [r7, #24]
 800b6a2:	2220      	movs	r2, #32
 800b6a4:	4013      	ands	r3, r2
 800b6a6:	d104      	bne.n	800b6b2 <HAL_USART_IRQHandler+0x1a2>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b6a8:	697a      	ldr	r2, [r7, #20]
 800b6aa:	2380      	movs	r3, #128	; 0x80
 800b6ac:	055b      	lsls	r3, r3, #21
 800b6ae:	4013      	ands	r3, r2
 800b6b0:	d008      	beq.n	800b6c4 <HAL_USART_IRQHandler+0x1b4>
      {
        if (husart->RxISR != NULL)
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d004      	beq.n	800b6c4 <HAL_USART_IRQHandler+0x1b4>
        {
          husart->RxISR(husart);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b6be:	687a      	ldr	r2, [r7, #4]
 800b6c0:	0010      	movs	r0, r2
 800b6c2:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = husart->ErrorCode & HAL_USART_ERROR_ORE;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b6c8:	2208      	movs	r2, #8
 800b6ca:	4013      	ands	r3, r2
 800b6cc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) ||
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	689b      	ldr	r3, [r3, #8]
 800b6d4:	2240      	movs	r2, #64	; 0x40
 800b6d6:	4013      	ands	r3, r2
 800b6d8:	2b40      	cmp	r3, #64	; 0x40
 800b6da:	d002      	beq.n	800b6e2 <HAL_USART_IRQHandler+0x1d2>
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d040      	beq.n	800b764 <HAL_USART_IRQHandler+0x254>
          (errorcode != 0U))
      {
        /* Blocking error : transfer is aborted
           Set the USART state ready to be able to start again the process,
           Disable Interrupts, and disable DMA requests, if ongoing */
        USART_EndTransfer(husart);
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	0018      	movs	r0, r3
 800b6e6:	f000 f8ad 	bl	800b844 <USART_EndTransfer>

        /* Abort the USART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	689b      	ldr	r3, [r3, #8]
 800b6f0:	2240      	movs	r2, #64	; 0x40
 800b6f2:	4013      	ands	r3, r2
 800b6f4:	2b40      	cmp	r3, #64	; 0x40
 800b6f6:	d130      	bne.n	800b75a <HAL_USART_IRQHandler+0x24a>
        {
          /* Disable the USART DMA Rx request if enabled */
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR | USART_CR3_DMAR);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	689a      	ldr	r2, [r3, #8]
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	2140      	movs	r1, #64	; 0x40
 800b704:	438a      	bics	r2, r1
 800b706:	609a      	str	r2, [r3, #8]

          /* Abort the USART DMA Tx channel */
          if (husart->hdmatx != NULL)
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d008      	beq.n	800b722 <HAL_USART_IRQHandler+0x212>
          {
            /* Set the USART Tx DMA Abort callback to NULL : no callback
               executed at end of DMA abort procedure */
            husart->hdmatx->XferAbortCallback = NULL;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b714:	2200      	movs	r2, #0
 800b716:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA TX */
            (void)HAL_DMA_Abort_IT(husart->hdmatx);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b71c:	0018      	movs	r0, r3
 800b71e:	f7f9 fce1 	bl	80050e4 <HAL_DMA_Abort_IT>
          }

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b726:	2b00      	cmp	r3, #0
 800b728:	d012      	beq.n	800b750 <HAL_USART_IRQHandler+0x240>
          {
            /* Set the USART Rx DMA Abort callback :
               will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b72e:	4a36      	ldr	r2, [pc, #216]	; (800b808 <HAL_USART_IRQHandler+0x2f8>)
 800b730:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b736:	0018      	movs	r0, r3
 800b738:	f7f9 fcd4 	bl	80050e4 <HAL_DMA_Abort_IT>
 800b73c:	1e03      	subs	r3, r0, #0
 800b73e:	d019      	beq.n	800b774 <HAL_USART_IRQHandler+0x264>
            {
              /* Call Directly husart->hdmarx->XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b744:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b74a:	0018      	movs	r0, r3
 800b74c:	4790      	blx	r2
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b74e:	e011      	b.n	800b774 <HAL_USART_IRQHandler+0x264>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	0018      	movs	r0, r3
 800b754:	f000 f86e 	bl	800b834 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b758:	e00c      	b.n	800b774 <HAL_USART_IRQHandler+0x264>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	0018      	movs	r0, r3
 800b75e:	f000 f869 	bl	800b834 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b762:	e007      	b.n	800b774 <HAL_USART_IRQHandler+0x264>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	0018      	movs	r0, r3
 800b768:	f000 f864 	bl	800b834 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	2200      	movs	r2, #0
 800b770:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }
    return;
 800b772:	e043      	b.n	800b7fc <HAL_USART_IRQHandler+0x2ec>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800b774:	46c0      	nop			; (mov r8, r8)
    return;
 800b776:	e041      	b.n	800b7fc <HAL_USART_IRQHandler+0x2ec>

  } /* End if some error occurs */


  /* USART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b778:	69fb      	ldr	r3, [r7, #28]
 800b77a:	2280      	movs	r2, #128	; 0x80
 800b77c:	4013      	ands	r3, r2
 800b77e:	d012      	beq.n	800b7a6 <HAL_USART_IRQHandler+0x296>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b780:	69bb      	ldr	r3, [r7, #24]
 800b782:	2280      	movs	r2, #128	; 0x80
 800b784:	4013      	ands	r3, r2
 800b786:	d104      	bne.n	800b792 <HAL_USART_IRQHandler+0x282>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b788:	697a      	ldr	r2, [r7, #20]
 800b78a:	2380      	movs	r3, #128	; 0x80
 800b78c:	041b      	lsls	r3, r3, #16
 800b78e:	4013      	ands	r3, r2
 800b790:	d009      	beq.n	800b7a6 <HAL_USART_IRQHandler+0x296>
  {
    if (husart->TxISR != NULL)
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b796:	2b00      	cmp	r3, #0
 800b798:	d038      	beq.n	800b80c <HAL_USART_IRQHandler+0x2fc>
    {
      husart->TxISR(husart);
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b79e:	687a      	ldr	r2, [r7, #4]
 800b7a0:	0010      	movs	r0, r2
 800b7a2:	4798      	blx	r3
    }
    return;
 800b7a4:	e032      	b.n	800b80c <HAL_USART_IRQHandler+0x2fc>
  }

  /* USART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b7a6:	69fb      	ldr	r3, [r7, #28]
 800b7a8:	2240      	movs	r2, #64	; 0x40
 800b7aa:	4013      	ands	r3, r2
 800b7ac:	d008      	beq.n	800b7c0 <HAL_USART_IRQHandler+0x2b0>
 800b7ae:	69bb      	ldr	r3, [r7, #24]
 800b7b0:	2240      	movs	r2, #64	; 0x40
 800b7b2:	4013      	ands	r3, r2
 800b7b4:	d004      	beq.n	800b7c0 <HAL_USART_IRQHandler+0x2b0>
  {
    USART_EndTransmit_IT(husart);
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	0018      	movs	r0, r3
 800b7ba:	f000 fbf5 	bl	800bfa8 <USART_EndTransmit_IT>
    return;
 800b7be:	e026      	b.n	800b80e <HAL_USART_IRQHandler+0x2fe>
  }

  /* USART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b7c0:	69fa      	ldr	r2, [r7, #28]
 800b7c2:	2380      	movs	r3, #128	; 0x80
 800b7c4:	041b      	lsls	r3, r3, #16
 800b7c6:	4013      	ands	r3, r2
 800b7c8:	d009      	beq.n	800b7de <HAL_USART_IRQHandler+0x2ce>
 800b7ca:	69ba      	ldr	r2, [r7, #24]
 800b7cc:	2380      	movs	r3, #128	; 0x80
 800b7ce:	05db      	lsls	r3, r3, #23
 800b7d0:	4013      	ands	r3, r2
 800b7d2:	d004      	beq.n	800b7de <HAL_USART_IRQHandler+0x2ce>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    husart->TxFifoEmptyCallback(husart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_USARTEx_TxFifoEmptyCallback(husart);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	0018      	movs	r0, r3
 800b7d8:	f000 fc31 	bl	800c03e <HAL_USARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 800b7dc:	e017      	b.n	800b80e <HAL_USART_IRQHandler+0x2fe>
  }

  /* USART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b7de:	69fa      	ldr	r2, [r7, #28]
 800b7e0:	2380      	movs	r3, #128	; 0x80
 800b7e2:	045b      	lsls	r3, r3, #17
 800b7e4:	4013      	ands	r3, r2
 800b7e6:	d012      	beq.n	800b80e <HAL_USART_IRQHandler+0x2fe>
 800b7e8:	69bb      	ldr	r3, [r7, #24]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	da0f      	bge.n	800b80e <HAL_USART_IRQHandler+0x2fe>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    husart->RxFifoFullCallback(husart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_USARTEx_RxFifoFullCallback(husart);
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	0018      	movs	r0, r3
 800b7f2:	f000 fc1c 	bl	800c02e <HAL_USARTEx_RxFifoFullCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 800b7f6:	e00a      	b.n	800b80e <HAL_USART_IRQHandler+0x2fe>
      return;
 800b7f8:	46c0      	nop			; (mov r8, r8)
 800b7fa:	e008      	b.n	800b80e <HAL_USART_IRQHandler+0x2fe>
    return;
 800b7fc:	46c0      	nop			; (mov r8, r8)
 800b7fe:	e006      	b.n	800b80e <HAL_USART_IRQHandler+0x2fe>
 800b800:	0000280f 	.word	0x0000280f
 800b804:	10000001 	.word	0x10000001
 800b808:	0800b953 	.word	0x0800b953
    return;
 800b80c:	46c0      	nop			; (mov r8, r8)
  }
}
 800b80e:	46bd      	mov	sp, r7
 800b810:	b008      	add	sp, #32
 800b812:	bd80      	pop	{r7, pc}

0800b814 <HAL_USART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart)
{
 800b814:	b580      	push	{r7, lr}
 800b816:	b082      	sub	sp, #8
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800b81c:	46c0      	nop			; (mov r8, r8)
 800b81e:	46bd      	mov	sp, r7
 800b820:	b002      	add	sp, #8
 800b822:	bd80      	pop	{r7, pc}

0800b824 <HAL_USART_TxRxCpltCallback>:
  * @brief Tx/Rx Transfers completed callback for the non-blocking process.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b082      	sub	sp, #8
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_TxRxCpltCallback can be implemented in the user file
   */
}
 800b82c:	46c0      	nop			; (mov r8, r8)
 800b82e:	46bd      	mov	sp, r7
 800b830:	b002      	add	sp, #8
 800b832:	bd80      	pop	{r7, pc}

0800b834 <HAL_USART_ErrorCallback>:
  * @brief USART error callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b082      	sub	sp, #8
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_ErrorCallback can be implemented in the user file.
   */
}
 800b83c:	46c0      	nop			; (mov r8, r8)
 800b83e:	46bd      	mov	sp, r7
 800b840:	b002      	add	sp, #8
 800b842:	bd80      	pop	{r7, pc}

0800b844 <USART_EndTransfer>:
  * @brief  End ongoing transfer on USART peripheral (following error detection or Transfer completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTransfer(USART_HandleTypeDef *husart)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b082      	sub	sp, #8
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE |
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	681a      	ldr	r2, [r3, #0]
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	4909      	ldr	r1, [pc, #36]	; (800b87c <USART_EndTransfer+0x38>)
 800b858:	400a      	ands	r2, r1
 800b85a:	601a      	str	r2, [r3, #0]
                                    USART_CR1_TCIE));
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	689a      	ldr	r2, [r3, #8]
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	4906      	ldr	r1, [pc, #24]	; (800b880 <USART_EndTransfer+0x3c>)
 800b868:	400a      	ands	r2, r1
 800b86a:	609a      	str	r2, [r3, #8]

  /* At end of process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2259      	movs	r2, #89	; 0x59
 800b870:	2101      	movs	r1, #1
 800b872:	5499      	strb	r1, [r3, r2]
}
 800b874:	46c0      	nop			; (mov r8, r8)
 800b876:	46bd      	mov	sp, r7
 800b878:	b002      	add	sp, #8
 800b87a:	bd80      	pop	{r7, pc}
 800b87c:	fffffe1f 	.word	0xfffffe1f
 800b880:	ef7ffffe 	.word	0xef7ffffe

0800b884 <USART_DMATransmitCplt>:
  * @brief DMA USART transmit process complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b884:	b580      	push	{r7, lr}
 800b886:	b084      	sub	sp, #16
 800b888:	af00      	add	r7, sp, #0
 800b88a:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b890:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	2220      	movs	r2, #32
 800b89a:	4013      	ands	r3, r2
 800b89c:	d119      	bne.n	800b8d2 <USART_DMATransmitCplt+0x4e>
  {
    husart->TxXferCount = 0U;
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	85da      	strh	r2, [r3, #46]	; 0x2e

    if (husart->State == HAL_USART_STATE_BUSY_TX)
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	2259      	movs	r2, #89	; 0x59
 800b8a8:	5c9b      	ldrb	r3, [r3, r2]
 800b8aa:	b2db      	uxtb	r3, r3
 800b8ac:	2b12      	cmp	r3, #18
 800b8ae:	d11a      	bne.n	800b8e6 <USART_DMATransmitCplt+0x62>
    {
      /* Disable the DMA transfer for transmit request by resetting the DMAT bit
         in the USART CR3 register */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	689a      	ldr	r2, [r3, #8]
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	2180      	movs	r1, #128	; 0x80
 800b8bc:	438a      	bics	r2, r1
 800b8be:	609a      	str	r2, [r3, #8]

      /* Enable the USART Transmit Complete Interrupt */
      __HAL_USART_ENABLE_IT(husart, USART_IT_TC);
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	681a      	ldr	r2, [r3, #0]
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	2140      	movs	r1, #64	; 0x40
 800b8cc:	430a      	orrs	r2, r1
 800b8ce:	601a      	str	r2, [r3, #0]
      /* Call legacy weak Tx Complete Callback */
      HAL_USART_TxCpltCallback(husart);
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    }
  }
}
 800b8d0:	e009      	b.n	800b8e6 <USART_DMATransmitCplt+0x62>
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	2259      	movs	r2, #89	; 0x59
 800b8d6:	5c9b      	ldrb	r3, [r3, r2]
 800b8d8:	b2db      	uxtb	r3, r3
 800b8da:	2b12      	cmp	r3, #18
 800b8dc:	d103      	bne.n	800b8e6 <USART_DMATransmitCplt+0x62>
      HAL_USART_TxCpltCallback(husart);
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	0018      	movs	r0, r3
 800b8e2:	f7f5 fc47 	bl	8001174 <HAL_USART_TxCpltCallback>
}
 800b8e6:	46c0      	nop			; (mov r8, r8)
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	b004      	add	sp, #16
 800b8ec:	bd80      	pop	{r7, pc}

0800b8ee <USART_DMATxHalfCplt>:
  * @brief DMA USART transmit process half complete callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b8ee:	b580      	push	{r7, lr}
 800b8f0:	b084      	sub	sp, #16
 800b8f2:	af00      	add	r7, sp, #0
 800b8f4:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8fa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Half Complete Callback */
  husart->TxHalfCpltCallback(husart);
#else
  /* Call legacy weak Tx Half Complete Callback */
  HAL_USART_TxHalfCpltCallback(husart);
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	0018      	movs	r0, r3
 800b900:	f7ff ff88 	bl	800b814 <HAL_USART_TxHalfCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800b904:	46c0      	nop			; (mov r8, r8)
 800b906:	46bd      	mov	sp, r7
 800b908:	b004      	add	sp, #16
 800b90a:	bd80      	pop	{r7, pc}

0800b90c <USART_DMAError>:
  * @brief DMA USART communication error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b084      	sub	sp, #16
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b918:	60fb      	str	r3, [r7, #12]

  husart->RxXferCount = 0U;
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	2200      	movs	r2, #0
 800b91e:	86da      	strh	r2, [r3, #54]	; 0x36
  husart->TxXferCount = 0U;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	2200      	movs	r2, #0
 800b924:	85da      	strh	r2, [r3, #46]	; 0x2e
  USART_EndTransfer(husart);
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	0018      	movs	r0, r3
 800b92a:	f7ff ff8b 	bl	800b844 <USART_EndTransfer>

  husart->ErrorCode |= HAL_USART_ERROR_DMA;
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b932:	2210      	movs	r2, #16
 800b934:	431a      	orrs	r2, r3
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	65da      	str	r2, [r3, #92]	; 0x5c
  husart->State = HAL_USART_STATE_READY;
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	2259      	movs	r2, #89	; 0x59
 800b93e:	2101      	movs	r1, #1
 800b940:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	0018      	movs	r0, r3
 800b946:	f7ff ff75 	bl	800b834 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800b94a:	46c0      	nop			; (mov r8, r8)
 800b94c:	46bd      	mov	sp, r7
 800b94e:	b004      	add	sp, #16
 800b950:	bd80      	pop	{r7, pc}

0800b952 <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b952:	b580      	push	{r7, lr}
 800b954:	b084      	sub	sp, #16
 800b956:	af00      	add	r7, sp, #0
 800b958:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b95e:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0U;
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	2200      	movs	r2, #0
 800b964:	86da      	strh	r2, [r3, #54]	; 0x36
  husart->TxXferCount = 0U;
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	2200      	movs	r2, #0
 800b96a:	85da      	strh	r2, [r3, #46]	; 0x2e
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	0018      	movs	r0, r3
 800b970:	f7ff ff60 	bl	800b834 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 800b974:	46c0      	nop			; (mov r8, r8)
 800b976:	46bd      	mov	sp, r7
 800b978:	b004      	add	sp, #16
 800b97a:	bd80      	pop	{r7, pc}

0800b97c <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b084      	sub	sp, #16
 800b980:	af00      	add	r7, sp, #0
 800b982:	60f8      	str	r0, [r7, #12]
 800b984:	60b9      	str	r1, [r7, #8]
 800b986:	603b      	str	r3, [r7, #0]
 800b988:	1dfb      	adds	r3, r7, #7
 800b98a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800b98c:	e017      	b.n	800b9be <USART_WaitOnFlagUntilTimeout+0x42>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b98e:	69bb      	ldr	r3, [r7, #24]
 800b990:	3301      	adds	r3, #1
 800b992:	d014      	beq.n	800b9be <USART_WaitOnFlagUntilTimeout+0x42>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b994:	f7f8 feb2 	bl	80046fc <HAL_GetTick>
 800b998:	0002      	movs	r2, r0
 800b99a:	683b      	ldr	r3, [r7, #0]
 800b99c:	1ad3      	subs	r3, r2, r3
 800b99e:	69ba      	ldr	r2, [r7, #24]
 800b9a0:	429a      	cmp	r2, r3
 800b9a2:	d302      	bcc.n	800b9aa <USART_WaitOnFlagUntilTimeout+0x2e>
 800b9a4:	69bb      	ldr	r3, [r7, #24]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d109      	bne.n	800b9be <USART_WaitOnFlagUntilTimeout+0x42>
      {
        husart->State = HAL_USART_STATE_READY;
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	2259      	movs	r2, #89	; 0x59
 800b9ae:	2101      	movs	r1, #1
 800b9b0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	2258      	movs	r2, #88	; 0x58
 800b9b6:	2100      	movs	r1, #0
 800b9b8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b9ba:	2303      	movs	r3, #3
 800b9bc:	e00f      	b.n	800b9de <USART_WaitOnFlagUntilTimeout+0x62>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	69db      	ldr	r3, [r3, #28]
 800b9c4:	68ba      	ldr	r2, [r7, #8]
 800b9c6:	4013      	ands	r3, r2
 800b9c8:	68ba      	ldr	r2, [r7, #8]
 800b9ca:	1ad3      	subs	r3, r2, r3
 800b9cc:	425a      	negs	r2, r3
 800b9ce:	4153      	adcs	r3, r2
 800b9d0:	b2db      	uxtb	r3, r3
 800b9d2:	001a      	movs	r2, r3
 800b9d4:	1dfb      	adds	r3, r7, #7
 800b9d6:	781b      	ldrb	r3, [r3, #0]
 800b9d8:	429a      	cmp	r2, r3
 800b9da:	d0d8      	beq.n	800b98e <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b9dc:	2300      	movs	r3, #0
}
 800b9de:	0018      	movs	r0, r3
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	b004      	add	sp, #16
 800b9e4:	bd80      	pop	{r7, pc}
	...

0800b9e8 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b088      	sub	sp, #32
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 800b9f0:	231e      	movs	r3, #30
 800b9f2:	18fb      	adds	r3, r7, r3
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	61bb      	str	r3, [r7, #24]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	689a      	ldr	r2, [r3, #8]
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	691b      	ldr	r3, [r3, #16]
 800ba04:	431a      	orrs	r2, r3
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	695b      	ldr	r3, [r3, #20]
 800ba0a:	4313      	orrs	r3, r2
 800ba0c:	2280      	movs	r2, #128	; 0x80
 800ba0e:	0212      	lsls	r2, r2, #8
 800ba10:	4313      	orrs	r3, r2
 800ba12:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	4ab1      	ldr	r2, [pc, #708]	; (800bce0 <USART_SetConfig+0x2f8>)
 800ba1c:	4013      	ands	r3, r2
 800ba1e:	0019      	movs	r1, r3
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	697a      	ldr	r2, [r7, #20]
 800ba26:	430a      	orrs	r2, r1
 800ba28:	601a      	str	r2, [r3, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 800ba2a:	2380      	movs	r3, #128	; 0x80
 800ba2c:	011b      	lsls	r3, r3, #4
 800ba2e:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	6a1b      	ldr	r3, [r3, #32]
 800ba34:	697a      	ldr	r2, [r7, #20]
 800ba36:	4313      	orrs	r3, r2
 800ba38:	617b      	str	r3, [r7, #20]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	699a      	ldr	r2, [r3, #24]
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	69db      	ldr	r3, [r3, #28]
 800ba42:	4313      	orrs	r3, r2
 800ba44:	697a      	ldr	r2, [r7, #20]
 800ba46:	4313      	orrs	r3, r2
 800ba48:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	68db      	ldr	r3, [r3, #12]
 800ba4e:	697a      	ldr	r2, [r7, #20]
 800ba50:	4313      	orrs	r3, r2
 800ba52:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	685b      	ldr	r3, [r3, #4]
 800ba5a:	4aa2      	ldr	r2, [pc, #648]	; (800bce4 <USART_SetConfig+0x2fc>)
 800ba5c:	4013      	ands	r3, r2
 800ba5e:	0019      	movs	r1, r3
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	697a      	ldr	r2, [r7, #20]
 800ba66:	430a      	orrs	r2, r1
 800ba68:	605a      	str	r2, [r3, #4]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba70:	220f      	movs	r2, #15
 800ba72:	4393      	bics	r3, r2
 800ba74:	0019      	movs	r1, r3
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	430a      	orrs	r2, r1
 800ba80:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	4a98      	ldr	r2, [pc, #608]	; (800bce8 <USART_SetConfig+0x300>)
 800ba88:	4293      	cmp	r3, r2
 800ba8a:	d127      	bne.n	800badc <USART_SetConfig+0xf4>
 800ba8c:	4b97      	ldr	r3, [pc, #604]	; (800bcec <USART_SetConfig+0x304>)
 800ba8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba90:	2203      	movs	r2, #3
 800ba92:	4013      	ands	r3, r2
 800ba94:	2b03      	cmp	r3, #3
 800ba96:	d017      	beq.n	800bac8 <USART_SetConfig+0xe0>
 800ba98:	d81b      	bhi.n	800bad2 <USART_SetConfig+0xea>
 800ba9a:	2b02      	cmp	r3, #2
 800ba9c:	d00a      	beq.n	800bab4 <USART_SetConfig+0xcc>
 800ba9e:	d818      	bhi.n	800bad2 <USART_SetConfig+0xea>
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d002      	beq.n	800baaa <USART_SetConfig+0xc2>
 800baa4:	2b01      	cmp	r3, #1
 800baa6:	d00a      	beq.n	800babe <USART_SetConfig+0xd6>
 800baa8:	e013      	b.n	800bad2 <USART_SetConfig+0xea>
 800baaa:	231f      	movs	r3, #31
 800baac:	18fb      	adds	r3, r7, r3
 800baae:	2200      	movs	r2, #0
 800bab0:	701a      	strb	r2, [r3, #0]
 800bab2:	e058      	b.n	800bb66 <USART_SetConfig+0x17e>
 800bab4:	231f      	movs	r3, #31
 800bab6:	18fb      	adds	r3, r7, r3
 800bab8:	2202      	movs	r2, #2
 800baba:	701a      	strb	r2, [r3, #0]
 800babc:	e053      	b.n	800bb66 <USART_SetConfig+0x17e>
 800babe:	231f      	movs	r3, #31
 800bac0:	18fb      	adds	r3, r7, r3
 800bac2:	2204      	movs	r2, #4
 800bac4:	701a      	strb	r2, [r3, #0]
 800bac6:	e04e      	b.n	800bb66 <USART_SetConfig+0x17e>
 800bac8:	231f      	movs	r3, #31
 800baca:	18fb      	adds	r3, r7, r3
 800bacc:	2208      	movs	r2, #8
 800bace:	701a      	strb	r2, [r3, #0]
 800bad0:	e049      	b.n	800bb66 <USART_SetConfig+0x17e>
 800bad2:	231f      	movs	r3, #31
 800bad4:	18fb      	adds	r3, r7, r3
 800bad6:	2210      	movs	r2, #16
 800bad8:	701a      	strb	r2, [r3, #0]
 800bada:	e044      	b.n	800bb66 <USART_SetConfig+0x17e>
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	4a83      	ldr	r2, [pc, #524]	; (800bcf0 <USART_SetConfig+0x308>)
 800bae2:	4293      	cmp	r3, r2
 800bae4:	d127      	bne.n	800bb36 <USART_SetConfig+0x14e>
 800bae6:	4b81      	ldr	r3, [pc, #516]	; (800bcec <USART_SetConfig+0x304>)
 800bae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800baea:	220c      	movs	r2, #12
 800baec:	4013      	ands	r3, r2
 800baee:	2b0c      	cmp	r3, #12
 800baf0:	d017      	beq.n	800bb22 <USART_SetConfig+0x13a>
 800baf2:	d81b      	bhi.n	800bb2c <USART_SetConfig+0x144>
 800baf4:	2b08      	cmp	r3, #8
 800baf6:	d00a      	beq.n	800bb0e <USART_SetConfig+0x126>
 800baf8:	d818      	bhi.n	800bb2c <USART_SetConfig+0x144>
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d002      	beq.n	800bb04 <USART_SetConfig+0x11c>
 800bafe:	2b04      	cmp	r3, #4
 800bb00:	d00a      	beq.n	800bb18 <USART_SetConfig+0x130>
 800bb02:	e013      	b.n	800bb2c <USART_SetConfig+0x144>
 800bb04:	231f      	movs	r3, #31
 800bb06:	18fb      	adds	r3, r7, r3
 800bb08:	2200      	movs	r2, #0
 800bb0a:	701a      	strb	r2, [r3, #0]
 800bb0c:	e02b      	b.n	800bb66 <USART_SetConfig+0x17e>
 800bb0e:	231f      	movs	r3, #31
 800bb10:	18fb      	adds	r3, r7, r3
 800bb12:	2202      	movs	r2, #2
 800bb14:	701a      	strb	r2, [r3, #0]
 800bb16:	e026      	b.n	800bb66 <USART_SetConfig+0x17e>
 800bb18:	231f      	movs	r3, #31
 800bb1a:	18fb      	adds	r3, r7, r3
 800bb1c:	2204      	movs	r2, #4
 800bb1e:	701a      	strb	r2, [r3, #0]
 800bb20:	e021      	b.n	800bb66 <USART_SetConfig+0x17e>
 800bb22:	231f      	movs	r3, #31
 800bb24:	18fb      	adds	r3, r7, r3
 800bb26:	2208      	movs	r2, #8
 800bb28:	701a      	strb	r2, [r3, #0]
 800bb2a:	e01c      	b.n	800bb66 <USART_SetConfig+0x17e>
 800bb2c:	231f      	movs	r3, #31
 800bb2e:	18fb      	adds	r3, r7, r3
 800bb30:	2210      	movs	r2, #16
 800bb32:	701a      	strb	r2, [r3, #0]
 800bb34:	e017      	b.n	800bb66 <USART_SetConfig+0x17e>
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	4a6e      	ldr	r2, [pc, #440]	; (800bcf4 <USART_SetConfig+0x30c>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d104      	bne.n	800bb4a <USART_SetConfig+0x162>
 800bb40:	231f      	movs	r3, #31
 800bb42:	18fb      	adds	r3, r7, r3
 800bb44:	2200      	movs	r2, #0
 800bb46:	701a      	strb	r2, [r3, #0]
 800bb48:	e00d      	b.n	800bb66 <USART_SetConfig+0x17e>
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	4a6a      	ldr	r2, [pc, #424]	; (800bcf8 <USART_SetConfig+0x310>)
 800bb50:	4293      	cmp	r3, r2
 800bb52:	d104      	bne.n	800bb5e <USART_SetConfig+0x176>
 800bb54:	231f      	movs	r3, #31
 800bb56:	18fb      	adds	r3, r7, r3
 800bb58:	2200      	movs	r2, #0
 800bb5a:	701a      	strb	r2, [r3, #0]
 800bb5c:	e003      	b.n	800bb66 <USART_SetConfig+0x17e>
 800bb5e:	231f      	movs	r3, #31
 800bb60:	18fb      	adds	r3, r7, r3
 800bb62:	2210      	movs	r2, #16
 800bb64:	701a      	strb	r2, [r3, #0]

  switch (clocksource)
 800bb66:	231f      	movs	r3, #31
 800bb68:	18fb      	adds	r3, r7, r3
 800bb6a:	781b      	ldrb	r3, [r3, #0]
 800bb6c:	2b08      	cmp	r3, #8
 800bb6e:	d100      	bne.n	800bb72 <USART_SetConfig+0x18a>
 800bb70:	e139      	b.n	800bde6 <USART_SetConfig+0x3fe>
 800bb72:	dd00      	ble.n	800bb76 <USART_SetConfig+0x18e>
 800bb74:	e195      	b.n	800bea2 <USART_SetConfig+0x4ba>
 800bb76:	2b04      	cmp	r3, #4
 800bb78:	d100      	bne.n	800bb7c <USART_SetConfig+0x194>
 800bb7a:	e0d3      	b.n	800bd24 <USART_SetConfig+0x33c>
 800bb7c:	dd00      	ble.n	800bb80 <USART_SetConfig+0x198>
 800bb7e:	e190      	b.n	800bea2 <USART_SetConfig+0x4ba>
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d003      	beq.n	800bb8c <USART_SetConfig+0x1a4>
 800bb84:	2b02      	cmp	r3, #2
 800bb86:	d100      	bne.n	800bb8a <USART_SetConfig+0x1a2>
 800bb88:	e061      	b.n	800bc4e <USART_SetConfig+0x266>
 800bb8a:	e18a      	b.n	800bea2 <USART_SetConfig+0x4ba>
  {
    case USART_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 800bb8c:	f7fc f8c4 	bl	8007d18 <HAL_RCC_GetPCLK1Freq>
 800bb90:	0003      	movs	r3, r0
 800bb92:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d044      	beq.n	800bc26 <USART_SetConfig+0x23e>
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bba0:	2b01      	cmp	r3, #1
 800bba2:	d03e      	beq.n	800bc22 <USART_SetConfig+0x23a>
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bba8:	2b02      	cmp	r3, #2
 800bbaa:	d038      	beq.n	800bc1e <USART_SetConfig+0x236>
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbb0:	2b03      	cmp	r3, #3
 800bbb2:	d032      	beq.n	800bc1a <USART_SetConfig+0x232>
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbb8:	2b04      	cmp	r3, #4
 800bbba:	d02c      	beq.n	800bc16 <USART_SetConfig+0x22e>
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbc0:	2b05      	cmp	r3, #5
 800bbc2:	d026      	beq.n	800bc12 <USART_SetConfig+0x22a>
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbc8:	2b06      	cmp	r3, #6
 800bbca:	d020      	beq.n	800bc0e <USART_SetConfig+0x226>
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbd0:	2b07      	cmp	r3, #7
 800bbd2:	d01a      	beq.n	800bc0a <USART_SetConfig+0x222>
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbd8:	2b08      	cmp	r3, #8
 800bbda:	d014      	beq.n	800bc06 <USART_SetConfig+0x21e>
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbe0:	2b09      	cmp	r3, #9
 800bbe2:	d00e      	beq.n	800bc02 <USART_SetConfig+0x21a>
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbe8:	2b0a      	cmp	r3, #10
 800bbea:	d008      	beq.n	800bbfe <USART_SetConfig+0x216>
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbf0:	2b0b      	cmp	r3, #11
 800bbf2:	d102      	bne.n	800bbfa <USART_SetConfig+0x212>
 800bbf4:	2380      	movs	r3, #128	; 0x80
 800bbf6:	005b      	lsls	r3, r3, #1
 800bbf8:	e016      	b.n	800bc28 <USART_SetConfig+0x240>
 800bbfa:	2301      	movs	r3, #1
 800bbfc:	e014      	b.n	800bc28 <USART_SetConfig+0x240>
 800bbfe:	2380      	movs	r3, #128	; 0x80
 800bc00:	e012      	b.n	800bc28 <USART_SetConfig+0x240>
 800bc02:	2340      	movs	r3, #64	; 0x40
 800bc04:	e010      	b.n	800bc28 <USART_SetConfig+0x240>
 800bc06:	2320      	movs	r3, #32
 800bc08:	e00e      	b.n	800bc28 <USART_SetConfig+0x240>
 800bc0a:	2310      	movs	r3, #16
 800bc0c:	e00c      	b.n	800bc28 <USART_SetConfig+0x240>
 800bc0e:	230c      	movs	r3, #12
 800bc10:	e00a      	b.n	800bc28 <USART_SetConfig+0x240>
 800bc12:	230a      	movs	r3, #10
 800bc14:	e008      	b.n	800bc28 <USART_SetConfig+0x240>
 800bc16:	2308      	movs	r3, #8
 800bc18:	e006      	b.n	800bc28 <USART_SetConfig+0x240>
 800bc1a:	2306      	movs	r3, #6
 800bc1c:	e004      	b.n	800bc28 <USART_SetConfig+0x240>
 800bc1e:	2304      	movs	r3, #4
 800bc20:	e002      	b.n	800bc28 <USART_SetConfig+0x240>
 800bc22:	2302      	movs	r3, #2
 800bc24:	e000      	b.n	800bc28 <USART_SetConfig+0x240>
 800bc26:	2301      	movs	r3, #1
 800bc28:	0019      	movs	r1, r3
 800bc2a:	6938      	ldr	r0, [r7, #16]
 800bc2c:	f7f4 fa6a 	bl	8000104 <__udivsi3>
 800bc30:	0003      	movs	r3, r0
 800bc32:	005a      	lsls	r2, r3, #1
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	685b      	ldr	r3, [r3, #4]
 800bc38:	085b      	lsrs	r3, r3, #1
 800bc3a:	18d2      	adds	r2, r2, r3
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	685b      	ldr	r3, [r3, #4]
 800bc40:	0019      	movs	r1, r3
 800bc42:	0010      	movs	r0, r2
 800bc44:	f7f4 fa5e 	bl	8000104 <__udivsi3>
 800bc48:	0003      	movs	r3, r0
 800bc4a:	61bb      	str	r3, [r7, #24]
      break;
 800bc4c:	e12e      	b.n	800beac <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_HSI:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d052      	beq.n	800bcfc <USART_SetConfig+0x314>
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc5a:	2b01      	cmp	r3, #1
 800bc5c:	d03e      	beq.n	800bcdc <USART_SetConfig+0x2f4>
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc62:	2b02      	cmp	r3, #2
 800bc64:	d038      	beq.n	800bcd8 <USART_SetConfig+0x2f0>
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc6a:	2b03      	cmp	r3, #3
 800bc6c:	d032      	beq.n	800bcd4 <USART_SetConfig+0x2ec>
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc72:	2b04      	cmp	r3, #4
 800bc74:	d02c      	beq.n	800bcd0 <USART_SetConfig+0x2e8>
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc7a:	2b05      	cmp	r3, #5
 800bc7c:	d026      	beq.n	800bccc <USART_SetConfig+0x2e4>
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc82:	2b06      	cmp	r3, #6
 800bc84:	d020      	beq.n	800bcc8 <USART_SetConfig+0x2e0>
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc8a:	2b07      	cmp	r3, #7
 800bc8c:	d01a      	beq.n	800bcc4 <USART_SetConfig+0x2dc>
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc92:	2b08      	cmp	r3, #8
 800bc94:	d014      	beq.n	800bcc0 <USART_SetConfig+0x2d8>
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc9a:	2b09      	cmp	r3, #9
 800bc9c:	d00e      	beq.n	800bcbc <USART_SetConfig+0x2d4>
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bca2:	2b0a      	cmp	r3, #10
 800bca4:	d008      	beq.n	800bcb8 <USART_SetConfig+0x2d0>
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcaa:	2b0b      	cmp	r3, #11
 800bcac:	d102      	bne.n	800bcb4 <USART_SetConfig+0x2cc>
 800bcae:	2380      	movs	r3, #128	; 0x80
 800bcb0:	005b      	lsls	r3, r3, #1
 800bcb2:	e024      	b.n	800bcfe <USART_SetConfig+0x316>
 800bcb4:	2301      	movs	r3, #1
 800bcb6:	e022      	b.n	800bcfe <USART_SetConfig+0x316>
 800bcb8:	2380      	movs	r3, #128	; 0x80
 800bcba:	e020      	b.n	800bcfe <USART_SetConfig+0x316>
 800bcbc:	2340      	movs	r3, #64	; 0x40
 800bcbe:	e01e      	b.n	800bcfe <USART_SetConfig+0x316>
 800bcc0:	2320      	movs	r3, #32
 800bcc2:	e01c      	b.n	800bcfe <USART_SetConfig+0x316>
 800bcc4:	2310      	movs	r3, #16
 800bcc6:	e01a      	b.n	800bcfe <USART_SetConfig+0x316>
 800bcc8:	230c      	movs	r3, #12
 800bcca:	e018      	b.n	800bcfe <USART_SetConfig+0x316>
 800bccc:	230a      	movs	r3, #10
 800bcce:	e016      	b.n	800bcfe <USART_SetConfig+0x316>
 800bcd0:	2308      	movs	r3, #8
 800bcd2:	e014      	b.n	800bcfe <USART_SetConfig+0x316>
 800bcd4:	2306      	movs	r3, #6
 800bcd6:	e012      	b.n	800bcfe <USART_SetConfig+0x316>
 800bcd8:	2304      	movs	r3, #4
 800bcda:	e010      	b.n	800bcfe <USART_SetConfig+0x316>
 800bcdc:	2302      	movs	r3, #2
 800bcde:	e00e      	b.n	800bcfe <USART_SetConfig+0x316>
 800bce0:	cfff69f3 	.word	0xcfff69f3
 800bce4:	ffffc0f6 	.word	0xffffc0f6
 800bce8:	40013800 	.word	0x40013800
 800bcec:	40021000 	.word	0x40021000
 800bcf0:	40004400 	.word	0x40004400
 800bcf4:	40004800 	.word	0x40004800
 800bcf8:	40004c00 	.word	0x40004c00
 800bcfc:	2301      	movs	r3, #1
 800bcfe:	0019      	movs	r1, r3
 800bd00:	4886      	ldr	r0, [pc, #536]	; (800bf1c <USART_SetConfig+0x534>)
 800bd02:	f7f4 f9ff 	bl	8000104 <__udivsi3>
 800bd06:	0003      	movs	r3, r0
 800bd08:	005a      	lsls	r2, r3, #1
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	685b      	ldr	r3, [r3, #4]
 800bd0e:	085b      	lsrs	r3, r3, #1
 800bd10:	18d2      	adds	r2, r2, r3
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	685b      	ldr	r3, [r3, #4]
 800bd16:	0019      	movs	r1, r3
 800bd18:	0010      	movs	r0, r2
 800bd1a:	f7f4 f9f3 	bl	8000104 <__udivsi3>
 800bd1e:	0003      	movs	r3, r0
 800bd20:	61bb      	str	r3, [r7, #24]
      break;
 800bd22:	e0c3      	b.n	800beac <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 800bd24:	f7fb ff6c 	bl	8007c00 <HAL_RCC_GetSysClockFreq>
 800bd28:	0003      	movs	r3, r0
 800bd2a:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d044      	beq.n	800bdbe <USART_SetConfig+0x3d6>
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd38:	2b01      	cmp	r3, #1
 800bd3a:	d03e      	beq.n	800bdba <USART_SetConfig+0x3d2>
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd40:	2b02      	cmp	r3, #2
 800bd42:	d038      	beq.n	800bdb6 <USART_SetConfig+0x3ce>
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd48:	2b03      	cmp	r3, #3
 800bd4a:	d032      	beq.n	800bdb2 <USART_SetConfig+0x3ca>
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd50:	2b04      	cmp	r3, #4
 800bd52:	d02c      	beq.n	800bdae <USART_SetConfig+0x3c6>
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd58:	2b05      	cmp	r3, #5
 800bd5a:	d026      	beq.n	800bdaa <USART_SetConfig+0x3c2>
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd60:	2b06      	cmp	r3, #6
 800bd62:	d020      	beq.n	800bda6 <USART_SetConfig+0x3be>
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd68:	2b07      	cmp	r3, #7
 800bd6a:	d01a      	beq.n	800bda2 <USART_SetConfig+0x3ba>
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd70:	2b08      	cmp	r3, #8
 800bd72:	d014      	beq.n	800bd9e <USART_SetConfig+0x3b6>
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd78:	2b09      	cmp	r3, #9
 800bd7a:	d00e      	beq.n	800bd9a <USART_SetConfig+0x3b2>
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd80:	2b0a      	cmp	r3, #10
 800bd82:	d008      	beq.n	800bd96 <USART_SetConfig+0x3ae>
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd88:	2b0b      	cmp	r3, #11
 800bd8a:	d102      	bne.n	800bd92 <USART_SetConfig+0x3aa>
 800bd8c:	2380      	movs	r3, #128	; 0x80
 800bd8e:	005b      	lsls	r3, r3, #1
 800bd90:	e016      	b.n	800bdc0 <USART_SetConfig+0x3d8>
 800bd92:	2301      	movs	r3, #1
 800bd94:	e014      	b.n	800bdc0 <USART_SetConfig+0x3d8>
 800bd96:	2380      	movs	r3, #128	; 0x80
 800bd98:	e012      	b.n	800bdc0 <USART_SetConfig+0x3d8>
 800bd9a:	2340      	movs	r3, #64	; 0x40
 800bd9c:	e010      	b.n	800bdc0 <USART_SetConfig+0x3d8>
 800bd9e:	2320      	movs	r3, #32
 800bda0:	e00e      	b.n	800bdc0 <USART_SetConfig+0x3d8>
 800bda2:	2310      	movs	r3, #16
 800bda4:	e00c      	b.n	800bdc0 <USART_SetConfig+0x3d8>
 800bda6:	230c      	movs	r3, #12
 800bda8:	e00a      	b.n	800bdc0 <USART_SetConfig+0x3d8>
 800bdaa:	230a      	movs	r3, #10
 800bdac:	e008      	b.n	800bdc0 <USART_SetConfig+0x3d8>
 800bdae:	2308      	movs	r3, #8
 800bdb0:	e006      	b.n	800bdc0 <USART_SetConfig+0x3d8>
 800bdb2:	2306      	movs	r3, #6
 800bdb4:	e004      	b.n	800bdc0 <USART_SetConfig+0x3d8>
 800bdb6:	2304      	movs	r3, #4
 800bdb8:	e002      	b.n	800bdc0 <USART_SetConfig+0x3d8>
 800bdba:	2302      	movs	r3, #2
 800bdbc:	e000      	b.n	800bdc0 <USART_SetConfig+0x3d8>
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	0019      	movs	r1, r3
 800bdc2:	6938      	ldr	r0, [r7, #16]
 800bdc4:	f7f4 f99e 	bl	8000104 <__udivsi3>
 800bdc8:	0003      	movs	r3, r0
 800bdca:	005a      	lsls	r2, r3, #1
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	685b      	ldr	r3, [r3, #4]
 800bdd0:	085b      	lsrs	r3, r3, #1
 800bdd2:	18d2      	adds	r2, r2, r3
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	685b      	ldr	r3, [r3, #4]
 800bdd8:	0019      	movs	r1, r3
 800bdda:	0010      	movs	r0, r2
 800bddc:	f7f4 f992 	bl	8000104 <__udivsi3>
 800bde0:	0003      	movs	r3, r0
 800bde2:	61bb      	str	r3, [r7, #24]
      break;
 800bde4:	e062      	b.n	800beac <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d044      	beq.n	800be78 <USART_SetConfig+0x490>
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdf2:	2b01      	cmp	r3, #1
 800bdf4:	d03e      	beq.n	800be74 <USART_SetConfig+0x48c>
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdfa:	2b02      	cmp	r3, #2
 800bdfc:	d038      	beq.n	800be70 <USART_SetConfig+0x488>
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be02:	2b03      	cmp	r3, #3
 800be04:	d032      	beq.n	800be6c <USART_SetConfig+0x484>
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be0a:	2b04      	cmp	r3, #4
 800be0c:	d02c      	beq.n	800be68 <USART_SetConfig+0x480>
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be12:	2b05      	cmp	r3, #5
 800be14:	d026      	beq.n	800be64 <USART_SetConfig+0x47c>
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be1a:	2b06      	cmp	r3, #6
 800be1c:	d020      	beq.n	800be60 <USART_SetConfig+0x478>
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be22:	2b07      	cmp	r3, #7
 800be24:	d01a      	beq.n	800be5c <USART_SetConfig+0x474>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be2a:	2b08      	cmp	r3, #8
 800be2c:	d014      	beq.n	800be58 <USART_SetConfig+0x470>
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be32:	2b09      	cmp	r3, #9
 800be34:	d00e      	beq.n	800be54 <USART_SetConfig+0x46c>
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be3a:	2b0a      	cmp	r3, #10
 800be3c:	d008      	beq.n	800be50 <USART_SetConfig+0x468>
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be42:	2b0b      	cmp	r3, #11
 800be44:	d102      	bne.n	800be4c <USART_SetConfig+0x464>
 800be46:	2380      	movs	r3, #128	; 0x80
 800be48:	005b      	lsls	r3, r3, #1
 800be4a:	e016      	b.n	800be7a <USART_SetConfig+0x492>
 800be4c:	2301      	movs	r3, #1
 800be4e:	e014      	b.n	800be7a <USART_SetConfig+0x492>
 800be50:	2380      	movs	r3, #128	; 0x80
 800be52:	e012      	b.n	800be7a <USART_SetConfig+0x492>
 800be54:	2340      	movs	r3, #64	; 0x40
 800be56:	e010      	b.n	800be7a <USART_SetConfig+0x492>
 800be58:	2320      	movs	r3, #32
 800be5a:	e00e      	b.n	800be7a <USART_SetConfig+0x492>
 800be5c:	2310      	movs	r3, #16
 800be5e:	e00c      	b.n	800be7a <USART_SetConfig+0x492>
 800be60:	230c      	movs	r3, #12
 800be62:	e00a      	b.n	800be7a <USART_SetConfig+0x492>
 800be64:	230a      	movs	r3, #10
 800be66:	e008      	b.n	800be7a <USART_SetConfig+0x492>
 800be68:	2308      	movs	r3, #8
 800be6a:	e006      	b.n	800be7a <USART_SetConfig+0x492>
 800be6c:	2306      	movs	r3, #6
 800be6e:	e004      	b.n	800be7a <USART_SetConfig+0x492>
 800be70:	2304      	movs	r3, #4
 800be72:	e002      	b.n	800be7a <USART_SetConfig+0x492>
 800be74:	2302      	movs	r3, #2
 800be76:	e000      	b.n	800be7a <USART_SetConfig+0x492>
 800be78:	2301      	movs	r3, #1
 800be7a:	0019      	movs	r1, r3
 800be7c:	2380      	movs	r3, #128	; 0x80
 800be7e:	0218      	lsls	r0, r3, #8
 800be80:	f7f4 f940 	bl	8000104 <__udivsi3>
 800be84:	0003      	movs	r3, r0
 800be86:	005a      	lsls	r2, r3, #1
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	685b      	ldr	r3, [r3, #4]
 800be8c:	085b      	lsrs	r3, r3, #1
 800be8e:	18d2      	adds	r2, r2, r3
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	685b      	ldr	r3, [r3, #4]
 800be94:	0019      	movs	r1, r3
 800be96:	0010      	movs	r0, r2
 800be98:	f7f4 f934 	bl	8000104 <__udivsi3>
 800be9c:	0003      	movs	r3, r0
 800be9e:	61bb      	str	r3, [r7, #24]
      break;
 800bea0:	e004      	b.n	800beac <USART_SetConfig+0x4c4>
    default:
      ret = HAL_ERROR;
 800bea2:	231e      	movs	r3, #30
 800bea4:	18fb      	adds	r3, r7, r3
 800bea6:	2201      	movs	r2, #1
 800bea8:	701a      	strb	r2, [r3, #0]
      break;
 800beaa:	46c0      	nop			; (mov r8, r8)
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 800beac:	69bb      	ldr	r3, [r7, #24]
 800beae:	2b0f      	cmp	r3, #15
 800beb0:	d91c      	bls.n	800beec <USART_SetConfig+0x504>
 800beb2:	69ba      	ldr	r2, [r7, #24]
 800beb4:	2380      	movs	r3, #128	; 0x80
 800beb6:	025b      	lsls	r3, r3, #9
 800beb8:	429a      	cmp	r2, r3
 800beba:	d217      	bcs.n	800beec <USART_SetConfig+0x504>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bebc:	69bb      	ldr	r3, [r7, #24]
 800bebe:	b29a      	uxth	r2, r3
 800bec0:	200e      	movs	r0, #14
 800bec2:	183b      	adds	r3, r7, r0
 800bec4:	210f      	movs	r1, #15
 800bec6:	438a      	bics	r2, r1
 800bec8:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800beca:	69bb      	ldr	r3, [r7, #24]
 800becc:	085b      	lsrs	r3, r3, #1
 800bece:	b29b      	uxth	r3, r3
 800bed0:	2207      	movs	r2, #7
 800bed2:	4013      	ands	r3, r2
 800bed4:	b299      	uxth	r1, r3
 800bed6:	183b      	adds	r3, r7, r0
 800bed8:	183a      	adds	r2, r7, r0
 800beda:	8812      	ldrh	r2, [r2, #0]
 800bedc:	430a      	orrs	r2, r1
 800bede:	801a      	strh	r2, [r3, #0]
    husart->Instance->BRR = brrtemp;
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	183a      	adds	r2, r7, r0
 800bee6:	8812      	ldrh	r2, [r2, #0]
 800bee8:	60da      	str	r2, [r3, #12]
 800beea:	e003      	b.n	800bef4 <USART_SetConfig+0x50c>
  }
  else
  {
    ret = HAL_ERROR;
 800beec:	231e      	movs	r3, #30
 800beee:	18fb      	adds	r3, r7, r3
 800bef0:	2201      	movs	r2, #1
 800bef2:	701a      	strb	r2, [r3, #0]
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  husart->NbTxDataToProcess = 1U;
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2201      	movs	r2, #1
 800bef8:	879a      	strh	r2, [r3, #60]	; 0x3c
  husart->NbRxDataToProcess = 1U;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	2201      	movs	r2, #1
 800befe:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2200      	movs	r2, #0
 800bf04:	649a      	str	r2, [r3, #72]	; 0x48
  husart->TxISR   = NULL;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	2200      	movs	r2, #0
 800bf0a:	64da      	str	r2, [r3, #76]	; 0x4c

  return ret;
 800bf0c:	231e      	movs	r3, #30
 800bf0e:	18fb      	adds	r3, r7, r3
 800bf10:	781b      	ldrb	r3, [r3, #0]
}
 800bf12:	0018      	movs	r0, r3
 800bf14:	46bd      	mov	sp, r7
 800bf16:	b008      	add	sp, #32
 800bf18:	bd80      	pop	{r7, pc}
 800bf1a:	46c0      	nop			; (mov r8, r8)
 800bf1c:	00f42400 	.word	0x00f42400

0800bf20 <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b086      	sub	sp, #24
 800bf24:	af02      	add	r7, sp, #8
 800bf26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	2200      	movs	r2, #0
 800bf2c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bf2e:	f7f8 fbe5 	bl	80046fc <HAL_GetTick>
 800bf32:	0003      	movs	r3, r0
 800bf34:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	2208      	movs	r2, #8
 800bf3e:	4013      	ands	r3, r2
 800bf40:	2b08      	cmp	r3, #8
 800bf42:	d10e      	bne.n	800bf62 <USART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800bf44:	68fa      	ldr	r2, [r7, #12]
 800bf46:	2380      	movs	r3, #128	; 0x80
 800bf48:	0399      	lsls	r1, r3, #14
 800bf4a:	6878      	ldr	r0, [r7, #4]
 800bf4c:	23fa      	movs	r3, #250	; 0xfa
 800bf4e:	009b      	lsls	r3, r3, #2
 800bf50:	9300      	str	r3, [sp, #0]
 800bf52:	0013      	movs	r3, r2
 800bf54:	2200      	movs	r2, #0
 800bf56:	f7ff fd11 	bl	800b97c <USART_WaitOnFlagUntilTimeout>
 800bf5a:	1e03      	subs	r3, r0, #0
 800bf5c:	d001      	beq.n	800bf62 <USART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bf5e:	2303      	movs	r3, #3
 800bf60:	e01e      	b.n	800bfa0 <USART_CheckIdleState+0x80>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	2204      	movs	r2, #4
 800bf6a:	4013      	ands	r3, r2
 800bf6c:	2b04      	cmp	r3, #4
 800bf6e:	d10e      	bne.n	800bf8e <USART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800bf70:	68fa      	ldr	r2, [r7, #12]
 800bf72:	2380      	movs	r3, #128	; 0x80
 800bf74:	03d9      	lsls	r1, r3, #15
 800bf76:	6878      	ldr	r0, [r7, #4]
 800bf78:	23fa      	movs	r3, #250	; 0xfa
 800bf7a:	009b      	lsls	r3, r3, #2
 800bf7c:	9300      	str	r3, [sp, #0]
 800bf7e:	0013      	movs	r3, r2
 800bf80:	2200      	movs	r2, #0
 800bf82:	f7ff fcfb 	bl	800b97c <USART_WaitOnFlagUntilTimeout>
 800bf86:	1e03      	subs	r3, r0, #0
 800bf88:	d001      	beq.n	800bf8e <USART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bf8a:	2303      	movs	r3, #3
 800bf8c:	e008      	b.n	800bfa0 <USART_CheckIdleState+0x80>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	2259      	movs	r2, #89	; 0x59
 800bf92:	2101      	movs	r1, #1
 800bf94:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	2258      	movs	r2, #88	; 0x58
 800bf9a:	2100      	movs	r1, #0
 800bf9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bf9e:	2300      	movs	r3, #0
}
 800bfa0:	0018      	movs	r0, r3
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	b004      	add	sp, #16
 800bfa6:	bd80      	pop	{r7, pc}

0800bfa8 <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b082      	sub	sp, #8
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  __HAL_USART_DISABLE_IT(husart, USART_IT_TC);
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	681a      	ldr	r2, [r3, #0]
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	2140      	movs	r1, #64	; 0x40
 800bfbc:	438a      	bics	r2, r1
 800bfbe:	601a      	str	r2, [r3, #0]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_USART_DISABLE_IT(husart, USART_IT_ERR);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	689a      	ldr	r2, [r3, #8]
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	2101      	movs	r1, #1
 800bfcc:	438a      	bics	r2, r1
 800bfce:	609a      	str	r2, [r3, #8]

  /* Clear TxISR function pointer */
  husart->TxISR = NULL;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	64da      	str	r2, [r3, #76]	; 0x4c

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	2259      	movs	r2, #89	; 0x59
 800bfda:	5c9b      	ldrb	r3, [r3, r2]
 800bfdc:	b2db      	uxtb	r3, r3
 800bfde:	2b12      	cmp	r3, #18
 800bfe0:	d114      	bne.n	800c00c <USART_EndTransmit_IT+0x64>
  {
    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	2208      	movs	r2, #8
 800bfe8:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	699a      	ldr	r2, [r3, #24]
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	2108      	movs	r1, #8
 800bff6:	430a      	orrs	r2, r1
 800bff8:	619a      	str	r2, [r3, #24]

    /* Tx process is completed, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	2259      	movs	r2, #89	; 0x59
 800bffe:	2101      	movs	r1, #1
 800c000:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Complete Callback */
    husart->TxCpltCallback(husart);
#else
    /* Call legacy weak Tx Complete Callback */
    HAL_USART_TxCpltCallback(husart);
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	0018      	movs	r0, r3
 800c006:	f7f5 f8b5 	bl	8001174 <HAL_USART_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c00a:	e00c      	b.n	800c026 <USART_EndTransmit_IT+0x7e>
  else if (husart->RxXferCount == 0U)
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c010:	b29b      	uxth	r3, r3
 800c012:	2b00      	cmp	r3, #0
 800c014:	d107      	bne.n	800c026 <USART_EndTransmit_IT+0x7e>
    husart->State = HAL_USART_STATE_READY;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	2259      	movs	r2, #89	; 0x59
 800c01a:	2101      	movs	r1, #1
 800c01c:	5499      	strb	r1, [r3, r2]
    HAL_USART_TxRxCpltCallback(husart);
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	0018      	movs	r0, r3
 800c022:	f7ff fbff 	bl	800b824 <HAL_USART_TxRxCpltCallback>
}
 800c026:	46c0      	nop			; (mov r8, r8)
 800c028:	46bd      	mov	sp, r7
 800c02a:	b002      	add	sp, #8
 800c02c:	bd80      	pop	{r7, pc}

0800c02e <HAL_USARTEx_RxFifoFullCallback>:
  * @brief  USART RX Fifo full callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart)
{
 800c02e:	b580      	push	{r7, lr}
 800c030:	b082      	sub	sp, #8
 800c032:	af00      	add	r7, sp, #0
 800c034:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c036:	46c0      	nop			; (mov r8, r8)
 800c038:	46bd      	mov	sp, r7
 800c03a:	b002      	add	sp, #8
 800c03c:	bd80      	pop	{r7, pc}

0800c03e <HAL_USARTEx_TxFifoEmptyCallback>:
  * @brief  USART TX Fifo empty callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart)
{
 800c03e:	b580      	push	{r7, lr}
 800c040:	b082      	sub	sp, #8
 800c042:	af00      	add	r7, sp, #0
 800c044:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c046:	46c0      	nop			; (mov r8, r8)
 800c048:	46bd      	mov	sp, r7
 800c04a:	b002      	add	sp, #8
 800c04c:	bd80      	pop	{r7, pc}

0800c04e <LL_GPIO_SetPinMode>:
{
 800c04e:	b580      	push	{r7, lr}
 800c050:	b084      	sub	sp, #16
 800c052:	af00      	add	r7, sp, #0
 800c054:	60f8      	str	r0, [r7, #12]
 800c056:	60b9      	str	r1, [r7, #8]
 800c058:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	6819      	ldr	r1, [r3, #0]
 800c05e:	68bb      	ldr	r3, [r7, #8]
 800c060:	435b      	muls	r3, r3
 800c062:	001a      	movs	r2, r3
 800c064:	0013      	movs	r3, r2
 800c066:	005b      	lsls	r3, r3, #1
 800c068:	189b      	adds	r3, r3, r2
 800c06a:	43db      	mvns	r3, r3
 800c06c:	400b      	ands	r3, r1
 800c06e:	001a      	movs	r2, r3
 800c070:	68bb      	ldr	r3, [r7, #8]
 800c072:	435b      	muls	r3, r3
 800c074:	6879      	ldr	r1, [r7, #4]
 800c076:	434b      	muls	r3, r1
 800c078:	431a      	orrs	r2, r3
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	601a      	str	r2, [r3, #0]
}
 800c07e:	46c0      	nop			; (mov r8, r8)
 800c080:	46bd      	mov	sp, r7
 800c082:	b004      	add	sp, #16
 800c084:	bd80      	pop	{r7, pc}

0800c086 <LL_GPIO_SetPinOutputType>:
{
 800c086:	b580      	push	{r7, lr}
 800c088:	b084      	sub	sp, #16
 800c08a:	af00      	add	r7, sp, #0
 800c08c:	60f8      	str	r0, [r7, #12]
 800c08e:	60b9      	str	r1, [r7, #8]
 800c090:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	685b      	ldr	r3, [r3, #4]
 800c096:	68ba      	ldr	r2, [r7, #8]
 800c098:	43d2      	mvns	r2, r2
 800c09a:	401a      	ands	r2, r3
 800c09c:	68bb      	ldr	r3, [r7, #8]
 800c09e:	6879      	ldr	r1, [r7, #4]
 800c0a0:	434b      	muls	r3, r1
 800c0a2:	431a      	orrs	r2, r3
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	605a      	str	r2, [r3, #4]
}
 800c0a8:	46c0      	nop			; (mov r8, r8)
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	b004      	add	sp, #16
 800c0ae:	bd80      	pop	{r7, pc}

0800c0b0 <LL_GPIO_SetPinSpeed>:
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b084      	sub	sp, #16
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	60f8      	str	r0, [r7, #12]
 800c0b8:	60b9      	str	r1, [r7, #8]
 800c0ba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	6899      	ldr	r1, [r3, #8]
 800c0c0:	68bb      	ldr	r3, [r7, #8]
 800c0c2:	435b      	muls	r3, r3
 800c0c4:	001a      	movs	r2, r3
 800c0c6:	0013      	movs	r3, r2
 800c0c8:	005b      	lsls	r3, r3, #1
 800c0ca:	189b      	adds	r3, r3, r2
 800c0cc:	43db      	mvns	r3, r3
 800c0ce:	400b      	ands	r3, r1
 800c0d0:	001a      	movs	r2, r3
 800c0d2:	68bb      	ldr	r3, [r7, #8]
 800c0d4:	435b      	muls	r3, r3
 800c0d6:	6879      	ldr	r1, [r7, #4]
 800c0d8:	434b      	muls	r3, r1
 800c0da:	431a      	orrs	r2, r3
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	609a      	str	r2, [r3, #8]
}
 800c0e0:	46c0      	nop			; (mov r8, r8)
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	b004      	add	sp, #16
 800c0e6:	bd80      	pop	{r7, pc}

0800c0e8 <LL_GPIO_SetPinPull>:
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b084      	sub	sp, #16
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	60f8      	str	r0, [r7, #12]
 800c0f0:	60b9      	str	r1, [r7, #8]
 800c0f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	68d9      	ldr	r1, [r3, #12]
 800c0f8:	68bb      	ldr	r3, [r7, #8]
 800c0fa:	435b      	muls	r3, r3
 800c0fc:	001a      	movs	r2, r3
 800c0fe:	0013      	movs	r3, r2
 800c100:	005b      	lsls	r3, r3, #1
 800c102:	189b      	adds	r3, r3, r2
 800c104:	43db      	mvns	r3, r3
 800c106:	400b      	ands	r3, r1
 800c108:	001a      	movs	r2, r3
 800c10a:	68bb      	ldr	r3, [r7, #8]
 800c10c:	435b      	muls	r3, r3
 800c10e:	6879      	ldr	r1, [r7, #4]
 800c110:	434b      	muls	r3, r1
 800c112:	431a      	orrs	r2, r3
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	60da      	str	r2, [r3, #12]
}
 800c118:	46c0      	nop			; (mov r8, r8)
 800c11a:	46bd      	mov	sp, r7
 800c11c:	b004      	add	sp, #16
 800c11e:	bd80      	pop	{r7, pc}

0800c120 <LL_GPIO_SetAFPin_0_7>:
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b084      	sub	sp, #16
 800c124:	af00      	add	r7, sp, #0
 800c126:	60f8      	str	r0, [r7, #12]
 800c128:	60b9      	str	r1, [r7, #8]
 800c12a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	6a19      	ldr	r1, [r3, #32]
 800c130:	68bb      	ldr	r3, [r7, #8]
 800c132:	435b      	muls	r3, r3
 800c134:	68ba      	ldr	r2, [r7, #8]
 800c136:	4353      	muls	r3, r2
 800c138:	68ba      	ldr	r2, [r7, #8]
 800c13a:	435a      	muls	r2, r3
 800c13c:	0013      	movs	r3, r2
 800c13e:	011b      	lsls	r3, r3, #4
 800c140:	1a9b      	subs	r3, r3, r2
 800c142:	43db      	mvns	r3, r3
 800c144:	400b      	ands	r3, r1
 800c146:	001a      	movs	r2, r3
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	435b      	muls	r3, r3
 800c14c:	68b9      	ldr	r1, [r7, #8]
 800c14e:	434b      	muls	r3, r1
 800c150:	68b9      	ldr	r1, [r7, #8]
 800c152:	434b      	muls	r3, r1
 800c154:	6879      	ldr	r1, [r7, #4]
 800c156:	434b      	muls	r3, r1
 800c158:	431a      	orrs	r2, r3
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	621a      	str	r2, [r3, #32]
}
 800c15e:	46c0      	nop			; (mov r8, r8)
 800c160:	46bd      	mov	sp, r7
 800c162:	b004      	add	sp, #16
 800c164:	bd80      	pop	{r7, pc}

0800c166 <LL_GPIO_SetAFPin_8_15>:
{
 800c166:	b580      	push	{r7, lr}
 800c168:	b084      	sub	sp, #16
 800c16a:	af00      	add	r7, sp, #0
 800c16c:	60f8      	str	r0, [r7, #12]
 800c16e:	60b9      	str	r1, [r7, #8]
 800c170:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800c176:	68bb      	ldr	r3, [r7, #8]
 800c178:	0a1b      	lsrs	r3, r3, #8
 800c17a:	68ba      	ldr	r2, [r7, #8]
 800c17c:	0a12      	lsrs	r2, r2, #8
 800c17e:	4353      	muls	r3, r2
 800c180:	68ba      	ldr	r2, [r7, #8]
 800c182:	0a12      	lsrs	r2, r2, #8
 800c184:	4353      	muls	r3, r2
 800c186:	68ba      	ldr	r2, [r7, #8]
 800c188:	0a12      	lsrs	r2, r2, #8
 800c18a:	435a      	muls	r2, r3
 800c18c:	0013      	movs	r3, r2
 800c18e:	011b      	lsls	r3, r3, #4
 800c190:	1a9b      	subs	r3, r3, r2
 800c192:	43db      	mvns	r3, r3
 800c194:	400b      	ands	r3, r1
 800c196:	001a      	movs	r2, r3
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	0a1b      	lsrs	r3, r3, #8
 800c19c:	68b9      	ldr	r1, [r7, #8]
 800c19e:	0a09      	lsrs	r1, r1, #8
 800c1a0:	434b      	muls	r3, r1
 800c1a2:	68b9      	ldr	r1, [r7, #8]
 800c1a4:	0a09      	lsrs	r1, r1, #8
 800c1a6:	434b      	muls	r3, r1
 800c1a8:	68b9      	ldr	r1, [r7, #8]
 800c1aa:	0a09      	lsrs	r1, r1, #8
 800c1ac:	434b      	muls	r3, r1
 800c1ae:	6879      	ldr	r1, [r7, #4]
 800c1b0:	434b      	muls	r3, r1
 800c1b2:	431a      	orrs	r2, r3
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	625a      	str	r2, [r3, #36]	; 0x24
}
 800c1b8:	46c0      	nop			; (mov r8, r8)
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	b004      	add	sp, #16
 800c1be:	bd80      	pop	{r7, pc}

0800c1c0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b084      	sub	sp, #16
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	6078      	str	r0, [r7, #4]
 800c1c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800c1ce:	e047      	b.n	800c260 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	2101      	movs	r1, #1
 800c1d6:	68fa      	ldr	r2, [r7, #12]
 800c1d8:	4091      	lsls	r1, r2
 800c1da:	000a      	movs	r2, r1
 800c1dc:	4013      	ands	r3, r2
 800c1de:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800c1e0:	68bb      	ldr	r3, [r7, #8]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d039      	beq.n	800c25a <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800c1e6:	683b      	ldr	r3, [r7, #0]
 800c1e8:	685b      	ldr	r3, [r3, #4]
 800c1ea:	2b01      	cmp	r3, #1
 800c1ec:	d003      	beq.n	800c1f6 <LL_GPIO_Init+0x36>
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	685b      	ldr	r3, [r3, #4]
 800c1f2:	2b02      	cmp	r3, #2
 800c1f4:	d10d      	bne.n	800c212 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800c1f6:	683b      	ldr	r3, [r7, #0]
 800c1f8:	689a      	ldr	r2, [r3, #8]
 800c1fa:	68b9      	ldr	r1, [r7, #8]
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	0018      	movs	r0, r3
 800c200:	f7ff ff56 	bl	800c0b0 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800c204:	683b      	ldr	r3, [r7, #0]
 800c206:	68da      	ldr	r2, [r3, #12]
 800c208:	68b9      	ldr	r1, [r7, #8]
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	0018      	movs	r0, r3
 800c20e:	f7ff ff3a 	bl	800c086 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800c212:	683b      	ldr	r3, [r7, #0]
 800c214:	691a      	ldr	r2, [r3, #16]
 800c216:	68b9      	ldr	r1, [r7, #8]
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	0018      	movs	r0, r3
 800c21c:	f7ff ff64 	bl	800c0e8 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	685b      	ldr	r3, [r3, #4]
 800c224:	2b02      	cmp	r3, #2
 800c226:	d111      	bne.n	800c24c <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800c228:	68bb      	ldr	r3, [r7, #8]
 800c22a:	2bff      	cmp	r3, #255	; 0xff
 800c22c:	d807      	bhi.n	800c23e <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c22e:	683b      	ldr	r3, [r7, #0]
 800c230:	695a      	ldr	r2, [r3, #20]
 800c232:	68b9      	ldr	r1, [r7, #8]
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	0018      	movs	r0, r3
 800c238:	f7ff ff72 	bl	800c120 <LL_GPIO_SetAFPin_0_7>
 800c23c:	e006      	b.n	800c24c <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c23e:	683b      	ldr	r3, [r7, #0]
 800c240:	695a      	ldr	r2, [r3, #20]
 800c242:	68b9      	ldr	r1, [r7, #8]
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	0018      	movs	r0, r3
 800c248:	f7ff ff8d 	bl	800c166 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800c24c:	683b      	ldr	r3, [r7, #0]
 800c24e:	685a      	ldr	r2, [r3, #4]
 800c250:	68b9      	ldr	r1, [r7, #8]
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	0018      	movs	r0, r3
 800c256:	f7ff fefa 	bl	800c04e <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	3301      	adds	r3, #1
 800c25e:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	681a      	ldr	r2, [r3, #0]
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	40da      	lsrs	r2, r3
 800c268:	1e13      	subs	r3, r2, #0
 800c26a:	d1b1      	bne.n	800c1d0 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800c26c:	2300      	movs	r3, #0
}
 800c26e:	0018      	movs	r0, r3
 800c270:	46bd      	mov	sp, r7
 800c272:	b004      	add	sp, #16
 800c274:	bd80      	pop	{r7, pc}
	...

0800c278 <LL_RCC_HSI_IsReady>:
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800c27c:	4b07      	ldr	r3, [pc, #28]	; (800c29c <LL_RCC_HSI_IsReady+0x24>)
 800c27e:	681a      	ldr	r2, [r3, #0]
 800c280:	2380      	movs	r3, #128	; 0x80
 800c282:	00db      	lsls	r3, r3, #3
 800c284:	401a      	ands	r2, r3
 800c286:	2380      	movs	r3, #128	; 0x80
 800c288:	00db      	lsls	r3, r3, #3
 800c28a:	429a      	cmp	r2, r3
 800c28c:	d101      	bne.n	800c292 <LL_RCC_HSI_IsReady+0x1a>
 800c28e:	2301      	movs	r3, #1
 800c290:	e000      	b.n	800c294 <LL_RCC_HSI_IsReady+0x1c>
 800c292:	2300      	movs	r3, #0
}
 800c294:	0018      	movs	r0, r3
 800c296:	46bd      	mov	sp, r7
 800c298:	bd80      	pop	{r7, pc}
 800c29a:	46c0      	nop			; (mov r8, r8)
 800c29c:	40021000 	.word	0x40021000

0800c2a0 <LL_RCC_LSE_IsReady>:
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800c2a4:	4b05      	ldr	r3, [pc, #20]	; (800c2bc <LL_RCC_LSE_IsReady+0x1c>)
 800c2a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c2a8:	2202      	movs	r2, #2
 800c2aa:	4013      	ands	r3, r2
 800c2ac:	2b02      	cmp	r3, #2
 800c2ae:	d101      	bne.n	800c2b4 <LL_RCC_LSE_IsReady+0x14>
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	e000      	b.n	800c2b6 <LL_RCC_LSE_IsReady+0x16>
 800c2b4:	2300      	movs	r3, #0
}
 800c2b6:	0018      	movs	r0, r3
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	bd80      	pop	{r7, pc}
 800c2bc:	40021000 	.word	0x40021000

0800c2c0 <LL_RCC_GetSysClkSource>:
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800c2c4:	4b03      	ldr	r3, [pc, #12]	; (800c2d4 <LL_RCC_GetSysClkSource+0x14>)
 800c2c6:	689b      	ldr	r3, [r3, #8]
 800c2c8:	2238      	movs	r2, #56	; 0x38
 800c2ca:	4013      	ands	r3, r2
}
 800c2cc:	0018      	movs	r0, r3
 800c2ce:	46bd      	mov	sp, r7
 800c2d0:	bd80      	pop	{r7, pc}
 800c2d2:	46c0      	nop			; (mov r8, r8)
 800c2d4:	40021000 	.word	0x40021000

0800c2d8 <LL_RCC_GetAHBPrescaler>:
{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800c2dc:	4b03      	ldr	r3, [pc, #12]	; (800c2ec <LL_RCC_GetAHBPrescaler+0x14>)
 800c2de:	689a      	ldr	r2, [r3, #8]
 800c2e0:	23f0      	movs	r3, #240	; 0xf0
 800c2e2:	011b      	lsls	r3, r3, #4
 800c2e4:	4013      	ands	r3, r2
}
 800c2e6:	0018      	movs	r0, r3
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	bd80      	pop	{r7, pc}
 800c2ec:	40021000 	.word	0x40021000

0800c2f0 <LL_RCC_GetAPB1Prescaler>:
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800c2f4:	4b03      	ldr	r3, [pc, #12]	; (800c304 <LL_RCC_GetAPB1Prescaler+0x14>)
 800c2f6:	689a      	ldr	r2, [r3, #8]
 800c2f8:	23e0      	movs	r3, #224	; 0xe0
 800c2fa:	01db      	lsls	r3, r3, #7
 800c2fc:	4013      	ands	r3, r2
}
 800c2fe:	0018      	movs	r0, r3
 800c300:	46bd      	mov	sp, r7
 800c302:	bd80      	pop	{r7, pc}
 800c304:	40021000 	.word	0x40021000

0800c308 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  * (*) feature not available on all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b082      	sub	sp, #8
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800c310:	4b05      	ldr	r3, [pc, #20]	; (800c328 <LL_RCC_GetUSARTClockSource+0x20>)
 800c312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c314:	687a      	ldr	r2, [r7, #4]
 800c316:	401a      	ands	r2, r3
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	041b      	lsls	r3, r3, #16
 800c31c:	4313      	orrs	r3, r2
}
 800c31e:	0018      	movs	r0, r3
 800c320:	46bd      	mov	sp, r7
 800c322:	b002      	add	sp, #8
 800c324:	bd80      	pop	{r7, pc}
 800c326:	46c0      	nop			; (mov r8, r8)
 800c328:	40021000 	.word	0x40021000

0800c32c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800c330:	4b03      	ldr	r3, [pc, #12]	; (800c340 <LL_RCC_PLL_GetN+0x14>)
 800c332:	68db      	ldr	r3, [r3, #12]
 800c334:	0a1b      	lsrs	r3, r3, #8
 800c336:	227f      	movs	r2, #127	; 0x7f
 800c338:	4013      	ands	r3, r2
}
 800c33a:	0018      	movs	r0, r3
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}
 800c340:	40021000 	.word	0x40021000

0800c344 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800c348:	4b03      	ldr	r3, [pc, #12]	; (800c358 <LL_RCC_PLL_GetR+0x14>)
 800c34a:	68db      	ldr	r3, [r3, #12]
 800c34c:	0f5b      	lsrs	r3, r3, #29
 800c34e:	075b      	lsls	r3, r3, #29
}
 800c350:	0018      	movs	r0, r3
 800c352:	46bd      	mov	sp, r7
 800c354:	bd80      	pop	{r7, pc}
 800c356:	46c0      	nop			; (mov r8, r8)
 800c358:	40021000 	.word	0x40021000

0800c35c <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800c360:	4b03      	ldr	r3, [pc, #12]	; (800c370 <LL_RCC_PLL_GetMainSource+0x14>)
 800c362:	68db      	ldr	r3, [r3, #12]
 800c364:	2203      	movs	r2, #3
 800c366:	4013      	ands	r3, r2
}
 800c368:	0018      	movs	r0, r3
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}
 800c36e:	46c0      	nop			; (mov r8, r8)
 800c370:	40021000 	.word	0x40021000

0800c374 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800c374:	b580      	push	{r7, lr}
 800c376:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800c378:	4b03      	ldr	r3, [pc, #12]	; (800c388 <LL_RCC_PLL_GetDivider+0x14>)
 800c37a:	68db      	ldr	r3, [r3, #12]
 800c37c:	2270      	movs	r2, #112	; 0x70
 800c37e:	4013      	ands	r3, r2
}
 800c380:	0018      	movs	r0, r3
 800c382:	46bd      	mov	sp, r7
 800c384:	bd80      	pop	{r7, pc}
 800c386:	46c0      	nop			; (mov r8, r8)
 800c388:	40021000 	.word	0x40021000

0800c38c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800c38c:	b580      	push	{r7, lr}
 800c38e:	b082      	sub	sp, #8
 800c390:	af00      	add	r7, sp, #0
 800c392:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800c394:	f000 f8a8 	bl	800c4e8 <RCC_GetSystemClockFreq>
 800c398:	0002      	movs	r2, r0
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	0018      	movs	r0, r3
 800c3a4:	f000 f8ce 	bl	800c544 <RCC_GetHCLKClockFreq>
 800c3a8:	0002      	movs	r2, r0
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	685b      	ldr	r3, [r3, #4]
 800c3b2:	0018      	movs	r0, r3
 800c3b4:	f000 f8de 	bl	800c574 <RCC_GetPCLK1ClockFreq>
 800c3b8:	0002      	movs	r2, r0
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	609a      	str	r2, [r3, #8]
}
 800c3be:	46c0      	nop			; (mov r8, r8)
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	b002      	add	sp, #8
 800c3c4:	bd80      	pop	{r7, pc}
	...

0800c3c8 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b084      	sub	sp, #16
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2b03      	cmp	r3, #3
 800c3d8:	d134      	bne.n	800c444 <LL_RCC_GetUSARTClockFreq+0x7c>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	0018      	movs	r0, r3
 800c3de:	f7ff ff93 	bl	800c308 <LL_RCC_GetUSARTClockSource>
 800c3e2:	0003      	movs	r3, r0
 800c3e4:	4a39      	ldr	r2, [pc, #228]	; (800c4cc <LL_RCC_GetUSARTClockFreq+0x104>)
 800c3e6:	4293      	cmp	r3, r2
 800c3e8:	d016      	beq.n	800c418 <LL_RCC_GetUSARTClockFreq+0x50>
 800c3ea:	4a38      	ldr	r2, [pc, #224]	; (800c4cc <LL_RCC_GetUSARTClockFreq+0x104>)
 800c3ec:	4293      	cmp	r3, r2
 800c3ee:	d81c      	bhi.n	800c42a <LL_RCC_GetUSARTClockFreq+0x62>
 800c3f0:	4a37      	ldr	r2, [pc, #220]	; (800c4d0 <LL_RCC_GetUSARTClockFreq+0x108>)
 800c3f2:	4293      	cmp	r3, r2
 800c3f4:	d003      	beq.n	800c3fe <LL_RCC_GetUSARTClockFreq+0x36>
 800c3f6:	4a37      	ldr	r2, [pc, #220]	; (800c4d4 <LL_RCC_GetUSARTClockFreq+0x10c>)
 800c3f8:	4293      	cmp	r3, r2
 800c3fa:	d005      	beq.n	800c408 <LL_RCC_GetUSARTClockFreq+0x40>
 800c3fc:	e015      	b.n	800c42a <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800c3fe:	f000 f873 	bl	800c4e8 <RCC_GetSystemClockFreq>
 800c402:	0003      	movs	r3, r0
 800c404:	60fb      	str	r3, [r7, #12]
        break;
 800c406:	e05c      	b.n	800c4c2 <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800c408:	f7ff ff36 	bl	800c278 <LL_RCC_HSI_IsReady>
 800c40c:	0003      	movs	r3, r0
 800c40e:	2b01      	cmp	r3, #1
 800c410:	d150      	bne.n	800c4b4 <LL_RCC_GetUSARTClockFreq+0xec>
        {
          usart_frequency = HSI_VALUE;
 800c412:	4b31      	ldr	r3, [pc, #196]	; (800c4d8 <LL_RCC_GetUSARTClockFreq+0x110>)
 800c414:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c416:	e04d      	b.n	800c4b4 <LL_RCC_GetUSARTClockFreq+0xec>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800c418:	f7ff ff42 	bl	800c2a0 <LL_RCC_LSE_IsReady>
 800c41c:	0003      	movs	r3, r0
 800c41e:	2b01      	cmp	r3, #1
 800c420:	d14a      	bne.n	800c4b8 <LL_RCC_GetUSARTClockFreq+0xf0>
        {
          usart_frequency = LSE_VALUE;
 800c422:	2380      	movs	r3, #128	; 0x80
 800c424:	021b      	lsls	r3, r3, #8
 800c426:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c428:	e046      	b.n	800c4b8 <LL_RCC_GetUSARTClockFreq+0xf0>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c42a:	f000 f85d 	bl	800c4e8 <RCC_GetSystemClockFreq>
 800c42e:	0003      	movs	r3, r0
 800c430:	0018      	movs	r0, r3
 800c432:	f000 f887 	bl	800c544 <RCC_GetHCLKClockFreq>
 800c436:	0003      	movs	r3, r0
 800c438:	0018      	movs	r0, r3
 800c43a:	f000 f89b 	bl	800c574 <RCC_GetPCLK1ClockFreq>
 800c43e:	0003      	movs	r3, r0
 800c440:	60fb      	str	r3, [r7, #12]
        break;
 800c442:	e03e      	b.n	800c4c2 <LL_RCC_GetUSARTClockFreq+0xfa>
    }
  }
#if defined(RCC_CCIPR_USART2SEL)
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	2b0c      	cmp	r3, #12
 800c448:	d13b      	bne.n	800c4c2 <LL_RCC_GetUSARTClockFreq+0xfa>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	0018      	movs	r0, r3
 800c44e:	f7ff ff5b 	bl	800c308 <LL_RCC_GetUSARTClockSource>
 800c452:	0003      	movs	r3, r0
 800c454:	4a21      	ldr	r2, [pc, #132]	; (800c4dc <LL_RCC_GetUSARTClockFreq+0x114>)
 800c456:	4293      	cmp	r3, r2
 800c458:	d016      	beq.n	800c488 <LL_RCC_GetUSARTClockFreq+0xc0>
 800c45a:	4a20      	ldr	r2, [pc, #128]	; (800c4dc <LL_RCC_GetUSARTClockFreq+0x114>)
 800c45c:	4293      	cmp	r3, r2
 800c45e:	d81c      	bhi.n	800c49a <LL_RCC_GetUSARTClockFreq+0xd2>
 800c460:	4a1f      	ldr	r2, [pc, #124]	; (800c4e0 <LL_RCC_GetUSARTClockFreq+0x118>)
 800c462:	4293      	cmp	r3, r2
 800c464:	d003      	beq.n	800c46e <LL_RCC_GetUSARTClockFreq+0xa6>
 800c466:	4a1f      	ldr	r2, [pc, #124]	; (800c4e4 <LL_RCC_GetUSARTClockFreq+0x11c>)
 800c468:	4293      	cmp	r3, r2
 800c46a:	d005      	beq.n	800c478 <LL_RCC_GetUSARTClockFreq+0xb0>
 800c46c:	e015      	b.n	800c49a <LL_RCC_GetUSARTClockFreq+0xd2>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800c46e:	f000 f83b 	bl	800c4e8 <RCC_GetSystemClockFreq>
 800c472:	0003      	movs	r3, r0
 800c474:	60fb      	str	r3, [r7, #12]
        break;
 800c476:	e024      	b.n	800c4c2 <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 800c478:	f7ff fefe 	bl	800c278 <LL_RCC_HSI_IsReady>
 800c47c:	0003      	movs	r3, r0
 800c47e:	2b01      	cmp	r3, #1
 800c480:	d11c      	bne.n	800c4bc <LL_RCC_GetUSARTClockFreq+0xf4>
        {
          usart_frequency = HSI_VALUE;
 800c482:	4b15      	ldr	r3, [pc, #84]	; (800c4d8 <LL_RCC_GetUSARTClockFreq+0x110>)
 800c484:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c486:	e019      	b.n	800c4bc <LL_RCC_GetUSARTClockFreq+0xf4>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 800c488:	f7ff ff0a 	bl	800c2a0 <LL_RCC_LSE_IsReady>
 800c48c:	0003      	movs	r3, r0
 800c48e:	2b01      	cmp	r3, #1
 800c490:	d116      	bne.n	800c4c0 <LL_RCC_GetUSARTClockFreq+0xf8>
        {
          usart_frequency = LSE_VALUE;
 800c492:	2380      	movs	r3, #128	; 0x80
 800c494:	021b      	lsls	r3, r3, #8
 800c496:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c498:	e012      	b.n	800c4c0 <LL_RCC_GetUSARTClockFreq+0xf8>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c49a:	f000 f825 	bl	800c4e8 <RCC_GetSystemClockFreq>
 800c49e:	0003      	movs	r3, r0
 800c4a0:	0018      	movs	r0, r3
 800c4a2:	f000 f84f 	bl	800c544 <RCC_GetHCLKClockFreq>
 800c4a6:	0003      	movs	r3, r0
 800c4a8:	0018      	movs	r0, r3
 800c4aa:	f000 f863 	bl	800c574 <RCC_GetPCLK1ClockFreq>
 800c4ae:	0003      	movs	r3, r0
 800c4b0:	60fb      	str	r3, [r7, #12]
        break;
 800c4b2:	e006      	b.n	800c4c2 <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c4b4:	46c0      	nop			; (mov r8, r8)
 800c4b6:	e004      	b.n	800c4c2 <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c4b8:	46c0      	nop			; (mov r8, r8)
 800c4ba:	e002      	b.n	800c4c2 <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c4bc:	46c0      	nop			; (mov r8, r8)
 800c4be:	e000      	b.n	800c4c2 <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800c4c0:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_CCIPR_USART3SEL */
  else
  {
    /* nothing to do */
  }
  return usart_frequency;
 800c4c2:	68fb      	ldr	r3, [r7, #12]
}
 800c4c4:	0018      	movs	r0, r3
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	b004      	add	sp, #16
 800c4ca:	bd80      	pop	{r7, pc}
 800c4cc:	00030003 	.word	0x00030003
 800c4d0:	00030001 	.word	0x00030001
 800c4d4:	00030002 	.word	0x00030002
 800c4d8:	00f42400 	.word	0x00f42400
 800c4dc:	000c000c 	.word	0x000c000c
 800c4e0:	000c0004 	.word	0x000c0004
 800c4e4:	000c0008 	.word	0x000c0008

0800c4e8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 800c4e8:	b580      	push	{r7, lr}
 800c4ea:	b082      	sub	sp, #8
 800c4ec:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800c4ee:	f7ff fee7 	bl	800c2c0 <LL_RCC_GetSysClkSource>
 800c4f2:	0003      	movs	r3, r0
 800c4f4:	2b08      	cmp	r3, #8
 800c4f6:	d002      	beq.n	800c4fe <RCC_GetSystemClockFreq+0x16>
 800c4f8:	2b10      	cmp	r3, #16
 800c4fa:	d003      	beq.n	800c504 <RCC_GetSystemClockFreq+0x1c>
 800c4fc:	e007      	b.n	800c50e <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800c4fe:	4b0e      	ldr	r3, [pc, #56]	; (800c538 <RCC_GetSystemClockFreq+0x50>)
 800c500:	607b      	str	r3, [r7, #4]
      break;
 800c502:	e014      	b.n	800c52e <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800c504:	f000 f84c 	bl	800c5a0 <RCC_PLL_GetFreqDomain_SYS>
 800c508:	0003      	movs	r3, r0
 800c50a:	607b      	str	r3, [r7, #4]
      break;
 800c50c:	e00f      	b.n	800c52e <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800c50e:	4b0b      	ldr	r3, [pc, #44]	; (800c53c <RCC_GetSystemClockFreq+0x54>)
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	0adb      	lsrs	r3, r3, #11
 800c514:	2207      	movs	r2, #7
 800c516:	4013      	ands	r3, r2
 800c518:	2201      	movs	r2, #1
 800c51a:	409a      	lsls	r2, r3
 800c51c:	0013      	movs	r3, r2
 800c51e:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 800c520:	6839      	ldr	r1, [r7, #0]
 800c522:	4807      	ldr	r0, [pc, #28]	; (800c540 <RCC_GetSystemClockFreq+0x58>)
 800c524:	f7f3 fdee 	bl	8000104 <__udivsi3>
 800c528:	0003      	movs	r3, r0
 800c52a:	607b      	str	r3, [r7, #4]
      break;
 800c52c:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 800c52e:	687b      	ldr	r3, [r7, #4]
}
 800c530:	0018      	movs	r0, r3
 800c532:	46bd      	mov	sp, r7
 800c534:	b002      	add	sp, #8
 800c536:	bd80      	pop	{r7, pc}
 800c538:	007a1200 	.word	0x007a1200
 800c53c:	40021000 	.word	0x40021000
 800c540:	00f42400 	.word	0x00f42400

0800c544 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b082      	sub	sp, #8
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800c54c:	f7ff fec4 	bl	800c2d8 <LL_RCC_GetAHBPrescaler>
 800c550:	0003      	movs	r3, r0
 800c552:	0a1b      	lsrs	r3, r3, #8
 800c554:	220f      	movs	r2, #15
 800c556:	401a      	ands	r2, r3
 800c558:	4b05      	ldr	r3, [pc, #20]	; (800c570 <RCC_GetHCLKClockFreq+0x2c>)
 800c55a:	0092      	lsls	r2, r2, #2
 800c55c:	58d3      	ldr	r3, [r2, r3]
 800c55e:	221f      	movs	r2, #31
 800c560:	4013      	ands	r3, r2
 800c562:	687a      	ldr	r2, [r7, #4]
 800c564:	40da      	lsrs	r2, r3
 800c566:	0013      	movs	r3, r2
}
 800c568:	0018      	movs	r0, r3
 800c56a:	46bd      	mov	sp, r7
 800c56c:	b002      	add	sp, #8
 800c56e:	bd80      	pop	{r7, pc}
 800c570:	080182f0 	.word	0x080182f0

0800c574 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800c574:	b580      	push	{r7, lr}
 800c576:	b082      	sub	sp, #8
 800c578:	af00      	add	r7, sp, #0
 800c57a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800c57c:	f7ff feb8 	bl	800c2f0 <LL_RCC_GetAPB1Prescaler>
 800c580:	0003      	movs	r3, r0
 800c582:	0b1a      	lsrs	r2, r3, #12
 800c584:	4b05      	ldr	r3, [pc, #20]	; (800c59c <RCC_GetPCLK1ClockFreq+0x28>)
 800c586:	0092      	lsls	r2, r2, #2
 800c588:	58d3      	ldr	r3, [r2, r3]
 800c58a:	221f      	movs	r2, #31
 800c58c:	4013      	ands	r3, r2
 800c58e:	687a      	ldr	r2, [r7, #4]
 800c590:	40da      	lsrs	r2, r3
 800c592:	0013      	movs	r3, r2
}
 800c594:	0018      	movs	r0, r3
 800c596:	46bd      	mov	sp, r7
 800c598:	b002      	add	sp, #8
 800c59a:	bd80      	pop	{r7, pc}
 800c59c:	08018330 	.word	0x08018330

0800c5a0 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800c5a0:	b590      	push	{r4, r7, lr}
 800c5a2:	b083      	sub	sp, #12
 800c5a4:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800c5a6:	f7ff fed9 	bl	800c35c <LL_RCC_PLL_GetMainSource>
 800c5aa:	0003      	movs	r3, r0
 800c5ac:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	2b02      	cmp	r3, #2
 800c5b2:	d003      	beq.n	800c5bc <RCC_PLL_GetFreqDomain_SYS+0x1c>
 800c5b4:	683b      	ldr	r3, [r7, #0]
 800c5b6:	2b03      	cmp	r3, #3
 800c5b8:	d003      	beq.n	800c5c2 <RCC_PLL_GetFreqDomain_SYS+0x22>
 800c5ba:	e005      	b.n	800c5c8 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800c5bc:	4b13      	ldr	r3, [pc, #76]	; (800c60c <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800c5be:	607b      	str	r3, [r7, #4]
      break;
 800c5c0:	e005      	b.n	800c5ce <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800c5c2:	4b13      	ldr	r3, [pc, #76]	; (800c610 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 800c5c4:	607b      	str	r3, [r7, #4]
      break;
 800c5c6:	e002      	b.n	800c5ce <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 800c5c8:	4b10      	ldr	r3, [pc, #64]	; (800c60c <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800c5ca:	607b      	str	r3, [r7, #4]
      break;
 800c5cc:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800c5ce:	f7ff fead 	bl	800c32c <LL_RCC_PLL_GetN>
 800c5d2:	0002      	movs	r2, r0
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	4353      	muls	r3, r2
 800c5d8:	001c      	movs	r4, r3
 800c5da:	f7ff fecb 	bl	800c374 <LL_RCC_PLL_GetDivider>
 800c5de:	0003      	movs	r3, r0
 800c5e0:	091b      	lsrs	r3, r3, #4
 800c5e2:	3301      	adds	r3, #1
 800c5e4:	0019      	movs	r1, r3
 800c5e6:	0020      	movs	r0, r4
 800c5e8:	f7f3 fd8c 	bl	8000104 <__udivsi3>
 800c5ec:	0003      	movs	r3, r0
 800c5ee:	001c      	movs	r4, r3
 800c5f0:	f7ff fea8 	bl	800c344 <LL_RCC_PLL_GetR>
 800c5f4:	0003      	movs	r3, r0
 800c5f6:	0f5b      	lsrs	r3, r3, #29
 800c5f8:	3301      	adds	r3, #1
 800c5fa:	0019      	movs	r1, r3
 800c5fc:	0020      	movs	r0, r4
 800c5fe:	f7f3 fd81 	bl	8000104 <__udivsi3>
 800c602:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800c604:	0018      	movs	r0, r3
 800c606:	46bd      	mov	sp, r7
 800c608:	b003      	add	sp, #12
 800c60a:	bd90      	pop	{r4, r7, pc}
 800c60c:	00f42400 	.word	0x00f42400
 800c610:	007a1200 	.word	0x007a1200

0800c614 <LL_USART_IsEnabled>:
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b082      	sub	sp, #8
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	2201      	movs	r2, #1
 800c622:	4013      	ands	r3, r2
 800c624:	2b01      	cmp	r3, #1
 800c626:	d101      	bne.n	800c62c <LL_USART_IsEnabled+0x18>
 800c628:	2301      	movs	r3, #1
 800c62a:	e000      	b.n	800c62e <LL_USART_IsEnabled+0x1a>
 800c62c:	2300      	movs	r3, #0
}
 800c62e:	0018      	movs	r0, r3
 800c630:	46bd      	mov	sp, r7
 800c632:	b002      	add	sp, #8
 800c634:	bd80      	pop	{r7, pc}

0800c636 <LL_USART_SetPrescaler>:
{
 800c636:	b580      	push	{r7, lr}
 800c638:	b082      	sub	sp, #8
 800c63a:	af00      	add	r7, sp, #0
 800c63c:	6078      	str	r0, [r7, #4]
 800c63e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c644:	220f      	movs	r2, #15
 800c646:	4393      	bics	r3, r2
 800c648:	683a      	ldr	r2, [r7, #0]
 800c64a:	b292      	uxth	r2, r2
 800c64c:	431a      	orrs	r2, r3
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800c652:	46c0      	nop			; (mov r8, r8)
 800c654:	46bd      	mov	sp, r7
 800c656:	b002      	add	sp, #8
 800c658:	bd80      	pop	{r7, pc}
	...

0800c65c <LL_USART_SetStopBitsLength>:
{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b082      	sub	sp, #8
 800c660:	af00      	add	r7, sp, #0
 800c662:	6078      	str	r0, [r7, #4]
 800c664:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	685b      	ldr	r3, [r3, #4]
 800c66a:	4a05      	ldr	r2, [pc, #20]	; (800c680 <LL_USART_SetStopBitsLength+0x24>)
 800c66c:	401a      	ands	r2, r3
 800c66e:	683b      	ldr	r3, [r7, #0]
 800c670:	431a      	orrs	r2, r3
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	605a      	str	r2, [r3, #4]
}
 800c676:	46c0      	nop			; (mov r8, r8)
 800c678:	46bd      	mov	sp, r7
 800c67a:	b002      	add	sp, #8
 800c67c:	bd80      	pop	{r7, pc}
 800c67e:	46c0      	nop			; (mov r8, r8)
 800c680:	ffffcfff 	.word	0xffffcfff

0800c684 <LL_USART_SetHWFlowCtrl>:
{
 800c684:	b580      	push	{r7, lr}
 800c686:	b082      	sub	sp, #8
 800c688:	af00      	add	r7, sp, #0
 800c68a:	6078      	str	r0, [r7, #4]
 800c68c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	689b      	ldr	r3, [r3, #8]
 800c692:	4a05      	ldr	r2, [pc, #20]	; (800c6a8 <LL_USART_SetHWFlowCtrl+0x24>)
 800c694:	401a      	ands	r2, r3
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	431a      	orrs	r2, r3
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	609a      	str	r2, [r3, #8]
}
 800c69e:	46c0      	nop			; (mov r8, r8)
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	b002      	add	sp, #8
 800c6a4:	bd80      	pop	{r7, pc}
 800c6a6:	46c0      	nop			; (mov r8, r8)
 800c6a8:	fffffcff 	.word	0xfffffcff

0800c6ac <LL_USART_SetBaudRate>:
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b086      	sub	sp, #24
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	60f8      	str	r0, [r7, #12]
 800c6b4:	60b9      	str	r1, [r7, #8]
 800c6b6:	607a      	str	r2, [r7, #4]
 800c6b8:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	2b0b      	cmp	r3, #11
 800c6be:	d846      	bhi.n	800c74e <LL_USART_SetBaudRate+0xa2>
  else if (BaudRate == 0U)
 800c6c0:	6a3b      	ldr	r3, [r7, #32]
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d043      	beq.n	800c74e <LL_USART_SetBaudRate+0xa2>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800c6c6:	683a      	ldr	r2, [r7, #0]
 800c6c8:	2380      	movs	r3, #128	; 0x80
 800c6ca:	021b      	lsls	r3, r3, #8
 800c6cc:	429a      	cmp	r2, r3
 800c6ce:	d126      	bne.n	800c71e <LL_USART_SetBaudRate+0x72>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	b2db      	uxtb	r3, r3
 800c6d4:	001a      	movs	r2, r3
 800c6d6:	4b20      	ldr	r3, [pc, #128]	; (800c758 <LL_USART_SetBaudRate+0xac>)
 800c6d8:	0092      	lsls	r2, r2, #2
 800c6da:	58d3      	ldr	r3, [r2, r3]
 800c6dc:	0019      	movs	r1, r3
 800c6de:	68b8      	ldr	r0, [r7, #8]
 800c6e0:	f7f3 fd10 	bl	8000104 <__udivsi3>
 800c6e4:	0003      	movs	r3, r0
 800c6e6:	005a      	lsls	r2, r3, #1
 800c6e8:	6a3b      	ldr	r3, [r7, #32]
 800c6ea:	085b      	lsrs	r3, r3, #1
 800c6ec:	18d3      	adds	r3, r2, r3
 800c6ee:	6a39      	ldr	r1, [r7, #32]
 800c6f0:	0018      	movs	r0, r3
 800c6f2:	f7f3 fd07 	bl	8000104 <__udivsi3>
 800c6f6:	0003      	movs	r3, r0
 800c6f8:	b29b      	uxth	r3, r3
 800c6fa:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800c6fc:	697b      	ldr	r3, [r7, #20]
 800c6fe:	4a17      	ldr	r2, [pc, #92]	; (800c75c <LL_USART_SetBaudRate+0xb0>)
 800c700:	4013      	ands	r3, r2
 800c702:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c704:	697b      	ldr	r3, [r7, #20]
 800c706:	085b      	lsrs	r3, r3, #1
 800c708:	b29b      	uxth	r3, r3
 800c70a:	001a      	movs	r2, r3
 800c70c:	2307      	movs	r3, #7
 800c70e:	4013      	ands	r3, r2
 800c710:	693a      	ldr	r2, [r7, #16]
 800c712:	4313      	orrs	r3, r2
 800c714:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	693a      	ldr	r2, [r7, #16]
 800c71a:	60da      	str	r2, [r3, #12]
}
 800c71c:	e017      	b.n	800c74e <LL_USART_SetBaudRate+0xa2>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	b2db      	uxtb	r3, r3
 800c722:	001a      	movs	r2, r3
 800c724:	4b0c      	ldr	r3, [pc, #48]	; (800c758 <LL_USART_SetBaudRate+0xac>)
 800c726:	0092      	lsls	r2, r2, #2
 800c728:	58d3      	ldr	r3, [r2, r3]
 800c72a:	0019      	movs	r1, r3
 800c72c:	68b8      	ldr	r0, [r7, #8]
 800c72e:	f7f3 fce9 	bl	8000104 <__udivsi3>
 800c732:	0003      	movs	r3, r0
 800c734:	001a      	movs	r2, r3
 800c736:	6a3b      	ldr	r3, [r7, #32]
 800c738:	085b      	lsrs	r3, r3, #1
 800c73a:	18d3      	adds	r3, r2, r3
 800c73c:	6a39      	ldr	r1, [r7, #32]
 800c73e:	0018      	movs	r0, r3
 800c740:	f7f3 fce0 	bl	8000104 <__udivsi3>
 800c744:	0003      	movs	r3, r0
 800c746:	b29b      	uxth	r3, r3
 800c748:	001a      	movs	r2, r3
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	60da      	str	r2, [r3, #12]
}
 800c74e:	46c0      	nop			; (mov r8, r8)
 800c750:	46bd      	mov	sp, r7
 800c752:	b006      	add	sp, #24
 800c754:	bd80      	pop	{r7, pc}
 800c756:	46c0      	nop			; (mov r8, r8)
 800c758:	080183a4 	.word	0x080183a4
 800c75c:	0000fff0 	.word	0x0000fff0

0800c760 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 800c760:	b590      	push	{r4, r7, lr}
 800c762:	b08b      	sub	sp, #44	; 0x2c
 800c764:	af02      	add	r7, sp, #8
 800c766:	6078      	str	r0, [r7, #4]
 800c768:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800c76a:	231f      	movs	r3, #31
 800c76c:	18fb      	adds	r3, r7, r3
 800c76e:	2201      	movs	r2, #1
 800c770:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800c772:	2300      	movs	r3, #0
 800c774:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	0018      	movs	r0, r3
 800c77a:	f7ff ff4b 	bl	800c614 <LL_USART_IsEnabled>
 800c77e:	1e03      	subs	r3, r0, #0
 800c780:	d16a      	bne.n	800c858 <LL_USART_Init+0xf8>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	4a38      	ldr	r2, [pc, #224]	; (800c868 <LL_USART_Init+0x108>)
 800c788:	401a      	ands	r2, r3
 800c78a:	683b      	ldr	r3, [r7, #0]
 800c78c:	6899      	ldr	r1, [r3, #8]
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	691b      	ldr	r3, [r3, #16]
 800c792:	4319      	orrs	r1, r3
 800c794:	683b      	ldr	r3, [r7, #0]
 800c796:	695b      	ldr	r3, [r3, #20]
 800c798:	4319      	orrs	r1, r3
 800c79a:	683b      	ldr	r3, [r7, #0]
 800c79c:	69db      	ldr	r3, [r3, #28]
 800c79e:	430b      	orrs	r3, r1
 800c7a0:	431a      	orrs	r2, r3
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800c7a6:	683b      	ldr	r3, [r7, #0]
 800c7a8:	68da      	ldr	r2, [r3, #12]
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	0011      	movs	r1, r2
 800c7ae:	0018      	movs	r0, r3
 800c7b0:	f7ff ff54 	bl	800c65c <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	699a      	ldr	r2, [r3, #24]
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	0011      	movs	r1, r2
 800c7bc:	0018      	movs	r0, r3
 800c7be:	f7ff ff61 	bl	800c684 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	4a29      	ldr	r2, [pc, #164]	; (800c86c <LL_USART_Init+0x10c>)
 800c7c6:	4293      	cmp	r3, r2
 800c7c8:	d105      	bne.n	800c7d6 <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800c7ca:	2003      	movs	r0, #3
 800c7cc:	f7ff fdfc 	bl	800c3c8 <LL_RCC_GetUSARTClockFreq>
 800c7d0:	0003      	movs	r3, r0
 800c7d2:	61bb      	str	r3, [r7, #24]
 800c7d4:	e022      	b.n	800c81c <LL_USART_Init+0xbc>
    }
    else if (USARTx == USART2)
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	4a25      	ldr	r2, [pc, #148]	; (800c870 <LL_USART_Init+0x110>)
 800c7da:	4293      	cmp	r3, r2
 800c7dc:	d105      	bne.n	800c7ea <LL_USART_Init+0x8a>
    {
#if defined(RCC_CCIPR_USART2SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800c7de:	200c      	movs	r0, #12
 800c7e0:	f7ff fdf2 	bl	800c3c8 <LL_RCC_GetUSARTClockFreq>
 800c7e4:	0003      	movs	r3, r0
 800c7e6:	61bb      	str	r3, [r7, #24]
 800c7e8:	e018      	b.n	800c81c <LL_USART_Init+0xbc>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
      periphclk = RCC_Clocks.PCLK1_Frequency;
#endif /* USART2 Clock selector flag */
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	4a21      	ldr	r2, [pc, #132]	; (800c874 <LL_USART_Init+0x114>)
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d108      	bne.n	800c804 <LL_USART_Init+0xa4>
    {
#if defined(RCC_CCIPR_USART3SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800c7f2:	240c      	movs	r4, #12
 800c7f4:	193b      	adds	r3, r7, r4
 800c7f6:	0018      	movs	r0, r3
 800c7f8:	f7ff fdc8 	bl	800c38c <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800c7fc:	193b      	adds	r3, r7, r4
 800c7fe:	689b      	ldr	r3, [r3, #8]
 800c800:	61bb      	str	r3, [r7, #24]
 800c802:	e00b      	b.n	800c81c <LL_USART_Init+0xbc>
#endif /* USART3 Clock selector flag */
    }
#endif /* USART3 */
#if defined(USART4)
    else if (USARTx == USART4)
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	4a1c      	ldr	r2, [pc, #112]	; (800c878 <LL_USART_Init+0x118>)
 800c808:	4293      	cmp	r3, r2
 800c80a:	d107      	bne.n	800c81c <LL_USART_Init+0xbc>
    {
#if defined(RCC_CCIPR_USART4SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART4_CLKSOURCE);
#else
      /* USART4 clock is PCLK1 */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800c80c:	240c      	movs	r4, #12
 800c80e:	193b      	adds	r3, r7, r4
 800c810:	0018      	movs	r0, r3
 800c812:	f7ff fdbb 	bl	800c38c <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800c816:	193b      	adds	r3, r7, r4
 800c818:	689b      	ldr	r3, [r3, #8]
 800c81a:	61bb      	str	r3, [r7, #24]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800c81c:	69bb      	ldr	r3, [r7, #24]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d013      	beq.n	800c84a <LL_USART_Init+0xea>
        && (USART_InitStruct->BaudRate != 0U))
 800c822:	683b      	ldr	r3, [r7, #0]
 800c824:	685b      	ldr	r3, [r3, #4]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d00f      	beq.n	800c84a <LL_USART_Init+0xea>
    {
      status = SUCCESS;
 800c82a:	231f      	movs	r3, #31
 800c82c:	18fb      	adds	r3, r7, r3
 800c82e:	2200      	movs	r2, #0
 800c830:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800c832:	683b      	ldr	r3, [r7, #0]
 800c834:	681a      	ldr	r2, [r3, #0]
 800c836:	683b      	ldr	r3, [r7, #0]
 800c838:	69dc      	ldr	r4, [r3, #28]
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	685b      	ldr	r3, [r3, #4]
 800c83e:	69b9      	ldr	r1, [r7, #24]
 800c840:	6878      	ldr	r0, [r7, #4]
 800c842:	9300      	str	r3, [sp, #0]
 800c844:	0023      	movs	r3, r4
 800c846:	f7ff ff31 	bl	800c6ac <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800c84a:	683b      	ldr	r3, [r7, #0]
 800c84c:	681a      	ldr	r2, [r3, #0]
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	0011      	movs	r1, r2
 800c852:	0018      	movs	r0, r3
 800c854:	f7ff feef 	bl	800c636 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800c858:	231f      	movs	r3, #31
 800c85a:	18fb      	adds	r3, r7, r3
 800c85c:	781b      	ldrb	r3, [r3, #0]
}
 800c85e:	0018      	movs	r0, r3
 800c860:	46bd      	mov	sp, r7
 800c862:	b009      	add	sp, #36	; 0x24
 800c864:	bd90      	pop	{r4, r7, pc}
 800c866:	46c0      	nop			; (mov r8, r8)
 800c868:	efff69f3 	.word	0xefff69f3
 800c86c:	40013800 	.word	0x40013800
 800c870:	40004400 	.word	0x40004400
 800c874:	40004800 	.word	0x40004800
 800c878:	40004c00 	.word	0x40004c00

0800c87c <__libc_init_array>:
 800c87c:	b570      	push	{r4, r5, r6, lr}
 800c87e:	2600      	movs	r6, #0
 800c880:	4d0c      	ldr	r5, [pc, #48]	; (800c8b4 <__libc_init_array+0x38>)
 800c882:	4c0d      	ldr	r4, [pc, #52]	; (800c8b8 <__libc_init_array+0x3c>)
 800c884:	1b64      	subs	r4, r4, r5
 800c886:	10a4      	asrs	r4, r4, #2
 800c888:	42a6      	cmp	r6, r4
 800c88a:	d109      	bne.n	800c8a0 <__libc_init_array+0x24>
 800c88c:	2600      	movs	r6, #0
 800c88e:	f000 f821 	bl	800c8d4 <_init>
 800c892:	4d0a      	ldr	r5, [pc, #40]	; (800c8bc <__libc_init_array+0x40>)
 800c894:	4c0a      	ldr	r4, [pc, #40]	; (800c8c0 <__libc_init_array+0x44>)
 800c896:	1b64      	subs	r4, r4, r5
 800c898:	10a4      	asrs	r4, r4, #2
 800c89a:	42a6      	cmp	r6, r4
 800c89c:	d105      	bne.n	800c8aa <__libc_init_array+0x2e>
 800c89e:	bd70      	pop	{r4, r5, r6, pc}
 800c8a0:	00b3      	lsls	r3, r6, #2
 800c8a2:	58eb      	ldr	r3, [r5, r3]
 800c8a4:	4798      	blx	r3
 800c8a6:	3601      	adds	r6, #1
 800c8a8:	e7ee      	b.n	800c888 <__libc_init_array+0xc>
 800c8aa:	00b3      	lsls	r3, r6, #2
 800c8ac:	58eb      	ldr	r3, [r5, r3]
 800c8ae:	4798      	blx	r3
 800c8b0:	3601      	adds	r6, #1
 800c8b2:	e7f2      	b.n	800c89a <__libc_init_array+0x1e>
 800c8b4:	080183d4 	.word	0x080183d4
 800c8b8:	080183d4 	.word	0x080183d4
 800c8bc:	080183d4 	.word	0x080183d4
 800c8c0:	080183d8 	.word	0x080183d8

0800c8c4 <memset>:
 800c8c4:	0003      	movs	r3, r0
 800c8c6:	1882      	adds	r2, r0, r2
 800c8c8:	4293      	cmp	r3, r2
 800c8ca:	d100      	bne.n	800c8ce <memset+0xa>
 800c8cc:	4770      	bx	lr
 800c8ce:	7019      	strb	r1, [r3, #0]
 800c8d0:	3301      	adds	r3, #1
 800c8d2:	e7f9      	b.n	800c8c8 <memset+0x4>

0800c8d4 <_init>:
 800c8d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8d6:	46c0      	nop			; (mov r8, r8)
 800c8d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8da:	bc08      	pop	{r3}
 800c8dc:	469e      	mov	lr, r3
 800c8de:	4770      	bx	lr

0800c8e0 <_fini>:
 800c8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8e2:	46c0      	nop			; (mov r8, r8)
 800c8e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8e6:	bc08      	pop	{r3}
 800c8e8:	469e      	mov	lr, r3
 800c8ea:	4770      	bx	lr
