/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/lib_bmg_v1_0_10
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap lib_bmg_v1_0_10 /home/feilong/Storages/fpga/000_vivado_sim_linux32/lib_bmg_v1_0_10
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work lib_bmg_v1_0_10 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/lib_bmg_v1_0_10/.cxl.vhdl.lib_bmg_v1_0_10.lib_bmg_v1_0_10.lin64.cmf
