EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# STM32F103RE-Malloc_Library
#
DEF STM32F103RE-Malloc_Library U 0 40 Y Y 1 F N
F0 "U" 0 -3400 50 H V C CNN
F1 "STM32F103RE-Malloc_Library" 0 -3500 50 H V C CNN
F2 "" -100 0 50 H I C CNN
F3 "" -100 0 50 H I C CNN
$FPLIST
 LQFP-64_10x10mm_P0.5mm
$ENDFPLIST
DRAW
S 1950 -3600 -1950 0 1 1 0 f
X VBAT 1 -2100 -2500 150 R 39 39 1 1 W
X PC2/ADC123_IN12 10 2100 -2100 150 L 39 39 1 1 B
X PC3/ADC123_IN13 11 2100 -2200 150 L 39 39 1 1 B
X VSSA 12 -2100 -3100 150 R 39 39 1 1 W
X VDDA 13 -2100 -2600 150 R 39 39 1 1 W
X PA0/WKUP/USART2_CTS/ADC123_IN0/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR 14 -2100 -200 150 R 39 39 1 1 B
X PA1/USART2_RTS/ADC123_IN1/TIM2_CH2/TIM5_CH2 15 -2100 -300 150 R 39 39 1 1 B
X PA2/USART2_TX/ADC123_IN2/TIM2_CH3/TIM5_CH3 16 -2100 -400 150 R 39 39 1 1 B
X PA3/USART2_RX/ADC123_IN3/TIM2_CH4/TIM5_CH4 17 -2100 -500 150 R 39 39 1 1 B
X VSS_4 18 -2100 -3500 150 R 39 39 1 1 W
X VDD_4 19 -2100 -3000 150 R 39 39 1 1 W
X PC13/TMPR/RTC 2 2100 -3200 150 L 39 39 1 1 B
X PA4/SPI1_NSS/USART2_CK/ADC12_IN4/DAC_OUT1 20 -2100 -600 150 R 39 39 1 1 B
X PA5/SPI1_SCK/ADC12_IN5/DAC_OUT2 21 -2100 -700 150 R 39 39 1 1 B
X PA6/SPI1_MISO/ADC12_IN6/TIM3_CH1/TIM1_BKIN/TIM8_BKIN 22 -2100 -800 150 R 39 39 1 1 B
X PA7/SPI1_MOSI/ADC12_IN7/TIM3_CH2/TIM8_CH1N/TIM1_CH1N 23 -2100 -900 150 R 39 39 1 1 B
X PC4/ADC12_IN14 24 2100 -2300 150 L 39 39 1 1 B
X PC5/ADC12_IN15 25 2100 -2400 150 L 39 39 1 1 B
X PB0/ADC12_IN8/TIM3_CH3/TIM8_CH2N/TIM1_CH2N 26 2100 -200 150 L 39 39 1 1 B
X PB1/ADC12_IN9/TIM3_CH4/TIM8_CH3N/TIM1_CH3N 27 2100 -300 150 L 39 39 1 1 B
X PB2/BOOT1 28 2100 -400 150 L 39 39 1 1 B
X PB10/I2C2_SCL/USART3_TX/TIM2_CH3 29 2100 -1200 150 L 39 39 1 1 B
X PC14/OSC32_IN 3 2100 -3300 150 L 39 39 1 1 B
X PB11/I2C2_SDA/USART3_RX/TIM2_CH4 30 2100 -1300 150 L 39 39 1 1 B
X VSS_1 31 -2100 -3200 150 R 39 39 1 1 W
X VDD_1 32 -2100 -2700 150 R 39 39 1 1 W
X PB12/SPI2_NSS/I2C2_SMBA/USART3_CK/TIM1_BKIN/I2S2_WS 33 2100 -1400 150 L 39 39 1 1 B
X PB13/SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N 34 2100 -1500 150 L 39 39 1 1 B
X PB14/SPI2_MISO/USART3_RTS/TIM1_CH2N 35 2100 -1600 150 L 39 39 1 1 B
X PB15/SPI2_MOSI/TIM1_CH3N/I2S2_SD 36 2100 -1700 150 L 39 39 1 1 B
X PC6/I2S2_MCK/TIM8_CH1/SDIO_D6/TIM3_CH1 37 2100 -2500 150 L 39 39 1 1 B
X PC7/I2S3_MCK/TIM8_CH2/SDIO_D7/TIM3_CH2 38 2100 -2600 150 L 39 39 1 1 B
X PC8/TIM8_CH3/SDIO_D0/TIM3_CH3 39 2100 -2700 150 L 39 39 1 1 B
X PC15/OSC32_OUT 4 2100 -3400 150 L 39 39 1 1 B
X PC9/TIM8_CH4/SDIO_D1/TIM3_CH4 40 2100 -2800 150 L 39 39 1 1 B
X PA8/USART1_CK/TIM1_CH1/MCO 41 -2100 -1000 150 R 39 39 1 1 B
X PA9/USART1_TX/TIM1_CH2 42 -2100 -1100 150 R 39 39 1 1 B
X PA10/USART1_RX/TIM1_CH3 43 -2100 -1200 150 R 39 39 1 1 B
X PA11/USART1_CTS/CANRX/USBDM/TIM1_CH4 44 -2100 -1300 150 R 39 39 1 1 B
X PA12/USART1_RTS/CANTX/USBDP/TIM1_ETR 45 -2100 -1400 150 R 39 39 1 1 B
X JTMS/SWDIO/PA13 46 -2100 -1500 150 R 39 39 1 1 B
X VSS_2 47 -2100 -3300 150 R 39 39 1 1 W
X VDD_2 48 -2100 -2800 150 R 39 39 1 1 W
X JTCK/SWCLK/PA14 49 -2100 -1600 150 R 39 39 1 1 B
X OSC_IN/PD0/CANRX 5 -2100 -1900 150 R 39 39 1 1 I
X JTDI/SPI3_NSS/I2S3_WS/TIM2_CH1_ETR/PA15/SPI1_NSS 50 -2100 -1700 150 R 39 39 1 1 B
X PC10/UART4_TX/SDIO_D2/USART3_TX 51 2100 -2900 150 L 39 39 1 1 B
X PC11/UART4_RX/SDIO_D3/USART3_RX 52 2100 -3000 150 L 39 39 1 1 B
X PC12/UART5_TX/SDIO_CK/USART3_CK 53 2100 -3100 150 L 39 39 1 1 B
X PD2/TIM3_ETR/UART5_RX/SDIO_CMD 54 -2100 -2100 150 R 39 39 1 1 B
X JTDO/SPI3_SCK/I2S3_CK/TIM2_CH2/PB3/TRACESWO/SPI1_SCK 55 2100 -500 150 L 39 39 1 1 B
X JNTRST/SPI3_MISO/TIM3_CH1/PB4/SPI1_MISO 56 2100 -600 150 L 39 39 1 1 B
X PB5/I2C1_SMBA/SPI3_MOSI/I2S3_SD/TIM3_CH2/SPI1_MOSI 57 2100 -700 150 L 39 39 1 1 B
X PB6/I2C1_SCL/TIM4_CH1/USART1_TX 58 2100 -800 150 L 39 39 1 1 B
X PB7/I2C1_SDA/TIM4_CH2/USART1_RX 59 2100 -900 150 L 39 39 1 1 B
X OSC_OUT/PD1/CANTX 6 -2100 -2000 150 R 39 39 1 1 O
X BOOT0 60 -2100 -2300 150 R 39 39 1 1 B
X PB8/TIM4_CH3/SDIO_D4/I2C1_SCL/CANRX 61 2100 -1000 150 L 39 39 1 1 B
X PB9/TIM4_CH4/SDIO_D5//I2C1_SDA/CANTX 62 2100 -1100 150 L 39 39 1 1 B
X VSS_3 63 -2100 -3400 150 R 39 39 1 1 W
X VDD_3 64 -2100 -2900 150 R 39 39 1 1 W
X NRST 7 -2100 -2400 150 R 39 39 1 1 B
X PC0/ADC123_IN10 8 2100 -1900 150 L 39 39 1 1 B
X PC1/ADC123_IN11 9 2100 -2000 150 L 39 39 1 1 B
ENDDRAW
ENDDEF
#
# TPS5430-Malloc_Library
#
DEF TPS5430-Malloc_Library U 0 40 Y Y 1 F N
F0 "U" 0 400 50 H V C CNN
F1 "TPS5430-Malloc_Library" 0 300 50 H V C CNN
F2 "" 100 200 50 H I C CNN
F3 "" 100 200 50 H I C CNN
DRAW
S -250 250 250 -350 0 1 0 f
X Boot 1 350 50 100 L 50 50 1 1 I
X NC 2 -350 50 100 R 50 50 1 1 I
X NC 3 -350 -50 100 R 50 50 1 1 I
X VSense 4 350 -50 100 L 50 50 1 1 I
X ENA 5 -350 -150 100 R 50 50 1 1 I
X GND 6 -350 -250 100 R 50 50 1 1 I
X Vin 7 -350 150 100 R 50 50 1 1 I
X PH 8 350 150 100 L 50 50 1 1 I
X Pad 9 350 -250 100 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
