<module name="COMPUTE_CLUSTER0_GIC500SS_GIC_MESSAGE_BASED_SPIS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="GIC_MESSAGE_BASED_SPIS_Message_based_SPIs__1_GICD_SETSPI_NSR" acronym="GIC_MESSAGE_BASED_SPIS_Message_based_SPIs__1_GICD_SETSPI_NSR" offset="0x40" width="32" description="Non-Secure SPI Set Register">
		<bitfield id="MESSAGE_BASED_SPIS__1_GICD_SETSPI_NSR__0_10" width="10" begin="9" end="0" resetval="0x0" description="" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_MESSAGE_BASED_SPIS_Message_based_SPIs__2_GICD_CLRSPI_NSR" acronym="GIC_MESSAGE_BASED_SPIS_Message_based_SPIs__2_GICD_CLRSPI_NSR" offset="0x48" width="32" description="Non-Secure SPI Clear Register">
		<bitfield id="MESSAGE_BASED_SPIS__2_GICD_CLRSPI_NSR__0_10" width="10" begin="9" end="0" resetval="0x0" description="" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_MESSAGE_BASED_SPIS_Message_based_SPIs__3_GICD_SETSPI_SR" acronym="GIC_MESSAGE_BASED_SPIS_Message_based_SPIs__3_GICD_SETSPI_SR" offset="0x50" width="32" description="Secure SPI Set Register">
		<bitfield id="MESSAGE_BASED_SPIS__3_GICD_SETSPI_SR__0_10" width="10" begin="9" end="0" resetval="0x0" description="" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="GIC_MESSAGE_BASED_SPIS_Message_based_SPIs__4_GICD_CLRSPI_SR" acronym="GIC_MESSAGE_BASED_SPIS_Message_based_SPIs__4_GICD_CLRSPI_SR" offset="0x58" width="32" description="Secure SPI Clear Register">
		<bitfield id="MESSAGE_BASED_SPIS__4_GICD_CLRSPI_SR__0_10" width="10" begin="9" end="0" resetval="0x0" description="" range="9 - 0" rwaccess="R/W"/>
	</register>
</module>