(kicad_pcb (version 4) (host pcbnew 4.0.5+dfsg1-4)

  (general
    (links 174)
    (no_connects 72)
    (area 124.924999 74.924999 175.075001 125.075001)
    (thickness 1.6)
    (drawings 0)
    (tracks 0)
    (zones 0)
    (modules 0)
    (nets 1)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.254)
    (user_trace_width 0.2032)
    (user_trace_width 0.254)
    (user_trace_width 0.508)
    (user_trace_width 2.032)
    (trace_clearance 0.2032)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2032)
    (segment_width 0.2)
    (edge_width 0.15)
    (via_size 0.6858)
    (via_drill 0.3302)
    (via_min_size 0.6858)
    (via_min_drill 0.3302)
    (user_via 0.6858 0.3302)
    (user_via 1 0.5)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0)
    (uvia_min_drill 0)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.2)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x00030_80000001)
      (usegerberextensions false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")

  (net_class Default "This is the default net class."
    (clearance 0.2032)
    (trace_width 0.2032)
    (via_dia 0.6858)
    (via_drill 0.3302)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net -15VB)
    (add_net "/Communication Interface/CAN_N")
    (add_net "/Communication Interface/CAN_P")
    (add_net "/Communication Interface/RXD")
    (add_net "/Communication Interface/TXD")
    (add_net "/Communication Interface/uC_CAN_RX")
    (add_net "/Communication Interface/uC_CAN_RX_out")
    (add_net "/Communication Interface/uC_CAN_TX")
    (add_net "/Communication Interface/uC_CAN_TX_out")
    (add_net "/Current Sense/CS")
    (add_net "/Current Sense/DOUT")
    (add_net "/Current Sense/EF")
    (add_net "/Current Sense/G0")
    (add_net "/Current Sense/G1")
    (add_net "/Current Sense/G2")
    (add_net "/Current Sense/G3")
    (add_net "/Current Sense/G4")
    (add_net "/Current Sense/SCLK")
    (add_net "/Current Sense/SHUNT+")
    (add_net "/Current Sense/VREF")
    (add_net "/Current Sense/VREF_DIV2")
    (add_net 12VA)
    (add_net 15VB)
    (add_net 3.3VA)
    (add_net 3.3VB)
    (add_net 5VB)
    (add_net GNDA)
    (add_net GNDB)
    (add_net "Net-(C206-Pad2)")
    (add_net "Net-(C207-Pad1)")
    (add_net "Net-(C309-Pad2)")
    (add_net "Net-(C407-Pad2)")
    (add_net "Net-(C411-Pad2)")
    (add_net "Net-(D401-Pad1)")
    (add_net "Net-(J301-Pad1)")
    (add_net "Net-(J302-Pad1)")
    (add_net "Net-(L401-Pad2)")
    (add_net "Net-(L403-Pad2)")
    (add_net "Net-(R210-Pad1)")
    (add_net "Net-(R211-Pad1)")
    (add_net "Net-(R212-Pad1)")
    (add_net "Net-(R213-Pad1)")
    (add_net "Net-(R214-Pad1)")
    (add_net "Net-(R303-Pad1)")
    (add_net "Net-(R401-Pad1)")
    (add_net "Net-(U302-Pad5)")
    (add_net "Net-(U302-Pad8)")
  )

)
