
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035732                       # Number of seconds simulated
sim_ticks                                 35732022768                       # Number of ticks simulated
final_tick                               565296402705                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 258219                       # Simulator instruction rate (inst/s)
host_op_rate                                   325893                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2089111                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916176                       # Number of bytes of host memory used
host_seconds                                 17103.94                       # Real time elapsed on the host
sim_insts                                  4416565778                       # Number of instructions simulated
sim_ops                                    5574058038                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2648832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2852096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1274112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       973056                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7755136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2294528                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2294528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20694                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22282                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9954                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7602                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 60587                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17926                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17926                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     74130480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46569                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     79819047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50151                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35657427                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        60898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     27232044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               217036020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39404                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46569                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50151                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        60898                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             197022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          64214892                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               64214892                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          64214892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     74130480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46569                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     79819047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50151                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35657427                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        60898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     27232044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              281250912                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85688305                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30998178                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25422924                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017552                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13083372                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12088326                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158194                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87198                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32034412                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170283070                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30998178                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15246520                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36593414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10807693                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6849497                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15672433                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       809395                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84234809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.484299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.332954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47641395     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3659596      4.34%     60.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194628      3.79%     64.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440660      4.08%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3001739      3.56%     72.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1573425      1.87%     74.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026415      1.22%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2714557      3.22%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17982394     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84234809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361755                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.987238                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33693209                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6433489                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34814892                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542170                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8751040                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080637                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6469                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201967109                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50973                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8751040                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35367076                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2852609                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       896680                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33654328                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2713068                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195109086                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11577                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1692501                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748430                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          104                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271026938                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909796601                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909796601                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102767674                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34304                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18282                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7218852                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19233982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026262                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       244123                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3179942                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183926661                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147808433                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281846                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61025512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186400596                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2243                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84234809                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.754719                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909418                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30028181     35.65%     35.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17845611     21.19%     56.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11962867     14.20%     71.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7632154      9.06%     80.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7544611      8.96%     89.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4424392      5.25%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3395144      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745434      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656415      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84234809                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084050     70.01%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203844     13.17%     83.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260443     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121587248     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016819      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15749911     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8438433      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147808433                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.724955                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548376                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010476                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381681893                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244987526                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143660690                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149356809                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263371                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7021853                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          434                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1087                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284589                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8751040                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2095107                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164482                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183960948                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       315348                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19233982                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026262                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18265                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119691                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7979                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1087                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234543                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2362657                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145229468                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14798538                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578961                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22996377                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588022                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8197839                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.694858                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143807109                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143660690                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93712841                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261771198                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.676550                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357995                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61542282                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043012                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75483769                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.621831                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30173979     39.97%     39.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20453364     27.10%     67.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8374073     11.09%     78.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290754      5.68%     83.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3688869      4.89%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1810638      2.40%     91.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1994501      2.64%     93.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008252      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3689339      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75483769                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3689339                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255758632                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376687790                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1453496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856883                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856883                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.167020                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.167020                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655714406                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197063406                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189410006                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85688305                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30779743                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25046727                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2102355                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12983103                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12002485                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3252128                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89191                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30910677                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170806147                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30779743                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15254613                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37570777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11286719                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6335258                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15126539                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       888189                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83954478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.513235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46383701     55.25%     55.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3305219      3.94%     59.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2682745      3.20%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6476724      7.71%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1746799      2.08%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2259064      2.69%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1637425      1.95%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          913048      1.09%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18549753     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83954478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359206                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.993343                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32335483                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6148687                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36127931                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       245501                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9096867                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5237580                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41209                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204191021                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        77390                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9096867                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34697379                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1402338                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1251721                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33954111                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3552054                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     197000147                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        35373                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1470140                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1103570                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1658                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275880554                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919701964                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919701964                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169031526                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106849017                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39926                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22262                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9737637                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18378415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9333904                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146701                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3165362                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186272195                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38369                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147952654                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       286167                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64367523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196642694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5621                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83954478                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762296                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29091995     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18079533     21.53%     56.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11913814     14.19%     70.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8762932     10.44%     80.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7512006      8.95%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3909541      4.66%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3344570      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       627148      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       712939      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83954478                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         867807     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176500     14.48%     85.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175018     14.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123274568     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2105969      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16373      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14704319      9.94%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7851425      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147952654                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.726638                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1219331                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008241                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381365284                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250678743                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144196495                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149171985                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       555305                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7253998                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         3005                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          657                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2376650                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9096867                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         555686                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80760                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186310566                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       465866                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18378415                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9333904                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21995                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72300                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          657                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1259250                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179888                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2439138                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145618255                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13790385                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2334399                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21444904                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20533797                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7654519                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699395                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144292698                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144196495                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93989025                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265352985                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.682803                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354204                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99024636                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121611710                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64699653                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32748                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2107690                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74857610                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.624574                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139588                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29084367     38.85%     38.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20749328     27.72%     66.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8441677     11.28%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4739843      6.33%     84.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3885471      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1579378      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1879037      2.51%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       941569      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3556940      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74857610                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99024636                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121611710                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18081668                       # Number of memory references committed
system.switch_cpus1.commit.loads             11124414                       # Number of loads committed
system.switch_cpus1.commit.membars              16374                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17473234                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109576578                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2475805                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3556940                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257612033                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381725465                       # The number of ROB writes
system.switch_cpus1.timesIdled                  46680                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1733827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99024636                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121611710                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99024636                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.865323                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.865323                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.155638                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.155638                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655121771                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199336009                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188425109                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32748                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85688305                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31487407                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25672621                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2104558                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13319790                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12313369                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3396486                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93041                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31500714                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172899172                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31487407                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15709855                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38424708                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11179760                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5514197                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15555014                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1025392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84488932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.536724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.292241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46064224     54.52%     54.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2539729      3.01%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4759689      5.63%     63.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4734598      5.60%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2936765      3.48%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2338351      2.77%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1465767      1.73%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1369710      1.62%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18280099     21.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84488932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367464                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.017769                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32852468                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5454356                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36906600                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226447                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9049054                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5323468                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207472811                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9049054                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35241507                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1012614                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1181084                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34698499                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3306168                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     200027529                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1373225                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1013336                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280852710                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    933150613                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    933150613                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173699252                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107153363                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35611                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17105                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9208232                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18529261                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9438670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119063                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3150789                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188604643                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34209                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150211697                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       292751                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63804991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    195185655                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84488932                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777886                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897375                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29044805     34.38%     34.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18354309     21.72%     56.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12069884     14.29%     70.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7940187      9.40%     79.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8374519      9.91%     89.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4041997      4.78%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3195158      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       726534      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       741539      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84488932                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         934742     72.33%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        180213     13.94%     86.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177387     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125650257     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2017801      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17103      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14523973      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8002563      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150211697                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.753001                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1292342                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008603                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386497416                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252444189                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146783666                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151504039                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       469112                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7205741                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2098                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2265278                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9049054                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         530184                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91261                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188638855                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       378307                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18529261                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9438670                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17105                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71650                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1315158                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1171768                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2486926                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148227778                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13861675                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1983916                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21673230                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21016737                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7811555                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.729848                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146829376                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146783666                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93559485                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268513149                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.712995                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348435                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101162052                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124560075                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64079211                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34208                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2129978                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75439878                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.651117                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.148716                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28687254     38.03%     38.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21112474     27.99%     66.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8775786     11.63%     77.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4366513      5.79%     83.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4359426      5.78%     89.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1756847      2.33%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1765786      2.34%     93.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       946501      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3669291      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75439878                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101162052                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124560075                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18496902                       # Number of memory references committed
system.switch_cpus2.commit.loads             11323513                       # Number of loads committed
system.switch_cpus2.commit.membars              17104                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17978906                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112219056                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2569034                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3669291                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260409873                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386333566                       # The number of ROB writes
system.switch_cpus2.timesIdled                  34436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1199373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101162052                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124560075                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101162052                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847040                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847040                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.180582                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.180582                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665855248                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203898853                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190561640                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34208                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85688305                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32178017                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26256203                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2147663                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13642085                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12675559                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3326678                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94298                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33340145                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             174811458                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32178017                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16002237                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37894992                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11205858                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5081463                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16233064                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       830117                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85357038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.532485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.337254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47462046     55.60%     55.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3115604      3.65%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4643158      5.44%     64.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3228099      3.78%     68.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2257242      2.64%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2206401      2.58%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1340107      1.57%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2857439      3.35%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18246942     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85357038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.375524                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.040085                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34279438                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5319957                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36188606                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       528886                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9040145                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5418753                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     209392113                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9040145                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36201981                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         518798                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2026163                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34755650                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2814296                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     203163787                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1173749                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       956927                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    284987138                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    945704564                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    945704564                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175449206                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       109537804                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36594                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17503                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8353722                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18627451                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9534780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       113761                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3234409                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         189337337                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34928                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        151248851                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       300315                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     63113351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    193180754                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           68                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85357038                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.771955                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914263                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30565545     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16926826     19.83%     55.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12549015     14.70%     70.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8198377      9.60%     79.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8182424      9.59%     89.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3966901      4.65%     94.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3512228      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       654481      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       801241      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85357038                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         823795     71.29%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        163412     14.14%     85.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168282     14.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126529446     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1908838      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17428      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14868936      9.83%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7924203      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     151248851                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.765105                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1155489                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007640                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    389310543                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    252486018                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    147064362                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152404340                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       473601                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7227020                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6328                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          402                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2285204                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9040145                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         275344                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50851                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    189372267                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       653504                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18627451                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9534780                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17498                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42808                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          402                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1308729                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1168024                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2476753                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148468514                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13891739                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2780336                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21628711                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21099526                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7736972                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.732658                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             147127443                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            147064362                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95287294                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        270746593                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.716271                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351943                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102010810                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125742625                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63629841                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34860                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2164885                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76316893                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.647638                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.173369                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29252526     38.33%     38.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21822025     28.59%     66.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8240653     10.80%     77.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4617689      6.05%     83.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3927436      5.15%     88.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1755702      2.30%     91.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1683568      2.21%     93.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1141787      1.50%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3875507      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76316893                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102010810                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125742625                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18650007                       # Number of memory references committed
system.switch_cpus3.commit.loads             11400431                       # Number of loads committed
system.switch_cpus3.commit.membars              17430                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18243852                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113200775                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2600705                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3875507                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           261813852                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          387790917                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18634                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 331267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102010810                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125742625                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102010810                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.839992                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.839992                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.190487                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.190487                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       666797701                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204608389                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      192428251                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34860                       # number of misc regfile writes
system.l2.replacements                          60594                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                          1415540                       # Total number of references to valid blocks.
system.l2.sampled_refs                          76978                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.388890                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            66.790851                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.237038                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4274.795498                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.749063                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3528.822212                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      2.416685                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2093.478760                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.791550                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1572.983730                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1646.399654                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1416.891314                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            997.676558                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            774.967085                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004077                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000137                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.260913                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000168                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.215382                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000148                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.127776                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000231                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.096007                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.100488                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.086480                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.060893                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.047300                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        74939                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        49642                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29411                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        26066                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  180058                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            46968                       # number of Writeback hits
system.l2.Writeback_hits::total                 46968                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        74939                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        49642                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        26066                       # number of demand (read+write) hits
system.l2.demand_hits::total                   180058                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        74939                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        49642                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29411                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        26066                       # number of overall hits
system.l2.overall_hits::total                  180058                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20694                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        22282                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9954                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         7602                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 60587                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20694                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        22282                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9954                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7602                       # number of demand (read+write) misses
system.l2.demand_misses::total                  60587                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20694                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        22282                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9954                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7602                       # number of overall misses
system.l2.overall_misses::total                 60587                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       424443                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1146043025                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       681633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1177602183                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       620749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    569006644                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       790748                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    421452129                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3316621554                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       424443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1146043025                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       681633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1177602183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       620749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    569006644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       790748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    421452129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3316621554                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       424443                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1146043025                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       681633                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1177602183                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       620749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    569006644                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       790748                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    421452129                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3316621554                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95633                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71924                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39365                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33668                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              240645                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        46968                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             46968                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95633                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71924                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39365                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33668                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               240645                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95633                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71924                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39365                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33668                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              240645                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.216390                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.309799                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.252864                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.225793                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.251769                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.216390                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.309799                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.252864                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.225793                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.251769                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.216390                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.309799                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.252864                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.225793                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.251769                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 38585.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55380.449647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 52433.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52849.931918                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44339.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 57163.617038                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 46514.588235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 55439.638122                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54741.471834                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 38585.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55380.449647                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 52433.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52849.931918                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44339.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 57163.617038                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 46514.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 55439.638122                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54741.471834                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 38585.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55380.449647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 52433.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52849.931918                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44339.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 57163.617038                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 46514.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 55439.638122                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54741.471834                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17926                       # number of writebacks
system.l2.writebacks::total                     17926                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20694                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        22282                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9954                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         7602                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            60587                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        22282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             60587                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        22282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            60587                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       360251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1027482713                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       607436                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1048956967                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       538876                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    511478287                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       692141                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    377507222                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2967623893                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       360251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1027482713                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       607436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1048956967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       538876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    511478287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       692141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    377507222                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2967623893                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       360251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1027482713                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       607436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1048956967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       538876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    511478287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       692141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    377507222                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2967623893                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.216390                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.309799                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.252864                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.225793                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.251769                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.216390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.309799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.252864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.225793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.251769                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.216390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.309799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.252864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.225793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.251769                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 32750.090909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49651.237702                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46725.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47076.427924                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38491.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 51384.196002                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40714.176471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 49658.934754                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48981.198822                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 32750.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49651.237702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46725.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47076.427924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38491.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 51384.196002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 40714.176471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 49658.934754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48981.198822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 32750.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49651.237702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46725.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47076.427924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38491.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 51384.196002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 40714.176471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 49658.934754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48981.198822                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996549                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015680082                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843339.531760                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996549                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15672421                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15672421                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15672421                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15672421                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15672421                       # number of overall hits
system.cpu0.icache.overall_hits::total       15672421                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       514095                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       514095                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       514095                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       514095                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       514095                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       514095                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15672433                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15672433                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15672433                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15672433                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15672433                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15672433                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 42841.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 42841.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 42841.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 42841.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 42841.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 42841.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       436113                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       436113                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       436113                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       436113                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       436113                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       436113                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39646.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 39646.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 39646.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 39646.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 39646.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 39646.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95633                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191896067                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95889                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.231288                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489918                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510082                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915976                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084024                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11631440                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11631440                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709460                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709460                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17323                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17323                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19340900                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19340900                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19340900                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19340900                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       359154                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       359154                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       359219                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        359219                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       359219                       # number of overall misses
system.cpu0.dcache.overall_misses::total       359219                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11254646146                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11254646146                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2628563                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2628563                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11257274709                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11257274709                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11257274709                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11257274709                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11990594                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11990594                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19700119                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19700119                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19700119                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19700119                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029953                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029953                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018234                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018234                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018234                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018234                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31336.546846                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31336.546846                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 40439.430769                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40439.430769                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31338.193996                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31338.193996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31338.193996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31338.193996                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16796                       # number of writebacks
system.cpu0.dcache.writebacks::total            16796                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       263521                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       263521                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       263586                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       263586                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       263586                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       263586                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95633                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95633                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95633                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95633                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95633                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95633                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1855853818                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1855853818                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1855853818                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1855853818                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1855853818                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1855853818                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007976                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007976                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004854                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004854                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004854                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004854                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19405.998118                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19405.998118                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19405.998118                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19405.998118                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19405.998118                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19405.998118                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996933                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020207278                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056869.512097                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996933                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15126523                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15126523                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15126523                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15126523                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15126523                       # number of overall hits
system.cpu1.icache.overall_hits::total       15126523                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       857968                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       857968                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       857968                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       857968                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       857968                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       857968                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15126539                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15126539                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15126539                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15126539                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15126539                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15126539                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        53623                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        53623                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        53623                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        53623                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        53623                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        53623                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       700411                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       700411                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       700411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       700411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       700411                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       700411                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53877.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53877.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53877.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53877.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53877.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53877.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71924                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181174305                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72180                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2510.034705                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.711577                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.288423                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901217                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098783                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10478232                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10478232                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6924507                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6924507                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21632                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21632                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16374                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16374                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17402739                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17402739                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17402739                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17402739                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153466                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153466                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153466                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153466                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153466                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153466                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5353408012                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5353408012                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5353408012                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5353408012                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5353408012                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5353408012                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10631698                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10631698                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6924507                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6924507                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17556205                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17556205                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17556205                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17556205                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014435                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014435                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008741                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008741                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008741                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008741                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34883.348833                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34883.348833                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34883.348833                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34883.348833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34883.348833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34883.348833                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13160                       # number of writebacks
system.cpu1.dcache.writebacks::total            13160                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81542                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81542                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81542                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81542                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81542                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81542                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71924                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71924                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71924                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71924                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71924                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71924                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1651334083                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1651334083                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1651334083                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1651334083                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1651334083                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1651334083                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22959.430552                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22959.430552                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22959.430552                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22959.430552                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22959.430552                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22959.430552                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997729                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018514871                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199816.136069                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997729                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15554997                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15554997                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15554997                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15554997                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15554997                       # number of overall hits
system.cpu2.icache.overall_hits::total       15554997                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       830752                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       830752                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       830752                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       830752                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       830752                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       830752                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15555014                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15555014                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15555014                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15555014                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15555014                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15555014                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48867.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48867.764706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48867.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48867.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48867.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48867.764706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       646089                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       646089                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       646089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       646089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       646089                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       646089                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46149.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46149.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39365                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169848333                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39621                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4286.826001                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.835774                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.164226                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905608                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094392                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10574619                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10574619                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7139741                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7139741                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17105                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17105                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17104                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17104                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17714360                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17714360                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17714360                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17714360                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103509                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103509                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103509                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103509                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103509                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103509                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3847001536                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3847001536                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3847001536                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3847001536                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3847001536                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3847001536                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10678128                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10678128                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7139741                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7139741                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17104                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17104                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17817869                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17817869                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17817869                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17817869                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009694                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009694                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005809                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005809                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005809                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005809                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 37165.865152                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 37165.865152                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 37165.865152                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 37165.865152                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 37165.865152                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37165.865152                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8767                       # number of writebacks
system.cpu2.dcache.writebacks::total             8767                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64144                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64144                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64144                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64144                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64144                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64144                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39365                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39365                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39365                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39365                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39365                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39365                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    811754983                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    811754983                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    811754983                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    811754983                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    811754983                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    811754983                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20621.236708                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20621.236708                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20621.236708                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20621.236708                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20621.236708                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20621.236708                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.014955                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022583610                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208603.909287                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.014955                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025665                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740409                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16233045                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16233045                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16233045                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16233045                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16233045                       # number of overall hits
system.cpu3.icache.overall_hits::total       16233045                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       968582                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       968582                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       968582                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       968582                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       968582                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       968582                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16233064                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16233064                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16233064                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16233064                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16233064                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16233064                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst        50978                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        50978                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst        50978                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        50978                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst        50978                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        50978                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       843759                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       843759                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       843759                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       843759                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       843759                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       843759                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 49632.882353                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 49632.882353                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 49632.882353                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 49632.882353                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 49632.882353                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 49632.882353                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33668                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164963643                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33924                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4862.741510                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.019879                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.980121                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902421                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097579                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10573334                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10573334                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7214718                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7214718                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17459                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17459                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17430                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17430                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17788052                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17788052                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17788052                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17788052                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        69342                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        69342                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        69342                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         69342                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        69342                       # number of overall misses
system.cpu3.dcache.overall_misses::total        69342                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2109054868                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2109054868                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2109054868                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2109054868                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2109054868                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2109054868                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10642676                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10642676                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7214718                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7214718                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17430                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17430                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17857394                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17857394                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17857394                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17857394                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006515                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006515                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003883                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003883                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003883                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003883                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30415.258689                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30415.258689                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 30415.258689                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 30415.258689                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 30415.258689                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30415.258689                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8245                       # number of writebacks
system.cpu3.dcache.writebacks::total             8245                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35674                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35674                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35674                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35674                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35674                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35674                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33668                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33668                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33668                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33668                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33668                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33668                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    666298246                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    666298246                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    666298246                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    666298246                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    666298246                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    666298246                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 19790.253237                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19790.253237                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19790.253237                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19790.253237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 19790.253237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19790.253237                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
