{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740615581065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740615581066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 19:19:40 2025 " "Processing started: Wed Feb 26 19:19:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740615581066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740615581066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2CTesting -c I2CTesting " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2CTesting -c I2CTesting" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740615581066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1740615581851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_user_logic_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_user_logic_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_user_logic_read-logic " "Found design unit 1: i2c_user_logic_read-logic" {  } { { "i2c_user_logic_ADC.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project3/I2CTesting/i2c_user_logic_ADC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740615582301 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_user_logic_read " "Found entity 1: i2c_user_logic_read" {  } { { "i2c_user_logic_ADC.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project3/I2CTesting/i2c_user_logic_ADC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740615582301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740615582301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_user_logic_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_user_logic_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_user_logic-logic " "Found design unit 1: i2c_user_logic-logic" {  } { { "i2c_user_logic_LCD.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project3/I2CTesting/i2c_user_logic_LCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740615582309 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_user_logic " "Found entity 1: i2c_user_logic" {  } { { "i2c_user_logic_LCD.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project3/I2CTesting/i2c_user_logic_LCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740615582309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740615582309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project3/I2CTesting/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740615582317 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project3/I2CTesting/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740615582317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740615582317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115-structural " "Found design unit 1: DE2_115-structural" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project3/I2CTesting/DE2_115.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740615582325 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project3/I2CTesting/DE2_115.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740615582325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740615582325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_user_logic_combo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_user_logic_combo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_user_logic_combo-logic " "Found design unit 1: i2c_user_logic_combo-logic" {  } { { "i2c_user_logic_combo.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project3/I2CTesting/i2c_user_logic_combo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740615582334 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_user_logic_combo " "Found entity 1: i2c_user_logic_combo" {  } { { "i2c_user_logic_combo.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project3/I2CTesting/i2c_user_logic_combo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1740615582334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1740615582334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1740615583449 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst_i2c_user_logic_ADC i2c_user_logic_ADC " "Node instance \"inst_i2c_user_logic_ADC\" instantiates undefined entity \"i2c_user_logic_ADC\"" {  } { { "DE2_115.vhd" "inst_i2c_user_logic_ADC" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project3/I2CTesting/DE2_115.vhd" 152 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1740615583477 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740615583728 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 26 19:19:43 2025 " "Processing ended: Wed Feb 26 19:19:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740615583728 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740615583728 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740615583728 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740615583728 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740615584355 ""}
