Return-Path: <devicetree+bounces-307496-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id cfkVDY4BI2psgQEAu9opvQ
	(envelope-from <devicetree+bounces-307496-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Fri, 05 Jun 2026 19:04:14 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sin.lore.kernel.org (sin.lore.kernel.org [104.64.211.4])
	by mail.lfdr.de (Postfix) with ESMTPS id 4DB2B64A002
	for <lists+devicetree@lfdr.de>; Fri, 05 Jun 2026 19:04:13 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=suse.com header.s=google header.b=Lsc7OSER;
	spf=pass (mail.lfdr.de: domain of "devicetree+bounces-307496-lists+devicetree=lfdr.de@vger.kernel.org" designates 104.64.211.4 as permitted sender) smtp.mailfrom="devicetree+bounces-307496-lists+devicetree=lfdr.de@vger.kernel.org";
	dmarc=pass (policy=quarantine) header.from=suse.com;
	arc=pass ("subspace.kernel.org:s=arc-20240116:i=1")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sin.lore.kernel.org (Postfix) with ESMTP id 3BDC1300B532
	for <lists+devicetree@lfdr.de>; Fri,  5 Jun 2026 16:46:09 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 74109381AF0;
	Fri,  5 Jun 2026 16:46:06 +0000 (UTC)
X-Original-To: devicetree@vger.kernel.org
Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 869F63B42DE
	for <devicetree@vger.kernel.org>; Fri,  5 Jun 2026 16:46:01 +0000 (UTC)
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1780677966; cv=none; b=K8/odg+6Oy4MPJ44IKlO+7Q8fv+k25rvkISRlSRszhdb8NMepWAnlPKTdyeyDQXYbWjxuPm8CObvAynagrR8dfy7tj9WIjRQe/dzw4+TPJGnU5LTja7V9LdV9WOh8JXVR576GsiVVRJ2/6QJCT5KsbzFtNjqS1Fv9fju9uO9+og=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1780677966; c=relaxed/simple;
	bh=gl4GXz0pkJkVySBV2UzNtWWuh1RCQRovPgbWfsT5OpU=;
	h=From:Date:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=IHfljh4NHuoqtJH7sKJAakX2x1OKLHp/Fp62ENpmuWvPQSmmBOHFPiYQ9/vv7kXdlyKvlH8h+a1edjf/D7pK7N8EROsHOaB7M35tUzKs8/tIW6JtO0JcHDK7oAkfhfMbmJztIpTIKls7vXHt39bDclPLOOebjajTByya109ecME=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com; spf=pass smtp.mailfrom=suse.com; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b=Lsc7OSER; arc=none smtp.client-ip=209.85.221.50
Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-45eedc94d37so1159186f8f.3
        for <devicetree@vger.kernel.org>; Fri, 05 Jun 2026 09:46:01 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=suse.com; s=google; t=1780677960; x=1781282760; darn=vger.kernel.org;
        h=in-reply-to:content-transfer-encoding:content-disposition
         :mime-version:references:message-id:subject:cc:to:date:from:from:to
         :cc:subject:date:message-id:reply-to;
        bh=7/bVhxDW80Ml2W4z6DxoWwwjha2Agd6LJvMQpClQTGI=;
        b=Lsc7OSERs8r9VF8FxtNIjmlYXWu6r8cH5Styfvl4m+tSl7LiharlzE0CPJHwIdqdP7
         6a4jhcP7Mb+1hGHps1WLSwM1/hZ9Yeayob3kL/dmUFLGgbZ98fmJuFRladmrRxBs2DyZ
         xB+iLgIuAVwiSFOogwaMbTHfrv7czoy9DkQmSlPAgo3O2NdlkJe7BIVJlW2eeb7pgq/+
         zaFWo+b6Ow1vml9do1xjErdweGsDpSQlMMEX1Hk9GHZX9d8xv7B23XQ9UJrQuvFpwQZG
         E6MeDG5VKjD5dQoTFrKj6oLo2Vr/j0sY9SE0lzjx8ofe9qFS2YXfudsMZfUXxVlhS+9P
         eo9g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1780677960; x=1781282760;
        h=in-reply-to:content-transfer-encoding:content-disposition
         :mime-version:references:message-id:subject:cc:to:date:from:x-gm-gg
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
        bh=7/bVhxDW80Ml2W4z6DxoWwwjha2Agd6LJvMQpClQTGI=;
        b=XVxIgs21LghJ0B/FCoXDjMfCzkBClc9M3TOh23l2xh4KVkOG9rA3gYcv5dDgvOzVXx
         psc1f0z10ACzcNlQOj/KDKGhIP2ZdU5vl5ruomot4A73A2uCuBIluzC33FwgLcD+t+br
         PlgaxeliqiPyI5O849cx8m6cPE+M9RoNugmXOfRS5bSwtyeyLWGxQVsS3D8yt7RAkW7a
         4Khpv9uskNxJgOpqr3pkfh769ADKrJ5z7buVarVVGu8LSQgxyblcsMb2MBaP+uERn0dj
         bIEpB6jMHqiKdK/BYOzBFR47v1pgDrS1qHdgB+ohMvTLAsQOXKfQ8QDJ+1Thi8vv1hUe
         aiLw==
X-Forwarded-Encrypted: i=1; AFNElJ+C3q1To3JjKIccg3oymeo0iKW/p58dHM5sgPI9kn5qk24cwkV27kIrvRBd48wHn7BBXiKqJ08nWvIg@vger.kernel.org
X-Gm-Message-State: AOJu0YxXiTOeI6B41hfIO23IK80JUzNvc7zNFC1ar5n6mJnbDX8k6yaQ
	pq/NpsdxvPkI4FA1AEayZNtbPtzh4IHmAcjSW/OEodZLGLF6hQcZsZ4GhiFHe6cyYoY=
X-Gm-Gg: Acq92OHxTQaDtugpnj0PyeBkwgAHy5GQTYFsxa2+42VbzlGSe87ltvl53VLVfMjLa+8
	oXnmd3VrYc4DXAmfkUzSj6yhnOUwOm/7w8ef8Kxm9SJv8yCEMK013adllAy9anCnpdGbaQbKSZN
	l4D3fXWK+nhRrFTjmK8Fn9JHZm8E+fNnFfkJlWoErJzcvTp9gnPu7l8B33gx83hoRevTnI/LdOw
	DOaCY7arPyDwAUH5+p7dDuKRsDoSmWDmLgIaKjiNVgJtuhmSt1AaL3ib6TLtLp8uCzP1N8/als0
	cAHHXAlCTAp6Vp+Hx/IRNt6anKODf6q2Z8ptrEmDghRXysJaTKOQq/C6Wgp62Q1CpOgG4sQ18K+
	sdSAaZKD9Dgq1z8xMhaubT6zpoyzBSVHvYJpDk2MYVLa2shxS3DXo2lu3ZI9pV6YLkL8MoNlqGD
	7EDaF/0wtXdg+6qMqVYa8C53uDZerTZN0=
X-Received: by 2002:a05:6000:2c08:b0:460:3a90:b2b6 with SMTP id ffacd0b85a97d-4603a90b341mr1676307f8f.11.1780677959574;
        Fri, 05 Jun 2026 09:45:59 -0700 (PDT)
Received: from localhost ([195.94.146.6])
        by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-4601f344762sm29175399f8f.23.2026.06.05.09.45.57
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Fri, 05 Jun 2026 09:45:59 -0700 (PDT)
From: Andrea della Porta <andrea.porta@suse.com>
X-Google-Original-From: Andrea della Porta <aporta@suse.de>
Date: Fri, 5 Jun 2026 18:49:17 +0200
To: Uwe =?iso-8859-1?Q?Kleine-K=F6nig?= <u.kleine-koenig@baylibre.com>
Cc: Andrea della Porta <andrea.porta@suse.com>,
	sashiko-reviews@lists.linux.dev, conor+dt@kernel.org,
	devicetree@vger.kernel.org, robh@kernel.org
Subject: Re: [PATCH v4 2/3] pwm: rp1: Add RP1 PWM controller driver
Message-ID: <aiL-DWqU5bnIPL8B@apocalypse>
References: <8eef956a5eb473f051bbda89ec4c9991c1b47de2.1780498640.git.andrea.porta@suse.com>
 <20260603154716.1B5C41F00893@smtp.kernel.org>
 <aiGAINsTG8VZLn28@apocalypse>
 <aiHn5-gQMbjttrR6@monoceros>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <aiHn5-gQMbjttrR6@monoceros>
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-0.16 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	MID_RHS_NOT_FQDN(0.50)[];
	DMARC_POLICY_ALLOW(-0.50)[suse.com,quarantine];
	R_DKIM_ALLOW(-0.20)[suse.com:s=google];
	R_SPF_ALLOW(-0.20)[+ip4:104.64.211.4:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-307496-lists,devicetree=lfdr.de];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:u.kleine-koenig@baylibre.com,m:andrea.porta@suse.com,m:sashiko-reviews@lists.linux.dev,m:conor+dt@kernel.org,m:devicetree@vger.kernel.org,m:robh@kernel.org,m:conor@kernel.org,s:lists@lfdr.de];
	FORGED_SENDER(0.00)[andrea.porta@suse.com,devicetree@vger.kernel.org];
	TO_DN_SOME(0.00)[];
	RECEIVED_HELO_LOCALHOST(0.00)[];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORWARDED(0.00)[lists@lfdr.de];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	RCPT_COUNT_FIVE(0.00)[6];
	FORGED_SENDER_FORWARDING(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[andrea.porta@suse.com,devicetree@vger.kernel.org];
	DKIM_TRACE(0.00)[suse.com:+];
	ALIAS_RESOLVED(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MISSING_XM_UA(0.00)[];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	ASN(0.00)[asn:63949, ipnet:104.64.192.0/19, country:SG];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[sin.lore.kernel.org:helo,sin.lore.kernel.org:rdns,suse.com:from_mime,suse.com:dkim,vger.kernel.org:from_smtp,apocalypse:mid]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: 4DB2B64A002

Hi Uwe,

On 23:28 Thu 04 Jun     , Uwe Kleine-König wrote:
> Hello Andrea,
> 
> On Thu, Jun 04, 2026 at 03:39:44PM +0200, Andrea della Porta wrote:
> > On 15:47 Wed 03 Jun     , sashiko-bot@kernel.org wrote:
> > > Thank you for your contribution! Sashiko AI review found 8 potential issue(s) to consider:
> > > - [High] Missing `pwmchip_remove()` on the `of_syscon_register_regmap()` error path leaves a dangling PWM chip.

<...snip...>

> > > > +static int rp1_pwm_round_waveform_tohw(struct pwm_chip *chip,
> > > > +				       struct pwm_device *pwm,
> > > > +				       const struct pwm_waveform *wf,
> > > > +				       void *_wfhw)
> > > > +{
> > > > +	struct rp1_pwm *rp1 = pwmchip_get_drvdata(chip);
> > > > +	u64 period_ticks, duty_ticks, offset_ticks;
> > > > +	struct rp1_pwm_waveform *wfhw = _wfhw;
> > > > +	u64 clk_rate = rp1->clk_rate;
> > > > +	int ret = 0;
> > > > +
> > > > +	if (!wf->period_length_ns) {
> > > > +		wfhw->enabled = false;
> > > > +		return 0;
> > > > +	}
> > > > +
> > > > +	period_ticks = mul_u64_u64_div_u64(wf->period_length_ns, clk_rate, NSEC_PER_SEC);
> > > > +
> > > > +	/*
> > > > +	 * The period is limited to U32_MAX - 1
> > > > +	 * to allow 100% duty cycle.
> > > > +	 */
> > > > +	if (period_ticks > U32_MAX) {
> > > > +		period_ticks = U32_MAX - 1;
> > > 
> > > [Severity: Medium]
> > > Does this limit check break monotonicity for large periods?
> > > 
> > > If the requested period translates to U32_MAX, this condition is false and
> > > the period becomes U32_MAX - 1.
> > > 
> > > If it translates to U32_MAX + 1, it becomes U32_MAX - 1, which is then
> > > subtracted by 1 later, yielding U32_MAX - 2. This makes a larger requested
> > > period result in a smaller actual hardware period.
> > 
> > Ack. I will set period_ticks = U32_MAX in that if.
> > 
> > > 
> > > > +	} else if (!period_ticks) {
> > > > +		period_ticks = 2;
> > > > +		ret = 1;
> > > > +	}
> > > 
> > > [Severity: Medium]
> > > Is returning a positive integer here intentional?
> > > 
> > > The PWM core subsystem expects round_waveform_tohw callbacks to return 0 on
> > > success or a negative error code on failure. Returning 1 could propagate as
> > > an error up to consumer drivers, breaking operation for very small periods.
> > 
> > It should return 1 in case the if any value is rounded, which in this case 
> > is the period.
> 
> Ack. However it's a bit strange that you fixup period_ticks = 0 to 2
> while 1 is kept as is. Either using 1 is invalid, then it should be
> updated to two, too. Or it gives a shorter period than 2, then 0 should
> be fixed up to 1 only.

Right. The condition should be: (period_ticks < 2).

> 
> > > > +	duty_ticks = mul_u64_u64_div_u64(wf->duty_length_ns, clk_rate, NSEC_PER_SEC);
> > > [ ... ]
> > > > +static int rp1_pwm_round_waveform_fromhw(struct pwm_chip *chip,
> > > > +					 struct pwm_device *pwm,
> > > > +					 const void *_wfhw,
> > > > +					 struct pwm_waveform *wf)
> > > > +{
> > > > +	struct rp1_pwm *rp1 = pwmchip_get_drvdata(chip);
> > > > +	const struct rp1_pwm_waveform *wfhw = _wfhw;
> > > > +	u64 clk_rate = rp1->clk_rate;
> > > > +	u32 ticks;
> > > > +
> > > > +	*wf = (struct pwm_waveform){ };
> > > > +
> > > > +	if (!wfhw->enabled)
> > > > +		return 0;
> > > > +
> > > > +	wf->period_length_ns = DIV_ROUND_UP_ULL((u64)(wfhw->period_ticks + 1) * NSEC_PER_SEC,
> > > > +						clk_rate);
> > > 
> > > [Severity: Medium]
> > > Could this encounter a 32-bit integer overflow?
> > > 
> > > Since wfhw->period_ticks is a 32-bit integer, the addition of 1 happens in
> > > 32-bit space before the cast to u64.
> > > 
> > > If the hardware register was configured to 0xffffffff by the bootloader for
> > > a 100% duty cycle, 0xffffffff + 1 wraps around to 0, producing a period of 0.
> > > 
> > > Should the cast be placed before the addition?
> > 
> > Ack. 0xffffffff should be deemed as a non valid value though.
> > 
> > > 
> > > > +
> > > > +	if (!wfhw->inverted_polarity) {
> > > > +		wf->duty_length_ns = DIV_ROUND_UP_ULL((u64)wfhw->duty_ticks * NSEC_PER_SEC,
> > > > +						      clk_rate);
> > > > +	} else {
> > > > +		ticks = wfhw->period_ticks + 1 - wfhw->duty_ticks;
> > > > +		wf->duty_length_ns = DIV_ROUND_UP_ULL((u64)ticks * NSEC_PER_SEC, clk_rate);
> > > 
> > > [Severity: Medium]
> > > Will this subtraction underflow if the hardware is configured for a 100%
> > > duty cycle?
> > > 
> > > The driver allows duty_ticks to exceed period_ticks + 1 to achieve a 100%
> > > duty cycle.
> > 
> > The driver is not allowing this since tohw() has this: 
> > 
> > duty_ticks = min(duty_ticks, period_ticks);
> > 
> > Anyway, if fromhw() is called first and the bootloader has configured 0xffffffff
> > in the period register, should it returns an error? The period should always be
> > at most U32_MAX-1.
> 
> I'm not sure if this triggers a PWM_DEBUG check, but I'd say the right
> thing is to let fromhw() report what the actual setting even if tohw()
> will never result in that setting.

Perfect, so the current behavior is fine.

> 
> Thinking again, the tohw() callback could be a bit more clever and also
> use period_ticks = 0xffffffff, as this fine if duty_ticks is less than
> this value and if duty_ticks = period_ticks = 0xffffffff you can still
> configure the hardware using period_ticks = 0xfffffffe to achieve the
> 100% relative dutycycle. (But keeping the current behaviour is fine for
> me, too.)

I think this is what it's currently doing in this patch iteration. I stand
corrected here when I said that period_ticks should be at max U32_MAX-1: logically
it can be U32_MAX but it's getting 'translated' into U32_MAX-1 as the value which 
is fed to the register. So the period is still U32_MAX, accounting for the extra
tick at the end. So I guess we're on the same page.

> 
> > > > +		wf->duty_offset_ns = wf->period_length_ns - wf->duty_length_ns;
> > > > +	}
> > > > +
> > > > +	return 0;
> > > > +}
> > > > +
> > > > +static int rp1_pwm_write_waveform(struct pwm_chip *chip,
> > > > +				  struct pwm_device *pwm,
> > > > +				  const void *_wfhw)
> > > > +{
> > > > +	struct rp1_pwm *rp1 = pwmchip_get_drvdata(chip);
> > > > +	const struct rp1_pwm_waveform *wfhw = _wfhw;
> > > > +	u32 value, ctrl;
> > > > +
> > > > +	/* early exit if disabled */
> > > > +	regmap_read(rp1->regmap, RP1_PWM_GLB_CTRL, &ctrl);
> > > > +	if (!wfhw->enabled) {
> > > > +		ctrl &= ~RP1_PWM_GLB_CTRL_CHANNEL_ENABLE(pwm->hwpwm);
> > > > +		goto exit_disable;
> > > > +	}
> > > 
> > > [Severity: High]
> > > Does skipping the polarity update here cause the output to erroneously
> > > remain HIGH while disabled?
> > > 
> > > The early exit skips the read-modify-write block that updates
> > > RP1_PWM_CHAN_CTRL_POLARITY.
> > > 
> > > The driver notes state that when disabled, the output is driven to 1 if
> > > polarity is inversed. If a channel previously configured with inverted
> > > polarity is disabled, it seems it will continually output a HIGH signal,
> > > violating the PWM framework expectation.
> > 
> > I'm not sure whether an inverted polarity pin shoudl stay low when disabled.
> > After all, the inactive state for a reversed pin is high.
> 
> Sashiko's concern is correctly stated, if you go from
> 
> 	polarity = inversed, enabled
> 
> to
> 
> 	polarity = normal, disabled
> 
> the output stays high, which is active for polarity = normal.

Ack. I'll set the polarity first so there will be no uncovered corner
case.

> 
> However the behaviour of a disabled PWM isn't specified, so any
> behaviour is fine, the only objective is to save power. And if the
> consumer relies on a constant inactive output, it's supposed to not
> disable it.
> 
> For me both behaviours are fine. Making the hardware emit the inactive
> level might prevent a surprise if the consumer isn't aware of the
> missing guarantee, but being lazy and so surprise the consumer is also
> fine as this might uncover that wrong assumption and allow the consumer
> to be fixed.
> 
> (And not all PWM implementations allow to configure the output level, so
> a guarantee cannot be given. Some go to 0 irrespective of the configured
> polarity, some go to High-Z.)

I was just curious about sashiko saying it's violating the pwm framework
expectations, while according to your words it seems there's no constraints.

BTW, I've tried to install sashiko and use it on my patches but it's obvious
that some custom settings are in order, since all I can get is some error
aborting the review after 3 attempts. Any chance you can share your Settings.toml
or any customization so I can test it in advance before submitting the new patchset
or do you recommend just throwing the new V5 at your script?

Many thanks,
Andrea

> 
> > > [Severity: High]
> > > Also, does registering a devm-managed regmap with the permanent syscon
> > > registry create a teardown asymmetry?
> > > 
> > > The regmap is allocated with devm_regmap_init_mmio(). If the underlying
> > > device is hotplug removed, devres will automatically free the regmap memory.
> > > 
> > > However, the syscon framework does not provide an unregister function,
> > > leaving it with a dangling pointer in its static list that could cause a
> > > use-after-free upon subsequent lookups.
> > 
> > The device is not hotpluggable and the driver cannot be unloaded/unbounded, so
> > there should be no dangling pointer around.
> 
> ack.
> 
> Best regards
> Uwe



