hdls:
  - conv_72to8_tb.vhdl
  - +/makestuff/sim-utils/vhdl

signals:
  - dispClk
  - ---
  - uut.data72_in
  - uut.valid72_in
  - uut.ready72_out
  - ---
  - uut.state
  - ---
  - uut.data8_out
  - uut.valid8_out
  - uut.ready8_in
