//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.7.01Beta"
//Tue Jan 26 20:28:13 2021

//Source file index table:
//file0 "\/home/ubantu/Code/GCore/FPGA/GCore/src/accum.v"
//file1 "\/home/ubantu/Code/GCore/FPGA/GCore/src/alu.v"
//file2 "\/home/ubantu/Code/GCore/FPGA/GCore/src/control.v"
//file3 "\/home/ubantu/Code/GCore/FPGA/GCore/src/imm_builder.v"
//file4 "\/home/ubantu/Code/GCore/FPGA/GCore/src/mem/mem.v"
//file5 "\/home/ubantu/Code/GCore/FPGA/GCore/src/mem_control.v"
//file6 "\/home/ubantu/Code/GCore/FPGA/GCore/src/mux.v"
//file7 "\/home/ubantu/Code/GCore/FPGA/GCore/src/opram/opram.v"
//file8 "\/home/ubantu/Code/GCore/FPGA/GCore/src/opram_control.v"
//file9 "\/home/ubantu/Code/GCore/FPGA/GCore/src/pc.v"
//file10 "\/home/ubantu/Code/GCore/FPGA/GCore/src/sll_builder.v"
//file11 "\/home/ubantu/Code/GCore/FPGA/GCore/src/top.v"
`timescale 100 ps/100 ps
module top (
  clk,
  rst,
  write,
  writeop,
  writeaddr,
  acc_out
)
;
input clk;
input rst;
input write;
input [7:0] writeop;
input [7:0] writeaddr;
output [7:0] acc_out;
wire VCC;
wire GND;
  OBUF acc_out_0_obuf (
    .O(acc_out[0]),
    .I(GND) 
);
  OBUF acc_out_1_obuf (
    .O(acc_out[1]),
    .I(GND) 
);
  OBUF acc_out_2_obuf (
    .O(acc_out[2]),
    .I(GND) 
);
  OBUF acc_out_3_obuf (
    .O(acc_out[3]),
    .I(GND) 
);
  OBUF acc_out_4_obuf (
    .O(acc_out[4]),
    .I(GND) 
);
  OBUF acc_out_5_obuf (
    .O(acc_out[5]),
    .I(GND) 
);
  OBUF acc_out_6_obuf (
    .O(acc_out[6]),
    .I(GND) 
);
  OBUF acc_out_7_obuf (
    .O(acc_out[7]),
    .I(GND) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* top */
