

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:8,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
575cc336cf9f8f0a73559869c93333de  /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 > _cuobjdump_complete_output_4kRxPq"
Parsing file _cuobjdump_complete_output_4kRxPq
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4017d8, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_B5DgJc"
Running: cat _ptx_B5DgJc | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_doaXDY
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_doaXDY --output-file  /dev/null 2> _ptx_B5DgJcinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_B5DgJc _ptx2_doaXDY _ptx_B5DgJcinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40169c, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(22,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=92000 (inst/sec) elapsed = 0:0:00:01 / Wed Apr 17 12:22:53 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(16,0,0) tid=(381,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1275,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1276,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1277,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1286,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1295,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1295,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1296,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1297,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1302,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1308,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1308,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1320,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1320,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1321,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1321,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1322,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1322,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1323,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1326,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1327,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1327,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1330,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1332,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1332,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1334,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1336,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1339,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1339,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1346,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1348,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1352,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1352,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1354,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1357,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1360,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1363,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1364,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1370,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(55,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 393732 (ipc=262.5) sim_rate=196866 (inst/sec) elapsed = 0:0:00:02 / Wed Apr 17 12:22:54 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1711,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1721,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1761,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1773,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1791,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1798,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1798,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1800,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1807,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1812,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1838,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1844,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1854,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1865,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1898,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1907,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1910,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1924,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8376
gpu_sim_insn = 450436
gpu_ipc =      53.7770
gpu_tot_sim_cycle = 8376
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      53.7770
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 298
gpu_stall_icnt2sh    = 167
gpu_total_sim_rate=225218

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10218
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0941
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6744
L1D_cache:
	L1D_cache_core[0]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 172, Miss = 63, Miss_rate = 0.366, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[2]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[3]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[7]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[8]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[9]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[11]: Access = 72, Miss = 18, Miss_rate = 0.250, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[12]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[14]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 297
	L1D_total_cache_miss_rate = 0.2681
	L1D_total_cache_pending_hits = 750
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2352
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9256
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6744
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6887	W0_Idle:22001	W0_Scoreboard:17280	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36312 {136:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8375 
mrq_lat_table:235 	12 	50 	26 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	205 	76 	1 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:         0         0       938       954      1066      1576         0      3521      7154         0         0         0         0         0         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1314    none         263       268       264       211       193       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         264       269       237       233       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         263       272       228       221    none         171       126    none      none      none      none      none      none      none  
dram[3]:     none      none         263       280       206       274    none         263    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       268       225       275    none         268       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       265       207       238    none         268    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       272       268       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       275       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       271       283         0       268       252         0         0         0         0         0         0         0
dram[3]:          0         0       272       283       268       280         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       276       282         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       268       286         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10926 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02098
n_activity=849 dram_eff=0.2733
bk0: 6a 10985i bk1: 0a 11055i bk2: 28a 10971i bk3: 28a 10913i bk4: 16a 11008i bk5: 18a 10976i bk6: 6a 11020i bk7: 2a 11032i bk8: 0a 11054i bk9: 2a 11031i bk10: 2a 11031i bk11: 0a 11054i bk12: 0a 11055i bk13: 0a 11055i bk14: 2a 11041i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00868307
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10940 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01972
n_activity=651 dram_eff=0.3349
bk0: 4a 11036i bk1: 0a 11057i bk2: 28a 10972i bk3: 28a 10928i bk4: 18a 10964i bk5: 16a 10995i bk6: 6a 11021i bk7: 0a 11056i bk8: 0a 11056i bk9: 0a 11056i bk10: 4a 11018i bk11: 0a 11054i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0119392
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7f85f3a99bf0 :  mf: uid= 23551, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8373), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10947 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01827
n_activity=588 dram_eff=0.3435
bk0: 0a 11057i bk1: 0a 11059i bk2: 28a 10977i bk3: 28a 10914i bk4: 14a 10995i bk5: 20a 10944i bk6: 0a 11055i bk7: 4a 11023i bk8: 2a 11030i bk9: 0a 11053i bk10: 0a 11053i bk11: 0a 11053i bk12: 0a 11053i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0144718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10949 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01809
n_activity=533 dram_eff=0.3752
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10968i bk3: 32a 10889i bk4: 16a 10986i bk5: 12a 11005i bk6: 0a 11056i bk7: 4a 11036i bk8: 0a 11055i bk9: 2a 11032i bk10: 0a 11054i bk11: 2a 11032i bk12: 0a 11053i bk13: 0a 11054i bk14: 0a 11054i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0170948
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10951 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01791
n_activity=522 dram_eff=0.3793
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10981i bk3: 32a 10923i bk4: 18a 10982i bk5: 14a 11003i bk6: 0a 11055i bk7: 2a 11040i bk8: 2a 11032i bk9: 0a 11053i bk10: 0a 11054i bk11: 0a 11055i bk12: 0a 11055i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0136577
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10943 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01918
n_activity=622 dram_eff=0.3408
bk0: 0a 11057i bk1: 0a 11060i bk2: 28a 10978i bk3: 32a 10911i bk4: 16a 10985i bk5: 16a 10993i bk6: 0a 11054i bk7: 2a 11038i bk8: 0a 11053i bk9: 0a 11054i bk10: 2a 11033i bk11: 4a 11018i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00832127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 345
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8725
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1571
icnt_total_pkts_simt_to_mem=376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.74928
	minimum = 6
	maximum = 34
Network latency average = 9.22899
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.80072
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Accepted packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Injected flit rate average = 0.00860925
	minimum = 0.00179083 (at node 7)
	maximum = 0.030086 (at node 15)
Accepted flit rate average= 0.00860925
	minimum = 0.00274594 (at node 18)
	maximum = 0.0261461 (at node 1)
Injected packet length average = 2.82174
Accepted packet length average = 2.82174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.74928 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.22899 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.80072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Accepted packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Injected flit rate average = 0.00860925 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.030086 (1 samples)
Accepted flit rate average = 0.00860925 (1 samples)
	minimum = 0.00274594 (1 samples)
	maximum = 0.0261461 (1 samples)
Injected packet size average = 2.82174 (1 samples)
Accepted packet size average = 2.82174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 225218 (inst/sec)
gpgpu_simulation_rate = 4188 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8376)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(22,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(9,0,0) tid=(457,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(4,0,0) tid=(457,0,0)
GPGPU-Sim uArch: cycles simulated: 8876  inst.: 638628 (ipc=376.4) sim_rate=212876 (inst/sec) elapsed = 0:0:00:03 / Wed Apr 17 12:22:55 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(32,0,0) tid=(463,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (954,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(955,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (960,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(961,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (967,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(968,8376)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (972,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(973,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (976,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(977,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (977,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(978,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (979,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(980,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (984,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(985,8376)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (985,8376), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(986,8376)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (991,8376), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(992,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (993,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(994,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (996,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(997,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (997,8376), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(998,8376)
GPGPU-Sim uArch: cycles simulated: 9376  inst.: 771727 (ipc=321.3) sim_rate=192931 (inst/sec) elapsed = 0:0:00:04 / Wed Apr 17 12:22:56 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1002,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1003,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1003,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1004,8376)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1009,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1009,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1017,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1020,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1020,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1021,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1025,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1025,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1026,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1026,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1027,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1028,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1033,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1035,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1035,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1039,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1045,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1048,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1052,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(50,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1183,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1199,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1201,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1203,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1204,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1207,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1208,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1212,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1404,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1406,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1408,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1413,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1416,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1422,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1429,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1433,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1453,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1456,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1460,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1467,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1483,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1495,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1501,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1511,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1537,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1549,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1550
gpu_sim_insn = 450228
gpu_ipc =     290.4697
gpu_tot_sim_cycle = 9926
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      90.7379
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 621
gpu_total_sim_rate=225166

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20293
	L1I_total_cache_misses = 1922
	L1I_total_cache_miss_rate = 0.0947
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 164, Miss = 43, Miss_rate = 0.262, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[1]: Access = 256, Miss = 85, Miss_rate = 0.332, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[3]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 184, Miss = 50, Miss_rate = 0.272, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 38, Miss_rate = 0.279, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 45, Miss_rate = 0.312, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 140, Miss = 41, Miss_rate = 0.293, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[11]: Access = 148, Miss = 39, Miss_rate = 0.264, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[13]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 592
	L1D_total_cache_miss_rate = 0.2731
	L1D_total_cache_pending_hits = 1500
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3614
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18371
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1922
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 58, 45, 45, 45, 45, 45, 45, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 517
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7383	W0_Idle:32712	W0_Scoreboard:30836	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4136 {8:517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70312 {136:517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 259 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 9925 
mrq_lat_table:356 	33 	81 	50 	24 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	661 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	315 	192 	25 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:       385         0       938       954      1066      1576         0      3521      7154         0         0         0         0      1163         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  5.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 573/48 = 11.937500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         4         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 33
min_bank_accesses = 0!
chip skew: 9/3 = 3.00
average mf latency per bank:
dram[0]:       1314    none         274       278       281       276       228       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         275       269       273       289       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         263       282       275       287    none         218       126    none      none      none      none         611    none      none  
dram[3]:     none      none         263       290       277       293    none         494    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       287       282       293    none         408       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       276       273       299    none         419    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       328       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       292       326         0       268       252         0         0         0         0       263         0         0
dram[3]:          0         0       272       283       298       344         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       289       334         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       316       338         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12891 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.02992
n_activity=1138 dram_eff=0.3445
bk0: 6a 13030i bk1: 0a 13100i bk2: 28a 13016i bk3: 28a 12958i bk4: 56a 12940i bk5: 58a 12821i bk6: 6a 13065i bk7: 2a 13077i bk8: 0a 13099i bk9: 2a 13076i bk10: 2a 13076i bk11: 0a 13099i bk12: 0a 13100i bk13: 0a 13100i bk14: 2a 13086i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0248073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12909 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.02824
n_activity=930 dram_eff=0.3978
bk0: 4a 13081i bk1: 0a 13102i bk2: 28a 13017i bk3: 28a 12973i bk4: 56a 12904i bk5: 54a 12857i bk6: 6a 13066i bk7: 0a 13101i bk8: 0a 13101i bk9: 0a 13101i bk10: 4a 13063i bk11: 0a 13099i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0326693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12902 n_act=9 n_pre=1 n_req=99 n_rd=180 n_write=9 bw_util=0.02885
n_activity=1002 dram_eff=0.3772
bk0: 4a 13082i bk1: 0a 13103i bk2: 28a 13022i bk3: 28a 12959i bk4: 56a 12922i bk5: 56a 12808i bk6: 0a 13100i bk7: 4a 13068i bk8: 2a 13075i bk9: 0a 13098i bk10: 0a 13098i bk11: 0a 13098i bk12: 0a 13099i bk13: 2a 13060i bk14: 0a 13100i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0580872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12914 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.02748
n_activity=840 dram_eff=0.4286
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13013i bk3: 32a 12934i bk4: 56a 12929i bk5: 52a 12862i bk6: 0a 13101i bk7: 4a 13081i bk8: 0a 13100i bk9: 2a 13077i bk10: 0a 13099i bk11: 2a 13077i bk12: 0a 13098i bk13: 0a 13099i bk14: 0a 13099i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0570949
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12916 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02733
n_activity=802 dram_eff=0.4464
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13026i bk3: 32a 12968i bk4: 58a 12905i bk5: 54a 12838i bk6: 0a 13100i bk7: 2a 13085i bk8: 2a 13077i bk9: 0a 13098i bk10: 0a 13099i bk11: 0a 13100i bk12: 0a 13100i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0595374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12910 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.02809
n_activity=933 dram_eff=0.3944
bk0: 0a 13102i bk1: 0a 13105i bk2: 28a 13023i bk3: 32a 12956i bk4: 56a 12920i bk5: 54a 12854i bk6: 0a 13099i bk7: 2a 13083i bk8: 0a 13098i bk9: 0a 13099i bk10: 2a 13078i bk11: 4a 13063i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13101i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.047401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 685
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3031
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.8176
	minimum = 6
	maximum = 39
Network latency average = 10.625
	minimum = 6
	maximum = 38
Slowest packet = 971
Flit latency average = 9.78065
	minimum = 6
	maximum = 34
Slowest flit = 2484
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Accepted packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Injected flit rate average = 0.0444444
	minimum = 0.00903226 (at node 4)
	maximum = 0.169032 (at node 19)
Accepted flit rate average= 0.0444444
	minimum = 0.0154839 (at node 18)
	maximum = 0.0812903 (at node 8)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7835 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36.5 (2 samples)
Network latency average = 9.92699 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36 (2 samples)
Flit latency average = 8.79068 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Accepted packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Injected flit rate average = 0.0265268 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0995591 (2 samples)
Accepted flit rate average = 0.0265268 (2 samples)
	minimum = 0.00911491 (2 samples)
	maximum = 0.0537182 (2 samples)
Injected packet size average = 2.74896 (2 samples)
Accepted packet size average = 2.74896 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 225166 (inst/sec)
gpgpu_simulation_rate = 2481 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9926)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(44,0,0) tid=(422,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(24,0,0) tid=(486,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(40,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (389,9926), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(390,9926)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (395,9926), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(396,9926)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (396,9926), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(397,9926)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (398,9926), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(399,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (400,9926), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(401,9926)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (404,9926), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(405,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (408,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(409,9926)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (414,9926), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(415,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (423,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(424,9926)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (425,9926), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(426,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (429,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (429,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(430,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(430,9926)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (430,9926), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(431,9926)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (436,9926), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(437,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (440,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(441,9926)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(47,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (443,9926), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(444,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (446,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(447,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(449,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (454,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (459,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (465,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (467,9926), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 10426  inst.: 1255524 (ipc=709.7) sim_rate=251104 (inst/sec) elapsed = 0:0:00:05 / Wed Apr 17 12:22:57 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (541,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (542,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (543,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (544,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (547,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (551,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (552,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (554,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (554,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (560,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (562,9926), 2 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(53,0,0) tid=(318,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (585,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (591,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (731,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (734,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (736,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (739,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (744,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (745,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (748,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (753,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (783,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (811,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (848,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (849,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 11926  inst.: 1350822 (ipc=225.1) sim_rate=225137 (inst/sec) elapsed = 0:0:00:06 / Wed Apr 17 12:22:58 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6608,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6962,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7104,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7181,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7260,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7505,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7545,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7584,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7663,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7717,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7720,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7726,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7727
gpu_sim_insn = 456218
gpu_ipc =      59.0421
gpu_tot_sim_cycle = 17653
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      76.8641
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 868
gpu_total_sim_rate=226147

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32796
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0594
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 458, Miss = 154, Miss_rate = 0.336, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[1]: Access = 435, Miss = 149, Miss_rate = 0.343, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 56, Miss_rate = 0.250, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[3]: Access = 564, Miss = 203, Miss_rate = 0.360, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[4]: Access = 208, Miss = 52, Miss_rate = 0.250, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[5]: Access = 370, Miss = 118, Miss_rate = 0.319, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[6]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[7]: Access = 322, Miss = 106, Miss_rate = 0.329, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[8]: Access = 323, Miss = 112, Miss_rate = 0.347, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[9]: Access = 427, Miss = 153, Miss_rate = 0.358, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[10]: Access = 283, Miss = 93, Miss_rate = 0.329, Pending_hits = 126, Reservation_fails = 0
	L1D_cache_core[11]: Access = 442, Miss = 153, Miss_rate = 0.346, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[12]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[13]: Access = 318, Miss = 105, Miss_rate = 0.330, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[14]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1582
	L1D_total_cache_miss_rate = 0.3238
	L1D_total_cache_pending_hits = 2238
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0725
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1038
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6145
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30847
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 533, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 60, 60, 60, 60, 60, 60, 60, 60, 60, 479, 60, 60, 60, 60, 60, 60, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1038
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7921	W0_Idle:87798	W0_Scoreboard:110194	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8304 {8:1038,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141168 {136:1038,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 215 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 17652 
mrq_lat_table:906 	38 	101 	76 	26 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	919 	718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1683 	29 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	687 	340 	26 	0 	0 	0 	0 	1 	6 	22 	465 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3082      6160      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3210      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      2872      2182      3521      7154      2438      1207      2094      6474      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1841      2116      1176      6199       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3575      6493         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1176/117 = 10.051282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 246
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         449       447       425       412       311       232       123       131       147       150       126       125       268       268
dram[1]:          0       268       444       427       359       468       301       226       139       132       167       123       124       268    none         272
dram[2]:          0       272       414       449       383       430       263       226       151       138       157       137       176       611    none         267
dram[3]:     none      none         419       457       383       393       282       305       125       147       123       147    none         176    none      none  
dram[4]:        268       268       409       470       379       448       259       230       135       162       125       132       124       268    none      none  
dram[5]:     none      none         407       444       383       429       220       256       137       132       154       171       196       126    none         276
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       264       252       252       258       269       252       251       268       268
dram[1]:          0       268       281       285       289       328       277       268       268       251       277       251       252       268         0       272
dram[2]:          0       272       277       282       292       326       268       277       278       256       268       252       268       263         0       267
dram[3]:          0         0       272       283       298       344       269       277       266       252       251       261         0       268         0         0
dram[4]:        268       268       277       287       289       334       268       268       252       277       259       267       252       268         0         0
dram[5]:          0         0       277       277       316       338       268       268       271       258       277       252       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22923 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.03073
n_activity=2503 dram_eff=0.2861
bk0: 6a 23225i bk1: 0a 23296i bk2: 28a 23214i bk3: 28a 23157i bk4: 64a 23119i bk5: 60a 23016i bk6: 34a 23187i bk7: 22a 23206i bk8: 18a 23154i bk9: 18a 23151i bk10: 22a 23119i bk11: 6a 23243i bk12: 2a 23277i bk13: 2a 23275i bk14: 2a 23282i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0164807
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x80262180, atomic=0 1 entries : 0x7f85f1967020 :  mf: uid= 59331, sid08:w09, part=1, addr=0x802621e0, load , size=32, unknown  status = IN_PARTITION_DRAM (17646), 
MSHR: tag=0x8024b980, atomic=0 1 entries : 0x7f85d80c6280 :  mf: uid= 59330, sid10:w01, part=1, addr=0x8024b980, load , size=32, unknown  status = IN_PARTITION_DRAM (17645), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22916 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.03082
n_activity=2531 dram_eff=0.2837
bk0: 4a 23275i bk1: 2a 23281i bk2: 28a 23213i bk3: 28a 23173i bk4: 60a 23098i bk5: 60a 23049i bk6: 38a 23110i bk7: 26a 23198i bk8: 20a 23125i bk9: 16a 23180i bk10: 18a 23115i bk11: 10a 23207i bk12: 4a 23260i bk13: 2a 23279i bk14: 0a 23295i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0214163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22918 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02927
n_activity=2616 dram_eff=0.2607
bk0: 4a 23282i bk1: 2a 23289i bk2: 30a 23196i bk3: 28a 23162i bk4: 60a 23118i bk5: 64a 22946i bk6: 18a 23221i bk7: 32a 23092i bk8: 26a 23013i bk9: 10a 23200i bk10: 10a 23182i bk11: 10a 23208i bk12: 4a 23243i bk13: 2a 23253i bk14: 0a 23300i bk15: 2a 23284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0391845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22952 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02841
n_activity=2181 dram_eff=0.3035
bk0: 0a 23300i bk1: 0a 23303i bk2: 28a 23213i bk3: 32a 23135i bk4: 64a 23114i bk5: 58a 23052i bk6: 24a 23208i bk7: 32a 23142i bk8: 12a 23189i bk9: 12a 23200i bk10: 12a 23199i bk11: 18a 23148i bk12: 0a 23296i bk13: 4a 23245i bk14: 0a 23293i bk15: 0a 23297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0369099
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22932 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02953
n_activity=2365 dram_eff=0.2909
bk0: 2a 23283i bk1: 2a 23283i bk2: 30a 23193i bk3: 32a 23165i bk4: 62a 23096i bk5: 56a 23036i bk6: 28a 23192i bk7: 32a 23170i bk8: 12a 23211i bk9: 14a 23144i bk10: 12a 23182i bk11: 18a 23137i bk12: 4a 23244i bk13: 2a 23277i bk14: 0a 23294i bk15: 0a 23297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0371674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22902 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.03202
n_activity=2731 dram_eff=0.2732
bk0: 0a 23298i bk1: 0a 23302i bk2: 30a 23192i bk3: 32a 23156i bk4: 62a 23110i bk5: 64a 22988i bk6: 26a 23193i bk7: 30a 23166i bk8: 22a 23110i bk9: 30a 23046i bk10: 16a 23105i bk11: 6a 23244i bk12: 2a 23273i bk13: 2a 23274i bk14: 0a 23297i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0318026

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192, Miss = 88, Miss_rate = 0.458, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 127, Miss = 69, Miss_rate = 0.543, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 166, Miss = 86, Miss_rate = 0.518, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149, Miss = 76, Miss_rate = 0.510, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 153, Miss = 75, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 124, Miss = 70, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 78, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 75, Miss_rate = 0.600, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 78, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 130, Miss = 79, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 148, Miss = 83, Miss_rate = 0.561, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1717
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5416
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 338
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=6219
icnt_total_pkts_simt_to_mem=2301
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.17878
	minimum = 6
	maximum = 30
Network latency average = 7.87742
	minimum = 6
	maximum = 25
Slowest packet = 1591
Flit latency average = 6.90876
	minimum = 6
	maximum = 21
Slowest flit = 4307
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00989316
	minimum = 0.00207066 (at node 2)
	maximum = 0.0216125 (at node 3)
Accepted packet rate average = 0.00989316
	minimum = 0.00207066 (at node 2)
	maximum = 0.0216125 (at node 3)
Injected flit rate average = 0.0225903
	minimum = 0.00207066 (at node 2)
	maximum = 0.0480135 (at node 15)
Accepted flit rate average= 0.0225903
	minimum = 0.0103533 (at node 2)
	maximum = 0.0599198 (at node 3)
Injected packet length average = 2.28343
Accepted packet length average = 2.28343
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.91523 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.3333 (3 samples)
Network latency average = 9.2438 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32.3333 (3 samples)
Flit latency average = 8.16338 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0097309 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.021563 (3 samples)
Accepted packet rate average = 0.0097309 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.021563 (3 samples)
Injected flit rate average = 0.0252147 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.0823772 (3 samples)
Accepted flit rate average = 0.0252147 (3 samples)
	minimum = 0.00952771 (3 samples)
	maximum = 0.0557854 (3 samples)
Injected packet size average = 2.5912 (3 samples)
Accepted packet size average = 2.5912 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 226147 (inst/sec)
gpgpu_simulation_rate = 2942 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,17653)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(17,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(8,0,0) tid=(304,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(32,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (465,17653), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(466,17653)
GPGPU-Sim uArch: cycles simulated: 18153  inst.: 1673145 (ipc=632.5) sim_rate=209143 (inst/sec) elapsed = 0:0:00:08 / Wed Apr 17 12:23:00 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(45,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (617,17653), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(618,17653)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (656,17653), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(657,17653)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (659,17653), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(660,17653)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (698,17653), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(699,17653)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (725,17653), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(726,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (770,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(771,17653)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,17653), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(777,17653)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (779,17653), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(780,17653)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (782,17653), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(783,17653)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (815,17653), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (826,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(827,17653)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (829,17653), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(830,17653)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (834,17653), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(835,17653)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (858,17653), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(859,17653)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (868,17653), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(869,17653)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (877,17653), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(878,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (879,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(880,17653)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (881,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (887,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (913,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (939,17653), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(56,0,0) tid=(417,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (957,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (960,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (963,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (969,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (972,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (986,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (987,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1002,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1008,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1023,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1042,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1044,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1051,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1067,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1076,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1097,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1108,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1111,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1123,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1128,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1135,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1137,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1150,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1159,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1181,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1183,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1204,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1207,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1222,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1237,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1265,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1330,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1339,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1357,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1357,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1366,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1378,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1399,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1402,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1402,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1453,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 0.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1454
gpu_sim_insn = 452904
gpu_ipc =     311.4883
gpu_tot_sim_cycle = 19107
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      94.7185
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 1142
gpu_total_sim_rate=226223

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42916
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0454
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 602, Miss = 219, Miss_rate = 0.364, Pending_hits = 222, Reservation_fails = 21
	L1D_cache_core[1]: Access = 563, Miss = 217, Miss_rate = 0.385, Pending_hits = 204, Reservation_fails = 207
	L1D_cache_core[2]: Access = 364, Miss = 122, Miss_rate = 0.335, Pending_hits = 228, Reservation_fails = 29
	L1D_cache_core[3]: Access = 724, Miss = 274, Miss_rate = 0.378, Pending_hits = 228, Reservation_fails = 211
	L1D_cache_core[4]: Access = 336, Miss = 120, Miss_rate = 0.357, Pending_hits = 204, Reservation_fails = 318
	L1D_cache_core[5]: Access = 502, Miss = 180, Miss_rate = 0.359, Pending_hits = 240, Reservation_fails = 25
	L1D_cache_core[6]: Access = 320, Miss = 116, Miss_rate = 0.362, Pending_hits = 192, Reservation_fails = 168
	L1D_cache_core[7]: Access = 438, Miss = 165, Miss_rate = 0.377, Pending_hits = 192, Reservation_fails = 124
	L1D_cache_core[8]: Access = 415, Miss = 156, Miss_rate = 0.376, Pending_hits = 180, Reservation_fails = 210
	L1D_cache_core[9]: Access = 539, Miss = 207, Miss_rate = 0.384, Pending_hits = 192, Reservation_fails = 82
	L1D_cache_core[10]: Access = 379, Miss = 146, Miss_rate = 0.385, Pending_hits = 162, Reservation_fails = 214
	L1D_cache_core[11]: Access = 562, Miss = 223, Miss_rate = 0.397, Pending_hits = 192, Reservation_fails = 493
	L1D_cache_core[12]: Access = 304, Miss = 114, Miss_rate = 0.375, Pending_hits = 180, Reservation_fails = 298
	L1D_cache_core[13]: Access = 434, Miss = 163, Miss_rate = 0.376, Pending_hits = 192, Reservation_fails = 238
	L1D_cache_core[14]: Access = 268, Miss = 91, Miss_rate = 0.340, Pending_hits = 168, Reservation_fails = 294
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2513
	L1D_total_cache_miss_rate = 0.3723
	L1D_total_cache_pending_hits = 2976
	L1D_total_cache_reservation_fails = 2932
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0517
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40967
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 131, 576, 105, 105, 118, 105, 118, 105, 105, 105, 118, 105, 105, 105, 105, 90, 90, 103, 90, 103, 90, 116, 90, 90, 509, 103, 90, 90, 90, 90, 90, 118, 105, 105, 105, 118, 118, 105, 105, 98, 98, 98, 98, 98, 98, 98, 98, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 6343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1284
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2932
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10957	W0_Idle:96618	W0_Scoreboard:118918	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10272 {8:1284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174624 {136:1284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 518 
averagemflatency = 220 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 19106 
mrq_lat_table:906 	38 	101 	76 	26 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1649 	1097 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2085 	115 	113 	139 	305 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	779 	482 	38 	0 	0 	0 	0 	1 	6 	22 	465 	954 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3082      6160      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3210      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      2872      2182      3521      7154      2438      1207      2094      6474      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1841      2116      1176      6199       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3575      6493         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1176/117 = 10.051282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 246
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         669       659       765       707       577       360       123       131       147       150       126       125       268       268
dram[1]:          0       268       666       611       588       886       528       390       139       132       167       123       124       268    none         272
dram[2]:          0       272       782       551       702       796       574       364       151       138       157       137       176     11967    none         267
dram[3]:     none      none         677       622       699       687       453       463       125       147       123       147    none         176    none      none  
dram[4]:        268       268       651       643       625       760       475       390       135       162       125       132       124       268    none      none  
dram[5]:     none      none         554       582       650       739       414       416       137       132       154       171       196       126    none         276
maximum mf latency per bank:
dram[0]:        283         0       389       316       410       357       321       408       252       252       258       269       252       251       268       268
dram[1]:          0       268       398       319       398       398       468       397       268       251       277       251       252       268         0       272
dram[2]:          0       272       386       419       511       493       389       511       278       256       268       252       268       518         0       267
dram[3]:          0         0       476       360       446       425       316       357       266       252       251       261         0       268         0         0
dram[4]:        268       268       449       460       365       366       366       339       252       277       259       267       252       268         0         0
dram[5]:          0         0       330       362       353       387       370       326       271       258       277       252       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24841 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.02839
n_activity=2503 dram_eff=0.2861
bk0: 6a 25143i bk1: 0a 25214i bk2: 28a 25132i bk3: 28a 25075i bk4: 64a 25037i bk5: 60a 24934i bk6: 34a 25105i bk7: 22a 25124i bk8: 18a 25072i bk9: 18a 25069i bk10: 22a 25037i bk11: 6a 25161i bk12: 2a 25195i bk13: 2a 25193i bk14: 2a 25200i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0152272
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24834 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02847
n_activity=2534 dram_eff=0.2833
bk0: 4a 25193i bk1: 2a 25199i bk2: 28a 25131i bk3: 28a 25091i bk4: 60a 25016i bk5: 60a 24967i bk6: 38a 25028i bk7: 26a 25116i bk8: 20a 25043i bk9: 16a 25098i bk10: 18a 25033i bk11: 10a 25125i bk12: 4a 25178i bk13: 2a 25197i bk14: 0a 25213i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0197875
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24836 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02704
n_activity=2616 dram_eff=0.2607
bk0: 4a 25200i bk1: 2a 25207i bk2: 30a 25114i bk3: 28a 25080i bk4: 60a 25036i bk5: 64a 24864i bk6: 18a 25139i bk7: 32a 25010i bk8: 26a 24931i bk9: 10a 25118i bk10: 10a 25100i bk11: 10a 25126i bk12: 4a 25161i bk13: 2a 25171i bk14: 0a 25218i bk15: 2a 25202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0362043
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24870 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02625
n_activity=2181 dram_eff=0.3035
bk0: 0a 25218i bk1: 0a 25221i bk2: 28a 25131i bk3: 32a 25053i bk4: 64a 25032i bk5: 58a 24970i bk6: 24a 25126i bk7: 32a 25060i bk8: 12a 25107i bk9: 12a 25118i bk10: 12a 25117i bk11: 18a 25066i bk12: 0a 25214i bk13: 4a 25163i bk14: 0a 25211i bk15: 0a 25215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0341026
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24850 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02728
n_activity=2365 dram_eff=0.2909
bk0: 2a 25201i bk1: 2a 25201i bk2: 30a 25111i bk3: 32a 25083i bk4: 62a 25014i bk5: 56a 24954i bk6: 28a 25110i bk7: 32a 25088i bk8: 12a 25129i bk9: 14a 25062i bk10: 12a 25100i bk11: 18a 25055i bk12: 4a 25162i bk13: 2a 25195i bk14: 0a 25212i bk15: 0a 25215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0343405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24820 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.02958
n_activity=2731 dram_eff=0.2732
bk0: 0a 25216i bk1: 0a 25220i bk2: 30a 25110i bk3: 32a 25074i bk4: 62a 25028i bk5: 64a 24906i bk6: 26a 25111i bk7: 30a 25084i bk8: 22a 25028i bk9: 30a 24964i bk10: 16a 25023i bk11: 6a 25162i bk12: 2a 25191i bk13: 2a 25192i bk14: 0a 25215i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0293838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 274, Miss = 88, Miss_rate = 0.321, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 199, Miss = 69, Miss_rate = 0.347, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 241, Miss = 86, Miss_rate = 0.357, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 214, Miss = 73, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 229, Miss = 76, Miss_rate = 0.332, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 438, Miss = 75, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 203, Miss = 70, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 199, Miss = 78, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 195, Miss = 75, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 78, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 201, Miss = 79, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 83, Miss_rate = 0.367, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2827
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3290
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 599
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=8313
icnt_total_pkts_simt_to_mem=4275
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.0194
	minimum = 6
	maximum = 243
Network latency average = 20.8599
	minimum = 6
	maximum = 161
Slowest packet = 3855
Flit latency average = 21.2923
	minimum = 6
	maximum = 160
Slowest flit = 10686
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.056549
	minimum = 0.0385144 (at node 8)
	maximum = 0.196011 (at node 20)
Accepted packet rate average = 0.056549
	minimum = 0.0385144 (at node 8)
	maximum = 0.196011 (at node 20)
Injected flit rate average = 0.103622
	minimum = 0.0687758 (at node 8)
	maximum = 0.251032 (at node 20)
Accepted flit rate average= 0.103622
	minimum = 0.0715268 (at node 8)
	maximum = 0.378267 (at node 20)
Injected packet length average = 1.83243
Accepted packet length average = 1.83243
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6913 (4 samples)
	minimum = 6 (4 samples)
	maximum = 86.5 (4 samples)
Network latency average = 12.1478 (4 samples)
	minimum = 6 (4 samples)
	maximum = 64.5 (4 samples)
Flit latency average = 11.4456 (4 samples)
	minimum = 6 (4 samples)
	maximum = 62.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0214354 (4 samples)
	minimum = 0.012852 (4 samples)
	maximum = 0.065175 (4 samples)
Accepted packet rate average = 0.0214354 (4 samples)
	minimum = 0.012852 (4 samples)
	maximum = 0.065175 (4 samples)
Injected flit rate average = 0.0448166 (4 samples)
	minimum = 0.0204174 (4 samples)
	maximum = 0.124541 (4 samples)
Accepted flit rate average = 0.0448166 (4 samples)
	minimum = 0.0250275 (4 samples)
	maximum = 0.136406 (4 samples)
Injected packet size average = 2.09077 (4 samples)
Accepted packet size average = 2.09077 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 226223 (inst/sec)
gpgpu_simulation_rate = 2388 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19107)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(25,0,0) tid=(346,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(23,0,0) tid=(474,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(16,0,0) tid=(481,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (399,19107), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(400,19107)
GPGPU-Sim uArch: cycles simulated: 19607  inst.: 2130237 (ipc=640.9) sim_rate=236693 (inst/sec) elapsed = 0:0:00:09 / Wed Apr 17 12:23:01 2019
GPGPU-Sim uArch: cycles simulated: 20107  inst.: 2136713 (ipc=326.9) sim_rate=213671 (inst/sec) elapsed = 0:0:00:10 / Wed Apr 17 12:23:02 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(40,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 22107  inst.: 2161342 (ipc=117.2) sim_rate=196485 (inst/sec) elapsed = 0:0:00:11 / Wed Apr 17 12:23:03 2019
GPGPU-Sim uArch: cycles simulated: 24107  inst.: 2196330 (ipc=77.3) sim_rate=183027 (inst/sec) elapsed = 0:0:00:12 / Wed Apr 17 12:23:04 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5325,19107), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5326,19107)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5583,19107), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5584,19107)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5616,19107), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5617,19107)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5693,19107), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5694,19107)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5700,19107), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5701,19107)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5815,19107), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5816,19107)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5830,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5831,19107)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5832,19107), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5833,19107)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(49,0,0) tid=(475,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5913,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5914,19107)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5938,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5939,19107)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5986,19107), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5987,19107)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5988,19107), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5989,19107)
GPGPU-Sim uArch: cycles simulated: 25107  inst.: 2267497 (ipc=76.3) sim_rate=174422 (inst/sec) elapsed = 0:0:00:13 / Wed Apr 17 12:23:05 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6020,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6021,19107)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6021,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6022,19107)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6036,19107), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6037,19107)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6052,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6053,19107)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6112,19107), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6113,19107)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6120,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6122,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6200,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6207,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6216,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6236,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6237,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6242,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6266,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6296,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6305,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6371,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6378,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6390,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6437,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6473,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6526,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6529,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6537,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6579,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6583,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6591,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6599,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6614,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6645,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6672,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6700,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6750,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(50,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6892,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6898,19107), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 28107  inst.: 2347298 (ipc=59.7) sim_rate=167664 (inst/sec) elapsed = 0:0:00:14 / Wed Apr 17 12:23:06 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9618,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10207,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10453,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10521,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10533,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10588,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10685,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10688,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10724,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10760,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10871,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11109,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11190,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11315,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11665,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11666
gpu_sim_insn = 547599
gpu_ipc =      46.9397
gpu_tot_sim_cycle = 30773
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      76.6056
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 2643
gpu_total_sim_rate=168384

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101570
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0203
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 2541, Miss = 922, Miss_rate = 0.363, Pending_hits = 262, Reservation_fails = 21
	L1D_cache_core[1]: Access = 3003, Miss = 1114, Miss_rate = 0.371, Pending_hits = 222, Reservation_fails = 207
	L1D_cache_core[2]: Access = 1928, Miss = 711, Miss_rate = 0.369, Pending_hits = 233, Reservation_fails = 29
	L1D_cache_core[3]: Access = 2746, Miss = 1025, Miss_rate = 0.373, Pending_hits = 234, Reservation_fails = 211
	L1D_cache_core[4]: Access = 2075, Miss = 788, Miss_rate = 0.380, Pending_hits = 217, Reservation_fails = 318
	L1D_cache_core[5]: Access = 2173, Miss = 837, Miss_rate = 0.385, Pending_hits = 266, Reservation_fails = 25
	L1D_cache_core[6]: Access = 1768, Miss = 678, Miss_rate = 0.383, Pending_hits = 198, Reservation_fails = 168
	L1D_cache_core[7]: Access = 2154, Miss = 836, Miss_rate = 0.388, Pending_hits = 216, Reservation_fails = 124
	L1D_cache_core[8]: Access = 2671, Miss = 1030, Miss_rate = 0.386, Pending_hits = 199, Reservation_fails = 210
	L1D_cache_core[9]: Access = 2595, Miss = 986, Miss_rate = 0.380, Pending_hits = 206, Reservation_fails = 82
	L1D_cache_core[10]: Access = 2483, Miss = 939, Miss_rate = 0.378, Pending_hits = 200, Reservation_fails = 214
	L1D_cache_core[11]: Access = 2327, Miss = 879, Miss_rate = 0.378, Pending_hits = 219, Reservation_fails = 493
	L1D_cache_core[12]: Access = 1562, Miss = 610, Miss_rate = 0.391, Pending_hits = 182, Reservation_fails = 298
	L1D_cache_core[13]: Access = 1846, Miss = 693, Miss_rate = 0.375, Pending_hits = 196, Reservation_fails = 238
	L1D_cache_core[14]: Access = 2321, Miss = 911, Miss_rate = 0.393, Pending_hits = 185, Reservation_fails = 294
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 12959
	L1D_total_cache_miss_rate = 0.3790
	L1D_total_cache_pending_hits = 3235
	L1D_total_cache_reservation_fails = 2932
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18315
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8548
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
567, 161, 606, 135, 541, 148, 578, 148, 593, 135, 552, 148, 135, 552, 578, 593, 120, 120, 133, 120, 133, 526, 146, 552, 120, 539, 133, 120, 120, 120, 120, 120, 148, 135, 135, 567, 148, 148, 135, 541, 128, 571, 586, 128, 586, 560, 128, 128, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 8077
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4411
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4666
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15705	W0_Idle:117829	W0_Scoreboard:275240	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 35288 {8:4411,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 599896 {136:4411,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 96 
maxdqlatency = 0 
maxmflatency = 518 
averagemflatency = 174 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 30772 
mrq_lat_table:2543 	103 	196 	280 	203 	82 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11378 	2235 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11930 	1108 	152 	139 	305 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2733 	1524 	166 	3 	0 	0 	0 	1 	6 	22 	465 	8694 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        20        18        20        23        48         6         5         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        28        33        24         4         8         2         2 
dram[2]:         2         3        14        14        31        29        32        21        42        55        52        27         3         5         1         3 
dram[3]:         1         3        14        16        34        29        23        18        44        12        12        46         7         3         2         1 
dram[4]:         1         1        14        16        33        28        17        25        41         8        12        16         4         4         2         1 
dram[5]:         1         2        14        16        33        28        17        30        20        31        41        44         2         2         2         3 
maximum service time to same row:
dram[0]:      5172      4612       949       951      2918      5398      2751      5441      2034      7547      8344      2751      3893      6160      1899      5396 
dram[1]:      1197      1132      5480      4133      3360      8288      3924      2096      1497      2404      3050      3210      2509      4081      3258      5512 
dram[2]:      4375      5021      4239      3534      4828      4221      2807      3521      7154      7869      5081      2094      6474      1249      5281      5292 
dram[3]:      5572      5854      3150      3972      5570      2332      2153      4290      5287      6622      2760      5835      1725      5495      4958      5442 
dram[4]:      1156      5408      2584      4250      5033      1701      2892      2999      3856      1841      2116      1176      6199      2840      6397      4447 
dram[5]:       962      5777      3406       919      5428      1757      1265      7616       887      2425      7950      3453      3575      6493      5303      5690 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.000000  8.428572 23.333334 14.200000  9.375000  7.700000  3.000000  2.000000  2.000000  1.600000 
dram[1]:  1.666667  1.333333  4.200000  3.666667  7.400000  5.000000  8.428572 17.333334 14.200000  7.272727  6.545455  5.214286  1.700000  3.250000  1.250000  1.750000 
dram[2]:  1.500000  1.500000  4.250000  3.333333  6.333333  4.090909  8.142858  5.900000  7.777778 17.750000  7.300000 11.000000  1.777778  2.333333  1.250000  2.250000 
dram[3]:  1.000000  1.750000  2.875000  2.875000 10.250000  4.750000  8.500000  6.222222 12.600000 11.833333 17.500000 11.833333  2.428571  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  3.125000  6.000000  8.500000  6.222222  8.428572  7.700000  9.375000 12.166667 13.600000  2.111111  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  6.666667  9.250000  6.000000 13.250000 11.000000 13.800000 18.000000  7.200000 12.333333  2.500000  1.500000  2.000000  3.000000 
average row locality = 3412/556 = 6.136691
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        16        35        33        36        34         4         5         0         0 
dram[1]:         0         0         0         0         1         1        20        16        32        35        31        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        18        16        32        33        33        35         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        17        30        34        34        33         5         2         0         0 
dram[4]:         0         0         0         0         2         0        16        20        37        34        35        33         4         2         0         0 
dram[5]:         0         0         0         0         2         1        17        17        33        34        33        35         4         2         0         0 
total reads: 1069
min_bank_accesses = 0!
chip skew: 183/173 = 1.06
average mf latency per bank:
dram[0]:        802       279       747       748      1859      1973       944       738       370       374       362       343       357       345       266       275
dram[1]:        171       283       650       580      1800      2116       772       775       350       364       389       331       329       345       280       278
dram[2]:         93       285       938       510      2046      1946       758       743       373       365       312       331       277      4457       280       279
dram[3]:        272       272       621       599      1999      1934       778       749       355       366       363       373       283       352       273       268
dram[4]:        278       269       620       581      1855      2220       759       756       346       369       356       352       310       280       273       274
dram[5]:        273       272       542       612      1993      1934       843       777       342       367       335       307       243       299       272       264
maximum mf latency per bank:
dram[0]:        314       281       389       316       410       357       321       408       295       323       325       339       297       327       268       298
dram[1]:        307       316       398       319       398       398       468       397       295       337       323       321       319       296       289       324
dram[2]:        281       316       386       419       511       493       389       511       316       362       299       355       318       518       290       317
dram[3]:        277       288       476       360       446       425       316       357       316       318       294       344       292       291       283       286
dram[4]:        289       278       449       460       365       366       366       357       333       336       308       304       332       293       279       286
dram[5]:        290       280       330       362       353       387       370       361       313       351       291       382       288       287       293       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39528 n_act=83 n_pre=67 n_req=559 n_rd=758 n_write=180 bw_util=0.04619
n_activity=6811 dram_eff=0.2754
bk0: 12a 40449i bk1: 4a 40558i bk2: 30a 40504i bk3: 32a 40421i bk4: 86a 40077i bk5: 76a 40137i bk6: 72a 40138i bk7: 86a 39980i bk8: 70a 39912i bk9: 76a 39779i bk10: 78a 39602i bk11: 86a 39462i bk12: 16a 40427i bk13: 14a 40337i bk14: 4a 40589i bk15: 16a 40454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0581298
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39445 n_act=103 n_pre=87 n_req=578 n_rd=806 n_write=175 bw_util=0.04831
n_activity=7228 dram_eff=0.2714
bk0: 10a 40505i bk1: 8a 40513i bk2: 42a 40395i bk3: 44a 40311i bk4: 72a 40273i bk5: 78a 40131i bk6: 78a 39967i bk7: 72a 40086i bk8: 78a 39807i bk9: 90a 39573i bk10: 82a 39567i bk11: 84a 39435i bk12: 26a 40180i bk13: 18a 40406i bk14: 10a 40460i bk15: 14a 40432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0724099
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39426 n_act=107 n_pre=91 n_req=586 n_rd=812 n_write=180 bw_util=0.04885
n_activity=7569 dram_eff=0.2621
bk0: 6a 40572i bk1: 24a 40371i bk2: 34a 40453i bk3: 40a 40304i bk4: 74a 40234i bk5: 86a 39999i bk6: 78a 39932i bk7: 86a 39899i bk8: 76a 39674i bk9: 76a 39758i bk10: 80a 39550i bk11: 84a 39681i bk12: 24a 40240i bk13: 16a 40310i bk14: 10a 40488i bk15: 18a 40455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.07662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39517 n_act=89 n_pre=73 n_req=555 n_rd=764 n_write=173 bw_util=0.04614
n_activity=7000 dram_eff=0.2677
bk0: 4a 40574i bk1: 14a 40510i bk2: 46a 40253i bk3: 46a 40248i bk4: 78a 40307i bk5: 76a 40113i bk6: 70a 40074i bk7: 78a 39967i bk8: 66a 39765i bk9: 74a 39779i bk10: 72a 39813i bk11: 76a 39636i bk12: 24a 40259i bk13: 16a 40363i bk14: 12a 40478i bk15: 12a 40539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0727053
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39469 n_act=96 n_pre=80 n_req=577 n_rd=788 n_write=183 bw_util=0.04781
n_activity=7303 dram_eff=0.2659
bk0: 4a 40571i bk1: 6a 40575i bk2: 44a 40352i bk3: 50a 40262i bk4: 80a 40200i bk5: 68a 40257i bk6: 80a 39867i bk7: 78a 40104i bk8: 80a 39644i bk9: 82a 39639i bk10: 76a 39712i bk11: 70a 39726i bk12: 30a 40260i bk13: 18a 40366i bk14: 10a 40490i bk15: 12a 40507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0598533
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39540 n_act=78 n_pre=62 n_req=557 n_rd=758 n_write=178 bw_util=0.04609
n_activity=7031 dram_eff=0.2662
bk0: 12a 40486i bk1: 12a 40494i bk2: 46a 40278i bk3: 40a 40402i bk4: 70a 40337i bk5: 82a 40112i bk6: 72a 40123i bk7: 76a 39980i bk8: 72a 39849i bk9: 76a 39842i bk10: 78a 39599i bk11: 78a 39576i bk12: 12a 40465i bk13: 8a 40493i bk14: 12a 40511i bk15: 12a 40548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.061232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1187, Miss = 184, Miss_rate = 0.155, Pending_hits = 13, Reservation_fails = 227
L2_cache_bank[1]: Access = 1130, Miss = 195, Miss_rate = 0.173, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 1118, Miss = 199, Miss_rate = 0.178, Pending_hits = 8, Reservation_fails = 114
L2_cache_bank[3]: Access = 1134, Miss = 204, Miss_rate = 0.180, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1130, Miss = 191, Miss_rate = 0.169, Pending_hits = 15, Reservation_fails = 179
L2_cache_bank[5]: Access = 1365, Miss = 215, Miss_rate = 0.158, Pending_hits = 9, Reservation_fails = 100
L2_cache_bank[6]: Access = 1119, Miss = 186, Miss_rate = 0.166, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1093, Miss = 196, Miss_rate = 0.179, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 1124, Miss = 202, Miss_rate = 0.180, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 1112, Miss = 192, Miss_rate = 0.173, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[10]: Access = 1086, Miss = 187, Miss_rate = 0.172, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1106, Miss = 192, Miss_rate = 0.174, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 13704
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 106
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=31738
icnt_total_pkts_simt_to_mem=22892
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.4954
	minimum = 6
	maximum = 62
Network latency average = 9.05971
	minimum = 6
	maximum = 57
Slowest packet = 6258
Flit latency average = 8.32972
	minimum = 6
	maximum = 53
Slowest flit = 13698
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0690643
	minimum = 0.0441454 (at node 12)
	maximum = 0.0798046 (at node 1)
Accepted packet rate average = 0.0690643
	minimum = 0.0441454 (at node 12)
	maximum = 0.0798046 (at node 1)
Injected flit rate average = 0.133474
	minimum = 0.0739757 (at node 12)
	maximum = 0.176496 (at node 20)
Accepted flit rate average= 0.133474
	minimum = 0.101406 (at node 12)
	maximum = 0.163809 (at node 1)
Injected packet length average = 1.93261
Accepted packet length average = 1.93261
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4521 (5 samples)
	minimum = 6 (5 samples)
	maximum = 81.6 (5 samples)
Network latency average = 11.5302 (5 samples)
	minimum = 6 (5 samples)
	maximum = 63 (5 samples)
Flit latency average = 10.8224 (5 samples)
	minimum = 6 (5 samples)
	maximum = 60.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0309612 (5 samples)
	minimum = 0.0191107 (5 samples)
	maximum = 0.0681009 (5 samples)
Accepted packet rate average = 0.0309612 (5 samples)
	minimum = 0.0191107 (5 samples)
	maximum = 0.0681009 (5 samples)
Injected flit rate average = 0.0625481 (5 samples)
	minimum = 0.031129 (5 samples)
	maximum = 0.134932 (5 samples)
Accepted flit rate average = 0.0625481 (5 samples)
	minimum = 0.0403031 (5 samples)
	maximum = 0.141886 (5 samples)
Injected packet size average = 2.02021 (5 samples)
Accepted packet size average = 2.02021 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 168384 (inst/sec)
gpgpu_simulation_rate = 2198 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,30773)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(12,0,0) tid=(367,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(30,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 31273  inst.: 2663218 (ipc=611.7) sim_rate=177547 (inst/sec) elapsed = 0:0:00:15 / Wed Apr 17 12:23:07 2019
GPGPU-Sim uArch: cycles simulated: 31773  inst.: 2678397 (ipc=321.0) sim_rate=167399 (inst/sec) elapsed = 0:0:00:16 / Wed Apr 17 12:23:08 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1589,30773), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1590,30773)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1628,30773), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1629,30773)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1757,30773), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1758,30773)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1823,30773), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1824,30773)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(5,0,0) tid=(496,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1883,30773), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1884,30773)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2018,30773), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2019,30773)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2033,30773), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2034,30773)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2054,30773), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2055,30773)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2081,30773), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2082,30773)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2090,30773), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2091,30773)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2114,30773), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2115,30773)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2146,30773), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2147,30773)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2253,30773), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2254,30773)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2335,30773), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2336,30773)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2369,30773), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2370,30773)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2400,30773), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2401,30773)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2422,30773), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2423,30773)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2454,30773), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2455,30773)
GPGPU-Sim uArch: cycles simulated: 33273  inst.: 2770451 (ipc=165.2) sim_rate=162967 (inst/sec) elapsed = 0:0:00:17 / Wed Apr 17 12:23:09 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2514,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2654,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2664,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2669,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2686,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2693,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2711,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2736,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2761,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2800,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2854,30773), 2 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(56,0,0) tid=(283,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2953,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2971,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3001,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3029,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3059,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3089,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3137,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3203,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3287,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3336,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3383,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3473,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 34273  inst.: 2835907 (ipc=136.7) sim_rate=157550 (inst/sec) elapsed = 0:0:00:18 / Wed Apr 17 12:23:10 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3599,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3659,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3671,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3818,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3884,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3920,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3926,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3968,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3989,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3995,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4004,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4010,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4031,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4070,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4079,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4100,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4103,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4139,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4154,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4211,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4229,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4229,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 5.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 4230
gpu_sim_insn = 492696
gpu_ipc =     116.4766
gpu_tot_sim_cycle = 35003
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      81.4239
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 2913
gpu_total_sim_rate=158337

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115500
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 2937, Miss = 1221, Miss_rate = 0.416, Pending_hits = 317, Reservation_fails = 2645
	L1D_cache_core[1]: Access = 3315, Miss = 1349, Miss_rate = 0.407, Pending_hits = 265, Reservation_fails = 2777
	L1D_cache_core[2]: Access = 2244, Miss = 955, Miss_rate = 0.426, Pending_hits = 277, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 3142, Miss = 1325, Miss_rate = 0.422, Pending_hits = 290, Reservation_fails = 2849
	L1D_cache_core[4]: Access = 2387, Miss = 1024, Miss_rate = 0.429, Pending_hits = 260, Reservation_fails = 2682
	L1D_cache_core[5]: Access = 2489, Miss = 1077, Miss_rate = 0.433, Pending_hits = 310, Reservation_fails = 2852
	L1D_cache_core[6]: Access = 2160, Miss = 977, Miss_rate = 0.452, Pending_hits = 252, Reservation_fails = 2871
	L1D_cache_core[7]: Access = 2430, Miss = 1044, Miss_rate = 0.430, Pending_hits = 258, Reservation_fails = 2502
	L1D_cache_core[8]: Access = 2983, Miss = 1267, Miss_rate = 0.425, Pending_hits = 245, Reservation_fails = 2768
	L1D_cache_core[9]: Access = 2995, Miss = 1290, Miss_rate = 0.431, Pending_hits = 259, Reservation_fails = 2577
	L1D_cache_core[10]: Access = 2803, Miss = 1186, Miss_rate = 0.423, Pending_hits = 243, Reservation_fails = 2477
	L1D_cache_core[11]: Access = 2547, Miss = 1044, Miss_rate = 0.410, Pending_hits = 255, Reservation_fails = 2832
	L1D_cache_core[12]: Access = 1958, Miss = 915, Miss_rate = 0.467, Pending_hits = 236, Reservation_fails = 2907
	L1D_cache_core[13]: Access = 2162, Miss = 934, Miss_rate = 0.432, Pending_hits = 239, Reservation_fails = 2799
	L1D_cache_core[14]: Access = 2553, Miss = 1088, Miss_rate = 0.426, Pending_hits = 221, Reservation_fails = 2692
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 16696
	L1D_total_cache_miss_rate = 0.4270
	L1D_total_cache_pending_hits = 3927
	L1D_total_cache_reservation_fails = 41091
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0202
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2886
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23257
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38205
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 113442
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
623, 217, 662, 191, 597, 204, 621, 204, 649, 191, 608, 204, 191, 608, 634, 649, 176, 176, 189, 176, 189, 582, 202, 608, 176, 595, 189, 176, 176, 176, 176, 176, 176, 163, 163, 595, 176, 176, 163, 569, 156, 599, 614, 156, 614, 588, 156, 156, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 46236
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4699
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42825
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:79298	W0_Idle:135271	W0_Scoreboard:285827	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37592 {8:4699,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 639064 {136:4699,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 96 
maxdqlatency = 0 
maxmflatency = 585 
averagemflatency = 208 
max_icnt2mem_latency = 446 
max_icnt2sh_latency = 35002 
mrq_lat_table:2543 	103 	196 	280 	203 	82 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12259 	5496 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12255 	1225 	249 	505 	2629 	1041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2864 	1678 	169 	3 	0 	0 	0 	1 	6 	22 	465 	10375 	2231 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        20        18        20        23        48         6         5         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        28        33        24         4         8         2         2 
dram[2]:         2         3        14        14        31        29        32        21        42        55        52        27         3         5         1         3 
dram[3]:         1         3        14        16        34        29        23        18        44        12        12        46         7         3         2         1 
dram[4]:         1         1        14        16        33        28        17        25        41         8        12        16         4         4         2         1 
dram[5]:         1         2        14        16        33        28        17        30        20        31        41        44         2         2         2         3 
maximum service time to same row:
dram[0]:      5172      4612       949       951      2918      5398      2751      5441      2034      7547      8344      2751      3893      6160      1899      5396 
dram[1]:      1197      1132      5480      4133      3360      8288      3924      2096      1497      2404      3050      3210      2509      4081      3258      5512 
dram[2]:      4375      5021      4239      3534      4828      4221      2807      3521      7154      7869      5081      2094      6474      1249      5281      5292 
dram[3]:      5572      5854      3150      3972      5570      2332      2153      4290      5287      6622      2760      5835      1725      5495      4958      5442 
dram[4]:      1156      5408      2584      4250      5033      1701      2892      2999      3856      1841      2116      1176      6199      2840      6397      4447 
dram[5]:       962      5777      3406       919      5428      1757      1265      7616       887      2425      7950      3453      3575      6493      5303      5690 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.000000  8.428572 23.333334 14.200000  9.375000  7.700000  3.000000  2.000000  2.000000  1.600000 
dram[1]:  1.666667  1.333333  4.200000  3.666667  7.400000  5.000000  8.428572 17.333334 14.200000  7.272727  6.545455  5.214286  1.700000  3.250000  1.250000  1.750000 
dram[2]:  1.500000  1.500000  4.250000  3.333333  6.333333  4.090909  8.142858  5.900000  7.777778 17.750000  7.300000 11.000000  1.777778  2.333333  1.250000  2.250000 
dram[3]:  1.000000  1.750000  2.875000  2.875000 10.250000  4.750000  8.500000  6.222222 12.600000 11.833333 17.500000 11.833333  2.428571  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  3.125000  6.000000  8.500000  6.222222  8.428572  7.700000  9.375000 12.166667 13.600000  2.111111  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  6.666667  9.250000  6.000000 13.250000 11.000000 13.800000 18.000000  7.200000 12.333333  2.500000  1.500000  2.000000  3.000000 
average row locality = 3412/556 = 6.136691
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        16        35        33        36        34         4         5         0         0 
dram[1]:         0         0         0         0         1         1        20        16        32        35        31        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        18        16        32        33        33        35         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        17        30        34        34        33         5         2         0         0 
dram[4]:         0         0         0         0         2         0        16        20        37        34        35        33         4         2         0         0 
dram[5]:         0         0         0         0         2         1        17        17        33        34        33        35         4         2         0         0 
total reads: 1069
min_bank_accesses = 0!
chip skew: 183/173 = 1.06
average mf latency per bank:
dram[0]:        802       279      1861      1813      2905      3089      1299      1131       370       374       362       343       357       345       266       275
dram[1]:        171       283      1435      1300      3124      3177      1160      1142       350       364       389       331       329       345       280       278
dram[2]:         93       285      1934      1588      3230      3093      1146      1143       373       365       312       331       277     28117       280       279
dram[3]:        272       272      1497      1444      3279      3112      1122      1066       355       366       363       373       283       352       273       268
dram[4]:        278       269      1530      1426      2896      3453      1082      1071       346       369       356       352       310       280       273       274
dram[5]:        273       272      1195      1451      3193      2924      1209      1139       342       367       335       307       243       299       272       264
maximum mf latency per bank:
dram[0]:        314       281       455       384       488       484       409       484       295       323       325       339       297       327       268       298
dram[1]:        307       316       482       404       496       496       521       529       295       337       323       321       319       296       289       324
dram[2]:        281       316       419       484       511       556       504       535       316       362       299       355       318       576       290       317
dram[3]:        277       288       537       505       585       535       384       409       316       318       294       344       292       291       283       286
dram[4]:        289       278       544       493       485       442       380       396       333       336       308       304       332       293       279       286
dram[5]:        290       280       406       394       543       398       466       496       313       351       291       382       288       287       293       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45111 n_act=83 n_pre=67 n_req=559 n_rd=758 n_write=180 bw_util=0.04061
n_activity=6811 dram_eff=0.2754
bk0: 12a 46032i bk1: 4a 46141i bk2: 30a 46087i bk3: 32a 46004i bk4: 86a 45660i bk5: 76a 45720i bk6: 72a 45721i bk7: 86a 45563i bk8: 70a 45495i bk9: 76a 45362i bk10: 78a 45185i bk11: 86a 45045i bk12: 16a 46010i bk13: 14a 45920i bk14: 4a 46172i bk15: 16a 46037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.051105
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45028 n_act=103 n_pre=87 n_req=578 n_rd=806 n_write=175 bw_util=0.04247
n_activity=7228 dram_eff=0.2714
bk0: 10a 46088i bk1: 8a 46096i bk2: 42a 45978i bk3: 44a 45894i bk4: 72a 45856i bk5: 78a 45714i bk6: 78a 45550i bk7: 72a 45669i bk8: 78a 45390i bk9: 90a 45156i bk10: 82a 45150i bk11: 84a 45018i bk12: 26a 45763i bk13: 18a 45989i bk14: 10a 46043i bk15: 14a 46015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0636594
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45009 n_act=107 n_pre=91 n_req=586 n_rd=812 n_write=180 bw_util=0.04294
n_activity=7569 dram_eff=0.2621
bk0: 6a 46155i bk1: 24a 45954i bk2: 34a 46036i bk3: 40a 45887i bk4: 74a 45817i bk5: 86a 45582i bk6: 78a 45515i bk7: 86a 45482i bk8: 76a 45257i bk9: 76a 45341i bk10: 80a 45133i bk11: 84a 45264i bk12: 24a 45823i bk13: 16a 45893i bk14: 10a 46071i bk15: 18a 46038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0673608
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45100 n_act=89 n_pre=73 n_req=555 n_rd=764 n_write=173 bw_util=0.04056
n_activity=7000 dram_eff=0.2677
bk0: 4a 46157i bk1: 14a 46093i bk2: 46a 45836i bk3: 46a 45831i bk4: 78a 45890i bk5: 76a 45696i bk6: 70a 45657i bk7: 78a 45550i bk8: 66a 45348i bk9: 74a 45362i bk10: 72a 45396i bk11: 76a 45219i bk12: 24a 45842i bk13: 16a 45946i bk14: 12a 46061i bk15: 12a 46122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0639191
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45052 n_act=96 n_pre=80 n_req=577 n_rd=788 n_write=183 bw_util=0.04204
n_activity=7303 dram_eff=0.2659
bk0: 4a 46154i bk1: 6a 46158i bk2: 44a 45935i bk3: 50a 45845i bk4: 80a 45783i bk5: 68a 45840i bk6: 80a 45450i bk7: 78a 45687i bk8: 80a 45227i bk9: 82a 45222i bk10: 76a 45295i bk11: 70a 45309i bk12: 30a 45843i bk13: 18a 45949i bk14: 10a 46073i bk15: 12a 46090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0526202
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45123 n_act=78 n_pre=62 n_req=557 n_rd=758 n_write=178 bw_util=0.04052
n_activity=7031 dram_eff=0.2662
bk0: 12a 46069i bk1: 12a 46077i bk2: 46a 45861i bk3: 40a 45985i bk4: 70a 45920i bk5: 82a 45695i bk6: 72a 45706i bk7: 76a 45563i bk8: 72a 45432i bk9: 76a 45425i bk10: 78a 45182i bk11: 78a 45159i bk12: 12a 46048i bk13: 8a 46076i bk14: 12a 46094i bk15: 12a 46131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0538323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1451, Miss = 184, Miss_rate = 0.127, Pending_hits = 13, Reservation_fails = 227
L2_cache_bank[1]: Access = 1400, Miss = 195, Miss_rate = 0.139, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 1386, Miss = 199, Miss_rate = 0.144, Pending_hits = 8, Reservation_fails = 114
L2_cache_bank[3]: Access = 1397, Miss = 204, Miss_rate = 0.146, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1392, Miss = 191, Miss_rate = 0.137, Pending_hits = 15, Reservation_fails = 179
L2_cache_bank[5]: Access = 2610, Miss = 215, Miss_rate = 0.082, Pending_hits = 9, Reservation_fails = 100
L2_cache_bank[6]: Access = 1388, Miss = 186, Miss_rate = 0.134, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1364, Miss = 196, Miss_rate = 0.144, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 1390, Miss = 202, Miss_rate = 0.145, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 1389, Miss = 192, Miss_rate = 0.138, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[10]: Access = 1355, Miss = 187, Miss_rate = 0.138, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1382, Miss = 192, Miss_rate = 0.139, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 17904
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1309
L2_total_cache_pending_hits = 106
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12031
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=37090
icnt_total_pkts_simt_to_mem=31004
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.0373
	minimum = 6
	maximum = 310
Network latency average = 28.7707
	minimum = 6
	maximum = 182
Slowest packet = 27931
Flit latency average = 33.3457
	minimum = 6
	maximum = 181
Slowest flit = 55885
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0735487
	minimum = 0.0434988 (at node 11)
	maximum = 0.294326 (at node 20)
Accepted packet rate average = 0.0735487
	minimum = 0.0434988 (at node 11)
	maximum = 0.294326 (at node 20)
Injected flit rate average = 0.117888
	minimum = 0.0832151 (at node 15)
	maximum = 0.316076 (at node 20)
Accepted flit rate average= 0.117888
	minimum = 0.0548463 (at node 11)
	maximum = 0.583215 (at node 20)
Injected packet length average = 1.60286
Accepted packet length average = 1.60286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7163 (6 samples)
	minimum = 6 (6 samples)
	maximum = 119.667 (6 samples)
Network latency average = 14.4036 (6 samples)
	minimum = 6 (6 samples)
	maximum = 82.8333 (6 samples)
Flit latency average = 14.5763 (6 samples)
	minimum = 6 (6 samples)
	maximum = 80.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0380591 (6 samples)
	minimum = 0.0231754 (6 samples)
	maximum = 0.105805 (6 samples)
Accepted packet rate average = 0.0380591 (6 samples)
	minimum = 0.0231754 (6 samples)
	maximum = 0.105805 (6 samples)
Injected flit rate average = 0.0717714 (6 samples)
	minimum = 0.0398101 (6 samples)
	maximum = 0.165122 (6 samples)
Accepted flit rate average = 0.0717714 (6 samples)
	minimum = 0.042727 (6 samples)
	maximum = 0.215441 (6 samples)
Injected packet size average = 1.88579 (6 samples)
Accepted packet size average = 1.88579 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 158337 (inst/sec)
gpgpu_simulation_rate = 1944 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,35003)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(13,0,0) tid=(469,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(8,0,0) tid=(501,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(42,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 35503  inst.: 3151933 (ipc=603.7) sim_rate=165891 (inst/sec) elapsed = 0:0:00:19 / Wed Apr 17 12:23:11 2019
GPGPU-Sim uArch: cycles simulated: 36003  inst.: 3162317 (ipc=312.2) sim_rate=158115 (inst/sec) elapsed = 0:0:00:20 / Wed Apr 17 12:23:12 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(26,0,0) tid=(336,0,0)
GPGPU-Sim uArch: cycles simulated: 37503  inst.: 3182659 (ipc=133.0) sim_rate=151555 (inst/sec) elapsed = 0:0:00:21 / Wed Apr 17 12:23:13 2019
GPGPU-Sim uArch: cycles simulated: 38503  inst.: 3201210 (ipc=100.3) sim_rate=145509 (inst/sec) elapsed = 0:0:00:22 / Wed Apr 17 12:23:14 2019
GPGPU-Sim uArch: cycles simulated: 40003  inst.: 3241645 (ipc=78.3) sim_rate=140941 (inst/sec) elapsed = 0:0:00:23 / Wed Apr 17 12:23:15 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(5,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 41003  inst.: 3273249 (ipc=70.5) sim_rate=136385 (inst/sec) elapsed = 0:0:00:24 / Wed Apr 17 12:23:16 2019
GPGPU-Sim uArch: cycles simulated: 42503  inst.: 3322410 (ipc=63.0) sim_rate=132896 (inst/sec) elapsed = 0:0:00:25 / Wed Apr 17 12:23:17 2019
GPGPU-Sim uArch: cycles simulated: 43503  inst.: 3355638 (ipc=59.5) sim_rate=129063 (inst/sec) elapsed = 0:0:00:26 / Wed Apr 17 12:23:18 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(9,0,0) tid=(346,0,0)
GPGPU-Sim uArch: cycles simulated: 45003  inst.: 3408868 (ipc=55.9) sim_rate=126254 (inst/sec) elapsed = 0:0:00:27 / Wed Apr 17 12:23:19 2019
GPGPU-Sim uArch: cycles simulated: 46503  inst.: 3458462 (ipc=52.9) sim_rate=123516 (inst/sec) elapsed = 0:0:00:28 / Wed Apr 17 12:23:20 2019
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(12,0,0) tid=(390,0,0)
GPGPU-Sim uArch: cycles simulated: 47503  inst.: 3492560 (ipc=51.4) sim_rate=120433 (inst/sec) elapsed = 0:0:00:29 / Wed Apr 17 12:23:21 2019
GPGPU-Sim uArch: cycles simulated: 48503  inst.: 3526744 (ipc=50.1) sim_rate=117558 (inst/sec) elapsed = 0:0:00:30 / Wed Apr 17 12:23:22 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,0,0) tid=(359,0,0)
GPGPU-Sim uArch: cycles simulated: 50003  inst.: 3577986 (ipc=48.5) sim_rate=115418 (inst/sec) elapsed = 0:0:00:31 / Wed Apr 17 12:23:23 2019
GPGPU-Sim uArch: cycles simulated: 51503  inst.: 3629582 (ipc=47.2) sim_rate=113424 (inst/sec) elapsed = 0:0:00:32 / Wed Apr 17 12:23:24 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(26,0,0) tid=(387,0,0)
GPGPU-Sim uArch: cycles simulated: 52503  inst.: 3665584 (ipc=46.6) sim_rate=111078 (inst/sec) elapsed = 0:0:00:33 / Wed Apr 17 12:23:25 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18611,35003), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18612,35003)
GPGPU-Sim uArch: cycles simulated: 54003  inst.: 3720059 (ipc=45.8) sim_rate=109413 (inst/sec) elapsed = 0:0:00:34 / Wed Apr 17 12:23:26 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(29,0,0) tid=(405,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19807,35003), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19808,35003)
GPGPU-Sim uArch: cycles simulated: 55003  inst.: 3757952 (ipc=45.4) sim_rate=107370 (inst/sec) elapsed = 0:0:00:35 / Wed Apr 17 12:23:27 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20112,35003), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20113,35003)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20274,35003), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20275,35003)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20959,35003), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20960,35003)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21322,35003), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21323,35003)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21408,35003), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21409,35003)
GPGPU-Sim uArch: cycles simulated: 56503  inst.: 3827002 (ipc=45.4) sim_rate=106305 (inst/sec) elapsed = 0:0:00:36 / Wed Apr 17 12:23:28 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21505,35003), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21506,35003)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(32,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21875,35003), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21876,35003)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22043,35003), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22044,35003)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22128,35003), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22129,35003)
GPGPU-Sim uArch: cycles simulated: 57503  inst.: 3879705 (ipc=45.8) sim_rate=104856 (inst/sec) elapsed = 0:0:00:37 / Wed Apr 17 12:23:29 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22616,35003), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22617,35003)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23248,35003), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23249,35003)
GPGPU-Sim uArch: cycles simulated: 58503  inst.: 3924961 (ipc=45.7) sim_rate=103288 (inst/sec) elapsed = 0:0:00:38 / Wed Apr 17 12:23:30 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23542,35003), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23543,35003)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(18,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23815,35003), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23816,35003)
GPGPU-Sim uArch: cycles simulated: 59503  inst.: 3969175 (ipc=45.7) sim_rate=101773 (inst/sec) elapsed = 0:0:00:39 / Wed Apr 17 12:23:31 2019
GPGPU-Sim uArch: cycles simulated: 60503  inst.: 4007350 (ipc=45.4) sim_rate=100183 (inst/sec) elapsed = 0:0:00:40 / Wed Apr 17 12:23:32 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(28,0,0) tid=(487,0,0)
GPGPU-Sim uArch: cycles simulated: 62003  inst.: 4059363 (ipc=44.8) sim_rate=99008 (inst/sec) elapsed = 0:0:00:41 / Wed Apr 17 12:23:33 2019
GPGPU-Sim uArch: cycles simulated: 63003  inst.: 4094056 (ipc=44.4) sim_rate=97477 (inst/sec) elapsed = 0:0:00:42 / Wed Apr 17 12:23:34 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(34,0,0) tid=(384,0,0)
GPGPU-Sim uArch: cycles simulated: 64503  inst.: 4148743 (ipc=44.0) sim_rate=96482 (inst/sec) elapsed = 0:0:00:43 / Wed Apr 17 12:23:35 2019
GPGPU-Sim uArch: cycles simulated: 66003  inst.: 4205226 (ipc=43.7) sim_rate=95573 (inst/sec) elapsed = 0:0:00:44 / Wed Apr 17 12:23:36 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31310,35003), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(31311,35003)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31410,35003), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31411,35003)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(59,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (31795,35003), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(31796,35003)
GPGPU-Sim uArch: cycles simulated: 67003  inst.: 4254958 (ipc=43.9) sim_rate=94554 (inst/sec) elapsed = 0:0:00:45 / Wed Apr 17 12:23:37 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32100,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (32327,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32641,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32670,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32773,35003), 2 CTAs running
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(32,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 68503  inst.: 4322145 (ipc=43.9) sim_rate=93959 (inst/sec) elapsed = 0:0:00:46 / Wed Apr 17 12:23:38 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33954,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (34248,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34369,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34617,35003), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 70003  inst.: 4380631 (ipc=43.7) sim_rate=93204 (inst/sec) elapsed = 0:0:00:47 / Wed Apr 17 12:23:39 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (35190,35003), 2 CTAs running
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(53,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36429,35003), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 71503  inst.: 4436832 (ipc=43.5) sim_rate=92434 (inst/sec) elapsed = 0:0:00:48 / Wed Apr 17 12:23:40 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37568,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37797,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37844,35003), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 73003  inst.: 4491536 (ipc=43.2) sim_rate=91664 (inst/sec) elapsed = 0:0:00:49 / Wed Apr 17 12:23:41 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38236,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38311,35003), 1 CTAs running
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(50,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38834,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39037,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39111,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39372,35003), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 74503  inst.: 4545095 (ipc=42.9) sim_rate=90901 (inst/sec) elapsed = 0:0:00:50 / Wed Apr 17 12:23:42 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39526,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39919,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40130,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40498,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40667,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (41131,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41289,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41409,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 76503  inst.: 4607920 (ipc=42.4) sim_rate=90351 (inst/sec) elapsed = 0:0:00:51 / Wed Apr 17 12:23:43 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(48,0,0) tid=(419,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41579,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41713,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (42204,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (42268,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (42470,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (42997,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (43146,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (43160,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (43259,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (44581,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (44629,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (44726,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (44837,35003), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 80503  inst.: 4663014 (ipc=39.8) sim_rate=89673 (inst/sec) elapsed = 0:0:00:52 / Wed Apr 17 12:23:44 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (45768,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (46525,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (48593,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (49462,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 49463
gpu_sim_insn = 1823993
gpu_ipc =      36.8759
gpu_tot_sim_cycle = 84466
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      55.3368
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9352
gpu_stall_icnt2sh    = 44148
gpu_total_sim_rate=89886

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 356543
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 22594, Miss = 8807, Miss_rate = 0.390, Pending_hits = 384, Reservation_fails = 21114
	L1D_cache_core[1]: Access = 22052, Miss = 8534, Miss_rate = 0.387, Pending_hits = 318, Reservation_fails = 20861
	L1D_cache_core[2]: Access = 19312, Miss = 7759, Miss_rate = 0.402, Pending_hits = 350, Reservation_fails = 20899
	L1D_cache_core[3]: Access = 21563, Miss = 8495, Miss_rate = 0.394, Pending_hits = 363, Reservation_fails = 21325
	L1D_cache_core[4]: Access = 24848, Miss = 9598, Miss_rate = 0.386, Pending_hits = 333, Reservation_fails = 22088
	L1D_cache_core[5]: Access = 20262, Miss = 7926, Miss_rate = 0.391, Pending_hits = 363, Reservation_fails = 20405
	L1D_cache_core[6]: Access = 20490, Miss = 8183, Miss_rate = 0.399, Pending_hits = 323, Reservation_fails = 21347
	L1D_cache_core[7]: Access = 21783, Miss = 8736, Miss_rate = 0.401, Pending_hits = 346, Reservation_fails = 21865
	L1D_cache_core[8]: Access = 24420, Miss = 9511, Miss_rate = 0.389, Pending_hits = 327, Reservation_fails = 21855
	L1D_cache_core[9]: Access = 21577, Miss = 8528, Miss_rate = 0.395, Pending_hits = 329, Reservation_fails = 20832
	L1D_cache_core[10]: Access = 20498, Miss = 8102, Miss_rate = 0.395, Pending_hits = 312, Reservation_fails = 20358
	L1D_cache_core[11]: Access = 20569, Miss = 7997, Miss_rate = 0.389, Pending_hits = 332, Reservation_fails = 20175
	L1D_cache_core[12]: Access = 22528, Miss = 9055, Miss_rate = 0.402, Pending_hits = 296, Reservation_fails = 23110
	L1D_cache_core[13]: Access = 19899, Miss = 7866, Miss_rate = 0.395, Pending_hits = 307, Reservation_fails = 20641
	L1D_cache_core[14]: Access = 21944, Miss = 8741, Miss_rate = 0.398, Pending_hits = 284, Reservation_fails = 22192
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 127838
	L1D_total_cache_miss_rate = 0.3941
	L1D_total_cache_pending_hits = 4967
	L1D_total_cache_reservation_fails = 319067
	L1D_cache_data_port_util = 0.190
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 59629
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60223
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 111527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 259438
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 354485
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1569, 1096, 1556, 1137, 1543, 1124, 1109, 1124, 1595, 1085, 1528, 1098, 1111, 1502, 1528, 1569, 1122, 1044, 1094, 1066, 1083, 1502, 1103, 1528, 657, 1076, 670, 616, 657, 657, 657, 616, 649, 636, 610, 1016, 649, 604, 610, 1016, 614, 1072, 1087, 629, 1061, 1035, 573, 603, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 492866
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16311
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 489455
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:772265	W0_Idle:246543	W0_Scoreboard:345091	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 130488 {8:16311,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2218296 {136:16311,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 403 
maxdqlatency = 0 
maxmflatency = 1031 
averagemflatency = 230 
max_icnt2mem_latency = 558 
max_icnt2sh_latency = 84465 
mrq_lat_table:7540 	277 	332 	603 	771 	244 	132 	72 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106219 	23559 	881 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16700 	4483 	10665 	91349 	6082 	1466 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6594 	6674 	2957 	101 	0 	0 	0 	1 	6 	22 	465 	10375 	70857 	32608 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	142 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         6        14        14        32        32        27        21        49        26        24        48         9         7         7         6 
dram[1]:         5         5        14        14        31        31        31        32        46        28        33        24         6         8         5         5 
dram[2]:         6         4        14        14        31        29        32        25        42        55        52        30         8         9        11        12 
dram[3]:         6         9        14        16        34        29        23        23        44        54        54        46         9         7         6         6 
dram[4]:         5         5        14        16        33        28        25        28        41        56        55        49         9         5        13         8 
dram[5]:         6         5        14        16        33        28        31        30        45        35        41        44         6         5         5         7 
maximum service time to same row:
dram[0]:      6561      4919      4809      5615      6199      7989      3828      9938      6474      7547      8344      6844      5909      8203      6221      8047 
dram[1]:      7128      6244      5480      6447      6154      8288      4705      3846      5964      4798      5668      6503      6909     10746     11528      6567 
dram[2]:      8915      8621      6430      6195      6450      9176      6765     10263      7154      7869      6889      9000      8099      9639      9613      5756 
dram[3]:      7094      7708      3385      6240      5570      4897      6532      5847      8027      6622      6479      8494      7541     13902     12388      7426 
dram[4]:      4273      5408      3297      5423      6686      8394      6325     12160      7954      9196      6533      6506      6199     10768      6397      6828 
dram[5]:      8541      6635      7367      4532      5428      7156      8885      7616      6876      5007      8017      6494      7151     11067      8284     15540 
average row accesses per activate:
dram[0]:  1.687500  1.763158  2.027778  1.909091  2.348837  2.868421  2.584906  3.250000  4.083333  5.000000  3.608696  2.980769  2.068182  2.095238  1.951220  1.883721 
dram[1]:  1.861111  1.685714  1.833333  1.625000  3.000000  2.216216  3.119048  3.256410  3.130435  2.767857  2.960784  2.941176  1.629630  1.872340  1.714286  1.653846 
dram[2]:  1.677419  1.636364  1.767442  1.750000  2.638889  2.617647  3.542857  3.636364  3.942857  3.944444  2.924528  3.717949  1.812500  2.095238  1.871795  2.151515 
dram[3]:  1.880000  2.172414  1.620000  1.800000  2.942857  2.444444  3.047619  3.205128  3.219512  3.018868  2.979167  3.068182  2.261905  1.883721  2.044445  2.218750 
dram[4]:  1.550000  1.736842  1.914894  2.000000  2.214286  2.444444  3.882353  3.967742  3.815789  3.690476  3.361702  3.222222  2.476191  2.000000  1.976190  2.303030 
dram[5]:  1.933333  1.694444  1.741379  1.703704  2.439024  2.571429  4.000000  3.023809  2.545455  3.265306  2.771930  2.810345  1.880952  1.739130  2.051282  1.783784 
average row locality = 9973/4003 = 2.491381
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        63        75        99       101       118       111       108        90       121       116        85        80        80        81 
dram[1]:        67        59        67        70        89        79       110       108       110       119       116       116        84        84        72        86 
dram[2]:        52        54        69        76        92        86       105       103       103       109       118       106        82        82        73        71 
dram[3]:        47        63        71        73        98       106       109       107       100       126       106       101        90        79        92        71 
dram[4]:        62        66        81        70        88       104       115       101       108       116       113       109        99        85        83        76 
dram[5]:        58        61        87        79        95        87       103       109       107       125       121       118        75        78        80        66 
total reads: 8630
bank skew: 126/47 = 2.68
chip skew: 1476/1381 = 1.07
number of total write accesses:
dram[0]:         0         0        10         9         2         8        19        19        39        35        45        39         6         8         0         0 
dram[1]:         0         0        10         8         1         3        21        19        34        36        35        34         4         4         0         0 
dram[2]:         0         0         7         8         3         3        19        17        35        33        37        39         5         6         0         0 
dram[3]:         0         0        10        17         5         4        19        18        32        34        37        34         5         2         0         0 
dram[4]:         0         0         9        10         5         6        17        22        37        39        45        36         5         5         0         0 
dram[5]:         0         0        14        13         5         3        21        18        33        35        37        45         4         2         0         0 
total reads: 1343
min_bank_accesses = 0!
chip skew: 239/209 = 1.14
average mf latency per bank:
dram[0]:        459       363       889       791     10285     10403      2453      2436      2919      3264      2627      2619       899       832       404       378
dram[1]:        368       352       778       763     11849     12987      2537      2545      3138      2964      2779      2860       868       849       350       375
dram[2]:        384       374       933       825     12485     11851      2521      2736      3125      3006      2840      2873       948      5019       412       380
dram[3]:        345       344       792       742     11399      9846      2583      2457      3200      2630      3047      3106       802       641       360       363
dram[4]:        424       413       846       949     12360      9558      2520      2746      2873      2800      2684      3009       801       737       423       389
dram[5]:        364       343       639       691     11896     11911      2575      2517      3035      2711      2774      2590       983       671       372       342
maximum mf latency per bank:
dram[0]:        690       480       614       534       653       592       860       684       694       636       678       682       659       594       671       504
dram[1]:        565       555       482       608       524       599       648       730       640       607       603       588       479       528       474       594
dram[2]:        565       528       701       618       750       618       618       705       647       661       784       664       691       592       663       675
dram[3]:        472       451       537       505       591       569       698       593       546       654       664       638       497       471       465       480
dram[4]:        770       659       730       676       742       851       734       762       798       776       692       760       821       875      1031       789
dram[5]:        510       504       495       486       820       625       782       746       714       564       607       760       808       685       630       479

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111489 n_nop=107025 n_act=653 n_pre=637 n_req=1688 n_rd=2898 n_write=276 bw_util=0.05694
n_activity=28100 dram_eff=0.2259
bk0: 108a 110245i bk1: 134a 110058i bk2: 126a 109977i bk3: 150a 109635i bk4: 198a 109523i bk5: 202a 109701i bk6: 236a 108815i bk7: 222a 108889i bk8: 216a 109352i bk9: 180a 109685i bk10: 242a 108587i bk11: 232a 108599i bk12: 170a 109539i bk13: 160a 109720i bk14: 160a 109841i bk15: 162a 109633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.152248
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111489 n_nop=106982 n_act=708 n_pre=692 n_req=1645 n_rd=2872 n_write=235 bw_util=0.05574
n_activity=29659 dram_eff=0.2095
bk0: 134a 110175i bk1: 118a 110229i bk2: 134a 110001i bk3: 140a 109728i bk4: 178a 110117i bk5: 158a 109973i bk6: 220a 109457i bk7: 216a 109388i bk8: 220a 109250i bk9: 238a 108889i bk10: 232a 108918i bk11: 232a 108926i bk12: 168a 109536i bk13: 168a 109751i bk14: 144a 109962i bk15: 172a 109610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0861699
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111489 n_nop=107274 n_act=618 n_pre=602 n_req=1593 n_rd=2762 n_write=233 bw_util=0.05373
n_activity=27044 dram_eff=0.2215
bk0: 104a 110348i bk1: 108a 110292i bk2: 138a 109890i bk3: 152a 109579i bk4: 184a 109798i bk5: 172a 109811i bk6: 210a 109560i bk7: 206a 109508i bk8: 206a 109418i bk9: 218a 109358i bk10: 236a 108606i bk11: 212a 108991i bk12: 164a 109502i bk13: 164a 109638i bk14: 146a 109830i bk15: 142a 110004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138731
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111489 n_nop=107049 n_act=663 n_pre=647 n_req=1656 n_rd=2878 n_write=252 bw_util=0.05615
n_activity=29655 dram_eff=0.2111
bk0: 94a 110639i bk1: 126a 110452i bk2: 142a 109648i bk3: 146a 109598i bk4: 196a 109939i bk5: 212a 109600i bk6: 218a 109473i bk7: 214a 109469i bk8: 200a 109334i bk9: 252a 109015i bk10: 212a 109171i bk11: 202a 109149i bk12: 180a 109788i bk13: 158a 109805i bk14: 184a 109793i bk15: 142a 110269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0893272
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111489 n_nop=106982 n_act=651 n_pre=635 n_req=1712 n_rd=2952 n_write=269 bw_util=0.05778
n_activity=27957 dram_eff=0.2304
bk0: 124a 110025i bk1: 132a 110069i bk2: 162a 109546i bk3: 140a 109846i bk4: 176a 109703i bk5: 208a 109323i bk6: 230a 109451i bk7: 202a 109476i bk8: 216a 109372i bk9: 232a 109010i bk10: 226a 108550i bk11: 218a 108760i bk12: 198a 109396i bk13: 170a 109568i bk14: 166a 109360i bk15: 152a 110048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.161137
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111489 n_nop=106921 n_act=710 n_pre=694 n_req=1679 n_rd=2898 n_write=266 bw_util=0.05676
n_activity=29438 dram_eff=0.215
bk0: 116a 110419i bk1: 122a 110269i bk2: 174a 109422i bk3: 158a 109460i bk4: 190a 109798i bk5: 174a 109961i bk6: 206a 109754i bk7: 218a 109340i bk8: 214a 109063i bk9: 250a 109078i bk10: 242a 108576i bk11: 236a 108560i bk12: 150a 109980i bk13: 156a 109860i bk14: 160a 110038i bk15: 132a 110194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0698365

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10654, Miss = 728, Miss_rate = 0.068, Pending_hits = 14, Reservation_fails = 372
L2_cache_bank[1]: Access = 10849, Miss = 721, Miss_rate = 0.066, Pending_hits = 12, Reservation_fails = 118
L2_cache_bank[2]: Access = 10812, Miss = 715, Miss_rate = 0.066, Pending_hits = 10, Reservation_fails = 114
L2_cache_bank[3]: Access = 10854, Miss = 721, Miss_rate = 0.066, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 11122, Miss = 694, Miss_rate = 0.062, Pending_hits = 15, Reservation_fails = 261
L2_cache_bank[5]: Access = 11695, Miss = 687, Miss_rate = 0.059, Pending_hits = 11, Reservation_fails = 282
L2_cache_bank[6]: Access = 11039, Miss = 713, Miss_rate = 0.065, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 10541, Miss = 726, Miss_rate = 0.069, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 10925, Miss = 749, Miss_rate = 0.069, Pending_hits = 11, Reservation_fails = 163
L2_cache_bank[9]: Access = 10517, Miss = 727, Miss_rate = 0.069, Pending_hits = 13, Reservation_fails = 102
L2_cache_bank[10]: Access = 11174, Miss = 726, Miss_rate = 0.065, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 10568, Miss = 723, Miss_rate = 0.068, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 130750
L2_total_cache_misses = 8630
L2_total_cache_miss_rate = 0.0660
L2_total_cache_pending_hits = 121
L2_total_cache_reservation_fails = 1412
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 792
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113179
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.147
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=196384
icnt_total_pkts_simt_to_mem=245191
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.0493
	minimum = 6
	maximum = 449
Network latency average = 18.2877
	minimum = 6
	maximum = 398
Slowest packet = 41582
Flit latency average = 18.5206
	minimum = 6
	maximum = 398
Slowest flit = 82953
Fragmentation average = 0.00407635
	minimum = 0
	maximum = 297
Injected packet rate average = 0.168994
	minimum = 0.13964 (at node 2)
	maximum = 0.198512 (at node 25)
Accepted packet rate average = 0.168994
	minimum = 0.13964 (at node 2)
	maximum = 0.198512 (at node 25)
Injected flit rate average = 0.279656
	minimum = 0.260336 (at node 20)
	maximum = 0.333846 (at node 4)
Accepted flit rate average= 0.279656
	minimum = 0.199199 (at node 5)
	maximum = 0.376807 (at node 25)
Injected packet length average = 1.65483
Accepted packet length average = 1.65483
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0496 (7 samples)
	minimum = 6 (7 samples)
	maximum = 166.714 (7 samples)
Network latency average = 14.9585 (7 samples)
	minimum = 6 (7 samples)
	maximum = 127.857 (7 samples)
Flit latency average = 15.1398 (7 samples)
	minimum = 6 (7 samples)
	maximum = 125.857 (7 samples)
Fragmentation average = 0.000582336 (7 samples)
	minimum = 0 (7 samples)
	maximum = 42.4286 (7 samples)
Injected packet rate average = 0.0567641 (7 samples)
	minimum = 0.0398132 (7 samples)
	maximum = 0.119049 (7 samples)
Accepted packet rate average = 0.0567641 (7 samples)
	minimum = 0.0398132 (7 samples)
	maximum = 0.119049 (7 samples)
Injected flit rate average = 0.101469 (7 samples)
	minimum = 0.0713138 (7 samples)
	maximum = 0.189226 (7 samples)
Accepted flit rate average = 0.101469 (7 samples)
	minimum = 0.0650802 (7 samples)
	maximum = 0.238493 (7 samples)
Injected packet size average = 1.78756 (7 samples)
Accepted packet size average = 1.78756 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 89886 (inst/sec)
gpgpu_simulation_rate = 1624 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,84466)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,84466)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,84466)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,84466)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,84466)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,84466)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,84466)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,84466)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,84466)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,84466)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,84466)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,84466)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,84466)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,84466)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,84466)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,84466)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,84466)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(11,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(34,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(15,0,0) tid=(446,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(12,0,0) tid=(267,0,0)
GPGPU-Sim uArch: cycles simulated: 84966  inst.: 5011513 (ipc=674.9) sim_rate=94556 (inst/sec) elapsed = 0:0:00:53 / Wed Apr 17 12:23:45 2019
GPGPU-Sim uArch: cycles simulated: 85466  inst.: 5060332 (ipc=386.3) sim_rate=93709 (inst/sec) elapsed = 0:0:00:54 / Wed Apr 17 12:23:46 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(29,0,0) tid=(327,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1668,84466), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1669,84466)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1830,84466), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1831,84466)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1847,84466), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1848,84466)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1881,84466), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1882,84466)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1916,84466), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1917,84466)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1952,84466), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1953,84466)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2039,84466), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2040,84466)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2051,84466), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2052,84466)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(30,0,0) tid=(473,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2069,84466), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2070,84466)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2118,84466), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2119,84466)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2182,84466), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2183,84466)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2316,84466), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2317,84466)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2376,84466), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2377,84466)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2400,84466), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2401,84466)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2442,84466), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2443,84466)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2444,84466), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2445,84466)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2461,84466), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2462,84466)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2472,84466), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2473,84466)
GPGPU-Sim uArch: cycles simulated: 86966  inst.: 5244270 (ipc=228.1) sim_rate=95350 (inst/sec) elapsed = 0:0:00:55 / Wed Apr 17 12:23:47 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2550,84466), 2 CTAs running
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(53,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2604,84466), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2625,84466), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2682,84466), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2687,84466), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2699,84466), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2705,84466), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2759,84466), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2761,84466), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2844,84466), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2956,84466), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3053,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3188,84466), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3194,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3196,84466), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3220,84466), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3245,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3316,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3322,84466), 2 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(54,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 87966  inst.: 5360758 (ipc=196.2) sim_rate=95727 (inst/sec) elapsed = 0:0:00:56 / Wed Apr 17 12:23:48 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3561,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3642,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3654,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3687,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3702,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3722,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3753,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3770,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3852,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3967,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3985,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4045,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4114,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4117,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4135,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4147,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4159,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4177,84466), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4177,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4204,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4210,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4225,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4252,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4258,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4349,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4426,84466), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 11.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4427
gpu_sim_insn = 731316
gpu_ipc =     165.1945
gpu_tot_sim_cycle = 88893
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      60.8078
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9352
gpu_stall_icnt2sh    = 44476
gpu_total_sim_rate=96524

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 370583
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 22914, Miss = 9045, Miss_rate = 0.395, Pending_hits = 427, Reservation_fails = 23569
	L1D_cache_core[1]: Access = 22372, Miss = 8774, Miss_rate = 0.392, Pending_hits = 362, Reservation_fails = 23636
	L1D_cache_core[2]: Access = 19712, Miss = 8059, Miss_rate = 0.409, Pending_hits = 409, Reservation_fails = 23523
	L1D_cache_core[3]: Access = 21883, Miss = 8735, Miss_rate = 0.399, Pending_hits = 406, Reservation_fails = 23931
	L1D_cache_core[4]: Access = 25088, Miss = 9780, Miss_rate = 0.390, Pending_hits = 369, Reservation_fails = 24694
	L1D_cache_core[5]: Access = 20662, Miss = 8227, Miss_rate = 0.398, Pending_hits = 420, Reservation_fails = 22886
	L1D_cache_core[6]: Access = 20810, Miss = 8423, Miss_rate = 0.405, Pending_hits = 367, Reservation_fails = 23806
	L1D_cache_core[7]: Access = 22103, Miss = 8975, Miss_rate = 0.406, Pending_hits = 390, Reservation_fails = 24690
	L1D_cache_core[8]: Access = 24820, Miss = 9812, Miss_rate = 0.395, Pending_hits = 383, Reservation_fails = 24275
	L1D_cache_core[9]: Access = 21897, Miss = 8768, Miss_rate = 0.400, Pending_hits = 373, Reservation_fails = 23286
	L1D_cache_core[10]: Access = 20738, Miss = 8282, Miss_rate = 0.399, Pending_hits = 348, Reservation_fails = 22899
	L1D_cache_core[11]: Access = 20969, Miss = 8297, Miss_rate = 0.396, Pending_hits = 391, Reservation_fails = 23068
	L1D_cache_core[12]: Access = 22848, Miss = 9295, Miss_rate = 0.407, Pending_hits = 340, Reservation_fails = 25665
	L1D_cache_core[13]: Access = 20219, Miss = 8107, Miss_rate = 0.401, Pending_hits = 351, Reservation_fails = 23564
	L1D_cache_core[14]: Access = 22304, Miss = 9011, Miss_rate = 0.404, Pending_hits = 334, Reservation_fails = 24728
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 131590
	L1D_total_cache_miss_rate = 0.3996
	L1D_total_cache_pending_hits = 5670
	L1D_total_cache_reservation_fails = 358220
	L1D_cache_data_port_util = 0.179
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62368
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65231
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 295852
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 368525
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1625, 1152, 1612, 1193, 1599, 1180, 1165, 1180, 1651, 1141, 1584, 1154, 1167, 1558, 1584, 1625, 1150, 1072, 1122, 1094, 1111, 1530, 1131, 1556, 685, 1104, 698, 644, 685, 685, 685, 644, 677, 664, 638, 1044, 677, 632, 638, 1044, 642, 1100, 1115, 657, 1089, 1063, 601, 631, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 532019
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16605
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 528608
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:837365	W0_Idle:266759	W0_Scoreboard:356009	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 132840 {8:16605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2258280 {136:16605,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 403 
maxdqlatency = 0 
maxmflatency = 1031 
averagemflatency = 233 
max_icnt2mem_latency = 558 
max_icnt2sh_latency = 88892 
mrq_lat_table:7700 	282 	339 	643 	815 	288 	157 	72 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106964 	27039 	950 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17028 	4601 	10782 	91659 	8457 	2512 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6734 	6819 	2966 	101 	0 	0 	0 	1 	6 	22 	465 	10375 	70857 	36608 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	144 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         6        14        14        32        32        27        21        49        26        24        48         9         7         7         6 
dram[1]:         5         5        14        14        31        31        31        32        46        28        33        24         6         8         5         5 
dram[2]:         6         4        14        14        31        29        32        25        42        55        52        30         8         9        11        12 
dram[3]:         6         9        14        16        34        29        23        23        44        54        54        46         9         7         6         6 
dram[4]:         5         5        14        16        33        28        25        28        41        56        55        49         9         5        13         8 
dram[5]:         6         5        14        16        33        28        31        30        45        35        41        44         6         5         5         7 
maximum service time to same row:
dram[0]:      6561      4919      4809      5615      6199      7989      3828      9938      6474      7547      8344      6844      5909      8203      6221      8047 
dram[1]:      7128      6244      5480      6447      6154      8288      4705      3846      5964      4798      5668      6503      6909     10746     11528      6567 
dram[2]:      8915      8621      6430      6195      6450      9176      6765     10263      7154      7869      6889      9000      8099      9639      9613      5756 
dram[3]:      7094      7708      3385      6240      5570      4897      6532      5847      8027      6622      6479      8494      7541     13902     12388      7426 
dram[4]:      4273      5408      3297      5423      6686      8394      6325     12160      7954      9196      6533      6506      6199     10768      6397      6828 
dram[5]:      8541      6635      7367      4532      5428      7156      8885      7616      6876      5007      8017      6494      7151     11067      8284     15540 
average row accesses per activate:
dram[0]:  1.687500  1.763158  2.500000  2.295455  2.348837  2.923077  2.584906  3.250000  4.083333  5.000000  3.608696  2.980769  2.068182  2.095238  1.951220  1.883721 
dram[1]:  1.861111  1.685714  2.761905  2.229167  3.000000  2.216216  3.190476  3.384615  3.130435  2.767857  2.960784  2.941176  1.629630  1.872340  1.714286  1.653846 
dram[2]:  1.677419  1.636364  2.181818  1.875000  2.638889  2.617647  3.542857  3.636364  3.942857  3.944444  2.924528  3.717949  1.812500  2.095238  1.871795  2.151515 
dram[3]:  1.880000  2.172414  2.280000  2.680000  2.942857  2.444444  3.238095  3.205128  3.219512  3.018868  2.979167  3.068182  2.261905  1.883721  2.044445  2.218750 
dram[4]:  1.550000  1.736842  2.319149  2.325000  2.214286  2.444444  3.882353  3.967742  3.815789  3.690476  3.361702  3.222222  2.476191  2.000000  1.976190  2.303030 
dram[5]:  1.933333  1.694444  2.275862  2.314815  2.439024  2.571429  4.000000  3.023256  2.545455  3.265306  2.771930  2.810345  1.880952  1.739130  2.051282  1.783784 
average row locality = 10298/4006 = 2.570644
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        69        81        99       102       118       111       108        90       121       116        85        80        80        81 
dram[1]:        67        59        77        78        89        79       111       110       110       119       116       116        84        84        72        86 
dram[2]:        52        54        76        79        92        86       105       103       103       109       118       106        82        82        73        71 
dram[3]:        47        63        81        85        98       106       112       107       100       126       106       101        90        79        92        71 
dram[4]:        62        66        88        75        88       104       115       101       108       116       113       109        99        85        83        76 
dram[5]:        58        61        96        88        95        87       103       110       107       125       121       118        75        78        80        66 
total reads: 8730
bank skew: 126/47 = 2.68
chip skew: 1488/1391 = 1.07
number of total write accesses:
dram[0]:         0         0        21        20         2        12        19        19        39        35        45        39         6         8         0         0 
dram[1]:         0         0        39        29         1         3        23        22        34        36        35        34         4         4         0         0 
dram[2]:         0         0        20        11         3         3        19        17        35        33        37        39         5         6         0         0 
dram[3]:         0         0        33        49         5         4        24        18        32        34        37        34         5         2         0         0 
dram[4]:         0         0        21        18         5         6        17        22        37        39        45        36         5         5         0         0 
dram[5]:         0         0        36        37         5         3        21        20        33        35        37        45         4         2         0         0 
total reads: 1568
min_bank_accesses = 0!
chip skew: 278/228 = 1.22
average mf latency per bank:
dram[0]:        459       363       923       837     10743     10346      2595      2619      2919      3264      2627      2619       899       832       404       378
dram[1]:        368       352       696       738     12388     13536      2657      2602      3138      2964      2779      2860       868       849       350       375
dram[2]:        384       374       934      1009     13004     12476      2709      2931      3125      3006      2840      2873       948      8889       412       380
dram[3]:        345       344       763       679     11916     10283      2571      2596      3200      2630      3047      3106       802       641       360       363
dram[4]:        424       413       928      1063     12842      9945      2660      2889      2873      2800      2684      3009       801       737       423       389
dram[5]:        364       343       629       678     12330     12376      2736      2609      3035      2711      2774      2590       983       671       372       342
maximum mf latency per bank:
dram[0]:        690       480       614       534       653       592       860       684       694       636       678       682       659       594       671       504
dram[1]:        565       555       591       608       524       599       648       730       640       607       603       588       479       528       474       594
dram[2]:        565       528       701       618       750       618       618       705       647       661       784       664       691       628       663       675
dram[3]:        472       451       559       558       628       569       698       593       546       654       664       638       497       471       465       480
dram[4]:        770       659       730       676       742       851       734       762       798       776       692       760       821       875      1031       789
dram[5]:        510       504       495       486       820       625       782       746       714       564       607       760       808       685       630       479

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117332 n_nop=112814 n_act=654 n_pre=638 n_req=1727 n_rd=2924 n_write=302 bw_util=0.05499
n_activity=28441 dram_eff=0.2269
bk0: 108a 116088i bk1: 134a 115902i bk2: 138a 115595i bk3: 162a 115296i bk4: 198a 115367i bk5: 204a 115454i bk6: 236a 114656i bk7: 222a 114731i bk8: 216a 115194i bk9: 180a 115527i bk10: 242a 114429i bk11: 232a 114442i bk12: 170a 115382i bk13: 160a 115563i bk14: 160a 115684i bk15: 162a 115476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.150053
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117332 n_nop=112728 n_act=708 n_pre=692 n_req=1721 n_rd=2914 n_write=290 bw_util=0.05461
n_activity=30330 dram_eff=0.2113
bk0: 134a 116018i bk1: 118a 116072i bk2: 154a 115517i bk3: 156a 115308i bk4: 178a 115960i bk5: 158a 115816i bk6: 222a 115284i bk7: 220a 115193i bk8: 220a 115093i bk9: 238a 114732i bk10: 232a 114761i bk11: 232a 114769i bk12: 168a 115379i bk13: 168a 115594i bk14: 144a 115805i bk15: 172a 115453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0954045
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117332 n_nop=113079 n_act=619 n_pre=603 n_req=1619 n_rd=2782 n_write=249 bw_util=0.05167
n_activity=27357 dram_eff=0.2216
bk0: 104a 116191i bk1: 108a 116135i bk2: 152a 115540i bk3: 158a 115376i bk4: 184a 115641i bk5: 172a 115654i bk6: 210a 115403i bk7: 206a 115351i bk8: 206a 115261i bk9: 218a 115201i bk10: 236a 114449i bk11: 212a 114834i bk12: 164a 115345i bk13: 164a 115481i bk14: 146a 115673i bk15: 142a 115847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.133732
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117332 n_nop=112782 n_act=663 n_pre=647 n_req=1741 n_rd=2928 n_write=312 bw_util=0.05523
n_activity=30447 dram_eff=0.2128
bk0: 94a 116482i bk1: 126a 116295i bk2: 162a 115175i bk3: 170a 115082i bk4: 196a 115782i bk5: 212a 115443i bk6: 224a 115242i bk7: 214a 115312i bk8: 200a 115177i bk9: 252a 114858i bk10: 212a 115014i bk11: 202a 114992i bk12: 180a 115631i bk13: 158a 115648i bk14: 184a 115636i bk15: 142a 116112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.105555
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117332 n_nop=112781 n_act=651 n_pre=635 n_req=1744 n_rd=2976 n_write=289 bw_util=0.05565
n_activity=28343 dram_eff=0.2304
bk0: 124a 115868i bk1: 132a 115912i bk2: 176a 115260i bk3: 150a 115589i bk4: 176a 115546i bk5: 208a 115166i bk6: 230a 115294i bk7: 202a 115319i bk8: 216a 115215i bk9: 232a 114853i bk10: 226a 114393i bk11: 218a 114603i bk12: 198a 115239i bk13: 170a 115411i bk14: 166a 115203i bk15: 152a 115891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.153581
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117332 n_nop=112676 n_act=711 n_pre=695 n_req=1746 n_rd=2936 n_write=314 bw_util=0.0554
n_activity=30011 dram_eff=0.2166
bk0: 116a 116262i bk1: 122a 116112i bk2: 192a 114957i bk3: 176a 115003i bk4: 190a 115641i bk5: 174a 115804i bk6: 206a 115598i bk7: 220a 115148i bk8: 214a 114905i bk9: 250a 114920i bk10: 242a 114419i bk11: 236a 114403i bk12: 150a 115823i bk13: 156a 115703i bk14: 160a 115881i bk15: 132a 116037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0848873

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10926, Miss = 734, Miss_rate = 0.067, Pending_hits = 19, Reservation_fails = 372
L2_cache_bank[1]: Access = 11121, Miss = 728, Miss_rate = 0.065, Pending_hits = 20, Reservation_fails = 118
L2_cache_bank[2]: Access = 11084, Miss = 726, Miss_rate = 0.065, Pending_hits = 30, Reservation_fails = 114
L2_cache_bank[3]: Access = 11125, Miss = 731, Miss_rate = 0.066, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[4]: Access = 11395, Miss = 701, Miss_rate = 0.062, Pending_hits = 21, Reservation_fails = 261
L2_cache_bank[5]: Access = 12967, Miss = 690, Miss_rate = 0.053, Pending_hits = 11, Reservation_fails = 282
L2_cache_bank[6]: Access = 11313, Miss = 726, Miss_rate = 0.064, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[7]: Access = 10822, Miss = 738, Miss_rate = 0.068, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[8]: Access = 11199, Miss = 756, Miss_rate = 0.068, Pending_hits = 16, Reservation_fails = 163
L2_cache_bank[9]: Access = 10796, Miss = 732, Miss_rate = 0.068, Pending_hits = 16, Reservation_fails = 102
L2_cache_bank[10]: Access = 11448, Miss = 735, Miss_rate = 0.064, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[11]: Access = 10848, Miss = 733, Miss_rate = 0.068, Pending_hits = 27, Reservation_fails = 0
L2_total_cache_accesses = 135044
L2_total_cache_misses = 8730
L2_total_cache_miss_rate = 0.0646
L2_total_cache_pending_hits = 246
L2_total_cache_reservation_fails = 1412
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 792
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.145
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=201854
icnt_total_pkts_simt_to_mem=253485
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.7818
	minimum = 6
	maximum = 316
Network latency average = 29.248
	minimum = 6
	maximum = 182
Slowest packet = 261934
Flit latency average = 33.9136
	minimum = 6
	maximum = 181
Slowest flit = 442890
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0718487
	minimum = 0.0460809 (at node 4)
	maximum = 0.287328 (at node 20)
Accepted packet rate average = 0.0718487
	minimum = 0.0460809 (at node 4)
	maximum = 0.287328 (at node 20)
Injected flit rate average = 0.115152
	minimum = 0.0819968 (at node 18)
	maximum = 0.309013 (at node 20)
Accepted flit rate average= 0.115152
	minimum = 0.0569234 (at node 4)
	maximum = 0.569234 (at node 20)
Injected packet length average = 1.6027
Accepted packet length average = 1.6027
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.8911 (8 samples)
	minimum = 6 (8 samples)
	maximum = 185.375 (8 samples)
Network latency average = 16.7447 (8 samples)
	minimum = 6 (8 samples)
	maximum = 134.625 (8 samples)
Flit latency average = 17.4865 (8 samples)
	minimum = 6 (8 samples)
	maximum = 132.75 (8 samples)
Fragmentation average = 0.000509544 (8 samples)
	minimum = 0 (8 samples)
	maximum = 37.125 (8 samples)
Injected packet rate average = 0.0586497 (8 samples)
	minimum = 0.0405966 (8 samples)
	maximum = 0.140084 (8 samples)
Accepted packet rate average = 0.0586497 (8 samples)
	minimum = 0.0405966 (8 samples)
	maximum = 0.140084 (8 samples)
Injected flit rate average = 0.10318 (8 samples)
	minimum = 0.0726491 (8 samples)
	maximum = 0.204199 (8 samples)
Accepted flit rate average = 0.10318 (8 samples)
	minimum = 0.0640606 (8 samples)
	maximum = 0.279836 (8 samples)
Injected packet size average = 1.75925 (8 samples)
Accepted packet size average = 1.75925 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 56 sec (56 sec)
gpgpu_simulation_rate = 96524 (inst/sec)
gpgpu_simulation_rate = 1587 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,88893)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,88893)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,88893)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,88893)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,88893)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,88893)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,88893)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,88893)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,88893)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,88893)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,88893)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,88893)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,88893)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,88893)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,88893)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,88893)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,88893)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(9,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(4,0,0) tid=(283,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(44,0,0) tid=(411,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(23,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 89393  inst.: 5726279 (ipc=641.8) sim_rate=100461 (inst/sec) elapsed = 0:0:00:57 / Wed Apr 17 12:23:49 2019
GPGPU-Sim uArch: cycles simulated: 89893  inst.: 5761509 (ipc=356.1) sim_rate=99336 (inst/sec) elapsed = 0:0:00:58 / Wed Apr 17 12:23:50 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 91393  inst.: 5808916 (ipc=161.4) sim_rate=98456 (inst/sec) elapsed = 0:0:00:59 / Wed Apr 17 12:23:51 2019
GPGPU-Sim uArch: cycles simulated: 93393  inst.: 5855687 (ipc=100.1) sim_rate=97594 (inst/sec) elapsed = 0:0:01:00 / Wed Apr 17 12:23:52 2019
GPGPU-Sim uArch: cycles simulated: 94393  inst.: 5883837 (ipc=87.0) sim_rate=96456 (inst/sec) elapsed = 0:0:01:01 / Wed Apr 17 12:23:53 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(29,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 96393  inst.: 5937048 (ipc=70.9) sim_rate=95758 (inst/sec) elapsed = 0:0:01:02 / Wed Apr 17 12:23:54 2019
GPGPU-Sim uArch: cycles simulated: 97893  inst.: 5974969 (ipc=63.3) sim_rate=94840 (inst/sec) elapsed = 0:0:01:03 / Wed Apr 17 12:23:55 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 99393  inst.: 6018409 (ipc=58.4) sim_rate=94037 (inst/sec) elapsed = 0:0:01:04 / Wed Apr 17 12:23:56 2019
GPGPU-Sim uArch: cycles simulated: 100893  inst.: 6055408 (ipc=54.2) sim_rate=93160 (inst/sec) elapsed = 0:0:01:05 / Wed Apr 17 12:23:57 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(24,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 102393  inst.: 6098204 (ipc=51.3) sim_rate=92397 (inst/sec) elapsed = 0:0:01:06 / Wed Apr 17 12:23:58 2019
GPGPU-Sim uArch: cycles simulated: 103893  inst.: 6143240 (ipc=49.2) sim_rate=91690 (inst/sec) elapsed = 0:0:01:07 / Wed Apr 17 12:23:59 2019
GPGPU-Sim uArch: cycles simulated: 105393  inst.: 6184746 (ipc=47.2) sim_rate=90952 (inst/sec) elapsed = 0:0:01:08 / Wed Apr 17 12:24:00 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(5,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 106893  inst.: 6229139 (ipc=45.8) sim_rate=90277 (inst/sec) elapsed = 0:0:01:09 / Wed Apr 17 12:24:01 2019
GPGPU-Sim uArch: cycles simulated: 108393  inst.: 6275356 (ipc=44.6) sim_rate=89647 (inst/sec) elapsed = 0:0:01:10 / Wed Apr 17 12:24:02 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(10,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 109893  inst.: 6322063 (ipc=43.7) sim_rate=89043 (inst/sec) elapsed = 0:0:01:11 / Wed Apr 17 12:24:03 2019
GPGPU-Sim uArch: cycles simulated: 111393  inst.: 6363911 (ipc=42.6) sim_rate=88387 (inst/sec) elapsed = 0:0:01:12 / Wed Apr 17 12:24:04 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 112893  inst.: 6409159 (ipc=41.8) sim_rate=87796 (inst/sec) elapsed = 0:0:01:13 / Wed Apr 17 12:24:05 2019
GPGPU-Sim uArch: cycles simulated: 114393  inst.: 6452859 (ipc=41.1) sim_rate=87200 (inst/sec) elapsed = 0:0:01:14 / Wed Apr 17 12:24:06 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,0,0) tid=(461,0,0)
GPGPU-Sim uArch: cycles simulated: 115893  inst.: 6499715 (ipc=40.5) sim_rate=86662 (inst/sec) elapsed = 0:0:01:15 / Wed Apr 17 12:24:07 2019
GPGPU-Sim uArch: cycles simulated: 117393  inst.: 6542565 (ipc=39.9) sim_rate=86086 (inst/sec) elapsed = 0:0:01:16 / Wed Apr 17 12:24:08 2019
GPGPU-Sim uArch: cycles simulated: 118893  inst.: 6583417 (ipc=39.3) sim_rate=85498 (inst/sec) elapsed = 0:0:01:17 / Wed Apr 17 12:24:09 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(18,0,0) tid=(470,0,0)
GPGPU-Sim uArch: cycles simulated: 119893  inst.: 6611816 (ipc=38.9) sim_rate=84766 (inst/sec) elapsed = 0:0:01:18 / Wed Apr 17 12:24:10 2019
GPGPU-Sim uArch: cycles simulated: 121393  inst.: 6653845 (ipc=38.4) sim_rate=84225 (inst/sec) elapsed = 0:0:01:19 / Wed Apr 17 12:24:11 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(13,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 122893  inst.: 6694866 (ipc=37.9) sim_rate=83685 (inst/sec) elapsed = 0:0:01:20 / Wed Apr 17 12:24:12 2019
GPGPU-Sim uArch: cycles simulated: 124393  inst.: 6737283 (ipc=37.5) sim_rate=83176 (inst/sec) elapsed = 0:0:01:21 / Wed Apr 17 12:24:13 2019
GPGPU-Sim uArch: cycles simulated: 125893  inst.: 6779151 (ipc=37.1) sim_rate=82672 (inst/sec) elapsed = 0:0:01:22 / Wed Apr 17 12:24:14 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(23,0,0) tid=(410,0,0)
GPGPU-Sim uArch: cycles simulated: 127393  inst.: 6816309 (ipc=36.6) sim_rate=82124 (inst/sec) elapsed = 0:0:01:23 / Wed Apr 17 12:24:15 2019
GPGPU-Sim uArch: cycles simulated: 128893  inst.: 6859470 (ipc=36.4) sim_rate=81660 (inst/sec) elapsed = 0:0:01:24 / Wed Apr 17 12:24:16 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(28,0,0) tid=(339,0,0)
GPGPU-Sim uArch: cycles simulated: 130393  inst.: 6898364 (ipc=36.0) sim_rate=81157 (inst/sec) elapsed = 0:0:01:25 / Wed Apr 17 12:24:17 2019
GPGPU-Sim uArch: cycles simulated: 131893  inst.: 6938890 (ipc=35.7) sim_rate=80684 (inst/sec) elapsed = 0:0:01:26 / Wed Apr 17 12:24:18 2019
GPGPU-Sim uArch: cycles simulated: 133393  inst.: 6974928 (ipc=35.3) sim_rate=80171 (inst/sec) elapsed = 0:0:01:27 / Wed Apr 17 12:24:19 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(25,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 134893  inst.: 7014340 (ipc=35.0) sim_rate=79708 (inst/sec) elapsed = 0:0:01:28 / Wed Apr 17 12:24:20 2019
GPGPU-Sim uArch: cycles simulated: 136393  inst.: 7048797 (ipc=34.6) sim_rate=79199 (inst/sec) elapsed = 0:0:01:29 / Wed Apr 17 12:24:21 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(24,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 137893  inst.: 7086628 (ipc=34.3) sim_rate=78740 (inst/sec) elapsed = 0:0:01:30 / Wed Apr 17 12:24:22 2019
GPGPU-Sim uArch: cycles simulated: 139393  inst.: 7124124 (ipc=34.0) sim_rate=78287 (inst/sec) elapsed = 0:0:01:31 / Wed Apr 17 12:24:23 2019
GPGPU-Sim uArch: cycles simulated: 140893  inst.: 7163779 (ipc=33.8) sim_rate=77867 (inst/sec) elapsed = 0:0:01:32 / Wed Apr 17 12:24:24 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(14,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 142393  inst.: 7198942 (ipc=33.5) sim_rate=77407 (inst/sec) elapsed = 0:0:01:33 / Wed Apr 17 12:24:25 2019
GPGPU-Sim uArch: cycles simulated: 143893  inst.: 7236984 (ipc=33.3) sim_rate=76989 (inst/sec) elapsed = 0:0:01:34 / Wed Apr 17 12:24:26 2019
GPGPU-Sim uArch: cycles simulated: 145393  inst.: 7270968 (ipc=33.0) sim_rate=76536 (inst/sec) elapsed = 0:0:01:35 / Wed Apr 17 12:24:27 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(2,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 146893  inst.: 7310306 (ipc=32.8) sim_rate=76149 (inst/sec) elapsed = 0:0:01:36 / Wed Apr 17 12:24:28 2019
GPGPU-Sim uArch: cycles simulated: 148393  inst.: 7344965 (ipc=32.6) sim_rate=75721 (inst/sec) elapsed = 0:0:01:37 / Wed Apr 17 12:24:29 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(33,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 149893  inst.: 7383056 (ipc=32.4) sim_rate=75337 (inst/sec) elapsed = 0:0:01:38 / Wed Apr 17 12:24:30 2019
GPGPU-Sim uArch: cycles simulated: 151393  inst.: 7421451 (ipc=32.3) sim_rate=74964 (inst/sec) elapsed = 0:0:01:39 / Wed Apr 17 12:24:31 2019
GPGPU-Sim uArch: cycles simulated: 152893  inst.: 7459753 (ipc=32.1) sim_rate=74597 (inst/sec) elapsed = 0:0:01:40 / Wed Apr 17 12:24:32 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(37,0,0) tid=(413,0,0)
GPGPU-Sim uArch: cycles simulated: 154393  inst.: 7496755 (ipc=31.9) sim_rate=74225 (inst/sec) elapsed = 0:0:01:41 / Wed Apr 17 12:24:33 2019
GPGPU-Sim uArch: cycles simulated: 155893  inst.: 7536218 (ipc=31.8) sim_rate=73884 (inst/sec) elapsed = 0:0:01:42 / Wed Apr 17 12:24:34 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(30,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 157393  inst.: 7576378 (ipc=31.7) sim_rate=73557 (inst/sec) elapsed = 0:0:01:43 / Wed Apr 17 12:24:35 2019
GPGPU-Sim uArch: cycles simulated: 159393  inst.: 7630373 (ipc=31.6) sim_rate=73368 (inst/sec) elapsed = 0:0:01:44 / Wed Apr 17 12:24:36 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(5,0,0) tid=(482,0,0)
GPGPU-Sim uArch: cycles simulated: 160893  inst.: 7671075 (ipc=31.5) sim_rate=73057 (inst/sec) elapsed = 0:0:01:45 / Wed Apr 17 12:24:37 2019
GPGPU-Sim uArch: cycles simulated: 162393  inst.: 7714264 (ipc=31.4) sim_rate=72776 (inst/sec) elapsed = 0:0:01:46 / Wed Apr 17 12:24:38 2019
GPGPU-Sim uArch: cycles simulated: 163893  inst.: 7756905 (ipc=31.4) sim_rate=72494 (inst/sec) elapsed = 0:0:01:47 / Wed Apr 17 12:24:39 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(42,0,0) tid=(340,0,0)
GPGPU-Sim uArch: cycles simulated: 165893  inst.: 7812186 (ipc=31.3) sim_rate=72335 (inst/sec) elapsed = 0:0:01:48 / Wed Apr 17 12:24:40 2019
GPGPU-Sim uArch: cycles simulated: 167393  inst.: 7855438 (ipc=31.2) sim_rate=72068 (inst/sec) elapsed = 0:0:01:49 / Wed Apr 17 12:24:41 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(34,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 168893  inst.: 7890960 (ipc=31.1) sim_rate=71736 (inst/sec) elapsed = 0:0:01:50 / Wed Apr 17 12:24:42 2019
GPGPU-Sim uArch: cycles simulated: 170893  inst.: 7949324 (ipc=31.0) sim_rate=71615 (inst/sec) elapsed = 0:0:01:51 / Wed Apr 17 12:24:43 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(15,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 172393  inst.: 7991196 (ipc=31.0) sim_rate=71349 (inst/sec) elapsed = 0:0:01:52 / Wed Apr 17 12:24:44 2019
GPGPU-Sim uArch: cycles simulated: 174393  inst.: 8043260 (ipc=30.9) sim_rate=71179 (inst/sec) elapsed = 0:0:01:53 / Wed Apr 17 12:24:45 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(31,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 175893  inst.: 8082151 (ipc=30.8) sim_rate=70896 (inst/sec) elapsed = 0:0:01:54 / Wed Apr 17 12:24:46 2019
GPGPU-Sim uArch: cycles simulated: 177893  inst.: 8136779 (ipc=30.7) sim_rate=70754 (inst/sec) elapsed = 0:0:01:55 / Wed Apr 17 12:24:47 2019
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(40,0,0) tid=(468,0,0)
GPGPU-Sim uArch: cycles simulated: 179393  inst.: 8174745 (ipc=30.6) sim_rate=70471 (inst/sec) elapsed = 0:0:01:56 / Wed Apr 17 12:24:48 2019
GPGPU-Sim uArch: cycles simulated: 181393  inst.: 8228567 (ipc=30.5) sim_rate=70329 (inst/sec) elapsed = 0:0:01:57 / Wed Apr 17 12:24:49 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(27,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 182893  inst.: 8271726 (ipc=30.5) sim_rate=70099 (inst/sec) elapsed = 0:0:01:58 / Wed Apr 17 12:24:50 2019
GPGPU-Sim uArch: cycles simulated: 184893  inst.: 8326367 (ipc=30.4) sim_rate=69969 (inst/sec) elapsed = 0:0:01:59 / Wed Apr 17 12:24:51 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(38,0,0) tid=(476,0,0)
GPGPU-Sim uArch: cycles simulated: 186893  inst.: 8384794 (ipc=30.4) sim_rate=69873 (inst/sec) elapsed = 0:0:02:00 / Wed Apr 17 12:24:52 2019
GPGPU-Sim uArch: cycles simulated: 188393  inst.: 8426225 (ipc=30.4) sim_rate=69638 (inst/sec) elapsed = 0:0:02:01 / Wed Apr 17 12:24:53 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (100294,88893), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(100295,88893)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(38,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 189893  inst.: 8473196 (ipc=30.4) sim_rate=69452 (inst/sec) elapsed = 0:0:02:02 / Wed Apr 17 12:24:54 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (101492,88893), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(101493,88893)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (102193,88893), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(102194,88893)
GPGPU-Sim uArch: cycles simulated: 191393  inst.: 8524901 (ipc=30.4) sim_rate=69308 (inst/sec) elapsed = 0:0:02:03 / Wed Apr 17 12:24:55 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (102979,88893), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(102980,88893)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (103044,88893), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(103045,88893)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(49,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (103790,88893), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(103791,88893)
GPGPU-Sim uArch: cycles simulated: 192893  inst.: 8579670 (ipc=30.5) sim_rate=69190 (inst/sec) elapsed = 0:0:02:04 / Wed Apr 17 12:24:56 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (104144,88893), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(104145,88893)
GPGPU-Sim uArch: cycles simulated: 193893  inst.: 8618386 (ipc=30.6) sim_rate=68947 (inst/sec) elapsed = 0:0:02:05 / Wed Apr 17 12:24:57 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (105624,88893), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(105625,88893)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (105661,88893), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(105662,88893)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (105801,88893), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(105802,88893)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(54,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 194893  inst.: 8655472 (ipc=30.7) sim_rate=68694 (inst/sec) elapsed = 0:0:02:06 / Wed Apr 17 12:24:58 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (106086,88893), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(106087,88893)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (106094,88893), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(106095,88893)
GPGPU-Sim uArch: cycles simulated: 195893  inst.: 8694610 (ipc=30.7) sim_rate=68461 (inst/sec) elapsed = 0:0:02:07 / Wed Apr 17 12:24:59 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (107776,88893), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(107777,88893)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (107985,88893), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(107986,88893)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(24,0,0) tid=(503,0,0)
GPGPU-Sim uArch: cycles simulated: 197393  inst.: 8744342 (ipc=30.8) sim_rate=68315 (inst/sec) elapsed = 0:0:02:08 / Wed Apr 17 12:25:00 2019
GPGPU-Sim uArch: cycles simulated: 198393  inst.: 8770940 (ipc=30.7) sim_rate=67991 (inst/sec) elapsed = 0:0:02:09 / Wed Apr 17 12:25:01 2019
GPGPU-Sim uArch: cycles simulated: 199893  inst.: 8806268 (ipc=30.6) sim_rate=67740 (inst/sec) elapsed = 0:0:02:10 / Wed Apr 17 12:25:02 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(47,0,0) tid=(344,0,0)
GPGPU-Sim uArch: cycles simulated: 201393  inst.: 8843268 (ipc=30.6) sim_rate=67505 (inst/sec) elapsed = 0:0:02:11 / Wed Apr 17 12:25:03 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (112648,88893), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(112649,88893)
GPGPU-Sim uArch: cycles simulated: 202393  inst.: 8876903 (ipc=30.6) sim_rate=67249 (inst/sec) elapsed = 0:0:02:12 / Wed Apr 17 12:25:04 2019
GPGPU-Sim uArch: cycles simulated: 203893  inst.: 8922892 (ipc=30.6) sim_rate=67089 (inst/sec) elapsed = 0:0:02:13 / Wed Apr 17 12:25:05 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(46,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 205393  inst.: 8963008 (ipc=30.5) sim_rate=66888 (inst/sec) elapsed = 0:0:02:14 / Wed Apr 17 12:25:06 2019
GPGPU-Sim uArch: cycles simulated: 206893  inst.: 9003534 (ipc=30.5) sim_rate=66692 (inst/sec) elapsed = 0:0:02:15 / Wed Apr 17 12:25:07 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(58,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 208393  inst.: 9046559 (ipc=30.5) sim_rate=66518 (inst/sec) elapsed = 0:0:02:16 / Wed Apr 17 12:25:08 2019
GPGPU-Sim uArch: cycles simulated: 209893  inst.: 9086971 (ipc=30.4) sim_rate=66328 (inst/sec) elapsed = 0:0:02:17 / Wed Apr 17 12:25:09 2019
GPGPU-Sim uArch: cycles simulated: 211393  inst.: 9125085 (ipc=30.4) sim_rate=66123 (inst/sec) elapsed = 0:0:02:18 / Wed Apr 17 12:25:10 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(49,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 212893  inst.: 9163848 (ipc=30.3) sim_rate=65926 (inst/sec) elapsed = 0:0:02:19 / Wed Apr 17 12:25:11 2019
GPGPU-Sim uArch: cycles simulated: 214893  inst.: 9217376 (ipc=30.3) sim_rate=65838 (inst/sec) elapsed = 0:0:02:20 / Wed Apr 17 12:25:12 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(49,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 216393  inst.: 9261138 (ipc=30.2) sim_rate=65681 (inst/sec) elapsed = 0:0:02:21 / Wed Apr 17 12:25:13 2019
GPGPU-Sim uArch: cycles simulated: 217893  inst.: 9304127 (ipc=30.2) sim_rate=65522 (inst/sec) elapsed = 0:0:02:22 / Wed Apr 17 12:25:14 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(23,0,0) tid=(306,0,0)
GPGPU-Sim uArch: cycles simulated: 219393  inst.: 9346463 (ipc=30.2) sim_rate=65359 (inst/sec) elapsed = 0:0:02:23 / Wed Apr 17 12:25:15 2019
GPGPU-Sim uArch: cycles simulated: 220893  inst.: 9390884 (ipc=30.2) sim_rate=65214 (inst/sec) elapsed = 0:0:02:24 / Wed Apr 17 12:25:16 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(47,0,0) tid=(342,0,0)
GPGPU-Sim uArch: cycles simulated: 222393  inst.: 9431394 (ipc=30.2) sim_rate=65044 (inst/sec) elapsed = 0:0:02:25 / Wed Apr 17 12:25:17 2019
GPGPU-Sim uArch: cycles simulated: 223893  inst.: 9470653 (ipc=30.1) sim_rate=64867 (inst/sec) elapsed = 0:0:02:26 / Wed Apr 17 12:25:18 2019
GPGPU-Sim uArch: cycles simulated: 225893  inst.: 9527869 (ipc=30.1) sim_rate=64815 (inst/sec) elapsed = 0:0:02:27 / Wed Apr 17 12:25:19 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(53,0,0) tid=(394,0,0)
GPGPU-Sim uArch: cycles simulated: 227393  inst.: 9572329 (ipc=30.1) sim_rate=64677 (inst/sec) elapsed = 0:0:02:28 / Wed Apr 17 12:25:20 2019
GPGPU-Sim uArch: cycles simulated: 228893  inst.: 9619773 (ipc=30.1) sim_rate=64562 (inst/sec) elapsed = 0:0:02:29 / Wed Apr 17 12:25:21 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(48,0,0) tid=(464,0,0)
GPGPU-Sim uArch: cycles simulated: 230893  inst.: 9675638 (ipc=30.1) sim_rate=64504 (inst/sec) elapsed = 0:0:02:30 / Wed Apr 17 12:25:22 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(53,0,0) tid=(489,0,0)
GPGPU-Sim uArch: cycles simulated: 232393  inst.: 9722721 (ipc=30.1) sim_rate=64388 (inst/sec) elapsed = 0:0:02:31 / Wed Apr 17 12:25:23 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (143769,88893), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(143770,88893)
GPGPU-Sim uArch: cycles simulated: 233893  inst.: 9780298 (ipc=30.2) sim_rate=64344 (inst/sec) elapsed = 0:0:02:32 / Wed Apr 17 12:25:24 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(55,0,0) tid=(298,0,0)
GPGPU-Sim uArch: cycles simulated: 235893  inst.: 9846645 (ipc=30.2) sim_rate=64357 (inst/sec) elapsed = 0:0:02:33 / Wed Apr 17 12:25:25 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (147675,88893), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(147676,88893)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (147844,88893), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(147845,88893)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (148308,88893), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 237393  inst.: 9897926 (ipc=30.3) sim_rate=64272 (inst/sec) elapsed = 0:0:02:34 / Wed Apr 17 12:25:26 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (148798,88893), 2 CTAs running
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(58,0,0) tid=(400,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (149080,88893), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (149512,88893), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 238893  inst.: 9950005 (ipc=30.3) sim_rate=64193 (inst/sec) elapsed = 0:0:02:35 / Wed Apr 17 12:25:27 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (150044,88893), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (150160,88893), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (151336,88893), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 240393  inst.: 9994385 (ipc=30.3) sim_rate=64066 (inst/sec) elapsed = 0:0:02:36 / Wed Apr 17 12:25:28 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(31,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (152288,88893), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 242393  inst.: 10056548 (ipc=30.3) sim_rate=64054 (inst/sec) elapsed = 0:0:02:37 / Wed Apr 17 12:25:29 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (153618,88893), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (153866,88893), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (154295,88893), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (154444,88893), 2 CTAs running
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(34,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 244393  inst.: 10115784 (ipc=30.3) sim_rate=64023 (inst/sec) elapsed = 0:0:02:38 / Wed Apr 17 12:25:30 2019
GPGPU-Sim uArch: cycles simulated: 245893  inst.: 10164395 (ipc=30.3) sim_rate=63927 (inst/sec) elapsed = 0:0:02:39 / Wed Apr 17 12:25:31 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(50,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 247893  inst.: 10236052 (ipc=30.4) sim_rate=63975 (inst/sec) elapsed = 0:0:02:40 / Wed Apr 17 12:25:32 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(36,0,0) tid=(488,0,0)
GPGPU-Sim uArch: cycles simulated: 249893  inst.: 10306235 (ipc=30.4) sim_rate=64013 (inst/sec) elapsed = 0:0:02:41 / Wed Apr 17 12:25:33 2019
GPGPU-Sim uArch: cycles simulated: 251893  inst.: 10390897 (ipc=30.6) sim_rate=64141 (inst/sec) elapsed = 0:0:02:42 / Wed Apr 17 12:25:34 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(43,0,0) tid=(511,0,0)
GPGPU-Sim uArch: cycles simulated: 253393  inst.: 10453621 (ipc=30.7) sim_rate=64132 (inst/sec) elapsed = 0:0:02:43 / Wed Apr 17 12:25:35 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (165305,88893), 1 CTAs running
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(30,0,0) tid=(440,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (166008,88893), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (166092,88893), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 255393  inst.: 10540320 (ipc=30.8) sim_rate=64270 (inst/sec) elapsed = 0:0:02:44 / Wed Apr 17 12:25:36 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(48,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (167945,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (168304,88893), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 257393  inst.: 10629593 (ipc=31.0) sim_rate=64421 (inst/sec) elapsed = 0:0:02:45 / Wed Apr 17 12:25:37 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (168820,88893), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (169271,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (169361,88893), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (169943,88893), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (169944,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(51,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (170379,88893), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 259393  inst.: 10714012 (ipc=31.1) sim_rate=64542 (inst/sec) elapsed = 0:0:02:46 / Wed Apr 17 12:25:38 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (171775,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (172193,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (172313,88893), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (172583,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 261893  inst.: 10796808 (ipc=31.2) sim_rate=64651 (inst/sec) elapsed = 0:0:02:47 / Wed Apr 17 12:25:39 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(39,0,0) tid=(378,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (173245,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (173249,88893), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (173520,88893), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (174175,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (174715,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (174858,88893), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (175518,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 265893  inst.: 10876146 (ipc=30.9) sim_rate=64738 (inst/sec) elapsed = 0:0:02:48 / Wed Apr 17 12:25:40 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (177403,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (177867,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (177939,88893), 2 CTAs running
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(46,0,0) tid=(494,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (181456,88893), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 271393  inst.: 10938603 (ipc=30.3) sim_rate=64725 (inst/sec) elapsed = 0:0:02:49 / Wed Apr 17 12:25:41 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (182976,88893), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (183302,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (186366,88893), 2 CTAs running
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(61,0,0) tid=(381,0,0)
GPGPU-Sim uArch: cycles simulated: 278893  inst.: 10999294 (ipc=29.4) sim_rate=64701 (inst/sec) elapsed = 0:0:02:50 / Wed Apr 17 12:25:42 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (193989,88893), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (194517,88893), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (196412,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (197169,88893), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 197170
gpu_sim_insn = 5660327
gpu_ipc =      28.7079
gpu_tot_sim_cycle = 286063
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      38.6828
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 672776
gpu_stall_icnt2sh    = 1534281
gpu_total_sim_rate=65092

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 618373
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 75124, Miss = 27433, Miss_rate = 0.365, Pending_hits = 1891, Reservation_fails = 139335
	L1D_cache_core[1]: Access = 73743, Miss = 26766, Miss_rate = 0.363, Pending_hits = 1758, Reservation_fails = 138276
	L1D_cache_core[2]: Access = 83837, Miss = 30774, Miss_rate = 0.367, Pending_hits = 2186, Reservation_fails = 150397
	L1D_cache_core[3]: Access = 73278, Miss = 27253, Miss_rate = 0.372, Pending_hits = 1916, Reservation_fails = 140855
	L1D_cache_core[4]: Access = 76077, Miss = 27485, Miss_rate = 0.361, Pending_hits = 1744, Reservation_fails = 137217
	L1D_cache_core[5]: Access = 85009, Miss = 31098, Miss_rate = 0.366, Pending_hits = 2289, Reservation_fails = 150524
	L1D_cache_core[6]: Access = 72357, Miss = 27175, Miss_rate = 0.376, Pending_hits = 1829, Reservation_fails = 144424
	L1D_cache_core[7]: Access = 73676, Miss = 28003, Miss_rate = 0.380, Pending_hits = 1899, Reservation_fails = 144636
	L1D_cache_core[8]: Access = 76479, Miss = 27855, Miss_rate = 0.364, Pending_hits = 1877, Reservation_fails = 138935
	L1D_cache_core[9]: Access = 79792, Miss = 29024, Miss_rate = 0.364, Pending_hits = 2044, Reservation_fails = 142629
	L1D_cache_core[10]: Access = 71909, Miss = 25852, Miss_rate = 0.360, Pending_hits = 1664, Reservation_fails = 133972
	L1D_cache_core[11]: Access = 72698, Miss = 25699, Miss_rate = 0.354, Pending_hits = 1801, Reservation_fails = 132939
	L1D_cache_core[12]: Access = 74450, Miss = 27402, Miss_rate = 0.368, Pending_hits = 1804, Reservation_fails = 141001
	L1D_cache_core[13]: Access = 71949, Miss = 26403, Miss_rate = 0.367, Pending_hits = 1839, Reservation_fails = 138273
	L1D_cache_core[14]: Access = 73263, Miss = 27050, Miss_rate = 0.369, Pending_hits = 1790, Reservation_fails = 140747
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 415272
	L1D_total_cache_miss_rate = 0.3663
	L1D_total_cache_pending_hits = 28331
	L1D_total_cache_reservation_fails = 2114160
	L1D_cache_data_port_util = 0.185
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0047
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 685683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1510326
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102739
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 93
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 603834
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 616315
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2556, 2098, 2543, 2139, 2515, 2111, 2096, 2096, 2582, 2072, 2485, 2085, 2098, 2489, 2515, 2526, 1608, 1485, 1595, 1567, 1584, 2003, 1574, 2029, 1158, 1577, 1141, 1102, 1143, 1143, 1128, 1102, 1150, 1137, 1096, 1517, 1150, 1105, 1111, 1502, 1100, 1558, 1558, 1115, 1547, 1536, 1059, 1104, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 2973011
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189242
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2969600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5011526	W0_Idle:532852	W0_Scoreboard:761005	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1513936 {8:189242,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25736912 {136:189242,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 403 
maxdqlatency = 0 
maxmflatency = 1055 
averagemflatency = 342 
max_icnt2mem_latency = 753 
max_icnt2sh_latency = 286062 
mrq_lat_table:38268 	1811 	1265 	3412 	7884 	2125 	709 	203 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	146066 	222764 	50901 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	48103 	22247 	45341 	166243 	90484 	47063 	344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12286 	84915 	85017 	6813 	224 	2 	0 	1 	6 	22 	465 	10375 	70857 	60436 	82403 	5913 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	193 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        14        18        18        32        32        29        29        49        26        24        48        15        18        20        16 
dram[1]:        16        12        40        35        31        31        31        32        46        28        33        24         8        20        12         8 
dram[2]:        12        16        20        15        31        29        32        26        42        55        52        30        10        10        20        14 
dram[3]:         9        10        36        48        34        29        27        26        44        54        54        46        13        18         9        13 
dram[4]:        13        11        20        17        33        28        30        28        41        56        55        49        14        10        13        13 
dram[5]:        13        11        32        35        33        28        31        30        45        35        41        44        16        14        11        12 
maximum service time to same row:
dram[0]:     19314     13872     14135     21034     10437      7989      8612     10939      6474      7547      8344      6844      8709     17581     18646      8308 
dram[1]:     19056     16481     11444      7486      6154     12195     13293      4470      7269      4798      5668      6503      9812     12854     11528      8743 
dram[2]:     15097     31129      7052     19698     11716      9176      6765     10263     18596      7869      6889      9000      8099      9639     11488     12322 
dram[3]:      8237     12727      6183     21017      7358     10313      6532      6393      8027      6622      6479      8494     17875     13902     12388     10391 
dram[4]:     10072     16868      8091     14832     14290     13440      6325     12160      7954      9196      6533      7146      6199     10768      6397     13355 
dram[5]:     18825      7250     12537     16502      6588      7156      8885      7616      6876     14668      9032      8607      7151     11067      8284     15540 
average row accesses per activate:
dram[0]:  2.156951  2.043689  2.133047  2.146919  1.937705  2.160000  2.169872  2.106618  2.091358  2.228571  2.116223  2.027273  2.181452  2.273585  2.343750  2.158730 
dram[1]:  2.070093  2.127907  2.225000  2.086758  2.007874  2.030568  2.176101  2.144654  2.083333  2.113636  1.988914  2.102828  1.955224  2.230392  2.147465  2.099503 
dram[2]:  2.087179  2.178744  2.059633  1.992095  2.098039  2.069853  2.252874  2.132931  2.157609  2.291667  2.091864  2.158879  2.062500  2.068826  2.244318  2.106482 
dram[3]:  2.277778  2.254902  2.044643  2.393365  2.115880  2.075188  2.089404  2.235714  2.078717  2.034146  2.043716  2.091398  2.235849  2.037879  2.329412  2.410405 
dram[4]:  2.228856  2.096447  1.928839  2.218009  2.064257  2.078512  2.257426  2.227273  2.210797  2.162088  2.116972  2.133152  2.019084  2.235294  2.162896  2.256983 
dram[5]:  2.182266  2.109890  2.029963  2.080000  2.091634  2.019608  2.259615  2.197232  2.133333  2.138028  2.140476  2.123288  2.033962  2.122549  2.096330  2.335366 
average row locality = 55681/26139 = 2.130189
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       481       421       443       395       537       445       559       495       667       588       667       517       509       449       450       408 
dram[1]:       443       366       463       402       471       429       590       589       632       571       682       626       482       427       466       422 
dram[2]:       407       451       398       456       480       520       510       608       607       654       603       692       473       488       395       455 
dram[3]:       369       460       395       418       454       512       547       549       539       651       581       589       445       518       396       417 
dram[4]:       448       413       456       408       473       464       587       555       661       601       686       587       498       436       478       404 
dram[5]:       443       384       477       401       487       475       595       552       658       584       678       589       501       422       457       383 
total reads: 48370
bank skew: 692/366 = 1.89
chip skew: 8197/7840 = 1.05
number of total write accesses:
dram[0]:         0         0        54        58        54        41       118        78       180       192       207       152        32        33         0         0 
dram[1]:         0         0        71        55        39        36       102        93       168       173       215       192        42        28         0         0 
dram[2]:         0         0        51        48        55        43        78        98       187       226       194       232        22        23         0         0 
dram[3]:         0         0        63        87        39        40        84        77       174       183       167       189        29        20         0         0 
dram[4]:         0         0        59        60        41        39        97        82       199       186       237       198        31        20         0         0 
dram[5]:         0         0        65        67        38        40       110        83       206       175       221       186        38        11         0         0 
total reads: 7311
min_bank_accesses = 0!
chip skew: 1257/1152 = 1.09
average mf latency per bank:
dram[0]:       1122      1124      1163      1183      6364      7804      3645      4043      2164      2249      1868      2566      1374      1371      1149      1128
dram[1]:       1139      1208      1030      1085      7167      7613      3546      3329      2273      2040      1882      1926      1354      1341      1069      1044
dram[2]:       1152      1175      1214      1097      7174      6802      4296      3481      2348      2056      2077      1822      1421      2676      1257      1049
dram[3]:       1128      1063      1055      1092      7212      7108      3348      4118      2305      2317      2114      2139      1208      1237      1024      1176
dram[4]:       1180      1133      1148      1180      7598      7793      3681      4018      2105      2230      1944      2123      1423      1316      1126      1189
dram[5]:       1216      1199      1125      1084      7914      7374      4012      3681      2266      2303      2174      2180      1471      1278      1212      1100
maximum mf latency per bank:
dram[0]:        842       934       865       876       862       832      1044       944      1036       949       888       893       814       787       860       925
dram[1]:        807       880       871       822       909       842       854       839       964       880       899       872       852       824       845       986
dram[2]:        881       892       814       920       892      1055       978       935       925       887       851       857       943       815       875       967
dram[3]:        790       911       784       851       752       870       962       874       870       863       910       840       820       843       765       905
dram[4]:        868       844       903       801       941      1014       871       855       909       910       881       853       920       875      1031       868
dram[5]:        936       783       844       747       979       888       936       844       898       896       950      1006       906       902       844       911

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=377596 n_nop=351207 n_act=4326 n_pre=4310 n_req=9230 n_rd=16062 n_write=1691 bw_util=0.09403
n_activity=149927 dram_eff=0.2368
bk0: 962a 368880i bk1: 842a 369562i bk2: 886a 367892i bk3: 790a 368252i bk4: 1074a 364876i bk5: 890a 367911i bk6: 1118a 363949i bk7: 990a 364686i bk8: 1334a 360170i bk9: 1176a 361567i bk10: 1334a 358054i bk11: 1034a 362090i bk12: 1018a 366629i bk13: 898a 368381i bk14: 900a 369257i bk15: 816a 369775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.255471
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=377596 n_nop=350913 n_act=4430 n_pre=4414 n_req=9275 n_rd=16122 n_write=1717 bw_util=0.09449
n_activity=156413 dram_eff=0.2281
bk0: 886a 369182i bk1: 732a 370847i bk2: 926a 367672i bk3: 804a 368930i bk4: 942a 367441i bk5: 858a 368498i bk6: 1180a 364035i bk7: 1178a 363503i bk8: 1264a 361348i bk9: 1142a 362404i bk10: 1364a 357719i bk11: 1252a 360003i bk12: 964a 366236i bk13: 854a 368825i bk14: 932a 368692i bk15: 844a 369698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.20577
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=377596 n_nop=350565 n_act=4432 n_pre=4416 n_req=9454 n_rd=16394 n_write=1789 bw_util=0.09631
n_activity=151442 dram_eff=0.2401
bk0: 814a 369884i bk1: 902a 369161i bk2: 796a 368561i bk3: 912a 366973i bk4: 960a 366547i bk5: 1040a 365815i bk6: 1020a 365026i bk7: 1216a 362196i bk8: 1214a 361003i bk9: 1308a 359229i bk10: 1206a 359622i bk11: 1384a 357126i bk12: 946a 366612i bk13: 976a 366824i bk14: 790a 369793i bk15: 910a 368592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.274298
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=377596 n_nop=351926 n_act=4192 n_pre=4176 n_req=8992 n_rd=15680 n_write=1622 bw_util=0.09164
n_activity=152416 dram_eff=0.227
bk0: 738a 371407i bk1: 920a 369662i bk2: 790a 368673i bk3: 836a 368716i bk4: 908a 368110i bk5: 1024a 367207i bk6: 1094a 365077i bk7: 1098a 365407i bk8: 1078a 362994i bk9: 1302a 360424i bk10: 1162a 361460i bk11: 1178a 360769i bk12: 890a 368251i bk13: 1036a 366911i bk14: 792a 370494i bk15: 834a 370291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.190646
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=377596 n_nop=350777 n_act=4379 n_pre=4363 n_req=9404 n_rd=16310 n_write=1767 bw_util=0.09575
n_activity=151158 dram_eff=0.2392
bk0: 896a 369434i bk1: 826a 369785i bk2: 912a 366650i bk3: 816a 368564i bk4: 946a 367201i bk5: 928a 367223i bk6: 1174a 363750i bk7: 1110a 363988i bk8: 1322a 359994i bk9: 1202a 360552i bk10: 1372a 356800i bk11: 1174a 358661i bk12: 996a 365785i bk13: 872a 368431i bk14: 956a 367646i bk15: 808a 369617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.277418
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=377596 n_nop=350929 n_act=4380 n_pre=4364 n_req=9326 n_rd=16172 n_write=1751 bw_util=0.09493
n_activity=154915 dram_eff=0.2314
bk0: 886a 369854i bk1: 768a 370809i bk2: 954a 366950i bk3: 802a 368659i bk4: 974a 367444i bk5: 950a 367246i bk6: 1190a 363809i bk7: 1104a 365035i bk8: 1316a 360075i bk9: 1168a 362248i bk10: 1356a 358454i bk11: 1178a 360804i bk12: 1002a 366327i bk13: 844a 369317i bk14: 914a 368779i bk15: 766a 370772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.193434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34890, Miss = 4313, Miss_rate = 0.124, Pending_hits = 33, Reservation_fails = 390
L2_cache_bank[1]: Access = 34788, Miss = 3718, Miss_rate = 0.107, Pending_hits = 36, Reservation_fails = 256
L2_cache_bank[2]: Access = 34653, Miss = 4229, Miss_rate = 0.122, Pending_hits = 46, Reservation_fails = 114
L2_cache_bank[3]: Access = 33748, Miss = 3832, Miss_rate = 0.114, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[4]: Access = 35328, Miss = 3873, Miss_rate = 0.110, Pending_hits = 37, Reservation_fails = 267
L2_cache_bank[5]: Access = 36711, Miss = 4324, Miss_rate = 0.118, Pending_hits = 26, Reservation_fails = 284
L2_cache_bank[6]: Access = 34206, Miss = 3726, Miss_rate = 0.109, Pending_hits = 31, Reservation_fails = 1
L2_cache_bank[7]: Access = 34993, Miss = 4114, Miss_rate = 0.118, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[8]: Access = 35322, Miss = 4287, Miss_rate = 0.121, Pending_hits = 37, Reservation_fails = 223
L2_cache_bank[9]: Access = 34553, Miss = 3868, Miss_rate = 0.112, Pending_hits = 29, Reservation_fails = 150
L2_cache_bank[10]: Access = 36130, Miss = 4296, Miss_rate = 0.119, Pending_hits = 33, Reservation_fails = 3
L2_cache_bank[11]: Access = 34503, Miss = 3790, Miss_rate = 0.110, Pending_hits = 39, Reservation_fails = 0
L2_total_cache_accesses = 419825
L2_total_cache_misses = 48370
L2_total_cache_miss_rate = 0.1152
L2_total_cache_pending_hits = 423
L2_total_cache_reservation_fails = 1688
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 144759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44447
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1060
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3916
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.238
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=1177183
icnt_total_pkts_simt_to_mem=650565
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.2372
	minimum = 6
	maximum = 576
Network latency average = 36.1537
	minimum = 6
	maximum = 485
Slowest packet = 300727
Flit latency average = 26.4925
	minimum = 6
	maximum = 485
Slowest flit = 534410
Fragmentation average = 0.118208
	minimum = 0
	maximum = 376
Injected packet rate average = 0.106988
	minimum = 0.0886443 (at node 11)
	maximum = 0.125181 (at node 25)
Accepted packet rate average = 0.106988
	minimum = 0.0886443 (at node 11)
	maximum = 0.125181 (at node 25)
Injected flit rate average = 0.257798
	minimum = 0.125075 (at node 11)
	maximum = 0.423665 (at node 25)
Accepted flit rate average= 0.257798
	minimum = 0.156393 (at node 18)
	maximum = 0.402526 (at node 5)
Injected packet length average = 2.40959
Accepted packet length average = 2.40959
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.5962 (9 samples)
	minimum = 6 (9 samples)
	maximum = 228.778 (9 samples)
Network latency average = 18.9012 (9 samples)
	minimum = 6 (9 samples)
	maximum = 173.556 (9 samples)
Flit latency average = 18.4872 (9 samples)
	minimum = 6 (9 samples)
	maximum = 171.889 (9 samples)
Fragmentation average = 0.0135872 (9 samples)
	minimum = 0 (9 samples)
	maximum = 74.7778 (9 samples)
Injected packet rate average = 0.0640207 (9 samples)
	minimum = 0.0459353 (9 samples)
	maximum = 0.138428 (9 samples)
Accepted packet rate average = 0.0640207 (9 samples)
	minimum = 0.0459353 (9 samples)
	maximum = 0.138428 (9 samples)
Injected flit rate average = 0.120359 (9 samples)
	minimum = 0.0784742 (9 samples)
	maximum = 0.228584 (9 samples)
Accepted flit rate average = 0.120359 (9 samples)
	minimum = 0.0743198 (9 samples)
	maximum = 0.293468 (9 samples)
Injected packet size average = 1.88001 (9 samples)
Accepted packet size average = 1.88001 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 50 sec (170 sec)
gpgpu_simulation_rate = 65092 (inst/sec)
gpgpu_simulation_rate = 1682 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,286063)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,286063)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,286063)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,286063)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,286063)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,286063)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,286063)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,286063)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,286063)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,286063)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,286063)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,286063)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,286063)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,286063)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,286063)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,286063)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,286063)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(34,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(25,0,0) tid=(332,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(43,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(40,0,0) tid=(448,0,0)
GPGPU-Sim uArch: cycles simulated: 286563  inst.: 11370839 (ipc=610.2) sim_rate=66109 (inst/sec) elapsed = 0:0:02:52 / Wed Apr 17 12:25:44 2019
GPGPU-Sim uArch: cycles simulated: 287063  inst.: 11386255 (ipc=320.5) sim_rate=65816 (inst/sec) elapsed = 0:0:02:53 / Wed Apr 17 12:25:45 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1835,286063), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1836,286063)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1856,286063), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1857,286063)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1892,286063), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1893,286063)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1904,286063), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1905,286063)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1923,286063), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1924,286063)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1976,286063), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1977,286063)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2025,286063), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2026,286063)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2108,286063), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2109,286063)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2282,286063), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2283,286063)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2432,286063), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2433,286063)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2433,286063), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2434,286063)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2439,286063), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2440,286063)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2460,286063), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2461,286063)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(55,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 288563  inst.: 11466619 (ipc=160.4) sim_rate=65900 (inst/sec) elapsed = 0:0:02:54 / Wed Apr 17 12:25:46 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2523,286063), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2524,286063)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2538,286063), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2539,286063)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2671,286063), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2672,286063)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2680,286063), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2681,286063)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2713,286063), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2714,286063)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2743,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2755,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2764,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2780,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2863,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2863,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2881,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2884,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2920,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2989,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3189,286063), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3195,286063), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3197,286063), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3234,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3240,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3347,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3353,286063), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3362,286063), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3379,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3454,286063), 1 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(45,0,0) tid=(368,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3609,286063), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3669,286063), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3675,286063), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3846,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3861,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3861,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3864,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3882,286063), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3912,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3948,286063), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3957,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4026,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4095,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4107,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4119,286063), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4125,286063), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4197,286063), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4251,286063), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4254,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4275,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4293,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4344,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4347,286063), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4404,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4419,286063), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 6.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4420
gpu_sim_insn = 507084
gpu_ipc =     114.7249
gpu_tot_sim_cycle = 290483
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      39.8399
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 672942
gpu_stall_icnt2sh    = 1534609
gpu_total_sim_rate=66130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632383
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 75444, Miss = 27673, Miss_rate = 0.367, Pending_hits = 1935, Reservation_fails = 141809
	L1D_cache_core[1]: Access = 73983, Miss = 26946, Miss_rate = 0.364, Pending_hits = 1794, Reservation_fails = 140885
	L1D_cache_core[2]: Access = 84237, Miss = 31075, Miss_rate = 0.369, Pending_hits = 2242, Reservation_fails = 153098
	L1D_cache_core[3]: Access = 73598, Miss = 27493, Miss_rate = 0.374, Pending_hits = 1964, Reservation_fails = 143366
	L1D_cache_core[4]: Access = 76317, Miss = 27665, Miss_rate = 0.363, Pending_hits = 1780, Reservation_fails = 139918
	L1D_cache_core[5]: Access = 85409, Miss = 31398, Miss_rate = 0.368, Pending_hits = 2345, Reservation_fails = 153066
	L1D_cache_core[6]: Access = 72757, Miss = 27475, Miss_rate = 0.378, Pending_hits = 1885, Reservation_fails = 147245
	L1D_cache_core[7]: Access = 73948, Miss = 28206, Miss_rate = 0.381, Pending_hits = 1941, Reservation_fails = 147401
	L1D_cache_core[8]: Access = 76879, Miss = 28155, Miss_rate = 0.366, Pending_hits = 1933, Reservation_fails = 141679
	L1D_cache_core[9]: Access = 80108, Miss = 29258, Miss_rate = 0.365, Pending_hits = 2088, Reservation_fails = 145093
	L1D_cache_core[10]: Access = 72229, Miss = 26092, Miss_rate = 0.361, Pending_hits = 1707, Reservation_fails = 136999
	L1D_cache_core[11]: Access = 73094, Miss = 25994, Miss_rate = 0.356, Pending_hits = 1858, Reservation_fails = 135736
	L1D_cache_core[12]: Access = 74766, Miss = 27635, Miss_rate = 0.370, Pending_hits = 1849, Reservation_fails = 143635
	L1D_cache_core[13]: Access = 72189, Miss = 26583, Miss_rate = 0.368, Pending_hits = 1875, Reservation_fails = 140936
	L1D_cache_core[14]: Access = 73659, Miss = 27345, Miss_rate = 0.371, Pending_hits = 1843, Reservation_fails = 143579
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 418993
	L1D_total_cache_miss_rate = 0.3680
	L1D_total_cache_pending_hits = 29039
	L1D_total_cache_reservation_fails = 2154445
	L1D_cache_data_port_util = 0.182
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 685697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1513322
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107729
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 641123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 630325
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2612, 2154, 2599, 2195, 2571, 2167, 2152, 2152, 2638, 2128, 2541, 2141, 2154, 2545, 2571, 2582, 1636, 1513, 1623, 1595, 1612, 2031, 1602, 2057, 1186, 1605, 1169, 1130, 1171, 1171, 1156, 1130, 1178, 1165, 1124, 1545, 1178, 1133, 1139, 1530, 1128, 1586, 1586, 1143, 1575, 1564, 1087, 1132, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 3013296
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189528
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3009885
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5078520	W0_Idle:551279	W0_Scoreboard:770664	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1516224 {8:189528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25775808 {136:189528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 403 
maxdqlatency = 0 
maxmflatency = 1055 
averagemflatency = 342 
max_icnt2mem_latency = 753 
max_icnt2sh_latency = 290482 
mrq_lat_table:38578 	1832 	1294 	3522 	7976 	2202 	731 	203 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	146830 	226073 	51090 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	48399 	22338 	45440 	166744 	92664 	48143 	359 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12413 	85061 	85030 	6813 	224 	2 	0 	1 	6 	22 	465 	10375 	70857 	60436 	82403 	9889 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	195 	387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        14        18        18        32        32        29        29        49        26        24        48        15        18        20        16 
dram[1]:        16        12        40        35        31        31        31        32        46        28        33        24         8        20        12         8 
dram[2]:        12        16        20        15        31        29        32        26        42        55        52        30        10        10        20        14 
dram[3]:         9        10        36        48        34        29        27        26        44        54        54        46        13        18         9        13 
dram[4]:        13        11        20        17        33        28        30        28        41        56        55        49        14        10        13        13 
dram[5]:        13        11        32        35        33        28        31        30        45        35        41        44        16        14        11        12 
maximum service time to same row:
dram[0]:     19314     13872     14135     21034     10437      7989      8612     10939      6474      7547      8344      6844      8709     17581     18646      8308 
dram[1]:     19056     16481     11444      7486      6154     12195     13293      4470      7269      4798      5668      6503      9812     12854     11528      8743 
dram[2]:     15097     31129      7052     19698     11716      9176      6765     10263     18596      7869      6889      9000      8099      9639     11488     12322 
dram[3]:      8237     12727      6183     21017      7358     10313      6532      6393      8027      6622      6479      8494     17875     13902     12388     10391 
dram[4]:     10072     16868      8091     14832     14290     13440      6325     12160      7954      9196      6533      7146      6199     10768      6397     13355 
dram[5]:     18825      7250     12537     16502      6588      7156      8885      7616      6876     14668      9032      8607      7151     11067      8284     15540 
average row accesses per activate:
dram[0]:  2.156951  2.043689  2.309013  2.341232  1.970492  2.176991  2.169872  2.106618  2.091358  2.228571  2.116223  2.027273  2.181452  2.273585  2.343750  2.158730 
dram[1]:  2.070093  2.127907  2.429167  2.283105  2.070588  2.091304  2.176101  2.144654  2.083333  2.113636  1.988914  2.102828  1.955224  2.230392  2.147465  2.099503 
dram[2]:  2.087179  2.178744  2.247706  2.169960  2.121094  2.091575  2.252874  2.132931  2.157609  2.291667  2.091864  2.158879  2.062500  2.080645  2.244318  2.106482 
dram[3]:  2.277778  2.254902  2.254464  2.654028  2.132479  2.119850  2.089404  2.235714  2.078717  2.034146  2.043716  2.091398  2.235849  2.037879  2.329412  2.410405 
dram[4]:  2.228856  2.096447  2.078652  2.426540  2.072000  2.115702  2.257426  2.222996  2.210797  2.162088  2.116972  2.133152  2.019084  2.235294  2.162896  2.256983 
dram[5]:  2.182266  2.109890  2.194757  2.311111  2.107143  2.042969  2.259615  2.197232  2.133333  2.138028  2.140476  2.123288  2.033962  2.122549  2.096330  2.335366 
average row locality = 56342/26151 = 2.154487
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       481       421       457       409       541       447       559       495       667       588       667       517       509       449       450       408 
dram[1]:       443       366       477       416       476       434       590       589       632       571       682       626       482       427       466       422 
dram[2]:       407       451       412       470       483       523       510       608       607       654       603       692       473       489       395       455 
dram[3]:       369       460       409       434       456       516       547       549       539       651       581       589       445       518       396       417 
dram[4]:       448       413       470       423       475       467       587       555       661       601       686       587       498       436       478       404 
dram[5]:       443       384       491       417       489       477       595       552       658       584       678       589       501       422       457       383 
total reads: 48581
bank skew: 692/366 = 1.89
chip skew: 8232/7876 = 1.05
number of total write accesses:
dram[0]:         0         0        81        85        60        45       118        78       180       192       207       152        32        33         0         0 
dram[1]:         0         0       106        84        52        47       102        93       168       173       215       192        42        28         0         0 
dram[2]:         0         0        78        79        60        48        78        98       187       226       194       232        22        27         0         0 
dram[3]:         0         0        96       126        43        50        84        77       174       183       167       189        29        20         0         0 
dram[4]:         0         0        85        89        43        45        97        83       199       186       237       198        31        20         0         0 
dram[5]:         0         0        95       103        42        46       110        83       206       175       221       186        38        11         0         0 
total reads: 7761
min_bank_accesses = 0!
chip skew: 1329/1238 = 1.07
average mf latency per bank:
dram[0]:       1122      1124      1112      1126      6340      7799      3672      4084      2164      2249      1868      2566      1374      1371      1149      1128
dram[1]:       1139      1208       979      1037      7018      7457      3579      3357      2273      2040      1882      1926      1354      1341      1069      1044
dram[2]:       1152      1175      1155      1050      7162      6805      4337      3512      2348      2056      2077      1822      1421      3333      1257      1049
dram[3]:       1128      1063      1002      1032      7229      7022      3377      4148      2305      2317      2114      2139      1208      1237      1024      1176
dram[4]:       1180      1133      1111      1125      7626      7745      3707      4041      2105      2230      1944      2123      1423      1316      1126      1189
dram[5]:       1216      1199      1074      1018      7909      7344      4041      3712      2266      2303      2174      2180      1471      1278      1212      1100
maximum mf latency per bank:
dram[0]:        842       934       865       876       862       832      1044       944      1036       949       888       893       814       787       860       925
dram[1]:        807       880       871       822       909       842       854       839       964       880       899       872       852       824       845       986
dram[2]:        881       892       814       920       892      1055       978       935       925       887       851       857       943       815       875       967
dram[3]:        790       911       784       851       752       870       962       874       870       863       910       840       820       843       765       905
dram[4]:        868       844       903       801       941      1014       871       855       909       910       881       853       920       875      1031       868
dram[5]:        936       783       844       747       979       888       936       844       898       896       950      1006       906       902       844       911

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383430 n_nop=356907 n_act=4327 n_pre=4311 n_req=9328 n_rd=16130 n_write=1755 bw_util=0.09329
n_activity=150955 dram_eff=0.237
bk0: 962a 374714i bk1: 842a 375396i bk2: 914a 373347i bk3: 818a 373649i bk4: 1082a 370638i bk5: 894a 373694i bk6: 1118a 369782i bk7: 990a 370520i bk8: 1334a 366004i bk9: 1176a 367401i bk10: 1334a 363888i bk11: 1034a 367924i bk12: 1018a 372463i bk13: 898a 374215i bk14: 900a 375091i bk15: 816a 375609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.252954
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383430 n_nop=356579 n_act=4432 n_pre=4416 n_req=9401 n_rd=16198 n_write=1805 bw_util=0.09391
n_activity=157655 dram_eff=0.2284
bk0: 886a 375018i bk1: 732a 376683i bk2: 954a 373130i bk3: 832a 374324i bk4: 952a 373098i bk5: 868a 374181i bk6: 1180a 369867i bk7: 1178a 369335i bk8: 1264a 367180i bk9: 1142a 368236i bk10: 1364a 363551i bk11: 1252a 365835i bk12: 964a 372069i bk13: 854a 374659i bk14: 932a 374527i bk15: 844a 375534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.211251
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383430 n_nop=356251 n_act=4435 n_pre=4419 n_req=9561 n_rd=16464 n_write=1861 bw_util=0.09558
n_activity=152485 dram_eff=0.2404
bk0: 814a 375719i bk1: 902a 374997i bk2: 824a 373931i bk3: 940a 372360i bk4: 966a 372267i bk5: 1046a 371582i bk6: 1020a 370858i bk7: 1216a 368028i bk8: 1214a 366835i bk9: 1308a 365061i bk10: 1206a 365454i bk11: 1384a 362960i bk12: 946a 372447i bk13: 978a 372567i bk14: 790a 375625i bk15: 910a 374426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.275153
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383430 n_nop=357598 n_act=4194 n_pre=4178 n_req=9114 n_rd=15752 n_write=1708 bw_util=0.09107
n_activity=153567 dram_eff=0.2274
bk0: 738a 377241i bk1: 920a 375497i bk2: 818a 374042i bk3: 868a 374038i bk4: 912a 373881i bk5: 1032a 372907i bk6: 1094a 370910i bk7: 1098a 371240i bk8: 1078a 368827i bk9: 1302a 366257i bk10: 1162a 367293i bk11: 1178a 366603i bk12: 890a 374085i bk13: 1036a 372745i bk14: 792a 376328i bk15: 834a 376125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.193715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383430 n_nop=356474 n_act=4381 n_pre=4365 n_req=9502 n_rd=16378 n_write=1832 bw_util=0.09498
n_activity=152242 dram_eff=0.2392
bk0: 896a 375269i bk1: 826a 375621i bk2: 940a 372158i bk3: 846a 374026i bk4: 950a 372988i bk5: 934a 372998i bk6: 1174a 369584i bk7: 1110a 369793i bk8: 1322a 365826i bk9: 1202a 366384i bk10: 1372a 362632i bk11: 1174a 364493i bk12: 996a 371617i bk13: 872a 374265i bk14: 956a 373480i bk15: 808a 375452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.275401
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=383430 n_nop=356615 n_act=4382 n_pre=4366 n_req=9436 n_rd=16240 n_write=1827 bw_util=0.09424
n_activity=155931 dram_eff=0.2317
bk0: 886a 375688i bk1: 768a 376644i bk2: 982a 372314i bk3: 834a 373998i bk4: 978a 373204i bk5: 954a 373012i bk6: 1190a 369642i bk7: 1104a 370868i bk8: 1316a 365908i bk9: 1168a 368081i bk10: 1356a 364287i bk11: 1178a 366638i bk12: 1002a 372161i bk13: 844a 375151i bk14: 914a 374613i bk15: 766a 376606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.195945

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35160, Miss = 4331, Miss_rate = 0.123, Pending_hits = 48, Reservation_fails = 390
L2_cache_bank[1]: Access = 35058, Miss = 3734, Miss_rate = 0.107, Pending_hits = 51, Reservation_fails = 256
L2_cache_bank[2]: Access = 34923, Miss = 4248, Miss_rate = 0.122, Pending_hits = 75, Reservation_fails = 114
L2_cache_bank[3]: Access = 34017, Miss = 3851, Miss_rate = 0.113, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[4]: Access = 35600, Miss = 3890, Miss_rate = 0.109, Pending_hits = 52, Reservation_fails = 267
L2_cache_bank[5]: Access = 37971, Miss = 4342, Miss_rate = 0.114, Pending_hits = 48, Reservation_fails = 422
L2_cache_bank[6]: Access = 34475, Miss = 3742, Miss_rate = 0.109, Pending_hits = 52, Reservation_fails = 1
L2_cache_bank[7]: Access = 35273, Miss = 4134, Miss_rate = 0.117, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[8]: Access = 35594, Miss = 4303, Miss_rate = 0.121, Pending_hits = 49, Reservation_fails = 223
L2_cache_bank[9]: Access = 34830, Miss = 3886, Miss_rate = 0.112, Pending_hits = 46, Reservation_fails = 150
L2_cache_bank[10]: Access = 36404, Miss = 4312, Miss_rate = 0.118, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[11]: Access = 34782, Miss = 3808, Miss_rate = 0.109, Pending_hits = 63, Reservation_fails = 0
L2_total_cache_accesses = 424087
L2_total_cache_misses = 48581
L2_total_cache_miss_rate = 0.1146
L2_total_cache_pending_hits = 661
L2_total_cache_reservation_fails = 1826
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 145045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44447
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1060
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 229717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 246
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.236
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=1182589
icnt_total_pkts_simt_to_mem=658803
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.6475
	minimum = 6
	maximum = 440
Network latency average = 29.5989
	minimum = 6
	maximum = 314
Slowest packet = 840194
Flit latency average = 34.4309
	minimum = 6
	maximum = 313
Slowest flit = 1829227
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0714262
	minimum = 0.0461538 (at node 1)
	maximum = 0.285068 (at node 20)
Accepted packet rate average = 0.0714262
	minimum = 0.0461538 (at node 1)
	maximum = 0.285068 (at node 20)
Injected flit rate average = 0.114329
	minimum = 0.0807692 (at node 18)
	maximum = 0.304977 (at node 20)
Accepted flit rate average= 0.114329
	minimum = 0.0570136 (at node 1)
	maximum = 0.565158 (at node 20)
Injected packet length average = 1.60066
Accepted packet length average = 1.60066
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.0014 (10 samples)
	minimum = 6 (10 samples)
	maximum = 249.9 (10 samples)
Network latency average = 19.971 (10 samples)
	minimum = 6 (10 samples)
	maximum = 187.6 (10 samples)
Flit latency average = 20.0815 (10 samples)
	minimum = 6 (10 samples)
	maximum = 186 (10 samples)
Fragmentation average = 0.0122285 (10 samples)
	minimum = 0 (10 samples)
	maximum = 67.3 (10 samples)
Injected packet rate average = 0.0647612 (10 samples)
	minimum = 0.0459571 (10 samples)
	maximum = 0.153092 (10 samples)
Accepted packet rate average = 0.0647612 (10 samples)
	minimum = 0.0459571 (10 samples)
	maximum = 0.153092 (10 samples)
Injected flit rate average = 0.119756 (10 samples)
	minimum = 0.0787037 (10 samples)
	maximum = 0.236224 (10 samples)
Accepted flit rate average = 0.119756 (10 samples)
	minimum = 0.0725891 (10 samples)
	maximum = 0.320637 (10 samples)
Injected packet size average = 1.8492 (10 samples)
Accepted packet size average = 1.8492 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 55 sec (175 sec)
gpgpu_simulation_rate = 66130 (inst/sec)
gpgpu_simulation_rate = 1659 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,290483)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,290483)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,290483)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,290483)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,290483)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,290483)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,290483)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,290483)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,290483)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,290483)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,290483)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,290483)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,290483)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,290483)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,290483)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,290483)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,290483)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(2,0,0) tid=(271,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(17,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(13,0,0) tid=(330,0,0)
GPGPU-Sim uArch: cycles simulated: 290983  inst.: 11875043 (ipc=604.5) sim_rate=67471 (inst/sec) elapsed = 0:0:02:56 / Wed Apr 17 12:25:48 2019
GPGPU-Sim uArch: cycles simulated: 291983  inst.: 11893693 (ipc=213.9) sim_rate=67196 (inst/sec) elapsed = 0:0:02:57 / Wed Apr 17 12:25:49 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(6,0,0) tid=(412,0,0)
GPGPU-Sim uArch: cycles simulated: 293483  inst.: 11940613 (ipc=122.6) sim_rate=67082 (inst/sec) elapsed = 0:0:02:58 / Wed Apr 17 12:25:50 2019
GPGPU-Sim uArch: cycles simulated: 294483  inst.: 12011172 (ipc=109.6) sim_rate=67101 (inst/sec) elapsed = 0:0:02:59 / Wed Apr 17 12:25:51 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(41,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 295483  inst.: 12101029 (ipc=105.6) sim_rate=67227 (inst/sec) elapsed = 0:0:03:00 / Wed Apr 17 12:25:52 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(5,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 296483  inst.: 12192071 (ipc=103.2) sim_rate=67359 (inst/sec) elapsed = 0:0:03:01 / Wed Apr 17 12:25:53 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6529,290483), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6530,290483)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6634,290483), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6635,290483)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6817,290483), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6818,290483)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6837,290483), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6838,290483)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6990,290483), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6991,290483)
GPGPU-Sim uArch: cycles simulated: 297483  inst.: 12293741 (ipc=103.0) sim_rate=67548 (inst/sec) elapsed = 0:0:03:02 / Wed Apr 17 12:25:54 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7150,290483), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7151,290483)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7195,290483), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7196,290483)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7208,290483), 2 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(50,0,0) tid=(501,0,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7209,290483)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7230,290483), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7231,290483)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7253,290483), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7254,290483)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7598,290483), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7599,290483)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7920,290483), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7921,290483)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7938,290483), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7939,290483)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(39,0,0) tid=(280,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7977,290483), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7978,290483)
GPGPU-Sim uArch: cycles simulated: 298483  inst.: 12421878 (ipc=106.1) sim_rate=67879 (inst/sec) elapsed = 0:0:03:03 / Wed Apr 17 12:25:55 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8083,290483), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8084,290483)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(39,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 299483  inst.: 12524486 (ipc=105.7) sim_rate=68067 (inst/sec) elapsed = 0:0:03:04 / Wed Apr 17 12:25:56 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9301,290483), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9302,290483)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9643,290483), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9644,290483)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9680,290483), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9681,290483)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(61,0,0) tid=(399,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9911,290483), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9954,290483), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9959,290483), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 300483  inst.: 12629731 (ipc=105.7) sim_rate=68268 (inst/sec) elapsed = 0:0:03:05 / Wed Apr 17 12:25:57 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10033,290483), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10108,290483), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10181,290483), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10686,290483), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10749,290483), 2 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(56,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10982,290483), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11208,290483), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11241,290483), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11322,290483), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11337,290483), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11411,290483), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11468,290483), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 301983  inst.: 12771248 (ipc=104.2) sim_rate=68662 (inst/sec) elapsed = 0:0:03:06 / Wed Apr 17 12:25:58 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11576,290483), 1 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(59,0,0) tid=(288,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12099,290483), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12148,290483), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12211,290483), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12324,290483), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12375,290483), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12550,290483), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12613,290483), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12691,290483), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12755,290483), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12885,290483), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12957,290483), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 303483  inst.: 12874235 (ipc=100.1) sim_rate=68846 (inst/sec) elapsed = 0:0:03:07 / Wed Apr 17 12:25:59 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13202,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13324,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13433,290483), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13591,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13600,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13636,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13670,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13868,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(60,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14202,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14222,290483), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14375,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14399,290483), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14481,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14651,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14871,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15060,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15854,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16077,290483), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 16078
gpu_sim_insn = 1348629
gpu_ipc =      83.8804
gpu_tot_sim_cycle = 306561
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      42.1496
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 681364
gpu_stall_icnt2sh    = 1574782
gpu_total_sim_rate=69098

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 764350
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 85261, Miss = 28410, Miss_rate = 0.333, Pending_hits = 2030, Reservation_fails = 143988
	L1D_cache_core[1]: Access = 83187, Miss = 27645, Miss_rate = 0.332, Pending_hits = 1876, Reservation_fails = 143239
	L1D_cache_core[2]: Access = 94189, Miss = 31792, Miss_rate = 0.338, Pending_hits = 2343, Reservation_fails = 155366
	L1D_cache_core[3]: Access = 83870, Miss = 28256, Miss_rate = 0.337, Pending_hits = 2065, Reservation_fails = 145495
	L1D_cache_core[4]: Access = 86936, Miss = 28403, Miss_rate = 0.327, Pending_hits = 1852, Reservation_fails = 142134
	L1D_cache_core[5]: Access = 94894, Miss = 32073, Miss_rate = 0.338, Pending_hits = 2424, Reservation_fails = 155394
	L1D_cache_core[6]: Access = 82758, Miss = 28299, Miss_rate = 0.342, Pending_hits = 1986, Reservation_fails = 149635
	L1D_cache_core[7]: Access = 84126, Miss = 28942, Miss_rate = 0.344, Pending_hits = 2037, Reservation_fails = 149925
	L1D_cache_core[8]: Access = 88643, Miss = 28999, Miss_rate = 0.327, Pending_hits = 2020, Reservation_fails = 143933
	L1D_cache_core[9]: Access = 89740, Miss = 30034, Miss_rate = 0.335, Pending_hits = 2200, Reservation_fails = 147450
	L1D_cache_core[10]: Access = 82866, Miss = 26864, Miss_rate = 0.324, Pending_hits = 1788, Reservation_fails = 138841
	L1D_cache_core[11]: Access = 82435, Miss = 26698, Miss_rate = 0.324, Pending_hits = 1949, Reservation_fails = 137829
	L1D_cache_core[12]: Access = 84645, Miss = 28363, Miss_rate = 0.335, Pending_hits = 1933, Reservation_fails = 145900
	L1D_cache_core[13]: Access = 84196, Miss = 27474, Miss_rate = 0.326, Pending_hits = 1973, Reservation_fails = 142978
	L1D_cache_core[14]: Access = 83180, Miss = 28032, Miss_rate = 0.337, Pending_hits = 1931, Reservation_fails = 145891
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 430284
	L1D_total_cache_miss_rate = 0.3333
	L1D_total_cache_pending_hits = 30407
	L1D_total_cache_reservation_fails = 2187998
	L1D_cache_data_port_util = 0.207
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 825037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1546729
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 641269
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 762292
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3026, 2579, 3035, 2631, 2996, 2592, 2385, 2577, 3074, 2564, 2977, 2577, 2590, 2981, 3007, 3018, 1854, 1731, 1841, 1813, 1830, 2249, 1820, 2264, 1393, 1823, 1387, 1337, 1389, 1389, 1374, 1348, 1396, 1383, 1342, 1752, 1385, 1351, 1357, 1748, 1346, 1804, 1804, 1350, 1793, 1782, 1305, 1339, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 3161758
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200136
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3158347
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5224699	W0_Idle:579782	W0_Scoreboard:810169	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1601088 {8:200136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27218496 {136:200136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 403 
maxdqlatency = 0 
maxmflatency = 1055 
averagemflatency = 341 
max_icnt2mem_latency = 753 
max_icnt2sh_latency = 304434 
mrq_lat_table:44220 	2130 	1577 	3982 	9107 	2960 	1106 	345 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	149972 	233629 	51994 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	57571 	22895 	45976 	167618 	93064 	48206 	359 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14991 	90546 	87483 	6905 	224 	2 	0 	1 	6 	22 	465 	10375 	70857 	60436 	82403 	10883 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	207 	408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        16        48        45        32        32        30        31        49        27        24        48        15        18        20        16 
dram[1]:        16        15        56        51        31        31        31        32        46        28        33        24         8        20        12         8 
dram[2]:        16        16        46        55        31        29        32        26        42        55        52        30        10        11        20        14 
dram[3]:        17        17        52        63        34        29        27        26        44        54        54        46        13        18         9        13 
dram[4]:        16        16        47        51        33        28        30        29        41        56        55        49        14        10        13        13 
dram[5]:        16        15        48        56        33        28        31        30        45        35        41        44        16        14        11        13 
maximum service time to same row:
dram[0]:     19314     13872     14135     21034     10437      7989      8612     10939      6474      7547      8344      6844      8709     17581     18646      8308 
dram[1]:     19056     16481     11444      7486      6154     12195     13293      4470      7269      4798      5668      6503      9812     12854     11528      8743 
dram[2]:     15097     31129      7052     19698     11716      9176      6765     10263     18596      7869      6889      9000      8099      9639     11488     12322 
dram[3]:      8237     12727      6183     21017      7358     10313      6532      6393      8027      6622      6479      8494     17875     13902     12388     10391 
dram[4]:     10072     16868      8091     14832     14290     13440      6325     12160      7954      9196      6533      7146      6199     10768      6397     13355 
dram[5]:     18825      7250     12537     16502      6588      7156      8885      7616      6876     14668      9032      8607      7151     11067      8284     15540 
average row accesses per activate:
dram[0]:  2.093750  2.033333  2.283582  2.244000  1.938202  2.100358  2.136986  2.071856  2.077922  2.193154  2.083682  1.980050  2.187500  2.240458  2.270833  2.141026 
dram[1]:  2.064777  2.075472  2.330909  2.195312  2.053512  2.000000  2.220994  2.136986  2.075388  2.124378  1.929524  2.039474  1.968254  2.152941  2.172691  2.129167 
dram[2]:  2.081545  2.165975  2.209486  2.032573  2.092652  2.038922  2.241158  2.121372  2.127907  2.225446  2.037611  2.127310  2.078853  2.103806  2.178571  2.169355 
dram[3]:  2.278947  2.251046  2.176692  2.519531  2.087413  2.048780  2.118644  2.185075  2.009524  2.004246  2.028037  2.013363  2.149425  2.018927  2.239437  2.404762 
dram[4]:  2.139344  2.042735  2.032362  2.313008  2.019802  2.055556  2.254335  2.198813  2.179372  2.110329  2.043307  2.042697  2.029605  2.212000  2.122605  2.212670 
dram[5]:  2.134454  2.137441  2.149837  2.200717  2.053512  2.068027  2.200000  2.154519  2.123077  2.066038  2.075051  2.074246  1.987302  2.027344  2.100000  2.363184 
average row locality = 65438/30922 = 2.116228
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       536       488       523       470       611       521       645       596       752       674       757       611       594       550       545       501 
dram[1]:       510       440       527       474       544       515       687       673       736       652       769       710       574       517       541       511 
dram[2]:       485       522       475       538       570       612       603       691       697       740       695       773       554       578       488       538 
dram[3]:       433       538       474       507       531       600       650       639       640       731       672       684       528       618       477       505 
dram[4]:       522       478       538       472       549       530       666       644       743       686       772       680       582       531       554       489 
dram[5]:       508       451       556       500       554       542       698       640       731       671       771       677       584       506       546       475 
total reads: 56386
bank skew: 773/433 = 1.79
chip skew: 9559/9227 = 1.04
number of total write accesses:
dram[0]:         0         0        89        91        79        65       135        96       208       223       239       183        36        37         0         0 
dram[1]:         0         0       114        88        70        67       117       107       200       202       244       220        46        32         0         0 
dram[2]:         0         0        84        86        85        69        94       113       218       257       226       263        26        30         0         0 
dram[3]:         0         0       105       138        66        72       100        93       204       213       196       220        33        22         0         0 
dram[4]:         0         0        90        97        63        62       114        97       229       213       266       229        35        22         0         0 
dram[5]:         0         0       104       114        60        66       127        99       235       205       252       217        42        13         0         0 
total reads: 9052
min_bank_accesses = 0!
chip skew: 1551/1462 = 1.06
average mf latency per bank:
dram[0]:       1046      1027      1044      1067      5584      6626      3268      3493      1947      1999      1678      2215      1229      1193      1010       985
dram[1]:       1030      1062       937       982      6096      6236      3154      3004      1979      1811      1699      1726      1193      1164       965       921
dram[2]:       1018      1064      1076       993      6004      5786      3747      3169      2077      1854      1833      1658      1259      2885      1086       947
dram[3]:       1007       955       935       958      6100      5984      2923      3628      1990      2077      1860      1879      1070      1095       905      1025
dram[4]:       1058      1030      1042      1078      6515      6761      3321      3573      1898      1994      1759      1875      1267      1151      1017      1046
dram[5]:       1099      1069      1010       940      6895      6382      3525      3291      2052      2036      1941      1927      1312      1126      1063       950
maximum mf latency per bank:
dram[0]:        842       934       865       876       862       832      1044       944      1036       949       888       893       814       807       860       925
dram[1]:        807       880       871       822       909       842       854       839       964       880       899       872       852       824       845       986
dram[2]:        881       892       814       920       892      1055       978       935       925       887       851       857       943       815       875       967
dram[3]:        790       911       784       851       752       870       962       874       870       863       910       840       820       843       765       905
dram[4]:        868       844       903       801       941      1014       871       855       909       910       881       853       920       875      1031       868
dram[5]:        936       783       844       747       979       888       936       844       898       896       950      1006       906       902       844       911

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404652 n_nop=373487 n_act=5122 n_pre=5106 n_req=10855 n_rd=18748 n_write=2189 bw_util=0.1035
n_activity=165516 dram_eff=0.253
bk0: 1072a 394470i bk1: 976a 395113i bk2: 1046a 392892i bk3: 940a 392967i bk4: 1222a 389141i bk5: 1042a 392111i bk6: 1290a 387740i bk7: 1192a 387846i bk8: 1504a 383935i bk9: 1348a 384911i bk10: 1514a 380999i bk11: 1222a 385045i bk12: 1188a 391113i bk13: 1100a 392059i bk14: 1090a 393408i bk15: 1002a 393937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.33082
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404652 n_nop=373293 n_act=5200 n_pre=5184 n_req=10887 n_rd=18760 n_write=2215 bw_util=0.1037
n_activity=172807 dram_eff=0.2428
bk0: 1020a 394840i bk1: 880a 396255i bk2: 1054a 392913i bk3: 948a 394044i bk4: 1088a 392101i bk5: 1030a 392551i bk6: 1374a 388664i bk7: 1346a 387902i bk8: 1472a 384883i bk9: 1304a 386418i bk10: 1538a 380962i bk11: 1420a 382856i bk12: 1148a 390997i bk13: 1034a 393441i bk14: 1082a 394121i bk15: 1022a 394807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.252185
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404652 n_nop=372790 n_act=5228 n_pre=5212 n_req=11110 n_rd=19118 n_write=2304 bw_util=0.1059
n_activity=167655 dram_eff=0.2555
bk0: 970a 395215i bk1: 1044a 394611i bk2: 950a 393582i bk3: 1076a 391192i bk4: 1140a 390520i bk5: 1224a 389443i bk6: 1206a 389291i bk7: 1382a 385839i bk8: 1394a 384682i bk9: 1480a 382248i bk10: 1390a 382709i bk11: 1546a 380657i bk12: 1108a 391208i bk13: 1156a 391356i bk14: 976a 394346i bk15: 1076a 393232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.339469
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404652 n_nop=374012 n_act=5023 n_pre=5007 n_req=10689 n_rd=18454 n_write=2156 bw_util=0.1019
n_activity=168961 dram_eff=0.244
bk0: 866a 397168i bk1: 1076a 395277i bk2: 948a 393255i bk3: 1014a 393083i bk4: 1062a 392701i bk5: 1200a 391052i bk6: 1300a 389008i bk7: 1278a 389337i bk8: 1280a 386280i bk9: 1462a 384042i bk10: 1344a 384878i bk11: 1368a 383563i bk12: 1056a 392637i bk13: 1236a 390971i bk14: 954a 395414i bk15: 1010a 395422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.244395
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404652 n_nop=373220 n_act=5168 n_pre=5152 n_req=10953 n_rd=18872 n_write=2240 bw_util=0.1043
n_activity=167258 dram_eff=0.2524
bk0: 1044a 394712i bk1: 956a 395333i bk2: 1076a 391479i bk3: 944a 393710i bk4: 1098a 391573i bk5: 1060a 391967i bk6: 1332a 388284i bk7: 1288a 388128i bk8: 1486a 383650i bk9: 1372a 383939i bk10: 1544a 379961i bk11: 1360a 381443i bk12: 1164a 390304i bk13: 1062a 392824i bk14: 1108a 392457i bk15: 978a 394448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.328873
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=404652 n_nop=373223 n_act=5181 n_pre=5165 n_req=10944 n_rd=18820 n_write=2263 bw_util=0.1042
n_activity=171110 dram_eff=0.2464
bk0: 1016a 395382i bk1: 902a 396591i bk2: 1112a 391687i bk3: 1000a 392740i bk4: 1108a 392210i bk5: 1084a 392254i bk6: 1396a 387909i bk7: 1280a 389058i bk8: 1462a 384795i bk9: 1342a 385796i bk10: 1542a 381695i bk11: 1354a 384291i bk12: 1168a 390794i bk13: 1012a 393898i bk14: 1092a 393874i bk15: 950a 395977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.237243

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36103, Miss = 4963, Miss_rate = 0.137, Pending_hits = 50, Reservation_fails = 641
L2_cache_bank[1]: Access = 36031, Miss = 4411, Miss_rate = 0.122, Pending_hits = 51, Reservation_fails = 675
L2_cache_bank[2]: Access = 35892, Miss = 4888, Miss_rate = 0.136, Pending_hits = 75, Reservation_fails = 119
L2_cache_bank[3]: Access = 34978, Miss = 4492, Miss_rate = 0.128, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[4]: Access = 36595, Miss = 4567, Miss_rate = 0.125, Pending_hits = 52, Reservation_fails = 280
L2_cache_bank[5]: Access = 38932, Miss = 4992, Miss_rate = 0.128, Pending_hits = 48, Reservation_fails = 754
L2_cache_bank[6]: Access = 35422, Miss = 4405, Miss_rate = 0.124, Pending_hits = 52, Reservation_fails = 1
L2_cache_bank[7]: Access = 36299, Miss = 4822, Miss_rate = 0.133, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[8]: Access = 36525, Miss = 4926, Miss_rate = 0.135, Pending_hits = 49, Reservation_fails = 373
L2_cache_bank[9]: Access = 35767, Miss = 4510, Miss_rate = 0.126, Pending_hits = 46, Reservation_fails = 450
L2_cache_bank[10]: Access = 37373, Miss = 4948, Miss_rate = 0.132, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[11]: Access = 35772, Miss = 4462, Miss_rate = 0.125, Pending_hits = 63, Reservation_fails = 0
L2_total_cache_accesses = 435689
L2_total_cache_misses = 56386
L2_total_cache_miss_rate = 0.1294
L2_total_cache_pending_hits = 663
L2_total_cache_reservation_fails = 3296
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 147849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2530
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 230708
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 611
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 246
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.228
L2_cache_fill_port_util = 0.061

icnt_total_pkts_mem_to_simt=1236623
icnt_total_pkts_simt_to_mem=671399
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.7144
	minimum = 6
	maximum = 266
Network latency average = 15.0994
	minimum = 6
	maximum = 266
Slowest packet = 854637
Flit latency average = 13.1662
	minimum = 6
	maximum = 265
Slowest flit = 1858466
Fragmentation average = 0.0134029
	minimum = 0
	maximum = 161
Injected packet rate average = 0.0534524
	minimum = 0.0431646 (at node 5)
	maximum = 0.0638139 (at node 22)
Accepted packet rate average = 0.0534524
	minimum = 0.0431646 (at node 5)
	maximum = 0.0638139 (at node 22)
Injected flit rate average = 0.153488
	minimum = 0.0470208 (at node 5)
	maximum = 0.297176 (at node 22)
Accepted flit rate average= 0.153488
	minimum = 0.062881 (at node 23)
	maximum = 0.266202 (at node 13)
Injected packet length average = 2.87149
Accepted packet length average = 2.87149
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.7934 (11 samples)
	minimum = 6 (11 samples)
	maximum = 251.364 (11 samples)
Network latency average = 19.5281 (11 samples)
	minimum = 6 (11 samples)
	maximum = 194.727 (11 samples)
Flit latency average = 19.4529 (11 samples)
	minimum = 6 (11 samples)
	maximum = 193.182 (11 samples)
Fragmentation average = 0.0123352 (11 samples)
	minimum = 0 (11 samples)
	maximum = 75.8182 (11 samples)
Injected packet rate average = 0.0637331 (11 samples)
	minimum = 0.0457032 (11 samples)
	maximum = 0.144976 (11 samples)
Accepted packet rate average = 0.0637331 (11 samples)
	minimum = 0.0457032 (11 samples)
	maximum = 0.144976 (11 samples)
Injected flit rate average = 0.122823 (11 samples)
	minimum = 0.0758235 (11 samples)
	maximum = 0.241765 (11 samples)
Accepted flit rate average = 0.122823 (11 samples)
	minimum = 0.0717066 (11 samples)
	maximum = 0.315689 (11 samples)
Injected packet size average = 1.92714 (11 samples)
Accepted packet size average = 1.92714 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 7 sec (187 sec)
gpgpu_simulation_rate = 69098 (inst/sec)
gpgpu_simulation_rate = 1639 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,306561)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,306561)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,306561)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,306561)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,306561)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,306561)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,306561)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,306561)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,306561)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,306561)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,306561)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,306561)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,306561)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,306561)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,306561)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,306561)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,306561)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(11,0,0) tid=(455,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(23,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(12,0,0) tid=(359,0,0)
GPGPU-Sim uArch: cycles simulated: 307061  inst.: 13177366 (ipc=511.9) sim_rate=69721 (inst/sec) elapsed = 0:0:03:09 / Wed Apr 17 12:26:01 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (513,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (513,306561), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(514,306561)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(514,306561)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (518,306561), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(519,306561)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (523,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (523,306561), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(524,306561)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(524,306561)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (524,306561), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(525,306561)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (529,306561), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(530,306561)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (531,306561), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(532,306561)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (541,306561), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(542,306561)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (543,306561), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(544,306561)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (549,306561), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(550,306561)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (551,306561), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(552,306561)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (555,306561), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(556,306561)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (561,306561), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(562,306561)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (562,306561), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(563,306561)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (564,306561), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(565,306561)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (568,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (568,306561), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(569,306561)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(569,306561)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (583,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (589,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (596,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (598,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (601,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (601,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (601,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (606,306561), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(46,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (633,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (637,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (650,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (652,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (658,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (659,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (662,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (663,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (667,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (667,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (672,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (674,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (675,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (686,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (686,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (688,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (694,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (703,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (719,306561), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (915,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (955,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (966,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (969,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (971,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (973,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (975,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (978,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (982,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (992,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (996,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (996,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1001,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1003,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1047,306561), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1048,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1061,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1088,306561), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 9.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 1089
gpu_sim_insn = 450048
gpu_ipc =     413.2672
gpu_tot_sim_cycle = 307650
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      43.4633
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 681364
gpu_stall_icnt2sh    = 1574932
gpu_total_sim_rate=70748

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 773390
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 85325, Miss = 28426, Miss_rate = 0.333, Pending_hits = 2078, Reservation_fails = 143988
	L1D_cache_core[1]: Access = 83251, Miss = 27661, Miss_rate = 0.332, Pending_hits = 1924, Reservation_fails = 143239
	L1D_cache_core[2]: Access = 94253, Miss = 31808, Miss_rate = 0.337, Pending_hits = 2391, Reservation_fails = 155366
	L1D_cache_core[3]: Access = 83934, Miss = 28272, Miss_rate = 0.337, Pending_hits = 2113, Reservation_fails = 145495
	L1D_cache_core[4]: Access = 87000, Miss = 28419, Miss_rate = 0.327, Pending_hits = 1900, Reservation_fails = 142134
	L1D_cache_core[5]: Access = 94958, Miss = 32089, Miss_rate = 0.338, Pending_hits = 2472, Reservation_fails = 155394
	L1D_cache_core[6]: Access = 82838, Miss = 28319, Miss_rate = 0.342, Pending_hits = 2046, Reservation_fails = 149635
	L1D_cache_core[7]: Access = 84190, Miss = 28958, Miss_rate = 0.344, Pending_hits = 2085, Reservation_fails = 149925
	L1D_cache_core[8]: Access = 88707, Miss = 29015, Miss_rate = 0.327, Pending_hits = 2068, Reservation_fails = 143933
	L1D_cache_core[9]: Access = 89820, Miss = 30054, Miss_rate = 0.335, Pending_hits = 2260, Reservation_fails = 147450
	L1D_cache_core[10]: Access = 82922, Miss = 26878, Miss_rate = 0.324, Pending_hits = 1830, Reservation_fails = 138841
	L1D_cache_core[11]: Access = 82499, Miss = 26714, Miss_rate = 0.324, Pending_hits = 1997, Reservation_fails = 137829
	L1D_cache_core[12]: Access = 84709, Miss = 28379, Miss_rate = 0.335, Pending_hits = 1981, Reservation_fails = 145900
	L1D_cache_core[13]: Access = 84276, Miss = 27494, Miss_rate = 0.326, Pending_hits = 2033, Reservation_fails = 142978
	L1D_cache_core[14]: Access = 83244, Miss = 28048, Miss_rate = 0.337, Pending_hits = 1979, Reservation_fails = 145891
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 430534
	L1D_total_cache_miss_rate = 0.3332
	L1D_total_cache_pending_hits = 31157
	L1D_total_cache_reservation_fails = 2187998
	L1D_cache_data_port_util = 0.207
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 825037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 31055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1546729
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114727
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 641269
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 771332
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3041, 2594, 3050, 2646, 3011, 2607, 2400, 2592, 3089, 2579, 2992, 2592, 2605, 2996, 3022, 3033, 1884, 1761, 1871, 1843, 1860, 2279, 1850, 2294, 1423, 1853, 1417, 1367, 1419, 1419, 1404, 1378, 1411, 1398, 1357, 1767, 1400, 1366, 1372, 1763, 1361, 1819, 1819, 1365, 1808, 1797, 1320, 1354, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 3161758
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200386
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3158347
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5225242	W0_Idle:580314	W0_Scoreboard:823850	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1603088 {8:200386,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27252496 {136:200386,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 403 
maxdqlatency = 0 
maxmflatency = 1055 
averagemflatency = 341 
max_icnt2mem_latency = 753 
max_icnt2sh_latency = 304434 
mrq_lat_table:44309 	2147 	1596 	4011 	9135 	2990 	1107 	345 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	150009 	233842 	51994 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	57817 	22899 	45976 	167618 	93064 	48206 	359 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15138 	90648 	87484 	6905 	224 	2 	0 	1 	6 	22 	465 	10375 	70857 	60436 	82403 	10883 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	208 	409 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        16        48        45        32        32        30        31        49        27        24        48        15        18        20        16 
dram[1]:        16        15        56        51        31        31        31        32        46        28        33        24         8        20        12         8 
dram[2]:        16        16        46        55        31        29        32        26        42        55        52        30        10        11        20        14 
dram[3]:        17        17        52        63        34        29        27        26        44        54        54        46        13        18         9        13 
dram[4]:        16        16        47        51        33        28        30        29        41        56        55        49        14        10        13        13 
dram[5]:        16        15        48        56        33        28        31        30        45        35        41        44        16        14        11        13 
maximum service time to same row:
dram[0]:     19314     13872     14135     21034     10437      7989      8612     10939      6474      7547      8344      6844      8709     17581     18646      8308 
dram[1]:     19056     16481     11444      7486      6154     12195     13293      4470      7269      4798      5668      6503      9812     12854     11528      8743 
dram[2]:     15097     31129      7052     19698     11716      9176      6765     10263     18596      7869      6889      9000      8099      9639     11488     12322 
dram[3]:      8237     12727      6183     21017      7358     10313      6532      6393      8027      6622      6479      8494     17875     13902     12388     10391 
dram[4]:     10072     16868      8091     14832     14290     13440      6325     12160      7954      9196      6533      7146      6199     10768      6397     13355 
dram[5]:     18825      7250     12537     16502      6588      7156      8885      7616      6876     14668      9032      8607      7151     11067      8284     15540 
average row accesses per activate:
dram[0]:  2.093750  2.033333  2.283582  2.244000  1.971989  2.160714  2.136986  2.071856  2.077922  2.193154  2.083682  1.980050  2.187500  2.240458  2.270833  2.141026 
dram[1]:  2.064777  2.075472  2.330909  2.195312  2.106667  2.065292  2.220994  2.136986  2.075388  2.124378  1.929524  2.039474  1.968254  2.152941  2.172691  2.129167 
dram[2]:  2.081545  2.165975  2.209486  2.032573  2.159745  2.092814  2.241158  2.121372  2.127907  2.225446  2.037611  2.127310  2.078853  2.103806  2.178571  2.169355 
dram[3]:  2.278947  2.251046  2.176692  2.519531  2.153846  2.106707  2.118644  2.185075  2.009524  2.004246  2.028037  2.013363  2.149425  2.018927  2.239437  2.404762 
dram[4]:  2.139344  2.042735  2.032362  2.313008  2.079208  2.107639  2.254335  2.198813  2.179372  2.110329  2.043307  2.042697  2.029605  2.212000  2.122605  2.212670 
dram[5]:  2.134454  2.137441  2.149837  2.200717  2.103333  2.122449  2.200000  2.154519  2.123077  2.066038  2.075051  2.074246  1.987302  2.027344  2.100000  2.363184 
average row locality = 65651/30926 = 2.122842
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       536       488       523       470       625       540       645       596       752       674       757       611       594       550       545       501 
dram[1]:       510       440       527       474       562       534       687       673       736       652       769       710       574       517       541       511 
dram[2]:       485       522       475       538       591       630       603       691       697       740       695       773       554       578       488       538 
dram[3]:       433       538       474       507       550       619       650       639       640       731       672       684       528       618       477       505 
dram[4]:       522       478       538       472       567       545       666       644       743       686       772       680       582       531       554       489 
dram[5]:       508       451       556       500       571       558       698       640       731       671       771       677       584       506       546       475 
total reads: 56599
bank skew: 773/433 = 1.79
chip skew: 9598/9265 = 1.04
number of total write accesses:
dram[0]:         0         0        89        91        79        65       135        96       208       223       239       183        36        37         0         0 
dram[1]:         0         0       114        88        70        67       117       107       200       202       244       220        46        32         0         0 
dram[2]:         0         0        84        86        85        69        94       113       218       257       226       263        26        30         0         0 
dram[3]:         0         0       105       138        66        72       100        93       204       213       196       220        33        22         0         0 
dram[4]:         0         0        90        97        63        62       114        97       229       213       266       229        35        22         0         0 
dram[5]:         0         0       104       114        60        66       127        99       235       205       252       217        42        13         0         0 
total reads: 9052
min_bank_accesses = 0!
chip skew: 1551/1462 = 1.06
average mf latency per bank:
dram[0]:       1046      1027      1044      1067      5479      6428      3268      3493      1947      1999      1678      2215      1229      1193      1010       985
dram[1]:       1030      1062       937       982      5930      6048      3154      3004      1979      1811      1699      1726      1193      1164       965       921
dram[2]:       1018      1064      1076       993      5826      5645      3747      3169      2077      1854      1833      1658      1259      2885      1086       947
dram[3]:       1007       955       935       958      5921      5828      2923      3628      1990      2077      1860      1879      1070      1095       905      1025
dram[4]:       1058      1030      1042      1078      6337      6602      3321      3573      1898      1994      1759      1875      1267      1151      1017      1046
dram[5]:       1099      1069      1010       940      6718      6226      3525      3291      2052      2036      1941      1927      1312      1126      1063       950
maximum mf latency per bank:
dram[0]:        842       934       865       876       862       832      1044       944      1036       949       888       893       814       807       860       925
dram[1]:        807       880       871       822       909       842       854       839       964       880       899       872       852       824       845       986
dram[2]:        881       892       814       920       892      1055       978       935       925       887       851       857       943       815       875       967
dram[3]:        790       911       784       851       752       870       962       874       870       863       910       840       820       843       765       905
dram[4]:        868       844       903       801       941      1014       871       855       909       910       881       853       920       875      1031       868
dram[5]:        936       783       844       747       979       888       936       844       898       896       950      1006       906       902       844       911

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406089 n_nop=374854 n_act=5124 n_pre=5108 n_req=10888 n_rd=18814 n_write=2189 bw_util=0.1034
n_activity=165801 dram_eff=0.2534
bk0: 1072a 395908i bk1: 976a 396551i bk2: 1046a 394330i bk3: 940a 394406i bk4: 1250a 390473i bk5: 1080a 393362i bk6: 1290a 389174i bk7: 1192a 389282i bk8: 1504a 385371i bk9: 1348a 386347i bk10: 1514a 382435i bk11: 1222a 386481i bk12: 1188a 392549i bk13: 1100a 393496i bk14: 1090a 394845i bk15: 1002a 395375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.331447
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406089 n_nop=374654 n_act=5201 n_pre=5185 n_req=10924 n_rd=18834 n_write=2215 bw_util=0.1037
n_activity=173092 dram_eff=0.2432
bk0: 1020a 396278i bk1: 880a 397693i bk2: 1054a 394351i bk3: 948a 395483i bk4: 1124a 393414i bk5: 1068a 393815i bk6: 1374a 390099i bk7: 1346a 389338i bk8: 1472a 386319i bk9: 1304a 387854i bk10: 1538a 382399i bk11: 1420a 384293i bk12: 1148a 392434i bk13: 1034a 394878i bk14: 1082a 395558i bk15: 1022a 396244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.252684
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406089 n_nop=374149 n_act=5228 n_pre=5212 n_req=11149 n_rd=19196 n_write=2304 bw_util=0.1059
n_activity=167923 dram_eff=0.2561
bk0: 970a 396652i bk1: 1044a 396048i bk2: 950a 395019i bk3: 1076a 392629i bk4: 1182a 391833i bk5: 1260a 390703i bk6: 1206a 390728i bk7: 1382a 387276i bk8: 1394a 386119i bk9: 1480a 383685i bk10: 1390a 384146i bk11: 1546a 382094i bk12: 1108a 392645i bk13: 1156a 392793i bk14: 976a 395783i bk15: 1076a 394669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.339561
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406089 n_nop=375373 n_act=5023 n_pre=5007 n_req=10727 n_rd=18530 n_write=2156 bw_util=0.1019
n_activity=169237 dram_eff=0.2445
bk0: 866a 398605i bk1: 1076a 396714i bk2: 948a 394692i bk3: 1014a 394520i bk4: 1100a 394026i bk5: 1238a 392284i bk6: 1300a 390445i bk7: 1278a 390774i bk8: 1280a 387717i bk9: 1462a 385479i bk10: 1344a 386315i bk11: 1368a 385000i bk12: 1056a 394074i bk13: 1236a 392408i bk14: 954a 396851i bk15: 1010a 396859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.244917
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406089 n_nop=374591 n_act=5168 n_pre=5152 n_req=10986 n_rd=18938 n_write=2240 bw_util=0.1043
n_activity=167520 dram_eff=0.2528
bk0: 1044a 396149i bk1: 956a 396770i bk2: 1076a 392916i bk3: 944a 395147i bk4: 1134a 392917i bk5: 1090a 393255i bk6: 1332a 389721i bk7: 1288a 389565i bk8: 1486a 385087i bk9: 1372a 385376i bk10: 1544a 381398i bk11: 1360a 382880i bk12: 1164a 391741i bk13: 1062a 394261i bk14: 1108a 393894i bk15: 978a 395885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.328551
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406089 n_nop=374592 n_act=5182 n_pre=5166 n_req=10977 n_rd=18886 n_write=2263 bw_util=0.1042
n_activity=171377 dram_eff=0.2468
bk0: 1016a 396819i bk1: 902a 398028i bk2: 1112a 393125i bk3: 1000a 394179i bk4: 1142a 393528i bk5: 1116a 393528i bk6: 1396a 389344i bk7: 1280a 390494i bk8: 1462a 386232i bk9: 1342a 387233i bk10: 1542a 383132i bk11: 1354a 385728i bk12: 1168a 392231i bk13: 1012a 395335i bk14: 1092a 395311i bk15: 950a 397414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.237485

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36123, Miss = 4977, Miss_rate = 0.138, Pending_hits = 50, Reservation_fails = 641
L2_cache_bank[1]: Access = 36053, Miss = 4430, Miss_rate = 0.123, Pending_hits = 51, Reservation_fails = 675
L2_cache_bank[2]: Access = 35912, Miss = 4906, Miss_rate = 0.137, Pending_hits = 75, Reservation_fails = 119
L2_cache_bank[3]: Access = 34998, Miss = 4511, Miss_rate = 0.129, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[4]: Access = 36617, Miss = 4588, Miss_rate = 0.125, Pending_hits = 52, Reservation_fails = 280
L2_cache_bank[5]: Access = 38952, Miss = 5010, Miss_rate = 0.129, Pending_hits = 48, Reservation_fails = 754
L2_cache_bank[6]: Access = 35444, Miss = 4424, Miss_rate = 0.125, Pending_hits = 52, Reservation_fails = 1
L2_cache_bank[7]: Access = 36319, Miss = 4841, Miss_rate = 0.133, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[8]: Access = 36547, Miss = 4944, Miss_rate = 0.135, Pending_hits = 49, Reservation_fails = 373
L2_cache_bank[9]: Access = 35787, Miss = 4525, Miss_rate = 0.126, Pending_hits = 46, Reservation_fails = 450
L2_cache_bank[10]: Access = 37395, Miss = 4965, Miss_rate = 0.133, Pending_hits = 51, Reservation_fails = 3
L2_cache_bank[11]: Access = 35792, Miss = 4478, Miss_rate = 0.125, Pending_hits = 63, Reservation_fails = 0
L2_total_cache_accesses = 435939
L2_total_cache_misses = 56599
L2_total_cache_miss_rate = 0.1298
L2_total_cache_pending_hits = 663
L2_total_cache_reservation_fails = 3296
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 147886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2530
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 230708
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 611
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 246
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.227
L2_cache_fill_port_util = 0.061

icnt_total_pkts_mem_to_simt=1237873
icnt_total_pkts_simt_to_mem=671649
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.72
	minimum = 6
	maximum = 32
Network latency average = 10.01
	minimum = 6
	maximum = 27
Slowest packet = 871589
Flit latency average = 8.494
	minimum = 6
	maximum = 23
Slowest flit = 1908687
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0170051
	minimum = 0.0128558 (at node 10)
	maximum = 0.020202 (at node 16)
Accepted packet rate average = 0.0170051
	minimum = 0.0128558 (at node 10)
	maximum = 0.020202 (at node 16)
Injected flit rate average = 0.0510152
	minimum = 0.0128558 (at node 10)
	maximum = 0.10101 (at node 16)
Accepted flit rate average= 0.0510152
	minimum = 0.0183655 (at node 15)
	maximum = 0.0918274 (at node 6)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.1207 (12 samples)
	minimum = 6 (12 samples)
	maximum = 233.083 (12 samples)
Network latency average = 18.735 (12 samples)
	minimum = 6 (12 samples)
	maximum = 180.75 (12 samples)
Flit latency average = 18.5396 (12 samples)
	minimum = 6 (12 samples)
	maximum = 179 (12 samples)
Fragmentation average = 0.0113073 (12 samples)
	minimum = 0 (12 samples)
	maximum = 69.5 (12 samples)
Injected packet rate average = 0.0598391 (12 samples)
	minimum = 0.042966 (12 samples)
	maximum = 0.134578 (12 samples)
Accepted packet rate average = 0.0598391 (12 samples)
	minimum = 0.042966 (12 samples)
	maximum = 0.134578 (12 samples)
Injected flit rate average = 0.116839 (12 samples)
	minimum = 0.0705762 (12 samples)
	maximum = 0.230035 (12 samples)
Accepted flit rate average = 0.116839 (12 samples)
	minimum = 0.0672615 (12 samples)
	maximum = 0.297034 (12 samples)
Injected packet size average = 1.95255 (12 samples)
Accepted packet size average = 1.95255 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 9 sec (189 sec)
gpgpu_simulation_rate = 70748 (inst/sec)
gpgpu_simulation_rate = 1627 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
