{"Source Block": ["hdl/library/xilinx/common/ad_serdes_in.v@105:125@HdlStmIf", "  wire    [(DATA_WIDTH-1):0]      data_shift2_s;\n\n  // delay controller\n\n  generate\n  if (IODELAY_CTRL == 1) begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IDELAYCTRL #(\n    .SIM_DEVICE(SIM_DEVICE_IDELAYCTRL)\n  ) i_delay_ctrl (\n    .RST (delay_rst),\n    .REFCLK (delay_clk),\n    .RDY (delay_locked));\n  end else begin\n  assign delay_locked = 1'b1;\n  end\n  endgenerate\n\n  // received data interface: ibuf -> idelay -> iserdes\n  genvar l_inst;\n  generate\n"], "Clone Blocks": [["hdl/library/xilinx/common/ad_data_in.v@90:108", "  wire        [ 8:0]  up_drdata_s;\n\n  // delay controller\n\n  generate\n  if (IODELAY_CTRL_ENABLED == 0) begin\n  assign delay_locked = 1'b1;\n  end else begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IDELAYCTRL #(.SIM_DEVICE (IODELAY_CTRL_SIM_DEVICE)) i_delay_ctrl (\n    .RST (delay_rst),\n    .REFCLK (delay_clk),\n    .RDY (delay_locked));\n  end\n  endgenerate\n\n  // receive data interface, ibuf -> idelay -> iddr\n\n  generate\n"], ["hdl/library/xilinx/common/ad_data_out.v@85:103", "  wire                tx_data_odelay_s;\n\n  // delay controller\n\n  generate\n  if (IODELAY_CTRL_ENABLED == 0) begin\n  assign delay_locked = 1'b1;\n  end else begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IDELAYCTRL #(.SIM_DEVICE (IODELAY_CTRL_SIM_DEVICE)) i_delay_ctrl (\n    .RST (delay_rst),\n    .REFCLK (delay_clk),\n    .RDY (delay_locked));\n  end\n  endgenerate\n\n  // transmit data interface, oddr -> odelay -> obuf\n\n  generate\n"]], "Diff Content": {"Delete": [[111, "  (* IODELAY_GROUP = IODELAY_GROUP *)\n"], [112, "  IDELAYCTRL #(\n"], [113, "    .SIM_DEVICE(SIM_DEVICE_IDELAYCTRL)\n"], [114, "  ) i_delay_ctrl (\n"], [115, "    .RST (delay_rst),\n"], [116, "    .REFCLK (delay_clk),\n"], [117, "    .RDY (delay_locked));\n"], [119, "  assign delay_locked = 1'b1;\n"]], "Add": [[117, "    (* IODELAY_GROUP = IODELAY_GROUP *)\n"], [117, "    IDELAYCTRL #(\n"], [117, "      .SIM_DEVICE(SIM_DEVICE_IDELAYCTRL)\n"], [117, "    ) i_delay_ctrl (\n"], [117, "      .RST (delay_rst),\n"], [117, "      .REFCLK (delay_clk),\n"], [117, "      .RDY (delay_locked));\n"], [119, "    assign delay_locked = 1'b1;\n"]]}}