
AVRASM ver. 2.1.30  E:\projects\3ph_motor_driver\Release\List\md.asm Mon Jun 19 12:36:10 2017

E:\projects\3ph_motor_driver\Release\List\md.asm(1088): warning: Register r3 already defined by the .DEF directive
E:\projects\3ph_motor_driver\Release\List\md.asm(1089): warning: Register r4 already defined by the .DEF directive
E:\projects\3ph_motor_driver\Release\List\md.asm(1090): warning: Register r5 already defined by the .DEF directive
E:\projects\3ph_motor_driver\Release\List\md.asm(1091): warning: Register r6 already defined by the .DEF directive
E:\projects\3ph_motor_driver\Release\List\md.asm(1092): warning: Register r7 already defined by the .DEF directive
E:\projects\3ph_motor_driver\Release\List\md.asm(1093): warning: Register r8 already defined by the .DEF directive
E:\projects\3ph_motor_driver\Release\List\md.asm(1094): warning: Register r9 already defined by the .DEF directive
E:\projects\3ph_motor_driver\Release\List\md.asm(1095): warning: Register r10 already defined by the .DEF directive
E:\projects\3ph_motor_driver\Release\List\md.asm(1096): warning: Register r11 already defined by the .DEF directive
E:\projects\3ph_motor_driver\Release\List\md.asm(1097): warning: Register r12 already defined by the .DEF directive
E:\projects\3ph_motor_driver\Release\List\md.asm(1098): warning: Register r13 already defined by the .DEF directive
E:\projects\3ph_motor_driver\Release\List\md.asm(1099): warning: Register r14 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.10 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Release
                 ;Chip type              : ATmega48
                 ;Program type           : Application
                 ;Clock frequency        : 8,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 168 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega48
                 	#pragma AVRPART MEMORY PROG_FLASH 4096
                 	#pragma AVRPART MEMORY EEPROM 256
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 512
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x02FF
                 	.EQU __DSTACK_SIZE=0x00A8
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _mode=R3
                 	.DEF _mode_msb=R4
                 	.DEF _direct=R5
                 	.DEF _direct_msb=R6
                 	.DEF _sinseg_period=R7
                 	.DEF _sinseg_period_msb=R8
                 	.DEF _sinseg=R9
                 	.DEF _sinseg_msb=R10
                 	.DEF _sys_timer_cnt=R11
                 	.DEF _sys_timer_cnt_msb=R12
                 	.DEF _accel_cnt=R13
                 	.DEF _accel_cnt_msb=R14
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c0b1      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 c0cd      	RJMP _timer0_ovf_isr
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
000013 cfec      	RJMP 0x00
000014 cfeb      	RJMP 0x00
000015 cfea      	RJMP 0x00
000016 cfe9      	RJMP 0x00
000017 cfe8      	RJMP 0x00
000018 cfe7      	RJMP 0x00
000019 cfe6      	RJMP 0x00
                 
                 _sineTable:
00001a 0600
00001b 120c
00001c 1e18
00001d 2a24      	.DB  0x0,0x6,0xC,0x12,0x18,0x1E,0x24,0x2A
00001e 352f
00001f 403a
000020 4a45
000021 534f      	.DB  0x2F,0x35,0x3A,0x40,0x45,0x4A,0x4F,0x53
000022 5c58
000023 6460
000024 6b67
000025 706e      	.DB  0x58,0x5C,0x60,0x64,0x67,0x6B,0x6E,0x70
000026 7573
000027 7977
000028 7b7a
000029 7c7c      	.DB  0x73,0x75,0x77,0x79,0x7A,0x7B,0x7C,0x7C
00002a 7c7c
00002b 7b7c
00002c 797a
00002d 7577      	.DB  0x7C,0x7C,0x7C,0x7B,0x7A,0x79,0x77,0x75
00002e 7173
00002f 6b6e
000030 6467
000031 5c60      	.DB  0x73,0x71,0x6E,0x6B,0x67,0x64,0x60,0x5C
000032 5358
000033 4a4f
000034 4045
000035 353a      	.DB  0x58,0x53,0x4F,0x4A,0x45,0x40,0x3A,0x35
000036 2a2f
000037 1e24
000038 1218
000039 060c      	.DB  0x2F,0x2A,0x24,0x1E,0x18,0x12,0xC,0x6
00003a f900
00003b edf3
00003c e1e7
00003d d5db      	.DB  0x0,0xF9,0xF3,0xED,0xE7,0xE1,0xDB,0xD5
00003e cad0
00003f bfc5
000040 b5ba
000041 acb0      	.DB  0xD0,0xCA,0xC5,0xBF,0xBA,0xB5,0xB0,0xAC
000042 a3a7
000043 9b9f
000044 9498
000045 8f91      	.DB  0xA7,0xA3,0x9F,0x9B,0x98,0x94,0x91,0x8F
000046 8a8c
000047 8688
000048 8485
000049 8383      	.DB  0x8C,0x8A,0x88,0x86,0x85,0x84,0x83,0x83
00004a 8383
00004b 8483
00004c 8685
00004d 8a88      	.DB  0x83,0x83,0x83,0x84,0x85,0x86,0x88,0x8A
00004e 8e8c
00004f 9491
000050 9b98
000051 a39f      	.DB  0x8C,0x8E,0x91,0x94,0x98,0x9B,0x9F,0xA3
000052 aca7
000053 b5b0
000054 bfba
000055 cac5      	.DB  0xA7,0xAC,0xB0,0xB5,0xBA,0xBF,0xC5,0xCA
000056 d5d0
000057 e1db
000058 ede7
000059 f9f3      	.DB  0xD0,0xD5,0xDB,0xE1,0xE7,0xED,0xF3,0xF9
00005a 00ff
00005b 0c06
00005c 1812
00005d 241e      	.DB  0xFF,0x0,0x6,0xC,0x12,0x18,0x1E,0x24
00005e 2f2a
00005f 3a35
000060 4540
000061 4f4a      	.DB  0x2A,0x2F,0x35,0x3A,0x40,0x45,0x4A,0x4F
000062 5853
000063 605c
000064 6764
000065 6e6b      	.DB  0x53,0x58,0x5C,0x60,0x64,0x67,0x6B,0x6E
000066 7370
000067 7775
000068 7a79
000069 7c7b      	.DB  0x70,0x73,0x75,0x77,0x79,0x7A,0x7B,0x7C
00006a 7c7c
00006b 7c7c
00006c 7a7b
00006d 7779      	.DB  0x7C,0x7C,0x7C,0x7C,0x7B,0x7A,0x79,0x77
00006e 7375
00006f 6e71
000070 676b
000071 6064      	.DB  0x75,0x73,0x71,0x6E,0x6B,0x67,0x64,0x60
000072 585c
000073 4f53
000074 454a
000075 3a40      	.DB  0x5C,0x58,0x53,0x4F,0x4A,0x45,0x40,0x3A
000076 2f35
000077 242a
000078 181e
000079 0c12      	.DB  0x35,0x2F,0x2A,0x24,0x1E,0x18,0x12,0xC
00007a 0006
00007b f3f9
00007c e7ed
00007d dbe1      	.DB  0x6,0x0,0xF9,0xF3,0xED,0xE7,0xE1,0xDB
00007e d0d5
00007f c5ca
000080 babf
000081 b0b5      	.DB  0xD5,0xD0,0xCA,0xC5,0xBF,0xBA,0xB5,0xB0
000082 a7ac
000083 9fa3
000084 989b
000085 9194      	.DB  0xAC,0xA7,0xA3,0x9F,0x9B,0x98,0x94,0x91
000086 8c8f
000087 888a
000088 8586
000089 8384      	.DB  0x8F,0x8C,0x8A,0x88,0x86,0x85,0x84,0x83
00008a 8383
00008b 8383
00008c 8584
00008d 8886      	.DB  0x83,0x83,0x83,0x83,0x84,0x85,0x86,0x88
00008e 8c8a
00008f 918e
000090 9894
000091 9f9b      	.DB  0x8A,0x8C,0x8E,0x91,0x94,0x98,0x9B,0x9F
000092 a7a3
000093 b0ac
000094 bab5
000095 c5bf      	.DB  0xA3,0xA7,0xAC,0xB0,0xB5,0xBA,0xBF,0xC5
000096 d0ca
000097 dbd5
000098 e7e1
000099 f3ed      	.DB  0xCA,0xD0,0xD5,0xDB,0xE1,0xE7,0xED,0xF3
00009a fff9      	.DB  0xF9,0xFF
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00009b 0000
00009c 0000      	.DB  0x0,0x0,0x0,0x0
00009d 007c
00009e 0000      	.DB  0x7C,0x0,0x0,0x0
00009f 0000
0000a0 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 _0x3:
0000a1 999a
0000a2 3e99      	.DB  0x9A,0x99,0x99,0x3E
                 _0x4:
E:\projects\3ph_motor_driver\Release\List\md.asm(1182): warning: .cseg .db misalignment - padding zero byte
0000a3 002a      	.DB  0x2A
                 _0x5:
E:\projects\3ph_motor_driver\Release\List\md.asm(1184): warning: .cseg .db misalignment - padding zero byte
0000a4 0055      	.DB  0x55
                 
                 __GLOBAL_INI_TBL:
0000a5 000c      	.DW  0x0C
0000a6 0003      	.DW  0x03
0000a7 0136      	.DW  __REG_VARS*2
                 
0000a8 0004      	.DW  0x04
0000a9 01a8      	.DW  _amplitude
0000aa 0142      	.DW  _0x3*2
                 
0000ab 0001      	.DW  0x01
0000ac 01af      	.DW  _sinV
0000ad 0146      	.DW  _0x4*2
                 
0000ae 0001      	.DW  0x01
0000af 01b0      	.DW  _sinW
0000b0 0148      	.DW  _0x5*2
                 
                 _0xFFFFFFFF:
0000b1 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
0000b2 94f8      	CLI
0000b3 27ee      	CLR  R30
0000b4 bbef      	OUT  EECR,R30
0000b5 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
0000b6 e08d      	LDI  R24,(14-2)+1
0000b7 e0a2      	LDI  R26,2
0000b8 27bb      	CLR  R27
                 __CLEAR_REG:
0000b9 93ed      	ST   X+,R30
0000ba 958a      	DEC  R24
0000bb f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
0000bc e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
0000bd e092      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
0000be e0a0      	LDI  R26,LOW(__SRAM_START)
0000bf e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
0000c0 93ed      	ST   X+,R30
0000c1 9701      	SBIW R24,1
0000c2 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
0000c3 e4ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
0000c4 e0f1      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
0000c5 9185      	LPM  R24,Z+
0000c6 9195      	LPM  R25,Z+
0000c7 9700      	SBIW R24,0
0000c8 f061      	BREQ __GLOBAL_INI_END
0000c9 91a5      	LPM  R26,Z+
0000ca 91b5      	LPM  R27,Z+
0000cb 9005      	LPM  R0,Z+
0000cc 9015      	LPM  R1,Z+
0000cd 01bf      	MOVW R22,R30
0000ce 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
0000cf 9005      	LPM  R0,Z+
0000d0 920d      	ST   X+,R0
0000d1 9701      	SBIW R24,1
0000d2 f7e1      	BRNE __GLOBAL_INI_LOOP
0000d3 01fb      	MOVW R30,R22
0000d4 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;GPIOR0 INITIALIZATION
0000d5 e0e0      	LDI  R30,__GPIOR0_INIT
0000d6 bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
0000d7 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
0000d8 bfed      	OUT  SPL,R30
0000d9 e0e2      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
0000da bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
0000db eac8      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
0000dc e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
0000dd c0b4      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x1A8
                 
                 	.CSEG
                 ;
                 ;//початок Налаштування
                 ;#define DEAD_TIME_HALF      2   //Мертвий час (1 = 0.26 мкс)
                 ;#define ACCELERATION        40  //Прискорення  (Гц/сек)
                 ;#define NORM_VOLTAGE        512 // Нормальне значення робочої напруги в одиницях АЦП (Макс:1023)
                 ;#define MAX_BRAKE_VOLTAGE   562 // Максимальне допустипе значення напруги при гальмуванні в одиницях АЦП (Макс:1023)
                 ;#define CRYTYCAL_VOLTAGE    594 // Критичне значення напруги в одиницях АЦП (Макс:1023)
                 ;#define BRAKE_PERIOD        100 // Період гальмування двигуна (1/100 сек)
                 ;#define NORM_TEMP_DRIVER    200 // Нормальне значення температури драйвера в одиницях АЦП (Макс:1023)
                 ;#define MAX_TEMP_DRIVER     300 // Максимальне допустипе значення температури драйвера в одиницях АЦП (Макс:1023)
                 ;
                 ;
                 ;//Кінець налаштувань
                 ;
                 ;
                 ;#define SINE_TABLE_LENGTH   192 // Кількість значень в таблиці синусів
                 ;
                 ;#define DIRECTION_FORWARD       0 // Константа руху вперед
                 ;#define DIRECTION_REVERSE       1 // Константа руху назад
                 ;
                 ;#define MODE_STOP      0 // режим "Зупинений"
                 ;#define MODE_RUN       1 // режим "Робота"
                 ;#define MODE_BRAKE     2 // режим "Гальмування"
                 ;
                 ;#define ERROR_NO            0 // Помилки відчсутні
                 ;#define ERROR_POWER         1 // Відсутність живлення
                 ;#define ERROR_OVERVOLTAGE   2 // Перенапруга на конденсаторі
                 ;#define ERROR_OVERLOAD      3 // Перевантаження по струму
                 ;#define ERROR_DRIVERTEMP    4 // Перегрів драйвера
                 ;#define ERROR_MOTORTEMP     5 // Перегрів Двигуна
                 ;
                 ;// Роспіновка
                 ;#define FORWARD_BUT     PIND.1  //  Кнопка запуску вперед
                 ;#define STOP_BUT        PIND.0  //  Кнопка зупинки
                 ;#define REVERSE_BUT     PINC.0  //  Кнопка запуску назад
                 ;
                 ;#define POWER_SENS      PIND.2  // Пропажа сети - нормальное состояние лог.0, при лог.1 - сделать стоп привода, после по ...
                 ;#define CAP_VOLTAGE     3       //ADC3 - пренапряжение силовой части ( больше +340В).С силового конденсатора через делит ...
                 ;#define DRIVER_TEMP     4       //ADC4 - измерение перегрева силовой части. Согласно таблицам расчитать работы терморези ...
                 ;#define FREQUENCY_ADC   7       //ADC7 - регулировка частоты
                 ;#define NORMAL_LED      PORTC.1 // - светодиод индикации работы - начинает гореть спустя 4 секунды после (включения PD2) ...
                 ;#define ERROR_LED       PORTC.2 // - светодиод индикации аварии
                 ;#define OVER_LOAD       PINB.4  // - сверхток - лог.0 (подтянут через 10К к 5В) - при подаче лог.0 на этот вывод - резко ...
                 ;#define OVER_MOTORTEMP  PIND.4  // - Перегрев двигателя - нормальное состояние лог.0 при появлении лог.1. сделать стоп п ...
                 ;
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (1<<REFS0) | (0<<ADLAR))
                 ;
                 ;#include <mega48.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;#include <md.h>
                 ;
                 ;void InsertDeadband(char compareValue, char * compareHighPtr, char * compareLowPtr); //Функція вставки метрвого часу
                 ;void gen_next_sinpos(void); // Функція генерації наступного значення ШІМ
                 ;void off_pwm(void); // Відключення всіх виходів на транзистори
                 ;void sys_timer(void); // Системний таймер -100 Гц
                 ;void set_freq(int fr); // Встановлення частоти синусоїди
                 ;unsigned int read_adc(unsigned char adc_input); // Функйція отримання значення АЦП
                 ;void check_button(); // Перевірка натисення кнопок
                 ;void calculate_sintable(char nsp); //Розрахунок наступного значення синусоїди
                 ;// Declare your global variables here
                 ; int mode=0;
                 ; int direct=0;
                 ; float amplitude=0.3;
                 
                 	.DSEG
                 ; int sinseg_period=124,sinseg=0;
                 ; int sys_timer_cnt=0;
                 ; int accel_cnt=0;
                 ; int cur_freq=0,freq=0;
                 ; int error_led_cnt=0,error_led_period=0,error=0;
                 ; int overload_state=0,overvoltage_state=0,crytycal_voltage=0;
                 ; int brake_cnt=0;
                 ; char sinU=0,sinV=42,sinW=85;
                 ;signed char h_sin[14],l_sin[14];
                 ; char tmpsin;
                 ;#pragma warn-
                 ;eeprom  int driver_temp_state;
                 ;#pragma warn+
                 ;long map(long x, long in_min, long in_max, long out_min, long out_max)
                 ; 0000 004F {
                 
                 	.CSEG
                 ; 0000 0050   return ((x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
                 ;	x -> Y+16
                 ;	in_min -> Y+12
                 ;	in_max -> Y+8
                 ;	out_min -> Y+4
                 ;	out_max -> Y+0
                 ; 0000 0051 }
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0053 {
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
0000de 93ea      	ST   -Y,R30
0000df 93fa      	ST   -Y,R31
0000e0 b7ef      	IN   R30,SREG
0000e1 93ea      	ST   -Y,R30
                 ; 0000 0054  sinseg++;
0000e2 e0e1      	LDI  R30,LOW(1)
0000e3 e0f0      	LDI  R31,HIGH(1)
                +
0000e4 0e9e     +ADD R9 , R30
0000e5 1eaf     +ADC R10 , R31
                 	__ADDWRR 9,10,30,31
                 ; 0000 0055 
                 ; 0000 0056 
                 ; 0000 0057 }
0000e6 91e9      	LD   R30,Y+
0000e7 bfef      	OUT  SREG,R30
0000e8 91f9      	LD   R31,Y+
0000e9 91e9      	LD   R30,Y+
0000ea 9518      	RETI
                 ; .FEND
                 ;void gen_next_sinpos(void)
                 ; 0000 0059 {
                 _gen_next_sinpos:
                 ; .FSTART _gen_next_sinpos
                 ; 0000 005A 
                 ; 0000 005B     sinU++;
0000eb 91e0 01ae 	LDS  R30,_sinU
0000ed 5fef      	SUBI R30,-LOW(1)
0000ee 93e0 01ae 	STS  _sinU,R30
                 ; 0000 005C     sinV++;
0000f0 d13e      	RCALL SUBOPT_0x0
0000f1 5fef      	SUBI R30,-LOW(1)
0000f2 93e0 01af 	STS  _sinV,R30
                 ; 0000 005D     sinW++;
0000f4 d13d      	RCALL SUBOPT_0x1
0000f5 5fef      	SUBI R30,-LOW(1)
0000f6 93e0 01b0 	STS  _sinW,R30
                 ; 0000 005E     if (sinU==128) sinU=0;
0000f8 91a0 01ae 	LDS  R26,_sinU
0000fa 38a0      	CPI  R26,LOW(0x80)
0000fb f419      	BRNE _0x6
0000fc e0e0      	LDI  R30,LOW(0)
0000fd 93e0 01ae 	STS  _sinU,R30
                 ; 0000 005F     if (sinV==128) sinV=0;
                 _0x6:
0000ff 91a0 01af 	LDS  R26,_sinV
000101 38a0      	CPI  R26,LOW(0x80)
000102 f419      	BRNE _0x7
000103 e0e0      	LDI  R30,LOW(0)
000104 93e0 01af 	STS  _sinV,R30
                 ; 0000 0060     if (sinW==128) sinW=0;
                 _0x7:
000106 91a0 01b0 	LDS  R26,_sinW
000108 38a0      	CPI  R26,LOW(0x80)
000109 f419      	BRNE _0x8
00010a e0e0      	LDI  R30,LOW(0)
00010b 93e0 01b0 	STS  _sinW,R30
                 ; 0000 0061     OCR0A = h_sin[sinU];
                 _0x8:
00010d 91e0 01ae 	LDS  R30,_sinU
00010f d125      	RCALL SUBOPT_0x2
000110 bde7      	OUT  0x27,R30
                 ; 0000 0062     OCR0B = l_sin[sinU];
000111 91e0 01ae 	LDS  R30,_sinU
000113 d126      	RCALL SUBOPT_0x3
000114 bde8      	OUT  0x28,R30
                 ; 0000 0063     if (direct == DIRECTION_FORWARD)
000115 2c05      	MOV  R0,R5
000116 2806      	OR   R0,R6
000117 f459      	BRNE _0x9
                 ; 0000 0064     {
                 ; 0000 0065         OCR1AL = h_sin[sinW];
000118 d119      	RCALL SUBOPT_0x1
000119 d11b      	RCALL SUBOPT_0x2
00011a d124      	RCALL SUBOPT_0x4
                 ; 0000 0066         OCR1BL = l_sin[sinW];
00011b d116      	RCALL SUBOPT_0x1
00011c d11d      	RCALL SUBOPT_0x3
00011d d124      	RCALL SUBOPT_0x5
                 ; 0000 0067         OCR2A = h_sin[sinV];
00011e d110      	RCALL SUBOPT_0x0
00011f d115      	RCALL SUBOPT_0x2
000120 d124      	RCALL SUBOPT_0x6
                 ; 0000 0068         OCR2B = l_sin[sinV];
000121 d10d      	RCALL SUBOPT_0x0
000122 c00a      	RJMP _0x24
                 ; 0000 0069     }
                 ; 0000 006A     else
                 _0x9:
                 ; 0000 006B     {
                 ; 0000 006C         OCR1AL = h_sin[sinV];
000123 d10b      	RCALL SUBOPT_0x0
000124 d110      	RCALL SUBOPT_0x2
000125 d119      	RCALL SUBOPT_0x4
                 ; 0000 006D         OCR1BL = l_sin[sinV];
000126 d108      	RCALL SUBOPT_0x0
000127 d112      	RCALL SUBOPT_0x3
000128 d119      	RCALL SUBOPT_0x5
                 ; 0000 006E         OCR2A = h_sin[sinW];
000129 d108      	RCALL SUBOPT_0x1
00012a d10a      	RCALL SUBOPT_0x2
00012b d119      	RCALL SUBOPT_0x6
                 ; 0000 006F         OCR2B = l_sin[sinW];
00012c d105      	RCALL SUBOPT_0x1
                 _0x24:
00012d e0f0      	LDI  R31,0
00012e 54e1      	SUBI R30,LOW(-_l_sin)
00012f 4ffe      	SBCI R31,HIGH(-_l_sin)
000130 81e0      	LD   R30,Z
000131 93e0 00b4 	STS  180,R30
                 ; 0000 0070     }
                 ; 0000 0071 
                 ; 0000 0072     NORMAL_LED=!NORMAL_LED;
000133 9b41      	SBIS 0x8,1
000134 c002      	RJMP _0xB
000135 9841      	CBI  0x8,1
000136 c001      	RJMP _0xC
                 _0xB:
000137 9a41      	SBI  0x8,1
                 _0xC:
                 ; 0000 0073     NORMAL_LED=!NORMAL_LED;
000138 9b41      	SBIS 0x8,1
000139 c002      	RJMP _0xD
00013a 9841      	CBI  0x8,1
00013b c001      	RJMP _0xE
                 _0xD:
00013c 9a41      	SBI  0x8,1
                 _0xE:
                 ; 0000 0074 }
00013d 9508      	RET
                 ; .FEND
                 ;
                 ;void calculate_sintable(char nsp)
                 ; 0000 0077 {
                 _calculate_sintable:
                 ; .FSTART _calculate_sintable
                 ; 0000 0078         tmpsin=127+(sineTable[nsp]*amplitude);
00013e 93aa      	ST   -Y,R26
                 ;	nsp -> Y+0
00013f d108      	RCALL SUBOPT_0x7
000140 5cec      	SUBI R30,LOW(-_sineTable*2)
000141 4fff      	SBCI R31,HIGH(-_sineTable*2)
000142 91a4      	LPM  R26,Z
000143 e0b0      	LDI  R27,0
000144 fda7      	SBRC R26,7
000145 efbf      	SER  R27
000146 91e0 01a8 	LDS  R30,_amplitude
000148 91f0 01a9 	LDS  R31,_amplitude+1
00014a 9160 01aa 	LDS  R22,_amplitude+2
00014c 9170 01ab 	LDS  R23,_amplitude+3
00014e d246      	RCALL __CWD2
00014f d24c      	RCALL __CDF2
000150 d1ee      	RCALL __MULF12
                +
000151 e0a0     +LDI R26 , LOW ( 0x42FE0000 )
000152 e0b0     +LDI R27 , HIGH ( 0x42FE0000 )
000153 ef8e     +LDI R24 , BYTE3 ( 0x42FE0000 )
000154 e492     +LDI R25 , BYTE4 ( 0x42FE0000 )
                 	__GETD2N 0x42FE0000
000155 d199      	RCALL __ADDF12
000156 ecad      	LDI  R26,LOW(_tmpsin)
000157 e0b1      	LDI  R27,HIGH(_tmpsin)
000158 d12a      	RCALL __CFD1U
000159 93ec      	ST   X,R30
                 ; 0000 0079     if (tmpsin <= DEAD_TIME_HALF)
00015a 91a0 01cd 	LDS  R26,_tmpsin
00015c 30a3      	CPI  R26,LOW(0x3)
00015d f460      	BRSH _0xF
                 ; 0000 007A     {
                 ; 0000 007B         h_sin[nsp] = 0x00;
00015e d0e9      	RCALL SUBOPT_0x7
00015f 54ef      	SUBI R30,LOW(-_h_sin)
000160 4ffe      	SBCI R31,HIGH(-_h_sin)
000161 e0a0      	LDI  R26,LOW(0)
000162 83a0      	STD  Z+0,R26
                 ; 0000 007C         l_sin[nsp] = tmpsin;
000163 d0e4      	RCALL SUBOPT_0x7
000164 54e1      	SUBI R30,LOW(-_l_sin)
000165 4ffe      	SBCI R31,HIGH(-_l_sin)
000166 91a0 01cd 	LDS  R26,_tmpsin
000168 83a0      	STD  Z+0,R26
                 ; 0000 007D     }
                 ; 0000 007E     else if (tmpsin >= (0xff - DEAD_TIME_HALF))
000169 c01f      	RJMP _0x10
                 _0xF:
00016a 91a0 01cd 	LDS  R26,_tmpsin
00016c 3fad      	CPI  R26,LOW(0xFD)
00016d f058      	BRLO _0x11
                 ; 0000 007F     {
                 ; 0000 0080         h_sin[nsp] = 0xff - (2 * DEAD_TIME_HALF);
00016e d0d9      	RCALL SUBOPT_0x7
00016f 54ef      	SUBI R30,LOW(-_h_sin)
000170 4ffe      	SBCI R31,HIGH(-_h_sin)
000171 efab      	LDI  R26,LOW(251)
000172 83a0      	STD  Z+0,R26
                 ; 0000 0081         l_sin[nsp] = 0xff;
000173 d0d4      	RCALL SUBOPT_0x7
000174 54e1      	SUBI R30,LOW(-_l_sin)
000175 4ffe      	SBCI R31,HIGH(-_l_sin)
000176 efaf      	LDI  R26,LOW(255)
000177 83a0      	STD  Z+0,R26
                 ; 0000 0082     }
                 ; 0000 0083     else
000178 c010      	RJMP _0x12
                 _0x11:
                 ; 0000 0084     {
                 ; 0000 0085         h_sin[nsp] = tmpsin - DEAD_TIME_HALF;
000179 81a8      	LD   R26,Y
00017a e0b0      	LDI  R27,0
00017b 54af      	SUBI R26,LOW(-_h_sin)
00017c 4fbe      	SBCI R27,HIGH(-_h_sin)
00017d 91e0 01cd 	LDS  R30,_tmpsin
00017f 50e2      	SUBI R30,LOW(2)
000180 93ec      	ST   X,R30
                 ; 0000 0086         l_sin[nsp] = tmpsin + DEAD_TIME_HALF;
000181 81a8      	LD   R26,Y
000182 e0b0      	LDI  R27,0
000183 54a1      	SUBI R26,LOW(-_l_sin)
000184 4fbe      	SBCI R27,HIGH(-_l_sin)
000185 91e0 01cd 	LDS  R30,_tmpsin
000187 5fee      	SUBI R30,-LOW(2)
000188 93ec      	ST   X,R30
                 ; 0000 0087     }
                 _0x12:
                 _0x10:
                 ; 0000 0088 }
000189 9621      	ADIW R28,1
00018a 9508      	RET
                 ; .FEND
                 ;
                 ;
                 ;void set_freq(int fr)
                 ; 0000 008C {
                 ; 0000 008D    float amp;
                 ; 0000 008E    sinseg_period=62/fr;
                 ;	fr -> Y+4
                 ;	amp -> Y+0
                 ; 0000 008F    amp=map(fr,1,50,30,100);
                 ; 0000 0090    if (amp>100) amp=100;
                 ; 0000 0091    amplitude=amp/100;
                 ; 0000 0092 }
                 ;void off_pwm(void)
                 ; 0000 0094 {
                 _off_pwm:
                 ; .FSTART _off_pwm
                 ; 0000 0095     OCR0A=0x00;
00018b d0bf      	RCALL SUBOPT_0x8
                 ; 0000 0096     OCR0B=0xFF;
                 ; 0000 0097     OCR1AL=0x00;
00018c e0e0      	LDI  R30,LOW(0)
00018d d0b1      	RCALL SUBOPT_0x4
                 ; 0000 0098     OCR1BL=0xFF;
00018e efef      	LDI  R30,LOW(255)
00018f d0b2      	RCALL SUBOPT_0x5
                 ; 0000 0099     OCR2A=0x00;
000190 d0bf      	RCALL SUBOPT_0x9
                 ; 0000 009A     OCR2B=0xFF;
                 ; 0000 009B }
000191 9508      	RET
                 ; .FEND
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 009F {
                 ; 0000 00A0     ADMUX=adc_input | ADC_VREF_TYPE;
                 ;	adc_input -> Y+0
                 ; 0000 00A1     // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 00A2     delay_us(10);
                 ; 0000 00A3     // Start the AD conversion
                 ; 0000 00A4     ADCSRA|=(1<<ADSC);
                 ; 0000 00A5     // Wait for the AD conversion to complete
                 ; 0000 00A6     while ((ADCSRA & (1<<ADIF))==0);
                 ; 0000 00A7     ADCSRA|=(1<<ADIF);
                 ; 0000 00A8     return ADCW;
                 ; 0000 00A9 }
                 ;
                 ;void main(void)
                 ; 0000 00AC {
                 _main:
                 ; .FSTART _main
                 ; 0000 00AD // Declare your local variables here
                 ; 0000 00AE char t;
                 ; 0000 00AF // Crystal Oscillator division factor: 1
                 ; 0000 00B0 #pragma optsize-
                 ; 0000 00B1 CLKPR=(1<<CLKPCE);
                 ;	t -> R17
000192 e8e0      	LDI  R30,LOW(128)
000193 93e0 0061 	STS  97,R30
                 ; 0000 00B2 CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
000195 e0e0      	LDI  R30,LOW(0)
000196 93e0 0061 	STS  97,R30
                 ; 0000 00B3 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 00B4 #pragma optsize+
                 ; 0000 00B5 #endif
                 ; 0000 00B6 
                 ; 0000 00B7 // Input/Output Ports initialization
                 ; 0000 00B8 // Port B initialization
                 ; 0000 00B9 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=Out Bit2=Out Bit1=Out Bit0=In
                 ; 0000 00BA DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
000198 e0ef      	LDI  R30,LOW(15)
000199 b9e4      	OUT  0x4,R30
                 ; 0000 00BB // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=0 Bit2=0 Bit1=0 Bit0=T
                 ; 0000 00BC PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00019a e0e0      	LDI  R30,LOW(0)
00019b b9e5      	OUT  0x5,R30
                 ; 0000 00BD 
                 ; 0000 00BE 
                 ; 0000 00BF // Port C initialization
                 ; 0000 00C0 // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=Out Bit1=Out Bit0=In
                 ; 0000 00C1 DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (1<<DDC2) | (1<<DDC1) | (0<<DDC0);
00019c e0e6      	LDI  R30,LOW(6)
00019d b9e7      	OUT  0x7,R30
                 ; 0000 00C2 // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=0 Bit1=0 Bit0=T
                 ; 0000 00C3 PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00019e e0e0      	LDI  R30,LOW(0)
00019f b9e8      	OUT  0x8,R30
                 ; 0000 00C4 
                 ; 0000 00C5 //
                 ; 0000 00C6 // Port D initialization
                 ; 0000 00C7 // Function: Bit7=In Bit6=Out Bit5=Out Bit4=In Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0000 00C8 DDRD=(0<<DDD7) | (1<<DDD6) | (1<<DDD5) | (0<<DDD4) | (1<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0001a0 e6e8      	LDI  R30,LOW(104)
0001a1 b9ea      	OUT  0xA,R30
                 ; 0000 00C9 // State: Bit7=T Bit6=0 Bit5=0 Bit4=T Bit3=0 Bit2=T Bit1=T Bit0=T
                 ; 0000 00CA PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0001a2 e0e0      	LDI  R30,LOW(0)
0001a3 b9eb      	OUT  0xB,R30
                 ; 0000 00CB 
                 ; 0000 00CC // Timer/Counter 0 initialization
                 ; 0000 00CD // Clock source: System Clock
                 ; 0000 00CE // Clock value: 8000,000 kHz
                 ; 0000 00CF // Mode: Phase correct PWM top=0xFF
                 ; 0000 00D0 // OC0A output: Non-Inverted PWM
                 ; 0000 00D1 // OC0B output: Inverted PWM
                 ; 0000 00D2 // Timer Period: 0,06375 ms
                 ; 0000 00D3 // Output Pulse(s):
                 ; 0000 00D4 // OC0A Period: 0,06375 ms Width: 0 us
                 ; 0000 00D5 // OC0B Period: 0,06375 ms Width: 0,06375 ms
                 ; 0000 00D6 TCCR0A=(1<<COM0A1) | (0<<COM0A0) | (1<<COM0B1) | (1<<COM0B0) | (0<<WGM01) | (1<<WGM00);
0001a4 ebe1      	LDI  R30,LOW(177)
0001a5 bde4      	OUT  0x24,R30
                 ; 0000 00D7 TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (1<<CS00);
0001a6 e0e1      	LDI  R30,LOW(1)
0001a7 bde5      	OUT  0x25,R30
                 ; 0000 00D8 TCNT0=0x00;
0001a8 e0e0      	LDI  R30,LOW(0)
0001a9 bde6      	OUT  0x26,R30
                 ; 0000 00D9 OCR0A=0x00;
0001aa d0a0      	RCALL SUBOPT_0x8
                 ; 0000 00DA OCR0B=0xFF;
                 ; 0000 00DB 
                 ; 0000 00DC // Timer/Counter 1 initialization
                 ; 0000 00DD // Clock source: System Clock
                 ; 0000 00DE // Clock value: 8000,000 kHz
                 ; 0000 00DF // Mode: Ph. correct PWM top=0x00FF
                 ; 0000 00E0 // OC1A output: Non-Inverted PWM
                 ; 0000 00E1 // OC1B output: Inverted PWM
                 ; 0000 00E2 // Noise Canceler: Off
                 ; 0000 00E3 // Input Capture on Falling Edge
                 ; 0000 00E4 // Timer Period: 0,06375 ms
                 ; 0000 00E5 // Output Pulse(s):
                 ; 0000 00E6 // OC1A Period: 0,06375 ms Width: 0 us
                 ; 0000 00E7 // OC1B Period: 0,06375 ms Width: 0,06375 ms
                 ; 0000 00E8 // Timer1 Overflow Interrupt: On
                 ; 0000 00E9 // Input Capture Interrupt: Off
                 ; 0000 00EA // Compare A Match Interrupt: Off
                 ; 0000 00EB // Compare B Match Interrupt: Off
                 ; 0000 00EC TCCR1A=(1<<COM1A1) | (0<<COM1A0) | (1<<COM1B1) | (1<<COM1B0) | (0<<WGM11) | (1<<WGM10);
0001ab ebe1      	LDI  R30,LOW(177)
0001ac 93e0 0080 	STS  128,R30
                 ; 0000 00ED TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10);
0001ae e0e1      	LDI  R30,LOW(1)
0001af 93e0 0081 	STS  129,R30
                 ; 0000 00EE TCNT1H=0x00;
0001b1 e0e0      	LDI  R30,LOW(0)
0001b2 93e0 0085 	STS  133,R30
                 ; 0000 00EF TCNT1L=0x00;
0001b4 93e0 0084 	STS  132,R30
                 ; 0000 00F0 ICR1H=0x00;
0001b6 93e0 0087 	STS  135,R30
                 ; 0000 00F1 ICR1L=0x00;
0001b8 93e0 0086 	STS  134,R30
                 ; 0000 00F2 OCR1AH=0x00;
0001ba 93e0 0089 	STS  137,R30
                 ; 0000 00F3 OCR1AL=0x00;
0001bc d082      	RCALL SUBOPT_0x4
                 ; 0000 00F4 OCR1BH=0x00;
0001bd e0e0      	LDI  R30,LOW(0)
0001be 93e0 008b 	STS  139,R30
                 ; 0000 00F5 OCR1BL=0xFF;
0001c0 efef      	LDI  R30,LOW(255)
0001c1 d080      	RCALL SUBOPT_0x5
                 ; 0000 00F6 
                 ; 0000 00F7 // Timer/Counter 2 initialization
                 ; 0000 00F8 // Clock source: System Clock
                 ; 0000 00F9 // Clock value: 8000,000 kHz
                 ; 0000 00FA // Mode: Phase correct PWM top=0xFF
                 ; 0000 00FB // OC2A output: Non-Inverted PWM
                 ; 0000 00FC // OC2B output: Inverted PWM
                 ; 0000 00FD // Timer Period: 0,06375 ms
                 ; 0000 00FE // Output Pulse(s):
                 ; 0000 00FF // OC2A Period: 0,06375 ms Width: 0 us
                 ; 0000 0100 // OC2B Period: 0,06375 ms Width: 0,06375 ms
                 ; 0000 0101 ASSR=(0<<EXCLK) | (0<<AS2);
0001c2 e0e0      	LDI  R30,LOW(0)
0001c3 93e0 00b6 	STS  182,R30
                 ; 0000 0102 TCCR2A=(1<<COM2A1) | (0<<COM2A0) | (1<<COM2B1) | (1<<COM2B0) | (0<<WGM21) | (1<<WGM20);
0001c5 ebe1      	LDI  R30,LOW(177)
0001c6 93e0 00b0 	STS  176,R30
                 ; 0000 0103 TCCR2B=(0<<WGM22) | (0<<CS22) | (0<<CS21) | (1<<CS20);
0001c8 e0e1      	LDI  R30,LOW(1)
0001c9 93e0 00b1 	STS  177,R30
                 ; 0000 0104 TCNT2=0x00;
0001cb e0e0      	LDI  R30,LOW(0)
0001cc 93e0 00b2 	STS  178,R30
                 ; 0000 0105 OCR2A=0x00;
0001ce d081      	RCALL SUBOPT_0x9
                 ; 0000 0106 OCR2B=0xFF;
                 ; 0000 0107 
                 ; 0000 0108 // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 0109 TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (1<<TOIE0);
0001cf e0e1      	LDI  R30,LOW(1)
0001d0 93e0 006e 	STS  110,R30
                 ; 0000 010A 
                 ; 0000 010B // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 010C TIMSK1=(0<<ICIE1) | (0<<OCIE1B) | (0<<OCIE1A) | (0<<TOIE1);
0001d2 e0e0      	LDI  R30,LOW(0)
0001d3 93e0 006f 	STS  111,R30
                 ; 0000 010D 
                 ; 0000 010E // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 010F TIMSK2=(0<<OCIE2B) | (0<<OCIE2A) | (0<<TOIE2);
0001d5 93e0 0070 	STS  112,R30
                 ; 0000 0110 
                 ; 0000 0111 // External Interrupt(s) initialization
                 ; 0000 0112 // INT0: Off
                 ; 0000 0113 // INT1: Off
                 ; 0000 0114 // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 0115 // Interrupt on any change on pins PCINT8-14: Off
                 ; 0000 0116 // Interrupt on any change on pins PCINT16-23: Off
                 ; 0000 0117 EICRA=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0001d7 93e0 0069 	STS  105,R30
                 ; 0000 0118 EIMSK=(0<<INT1) | (0<<INT0);
0001d9 bbed      	OUT  0x1D,R30
                 ; 0000 0119 PCICR=(0<<PCIE2) | (0<<PCIE1) | (0<<PCIE0);
0001da 93e0 0068 	STS  104,R30
                 ; 0000 011A 
                 ; 0000 011B // USART initialization
                 ; 0000 011C // USART disabled
                 ; 0000 011D UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (0<<RXEN0) | (0<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
0001dc 93e0 00c1 	STS  193,R30
                 ; 0000 011E 
                 ; 0000 011F // Analog Comparator initialization
                 ; 0000 0120 // Analog Comparator: Off
                 ; 0000 0121 // The Analog Comparator's positive input is
                 ; 0000 0122 // connected to the AIN0 pin
                 ; 0000 0123 // The Analog Comparator's negative input is
                 ; 0000 0124 // connected to the AIN1 pin
                 ; 0000 0125 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0001de e8e0      	LDI  R30,LOW(128)
0001df bfe0      	OUT  0x30,R30
                 ; 0000 0126 // Digital input buffer on AIN0: On
                 ; 0000 0127 // Digital input buffer on AIN1: On
                 ; 0000 0128 DIDR1=(0<<AIN0D) | (0<<AIN1D);
0001e0 e0e0      	LDI  R30,LOW(0)
0001e1 93e0 007f 	STS  127,R30
                 ; 0000 0129 
                 ; 0000 012A 
                 ; 0000 012B // ADC initialization
                 ; 0000 012C // ADC Clock frequency: 1000,000 kHz
                 ; 0000 012D // ADC Voltage Reference: AVCC pin
                 ; 0000 012E // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 012F // Digital input buffers on ADC0: On, ADC1: On, ADC2: On, ADC3: On
                 ; 0000 0130 // ADC4: On, ADC5: On
                 ; 0000 0131 DIDR0=(0<<ADC5D) | (0<<ADC4D) | (0<<ADC3D) | (0<<ADC2D) | (0<<ADC1D) | (0<<ADC0D);
0001e3 93e0 007e 	STS  126,R30
                 ; 0000 0132 ADMUX=ADC_VREF_TYPE;
0001e5 e4e0      	LDI  R30,LOW(64)
0001e6 93e0 007c 	STS  124,R30
                 ; 0000 0133 ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
0001e8 e8e3      	LDI  R30,LOW(131)
0001e9 93e0 007a 	STS  122,R30
                 ; 0000 0134 ADCSRB=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
0001eb e0e0      	LDI  R30,LOW(0)
0001ec 93e0 007b 	STS  123,R30
                 ; 0000 0135 
                 ; 0000 0136 // SPI initialization
                 ; 0000 0137 // SPI disabled
                 ; 0000 0138 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0001ee bdec      	OUT  0x2C,R30
                 ; 0000 0139 
                 ; 0000 013A // TWI initialization
                 ; 0000 013B // TWI disabled
                 ; 0000 013C TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0001ef 93e0 00bc 	STS  188,R30
                 ; 0000 013D 
                 ; 0000 013E // Global enable interrupts
                 ; 0000 013F TCNT0=0;    //Синхронізація таймерів
0001f1 bde6      	OUT  0x26,R30
                 ; 0000 0140 TCNT1L=2;   //Синхронізація таймерів
0001f2 e0e2      	LDI  R30,LOW(2)
0001f3 93e0 0084 	STS  132,R30
                 ; 0000 0141 TCNT2=5;    //Синхронізація таймерів
0001f5 e0e5      	LDI  R30,LOW(5)
0001f6 93e0 00b2 	STS  178,R30
                 ; 0000 0142 amplitude=0.3;
                +
0001f8 e9ea     +LDI R30 , LOW ( 0x3E99999A )
0001f9 e9f9     +LDI R31 , HIGH ( 0x3E99999A )
0001fa e969     +LDI R22 , BYTE3 ( 0x3E99999A )
0001fb e37e     +LDI R23 , BYTE4 ( 0x3E99999A )
                 	__GETD1N 0x3E99999A
0001fc 93e0 01a8 	STS  _amplitude,R30
0001fe 93f0 01a9 	STS  _amplitude+1,R31
000200 9360 01aa 	STS  _amplitude+2,R22
000202 9370 01ab 	STS  _amplitude+3,R23
                 ; 0000 0143 for (t=0;t<10;t++)
000204 e010      	LDI  R17,LOW(0)
                 _0x18:
000205 301a      	CPI  R17,10
000206 f420      	BRSH _0x19
                 ; 0000 0144  {
                 ; 0000 0145     calculate_sintable(t);
000207 2fa1      	MOV  R26,R17
000208 df35      	RCALL _calculate_sintable
                 ; 0000 0146  }
000209 5f1f      	SUBI R17,-1
00020a cffa      	RJMP _0x18
                 _0x19:
                 ; 0000 0147 
                 ; 0000 0148 sinseg_period=2;
00020b e0e2      	LDI  R30,LOW(2)
00020c e0f0      	LDI  R31,HIGH(2)
                +
00020d 2e7e     +MOV R7 , R30
00020e 2e8f     +MOV R8 , R31
                 	__PUTW1R 7,8
                 ; 0000 0149 mode=1;
00020f e0e1      	LDI  R30,LOW(1)
000210 e0f0      	LDI  R31,HIGH(1)
                +
000211 2e3e     +MOV R3 , R30
000212 2e4f     +MOV R4 , R31
                 	__PUTW1R 3,4
                 ; 0000 014A #asm("sei")
000213 9478      	sei
                 ; 0000 014B 
                 ; 0000 014C while (1)
                 _0x1A:
                 ; 0000 014D       {
                 ; 0000 014E        if (sinseg==0) calculate_sintable(sinU);
000214 2c09      	MOV  R0,R9
000215 280a      	OR   R0,R10
000216 f419      	BRNE _0x1D
000217 91a0 01ae 	LDS  R26,_sinU
000219 df24      	RCALL _calculate_sintable
                 ; 0000 014F 
                 ; 0000 0150     if (sinseg>=sinseg_period)
                 _0x1D:
                +
00021a 1497     +CP R9 , R7
00021b 04a8     +CPC R10 , R8
                 	__CPWRR 9,10,7,8
00021c f084      	BRLT _0x1E
                 ; 0000 0151     {
                 ; 0000 0152             sinseg=0;
00021d 2499      	CLR  R9
00021e 24aa      	CLR  R10
                 ; 0000 0153         if (mode>0 && overvoltage_state==0)
00021f 2400      	CLR  R0
000220 1403      	CP   R0,R3
000221 0404      	CPC  R0,R4
000222 f434      	BRGE _0x20
000223 91a0 01ac 	LDS  R26,_overvoltage_state
000225 91b0 01ad 	LDS  R27,_overvoltage_state+1
000227 9710      	SBIW R26,0
000228 f009      	BREQ _0x21
                 _0x20:
000229 c002      	RJMP _0x1F
                 _0x21:
                 ; 0000 0154         {
                 ; 0000 0155             gen_next_sinpos();
00022a dec0      	RCALL _gen_next_sinpos
                 ; 0000 0156         }
                 ; 0000 0157         else
00022b c001      	RJMP _0x22
                 _0x1F:
                 ; 0000 0158         {
                 ; 0000 0159             off_pwm();
00022c df5e      	RCALL _off_pwm
                 ; 0000 015A         }
                 _0x22:
                 ; 0000 015B     }
                 ; 0000 015C 
                 ; 0000 015D       }
                 _0x1E:
00022d cfe6      	RJMP _0x1A
                 ; 0000 015E }
                 _0x23:
00022e cfff      	RJMP _0x23
                 ; .FEND
                 
                 	.DSEG
                 _amplitude:
0001a8           	.BYTE 0x4
                 _overvoltage_state:
0001ac           	.BYTE 0x2
                 _sinU:
0001ae           	.BYTE 0x1
                 _sinV:
0001af           	.BYTE 0x1
                 _sinW:
0001b0           	.BYTE 0x1
                 _h_sin:
0001b1           	.BYTE 0xE
                 _l_sin:
0001bf           	.BYTE 0xE
                 _tmpsin:
0001cd           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x0:
00022f 91e0 01af 	LDS  R30,_sinV
000231 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
000232 91e0 01b0 	LDS  R30,_sinW
000234 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x2:
000235 e0f0      	LDI  R31,0
000236 54ef      	SUBI R30,LOW(-_h_sin)
000237 4ffe      	SBCI R31,HIGH(-_h_sin)
000238 81e0      	LD   R30,Z
000239 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x3:
00023a e0f0      	LDI  R31,0
00023b 54e1      	SUBI R30,LOW(-_l_sin)
00023c 4ffe      	SBCI R31,HIGH(-_l_sin)
00023d 81e0      	LD   R30,Z
00023e 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
00023f 93e0 0088 	STS  136,R30
000241 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
000242 93e0 008a 	STS  138,R30
000244 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
000245 93e0 00b3 	STS  179,R30
000247 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x7:
000248 81e8      	LD   R30,Y
000249 e0f0      	LDI  R31,0
00024a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x8:
00024b e0e0      	LDI  R30,LOW(0)
00024c bde7      	OUT  0x27,R30
00024d efef      	LDI  R30,LOW(255)
00024e bde8      	OUT  0x28,R30
00024f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x9:
000250 e0e0      	LDI  R30,LOW(0)
000251 dff3      	RCALL SUBOPT_0x6
000252 efef      	LDI  R30,LOW(255)
000253 93e0 00b4 	STS  180,R30
000255 9508      	RET
                 
                 
                 	.CSEG
                 __ROUND_REPACK:
000256 2355      	TST  R21
000257 f442      	BRPL __REPACK
000258 3850      	CPI  R21,0x80
000259 f411      	BRNE __ROUND_REPACK0
00025a ffe0      	SBRS R30,0
00025b c004      	RJMP __REPACK
                 __ROUND_REPACK0:
00025c 9631      	ADIW R30,1
00025d 1f69      	ADC  R22,R25
00025e 1f79      	ADC  R23,R25
00025f f06b      	BRVS __REPACK1
                 
                 __REPACK:
000260 e850      	LDI  R21,0x80
000261 2757      	EOR  R21,R23
000262 f411      	BRNE __REPACK0
000263 935f      	PUSH R21
000264 c0c8      	RJMP __ZERORES
                 __REPACK0:
000265 3f5f      	CPI  R21,0xFF
000266 f031      	BREQ __REPACK1
000267 0f66      	LSL  R22
000268 0c00      	LSL  R0
000269 9557      	ROR  R21
00026a 9567      	ROR  R22
00026b 2f75      	MOV  R23,R21
00026c 9508      	RET
                 __REPACK1:
00026d 935f      	PUSH R21
00026e 2000      	TST  R0
00026f f00a      	BRMI __REPACK2
000270 c0c8      	RJMP __MAXRES
                 __REPACK2:
000271 c0c1      	RJMP __MINRES
                 
                 __UNPACK:
000272 e850      	LDI  R21,0x80
000273 2e19      	MOV  R1,R25
000274 2215      	AND  R1,R21
000275 0f88      	LSL  R24
000276 1f99      	ROL  R25
000277 2795      	EOR  R25,R21
000278 0f55      	LSL  R21
000279 9587      	ROR  R24
                 
                 __UNPACK1:
00027a e850      	LDI  R21,0x80
00027b 2e07      	MOV  R0,R23
00027c 2205      	AND  R0,R21
00027d 0f66      	LSL  R22
00027e 1f77      	ROL  R23
00027f 2775      	EOR  R23,R21
000280 0f55      	LSL  R21
000281 9567      	ROR  R22
000282 9508      	RET
                 
                 __CFD1U:
000283 9468      	SET
000284 c001      	RJMP __CFD1U0
                 __CFD1:
000285 94e8      	CLT
                 __CFD1U0:
000286 935f      	PUSH R21
000287 dff2      	RCALL __UNPACK1
000288 3870      	CPI  R23,0x80
000289 f018      	BRLO __CFD10
00028a 3f7f      	CPI  R23,0xFF
00028b f408      	BRCC __CFD10
00028c c0a0      	RJMP __ZERORES
                 __CFD10:
00028d e156      	LDI  R21,22
00028e 1b57      	SUB  R21,R23
00028f f4aa      	BRPL __CFD11
000290 9551      	NEG  R21
000291 3058      	CPI  R21,8
000292 f40e      	BRTC __CFD19
000293 3059      	CPI  R21,9
                 __CFD19:
000294 f030      	BRLO __CFD17
000295 efef      	SER  R30
000296 efff      	SER  R31
000297 ef6f      	SER  R22
000298 e77f      	LDI  R23,0x7F
000299 f977      	BLD  R23,7
00029a c01a      	RJMP __CFD15
                 __CFD17:
00029b 2777      	CLR  R23
00029c 2355      	TST  R21
00029d f0b9      	BREQ __CFD15
                 __CFD18:
00029e 0fee      	LSL  R30
00029f 1fff      	ROL  R31
0002a0 1f66      	ROL  R22
0002a1 1f77      	ROL  R23
0002a2 955a      	DEC  R21
0002a3 f7d1      	BRNE __CFD18
0002a4 c010      	RJMP __CFD15
                 __CFD11:
0002a5 2777      	CLR  R23
                 __CFD12:
0002a6 3058      	CPI  R21,8
0002a7 f028      	BRLO __CFD13
0002a8 2fef      	MOV  R30,R31
0002a9 2ff6      	MOV  R31,R22
0002aa 2f67      	MOV  R22,R23
0002ab 5058      	SUBI R21,8
0002ac cff9      	RJMP __CFD12
                 __CFD13:
0002ad 2355      	TST  R21
0002ae f031      	BREQ __CFD15
                 __CFD14:
0002af 9576      	LSR  R23
0002b0 9567      	ROR  R22
0002b1 95f7      	ROR  R31
0002b2 95e7      	ROR  R30
0002b3 955a      	DEC  R21
0002b4 f7d1      	BRNE __CFD14
                 __CFD15:
0002b5 2000      	TST  R0
0002b6 f40a      	BRPL __CFD16
0002b7 d0d5      	RCALL __ANEGD1
                 __CFD16:
0002b8 915f      	POP  R21
0002b9 9508      	RET
                 
                 __CDF1U:
0002ba 9468      	SET
0002bb c001      	RJMP __CDF1U0
                 __CDF1:
0002bc 94e8      	CLT
                 __CDF1U0:
0002bd 9730      	SBIW R30,0
0002be 4060      	SBCI R22,0
0002bf 4070      	SBCI R23,0
0002c0 f0b1      	BREQ __CDF10
0002c1 2400      	CLR  R0
0002c2 f026      	BRTS __CDF11
0002c3 2377      	TST  R23
0002c4 f412      	BRPL __CDF11
0002c5 9400      	COM  R0
0002c6 d0c6      	RCALL __ANEGD1
                 __CDF11:
0002c7 2e17      	MOV  R1,R23
0002c8 e17e      	LDI  R23,30
0002c9 2011      	TST  R1
                 __CDF12:
0002ca f032      	BRMI __CDF13
0002cb 957a      	DEC  R23
0002cc 0fee      	LSL  R30
0002cd 1fff      	ROL  R31
0002ce 1f66      	ROL  R22
0002cf 1c11      	ROL  R1
0002d0 cff9      	RJMP __CDF12
                 __CDF13:
0002d1 2fef      	MOV  R30,R31
0002d2 2ff6      	MOV  R31,R22
0002d3 2d61      	MOV  R22,R1
0002d4 935f      	PUSH R21
0002d5 df8a      	RCALL __REPACK
0002d6 915f      	POP  R21
                 __CDF10:
0002d7 9508      	RET
                 
                 __SWAPACC:
0002d8 934f      	PUSH R20
0002d9 01af      	MOVW R20,R30
0002da 01fd      	MOVW R30,R26
0002db 01da      	MOVW R26,R20
0002dc 01ab      	MOVW R20,R22
0002dd 01bc      	MOVW R22,R24
0002de 01ca      	MOVW R24,R20
0002df 2d40      	MOV  R20,R0
0002e0 2c01      	MOV  R0,R1
0002e1 2e14      	MOV  R1,R20
0002e2 914f      	POP  R20
0002e3 9508      	RET
                 
                 __UADD12:
0002e4 0fea      	ADD  R30,R26
0002e5 1ffb      	ADC  R31,R27
0002e6 1f68      	ADC  R22,R24
0002e7 9508      	RET
                 
                 __NEGMAN1:
0002e8 95e0      	COM  R30
0002e9 95f0      	COM  R31
0002ea 9560      	COM  R22
0002eb 5fef      	SUBI R30,-1
0002ec 4fff      	SBCI R31,-1
0002ed 4f6f      	SBCI R22,-1
0002ee 9508      	RET
                 
                 __ADDF12:
0002ef 935f      	PUSH R21
0002f0 df81      	RCALL __UNPACK
0002f1 3890      	CPI  R25,0x80
0002f2 f139      	BREQ __ADDF129
                 
                 __ADDF120:
0002f3 3870      	CPI  R23,0x80
0002f4 f121      	BREQ __ADDF128
                 __ADDF121:
0002f5 2f57      	MOV  R21,R23
0002f6 1b59      	SUB  R21,R25
0002f7 f12b      	BRVS __ADDF1211
0002f8 f412      	BRPL __ADDF122
0002f9 dfde      	RCALL __SWAPACC
0002fa cffa      	RJMP __ADDF121
                 __ADDF122:
0002fb 3158      	CPI  R21,24
0002fc f018      	BRLO __ADDF123
0002fd 27aa      	CLR  R26
0002fe 27bb      	CLR  R27
0002ff 2788      	CLR  R24
                 __ADDF123:
000300 3058      	CPI  R21,8
000301 f028      	BRLO __ADDF124
000302 2fab      	MOV  R26,R27
000303 2fb8      	MOV  R27,R24
000304 2788      	CLR  R24
000305 5058      	SUBI R21,8
000306 cff9      	RJMP __ADDF123
                 __ADDF124:
000307 2355      	TST  R21
000308 f029      	BREQ __ADDF126
                 __ADDF125:
000309 9586      	LSR  R24
00030a 95b7      	ROR  R27
00030b 95a7      	ROR  R26
00030c 955a      	DEC  R21
00030d f7d9      	BRNE __ADDF125
                 __ADDF126:
00030e 2d50      	MOV  R21,R0
00030f 2551      	EOR  R21,R1
000310 f072      	BRMI __ADDF127
000311 dfd2      	RCALL __UADD12
000312 f438      	BRCC __ADDF129
000313 9567      	ROR  R22
000314 95f7      	ROR  R31
000315 95e7      	ROR  R30
000316 9573      	INC  R23
000317 f413      	BRVC __ADDF129
000318 c020      	RJMP __MAXRES
                 __ADDF128:
000319 dfbe      	RCALL __SWAPACC
                 __ADDF129:
00031a df45      	RCALL __REPACK
00031b 915f      	POP  R21
00031c 9508      	RET
                 __ADDF1211:
00031d f7d8      	BRCC __ADDF128
00031e cffb      	RJMP __ADDF129
                 __ADDF127:
00031f 1bea      	SUB  R30,R26
000320 0bfb      	SBC  R31,R27
000321 0b68      	SBC  R22,R24
000322 f051      	BREQ __ZERORES
000323 f410      	BRCC __ADDF1210
000324 9400      	COM  R0
000325 dfc2      	RCALL __NEGMAN1
                 __ADDF1210:
000326 2366      	TST  R22
000327 f392      	BRMI __ADDF129
000328 0fee      	LSL  R30
000329 1fff      	ROL  R31
00032a 1f66      	ROL  R22
00032b 957a      	DEC  R23
00032c f7cb      	BRVC __ADDF1210
                 
                 __ZERORES:
00032d 27ee      	CLR  R30
00032e 27ff      	CLR  R31
00032f 2766      	CLR  R22
000330 2777      	CLR  R23
000331 915f      	POP  R21
000332 9508      	RET
                 
                 __MINRES:
000333 efef      	SER  R30
000334 efff      	SER  R31
000335 e76f      	LDI  R22,0x7F
000336 ef7f      	SER  R23
000337 915f      	POP  R21
000338 9508      	RET
                 
                 __MAXRES:
000339 efef      	SER  R30
00033a efff      	SER  R31
00033b e76f      	LDI  R22,0x7F
00033c e77f      	LDI  R23,0x7F
00033d 915f      	POP  R21
00033e 9508      	RET
                 
                 __MULF12:
00033f 935f      	PUSH R21
000340 df31      	RCALL __UNPACK
000341 3870      	CPI  R23,0x80
000342 f351      	BREQ __ZERORES
000343 3890      	CPI  R25,0x80
000344 f341      	BREQ __ZERORES
000345 2401      	EOR  R0,R1
000346 9408      	SEC
000347 1f79      	ADC  R23,R25
000348 f423      	BRVC __MULF124
000349 f31c      	BRLT __ZERORES
                 __MULF125:
00034a 2000      	TST  R0
00034b f33a      	BRMI __MINRES
00034c cfec      	RJMP __MAXRES
                 __MULF124:
00034d 920f      	PUSH R0
00034e 931f      	PUSH R17
00034f 932f      	PUSH R18
000350 933f      	PUSH R19
000351 934f      	PUSH R20
000352 2711      	CLR  R17
000353 2722      	CLR  R18
000354 2799      	CLR  R25
000355 9f68      	MUL  R22,R24
000356 01a0      	MOVW R20,R0
000357 9f8f      	MUL  R24,R31
000358 2d30      	MOV  R19,R0
000359 0d41      	ADD  R20,R1
00035a 1f59      	ADC  R21,R25
00035b 9f6b      	MUL  R22,R27
00035c 0d30      	ADD  R19,R0
00035d 1d41      	ADC  R20,R1
00035e 1f59      	ADC  R21,R25
00035f 9f8e      	MUL  R24,R30
000360 d027      	RCALL __MULF126
000361 9fbf      	MUL  R27,R31
000362 d025      	RCALL __MULF126
000363 9f6a      	MUL  R22,R26
000364 d023      	RCALL __MULF126
000365 9fbe      	MUL  R27,R30
000366 d01d      	RCALL __MULF127
000367 9faf      	MUL  R26,R31
000368 d01b      	RCALL __MULF127
000369 9fae      	MUL  R26,R30
00036a 0d11      	ADD  R17,R1
00036b 1f29      	ADC  R18,R25
00036c 1f39      	ADC  R19,R25
00036d 1f49      	ADC  R20,R25
00036e 1f59      	ADC  R21,R25
00036f 2fe3      	MOV  R30,R19
000370 2ff4      	MOV  R31,R20
000371 2f65      	MOV  R22,R21
000372 2f52      	MOV  R21,R18
000373 914f      	POP  R20
000374 913f      	POP  R19
000375 912f      	POP  R18
000376 911f      	POP  R17
000377 900f      	POP  R0
000378 2366      	TST  R22
000379 f02a      	BRMI __MULF122
00037a 0f55      	LSL  R21
00037b 1fee      	ROL  R30
00037c 1fff      	ROL  R31
00037d 1f66      	ROL  R22
00037e c002      	RJMP __MULF123
                 __MULF122:
00037f 9573      	INC  R23
000380 f24b      	BRVS __MULF125
                 __MULF123:
000381 ded4      	RCALL __ROUND_REPACK
000382 915f      	POP  R21
000383 9508      	RET
                 
                 __MULF127:
000384 0d10      	ADD  R17,R0
000385 1d21      	ADC  R18,R1
000386 1f39      	ADC  R19,R25
000387 c002      	RJMP __MULF128
                 __MULF126:
000388 0d20      	ADD  R18,R0
000389 1d31      	ADC  R19,R1
                 __MULF128:
00038a 1f49      	ADC  R20,R25
00038b 1f59      	ADC  R21,R25
00038c 9508      	RET
                 
                 __ANEGD1:
00038d 95f0      	COM  R31
00038e 9560      	COM  R22
00038f 9570      	COM  R23
000390 95e1      	NEG  R30
000391 4fff      	SBCI R31,-1
000392 4f6f      	SBCI R22,-1
000393 4f7f      	SBCI R23,-1
000394 9508      	RET
                 
                 __CWD2:
000395 2f8b      	MOV  R24,R27
000396 0f88      	ADD  R24,R24
000397 0b88      	SBC  R24,R24
000398 2f98      	MOV  R25,R24
000399 9508      	RET
                 
                 __CDF2U:
00039a 9468      	SET
00039b c001      	RJMP __CDF2U0
                 __CDF2:
00039c 94e8      	CLT
                 __CDF2U0:
00039d d001      	RCALL __SWAPD12
00039e df1e      	RCALL __CDF1U0
                 
                 __SWAPD12:
00039f 2e18      	MOV  R1,R24
0003a0 2f86      	MOV  R24,R22
0003a1 2d61      	MOV  R22,R1
0003a2 2e19      	MOV  R1,R25
0003a3 2f97      	MOV  R25,R23
0003a4 2d71      	MOV  R23,R1
                 
                 __SWAPW12:
0003a5 2e1b      	MOV  R1,R27
0003a6 2fbf      	MOV  R27,R31
0003a7 2df1      	MOV  R31,R1
                 
                 __SWAPB12:
0003a8 2e1a      	MOV  R1,R26
0003a9 2fae      	MOV  R26,R30
0003aa 2de1      	MOV  R30,R1
0003ab 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega48 register use summary:
r0 :  31 r1 :  24 r2 :   0 r3 :   2 r4 :   2 r5 :   1 r6 :   1 r7 :   2 
r8 :   2 r9 :   4 r10:   4 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   9 r18:   7 r19:   8 r20:  16 r21:  55 r22:  41 r23:  38 
r24:  29 r25:  25 r26:  46 r27:  24 r28:   2 r29:   1 r30: 179 r31:  50 
x  :   6 y  :  10 z  :  15 
Registers used: 28 out of 35 (80.0%)

ATmega48 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  18 add   :   8 
adiw  :   2 and   :   2 andi  :   0 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   4 brcs  :   0 break :   0 breq  :  12 
brge  :   1 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   6 
brlt  :   2 brmi  :   6 brne  :  13 brpl  :   5 brsh  :   2 brtc  :   1 
brts  :   1 brvc  :   3 brvs  :   3 bset  :   0 bst   :   0 cbi   :   2 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  19 
cls   :   0 clt   :   3 clv   :   0 clz   :   0 com   :   8 cp    :   2 
cpc   :   2 cpi   :  19 cpse  :   0 dec   :   6 des   :   0 eor   :   5 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   1 
inc   :   2 ld    :   9 ldd   :   0 ldi   :  87 lds   :  20 lpm   :   9 
lsl   :  10 lsr   :   2 mov   :  43 movw  :  10 mul   :   9 muls  :   0 
mulsu :   0 neg   :   2 nop   :   0 or    :   2 ori   :   0 out   :  23 
pop   :  13 push  :  12 rcall :  66 ret   :  29 reti  :   1 rjmp  :  59 
rol   :  13 ror   :  12 sbc   :   3 sbci  :  17 sbi   :   2 sbic  :   0 
sbis  :   2 sbiw  :   5 sbr   :   0 sbrc  :   1 sbrs  :   1 sec   :   1 
seh   :   0 sei   :   1 sen   :   0 ser   :   9 ses   :   0 set   :   3 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  10 std   :   4 
sts   :  43 sub   :   3 subi  :  19 swap  :   0 tst   :  11 wdr   :   0 

Instructions used: 67 out of 114 (58.8%)

ATmega48 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000758   1576    304   1880    4096  45.9%
[.dseg] 0x000100 0x0001ce      0     38     38     512   7.4%
[.eseg] 0x000000 0x000000      0      0      0     256   0.0%

Assembly complete, 0 errors, 14 warnings
