
*** Running vivado
    with args -log top_module.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 273.809 ; gain = 66.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv:22]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/debouncer.sv:47]
INFO: [Synth 8-638] synthesizing module 'FlipFlop' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/debouncer.sv:39]
INFO: [Synth 8-256] done synthesizing module 'FlipFlop' (1#1) [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/debouncer.sv:39]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (2#1) [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/debouncer.sv:47]
INFO: [Synth 8-638] synthesizing module 'processor' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/processor.sv:23]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:23]
INFO: [Synth 8-638] synthesizing module 'insturction_memory' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:375]
WARNING: [Synth 8-87] always_comb on 'rd_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:401]
INFO: [Synth 8-256] done synthesizing module 'insturction_memory' (3#1) [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:375]
INFO: [Synth 8-638] synthesizing module 'instruction_register' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:407]
INFO: [Synth 8-256] done synthesizing module 'instruction_register' (4#1) [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:407]
INFO: [Synth 8-638] synthesizing module 'program_counter' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:424]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (5#1) [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:424]
INFO: [Synth 8-638] synthesizing module 'controlfsm' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:50]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:97]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:117]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:83]
WARNING: [Synth 8-87] always_comb on 'isexternal_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:119]
WARNING: [Synth 8-87] always_comb on 'reset_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:120]
WARNING: [Synth 8-87] always_comb on 'load_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:121]
WARNING: [Synth 8-87] always_comb on 'load_reg_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:122]
WARNING: [Synth 8-87] always_comb on 'mem_we_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:123]
WARNING: [Synth 8-87] always_comb on 'mem_re_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:124]
WARNING: [Synth 8-87] always_comb on 'dp_reg_we_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:125]
WARNING: [Synth 8-87] always_comb on 'dp_reg_re_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:126]
WARNING: [Synth 8-87] always_comb on 'dp_mem_we_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:127]
WARNING: [Synth 8-87] always_comb on 'dp_mem_re_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:128]
WARNING: [Synth 8-87] always_comb on 'dp_mem_add_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:129]
WARNING: [Synth 8-87] always_comb on 'dp_mem_wd_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:130]
WARNING: [Synth 8-87] always_comb on 'dp_reg_wd1_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:131]
WARNING: [Synth 8-87] always_comb on 'dp_reg_wd2_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:132]
WARNING: [Synth 8-87] always_comb on 'dp_reg_wa1_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:133]
WARNING: [Synth 8-87] always_comb on 'dp_reg_wa2_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:134]
WARNING: [Synth 8-87] always_comb on 'dp_reg_ra1_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:135]
WARNING: [Synth 8-87] always_comb on 'dp_reg_ra2_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:136]
WARNING: [Synth 8-87] always_comb on 'activeState_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:142]
WARNING: [Synth 8-87] always_comb on 'mem_wd_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:178]
WARNING: [Synth 8-87] always_comb on 'mem_add_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:215]
WARNING: [Synth 8-87] always_comb on 'a_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:234]
WARNING: [Synth 8-87] always_comb on 'b_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:235]
WARNING: [Synth 8-87] always_comb on 'result_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:236]
WARNING: [Synth 8-87] always_comb on 'remainder_reg' did not result in combinational logic [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:237]
INFO: [Synth 8-256] done synthesizing module 'controlfsm' (6#1) [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:50]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (7#1) [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:23]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv:23]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv:38]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (8#1) [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv:38]
INFO: [Synth 8-638] synthesizing module 'reg_file' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv:63]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (9#1) [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv:63]
INFO: [Synth 8-256] done synthesizing module 'datapath' (10#1) [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv:23]
INFO: [Synth 8-256] done synthesizing module 'processor' (11#1) [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/processor.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'activeState' does not match port width (14) of module 'processor' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv:56]
INFO: [Synth 8-638] synthesizing module 'seven_seg_disp' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/seven_seg_disp.sv:23]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'seven_seg_disp' (12#1) [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/seven_seg_disp.sv:23]
INFO: [Synth 8-256] done synthesizing module 'top_module' (13#1) [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv:22]
WARNING: [Synth 8-3917] design top_module has port activeState[15] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port activeState[14] driven by constant 0
WARNING: [Synth 8-3331] design reg_file has unconnected port re
WARNING: [Synth 8-3331] design data_memory has unconnected port re
WARNING: [Synth 8-3331] design insturction_memory has unconnected port load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 311.270 ; gain = 104.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 311.270 ; gain = 104.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/innsolit/demo_project/demo_project.srcs/constrs_1/new/cnstrnt.xdc]
Finished Parsing XDC File [C:/Users/innsolit/demo_project/demo_project.srcs/constrs_1/new/cnstrnt.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/innsolit/demo_project/demo_project.srcs/constrs_1/new/cnstrnt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 602.527 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "RAM_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:117]
INFO: [Synth 8-5544] ROM "RAM_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clkOut" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'rd_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:401]
WARNING: [Synth 8-327] inferring latch for variable 'reset_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'dp_mem_add_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:129]
WARNING: [Synth 8-327] inferring latch for variable 'dp_mem_wd_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:130]
WARNING: [Synth 8-327] inferring latch for variable 'dp_reg_wd1_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:131]
WARNING: [Synth 8-327] inferring latch for variable 'dp_reg_wd2_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:132]
WARNING: [Synth 8-327] inferring latch for variable 'dp_mem_we_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:127]
WARNING: [Synth 8-327] inferring latch for variable 'dp_mem_re_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:128]
WARNING: [Synth 8-327] inferring latch for variable 'dp_reg_we_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:125]
WARNING: [Synth 8-327] inferring latch for variable 'dp_reg_re_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:126]
WARNING: [Synth 8-327] inferring latch for variable 'dp_reg_wa1_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:133]
WARNING: [Synth 8-327] inferring latch for variable 'dp_reg_wa2_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:134]
WARNING: [Synth 8-327] inferring latch for variable 'dp_reg_ra1_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:135]
WARNING: [Synth 8-327] inferring latch for variable 'dp_reg_ra2_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'mem_we_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:123]
WARNING: [Synth 8-327] inferring latch for variable 'mem_re_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:124]
WARNING: [Synth 8-327] inferring latch for variable 'isexternal_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:119]
WARNING: [Synth 8-327] inferring latch for variable 'load_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:121]
WARNING: [Synth 8-327] inferring latch for variable 'load_reg_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:122]
WARNING: [Synth 8-327] inferring latch for variable 'mem_wd_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:178]
WARNING: [Synth 8-327] inferring latch for variable 'mem_add_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:215]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:234]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:235]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:236]
WARNING: [Synth 8-327] inferring latch for variable 'remainder_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:237]
WARNING: [Synth 8-327] inferring latch for variable 'activeState_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:142]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg' [C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 9     
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  15 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 3     
	  14 Input      7 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 10    
	  22 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	  15 Input      1 Bit        Muxes := 25    
	  22 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module insturction_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 8     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module instruction_register 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module controlfsm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  15 Input     14 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 10    
	  22 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 25    
	  22 Input      1 Bit        Muxes := 1     
Module data_memory 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 8     
Module seven_seg_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 3     
	  14 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "svn/select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clkOut" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top_module has port dp driven by constant 1
WARNING: [Synth 8-3917] design top_module has port activeState[15] driven by constant 0
WARNING: [Synth 8-3917] design top_module has port activeState[14] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 602.527 ; gain = 395.500

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prc/controller/fsm/activeState_reg[13] )
WARNING: [Synth 8-3332] Sequential element (prc/controller/fsm/dp_mem_re_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (prc/controller/fsm/dp_reg_re_reg) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (prc/controller/fsm/activeState_reg[13]) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 602.527 ; gain = 395.500

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 602.527 ; gain = 395.500

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    12|
|3     |LUT1   |    42|
|4     |LUT2   |    33|
|5     |LUT3   |    41|
|6     |LUT4   |    71|
|7     |LUT5   |    81|
|8     |LUT6   |   108|
|9     |MUXF7  |    29|
|10    |MUXF8  |     1|
|11    |FDRE   |   270|
|12    |LD     |    96|
|13    |IBUF   |    22|
|14    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------------------+------+
|      |Instance       |Module               |Cells |
+------+---------------+---------------------+------+
|1     |top            |                     |   836|
|2     |  d            |debouncer            |     3|
|3     |    ff1        |FlipFlop_11          |     2|
|4     |    ff2        |FlipFlop_12          |     1|
|5     |  l            |debouncer_0          |     2|
|6     |    ff1        |FlipFlop_9           |     1|
|7     |    ff2        |FlipFlop_10          |     1|
|8     |  m            |debouncer_1          |     3|
|9     |    ff1        |FlipFlop_7           |     1|
|10    |    ff2        |FlipFlop_8           |     2|
|11    |  prc          |processor            |   651|
|12    |    controller |control_unit         |   467|
|13    |      fsm      |controlfsm           |   281|
|14    |      ins_mem  |insturction_memory   |   158|
|15    |      ins_reg  |instruction_register |    22|
|16    |      pc       |program_counter      |     6|
|17    |    dp         |datapath             |   184|
|18    |      data_mem |data_memory          |    86|
|19    |      rf       |reg_file             |    98|
|20    |  r            |debouncer_2          |     3|
|21    |    ff1        |FlipFlop_5           |     1|
|22    |    ff2        |FlipFlop_6           |     2|
|23    |  svn          |seven_seg_disp       |    50|
|24    |  u            |debouncer_3          |     4|
|25    |    ff1        |FlipFlop             |     2|
|26    |    ff2        |FlipFlop_4           |     2|
+------+---------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 602.527 ; gain = 395.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 602.527 ; gain = 104.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 602.527 ; gain = 395.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LD => LDCE: 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 602.527 ; gain = 395.500
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 602.527 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 12 16:54:42 2022...
