UVD_CGC_CTRL__WCB_MODE_MASK	,	V_111
mmUVD_MP_SWAP_CNTL	,	V_151
UVD_SUVD_CGC_CTRL__SDB_MODE_MASK	,	V_124
ring	,	V_2
uvd_v6_0_mc_resume	,	F_30
"ring test on %d succeeded in %d usecs\n"	,	L_7
mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH	,	V_188
"  UVD_UDEC_ADDR_CONFIG=0x%08X\n"	,	L_21
"  UVD_RBC_RB_RPTR=0x%08X\n"	,	L_51
"  UVD_GPCOM_VCPU_DATA0=0x%08X\n"	,	L_18
amdgpu_ring_alloc	,	F_20
UVD_CGC_GATE__LMI_MC_MASK	,	V_55
"  UVD_SEMA_TIMEOUT_STATUS=0x%08X\n"	,	L_56
mmUVD_SUVD_CGC_GATE	,	V_50
upper_32_bits	,	F_32
"  UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL=0x%08X\n"	,	L_59
mmUVD_RBC_RB_RPTR_ADDR	,	V_171
UVD_CGC_GATE__MPRD_MASK	,	V_57
dev	,	V_195
mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL	,	V_19
PACKET0	,	F_22
state	,	V_207
mmUVD_CONTEXT_ID	,	V_178
mmUVD_RBC_RB_WPTR_CNTL	,	V_170
UVD_SUVD_CGC_CTRL__SIT_MODE_MASK	,	V_121
uvd_v6_0_set_interrupt_state	,	F_61
"  UVD_GPCOM_VCPU_DATA1=0x%08X\n"	,	L_19
UVD_CGC_CTRL__UDEC_MODE_MASK	,	V_100
mmUVD_SEMA_CNTL	,	V_22
AMD_IS_APU	,	V_24
size	,	V_26
"  UVD_VCPU_CACHE_SIZE0=0x%08X\n"	,	L_43
mmUVD_SEMA_TIMEOUT_STATUS	,	V_21
AMD_CG_STATE_GATE	,	V_211
adev	,	V_4
"UVD not responding, giving up!!!\n"	,	L_5
uvd_v6_0_set_irq_funcs	,	F_8
UVD_CGC_CTRL__JPEG_MODE_MASK	,	V_113
"  UVD_SEMA_CNTL=0x%08X\n"	,	L_24
DYN_RCLK_RAMP_EN	,	V_127
"  UVD_GPCOM_VCPU_CMD=0x%08X\n"	,	L_17
uvd_v6_0_ring_emit_fence	,	F_46
mmUVD_LMI_CTRL2	,	V_137
UVD_SOFT_RESET__CXW_SOFT_RESET_MASK	,	V_144
UVD_CGC_CTRL__MPC_MODE_MASK	,	V_108
amdgpu_ring_init	,	F_13
UVD_CGC_CTRL__RBC_MODE_MASK	,	V_103
UVD_CGC_CTRL__LMI_UMC_MODE_MASK	,	V_105
"IH: UVD TRAP\n"	,	L_61
RB_BUFSZ	,	V_163
UVD_CGC_CTRL__LMI_MC_MODE_MASK	,	V_104
"  UVD_MASTINT_EN=0x%08X\n"	,	L_31
mmUVD_RBC_RB_RPTR	,	V_5
cg_flags	,	V_134
RREG32	,	F_2
UVD_CGC_CTRL__UDEC_DB_MODE_MASK	,	V_97
UVD_RBC_RB_CNTL	,	V_162
amdgpu_interrupt_state	,	V_206
amdgpu_uvd_get_destroy_msg	,	F_53
UVD_CGC_GATE__LRBBM_MASK	,	V_60
uvd_v6_0_early_init	,	F_6
"  UVD_VCPU_CACHE_SIZE1=0x%08X\n"	,	L_45
"  UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL=0x%08X\n"	,	L_58
order_base_2	,	F_44
seq	,	V_176
"  UVD_LMI_CTRL=0x%08X\n"	,	L_33
AMDGPU_UVD_FIRMWARE_OFFSET	,	V_30
UVD_CGC_GATE__UDEC_DB_MASK	,	V_64
UVD_CGC_CTRL2__GATER_DIV_ID_MASK	,	V_117
uvd_v6_0_ring_test_ib	,	F_51
amd_powergating_state	,	V_212
uvd_v6_0_sw_init	,	F_9
data2	,	V_84
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_6
data1	,	V_48
UVD_CGC_CTRL	,	V_90
uint32_t	,	T_1
irq	,	V_11
i	,	V_131
j	,	V_132
DRM_UDELAY	,	F_49
"  UVD_CGC_CTRL=0x%08X\n"	,	L_29
r	,	V_9
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK	,	V_146
"  UVD_UDEC_DBW_ADDR_CONFIG=0x%08X\n"	,	L_23
mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH	,	V_173
"  UVD_CTX_INDEX=0x%08X\n"	,	L_26
AMD_PG_STATE_GATE	,	V_215
WREG32_UVD_CTX	,	F_40
uvd_v6_0_is_idle	,	F_56
config	,	V_42
REG_FIELD_SHIFT	,	F_37
uvd_v6_0_resume	,	F_29
"ib test on ring %d succeeded\n"	,	L_12
"  UVD_MP_SWAP_CNTL=0x%08X\n"	,	L_35
"  UVD_VCPU_CACHE_SIZE2=0x%08X\n"	,	L_47
mdelay	,	F_42
AMDGPU_UVD_HEAP_SIZE	,	V_37
mmUVD_SEMA_ADDR_HIGH	,	V_197
mmUVD_STATUS	,	V_160
source	,	V_205
"  UVD_VCPU_CNTL=0x%08X\n"	,	L_48
mmUVD_RBC_RB_WPTR	,	V_6
mmUVD_CGC_CTRL	,	V_86
UVD_CGC_CTRL__SYS_MODE_MASK	,	V_99
num_types	,	V_218
mmUVD_CTX_DATA	,	V_202
"  UVD_SEMA_ADDR_LOW=0x%08X\n"	,	L_14
mmUVD_GPCOM_VCPU_CMD	,	V_181
UVD_CGC_GATE__VCPU_MASK	,	V_67
mmUVD_MPC_SET_MUXB0	,	V_154
mmUVD_MPC_SET_MUXB1	,	V_155
UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK	,	V_174
mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL	,	V_20
RB_NO_FETCH	,	V_165
UVD_CGC_GATE__UDEC_MP_MASK	,	V_65
UVD_SUVD_CGC_GATE__SIT_H264_MASK	,	V_76
amdgpu_uvd_sw_init	,	F_11
"  UVD_CTX_DATA=0x%08X\n"	,	L_27
"  UVD_LMI_CTRL2=0x%08X\n"	,	L_30
UVD_CGC_CTRL__LRBBM_MODE_MASK	,	V_110
UVD_CGC_GATE__UDEC_CM_MASK	,	V_62
GATER_DIV_ID	,	V_119
uvd_v6_0_process_interrupt	,	F_62
UVD_CGC_CTRL__SCPU_MODE_MASK	,	V_114
"  UVD_MPC_SET_MUX=0x%08X\n"	,	L_40
"  UVD_CGC_GATE=0x%08X\n"	,	L_28
ETIMEDOUT	,	V_194
DRM_ERROR	,	F_21
UVD_CGC_GATE__IDCT_MASK	,	V_56
fence_put	,	F_55
name	,	V_12
UVD_SUVD_CGC_GATE__SCM_H264_MASK	,	V_78
UVD_CGC_GATE__UDEC_MASK	,	V_52
UVD_CGC_GATE__REGS_MASK	,	V_85
idx	,	V_182
UVD_SUVD_CGC_GATE__SIT_HEVC_MASK	,	V_77
mmUVD_LMI_RBC_RB_64BIT_BAR_LOW	,	V_172
UVD_CGC_CTRL__REGS_MODE_MASK	,	V_102
WREG32	,	F_5
gpu_addr	,	V_28
mmUVD_VCPU_CACHE_OFFSET0	,	V_32
mmUVD_RBC_IB_SIZE	,	V_189
UVD_CGC_CTRL__LBSI_MODE_MASK	,	V_109
RB_NO_UPDATE	,	V_167
fw	,	V_31
uvd_v6_0_set_uvd_dynamic_clock_mode	,	F_36
mmUVD_VCPU_CACHE_OFFSET2	,	V_38
mmUVD_VCPU_CACHE_OFFSET1	,	V_35
UVD_SUVD_CGC_CTRL__SMP_MODE_MASK	,	V_122
"  UVD_ENGINE_CNTL=0x%08X\n"	,	L_20
amdgpu_ring_write	,	F_23
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK	,	V_140
AMDGPU_UVD_STACK_SIZE	,	V_34
amdgpu_uvd_suspend	,	F_15
RREG32_UVD_CTX	,	F_38
__BIG_ENDIAN	,	F_43
UVD_CGC_GATE__SCPU_MASK	,	V_68
uvd_v6_0_soft_reset	,	F_58
uvd_v6_0_ring_get_rptr	,	F_1
mmUVD_UDEC_DBW_ADDR_CONFIG	,	V_45
swmode	,	V_83
"  UVD_SOFT_RESET=0x%08X\n"	,	L_49
DRM_DEBUG	,	F_63
UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK	,	V_88
uvd_v6_0_start	,	F_18
amdgpu_ring_commit	,	F_24
"  UVD_MPC_SET_MUXB0=0x%08X\n"	,	L_38
CP_PACKET2	,	V_13
RB_RPTR_WR_EN	,	V_168
uint64_t	,	T_2
"  UVD_VCPU_CACHE_OFFSET0=0x%08X\n"	,	L_42
UVD_CGC_CTRL2	,	V_118
dev_info	,	F_60
CLK_GATE_DLY_TIMER	,	V_91
mmUVD_LMI_CTRL	,	V_149
AMDGPU_RING_TYPE_UVD	,	V_14
mmSRBM_STATUS	,	V_192
"  UVD_SEMA_CMD=0x%08X\n"	,	L_16
mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL	,	V_18
UVD_SUVD_CGC_CTRL__SRE_MODE_MASK	,	V_120
tmp	,	V_15
"amdgpu: ring failed to lock UVD ring (%d).\n"	,	L_2
enable	,	V_46
mmUVD_VCPU_CACHE_SIZE1	,	V_36
mmUVD_VCPU_CACHE_SIZE2	,	V_39
ib	,	V_186
mmUVD_VCPU_CACHE_SIZE0	,	V_33
fence_wait	,	F_54
mmUVD_ENGINE_CNTL	,	V_199
uvd_v6_0_ring_test_ring	,	F_48
wptr	,	V_7
UVD_CGC_CTRL__UDEC_RE_MODE_MASK	,	V_94
UVD_CGC_CTRL__IDCT_MODE_MASK	,	V_106
"amdgpu: failed to get create msg (%d).\n"	,	L_9
UVD_SUVD_CGC_GATE__SIT_MASK	,	V_70
SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK	,	V_148
RB_WPTR_POLL_EN	,	V_166
mmUVD_LMI_EXT40_ADDR	,	V_200
"  UVD_STATUS=0x%08X\n"	,	L_55
handle	,	V_8
uvd_v6_0_ring_get_wptr	,	F_3
UVD_CGC_CTRL2__DYN_OCLK_RAMP_EN_MASK	,	V_115
UVD_CGC_CTRL2__DYN_RCLK_RAMP_EN_MASK	,	V_116
mmUVD_CGC_GATE	,	V_49
pg_flags	,	V_213
UVD_CGC_GATE__RBC_MASK	,	V_54
"  UVD_MPC_SET_MUXB1=0x%08X\n"	,	L_39
"  UVD_LMI_SWAP_CNTL=0x%08X\n"	,	L_34
mmUVD_MPC_SET_MUX	,	V_157
UVD_CGC_GATE__MPC_MASK	,	V_58
amdgpu_irq_add_id	,	F_10
cz_set_uvd_clock_gating_branches	,	F_34
uvd_v6_0_sw_fini	,	F_14
DRM_INFO	,	F_25
status	,	V_159
UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK	,	V_141
usec_timeout	,	V_183
ring_size	,	V_161
"  UVD_UDEC_DB_ADDR_CONFIG=0x%08X\n"	,	L_22
"  UVD_RBC_RB_WPTR=0x%08X\n"	,	L_52
flags	,	V_23
UVD_SUVD_CGC_CTRL__SCM_MODE_MASK	,	V_123
ixUVD_CGC_CTRL2	,	V_125
UVD_CGC_GATE__SYS_MASK	,	V_51
AMD_CG_SUPPORT_UVD_MGCG	,	V_135
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK	,	V_139
amdgpu_ring_test_ring	,	F_19
UVD_SUVD_CGC_GATE__SCM_HEVC_MASK	,	V_79
amdgpu_iv_entry	,	V_208
REG_FIELD_MASK	,	F_39
AMDGPU_GPU_PAGE_ALIGN	,	F_33
UVD_CGC_CTRL__CLK_OFF_DELAY_MASK	,	V_87
mmUVD_MPC_SET_ALU	,	V_156
amd_clockgating_state	,	V_210
UVD_CGC_GATE__WCB_MASK	,	V_66
"  UVD_RBC_RB_WPTR_CNTL=0x%08X\n"	,	L_53
mmUVD_CTX_INDEX	,	V_201
uvd_v6_0_hw_fini	,	F_26
mmUVD_SEMA_ADDR_LOW	,	V_196
UVD_SOFT_RESET__CSM_SOFT_RESET_MASK	,	V_143
UVD_SOFT_RESET__RBC_SOFT_RESET_MASK	,	V_142
UVD_SUVD_CGC_GATE__SDB_MASK	,	V_73
rb_bufsz	,	V_128
"  UVD_VCPU_CACHE_OFFSET1=0x%08X\n"	,	L_44
DYN_OCLK_RAMP_EN	,	V_126
mmUVD_RBC_RB_CNTL	,	V_169
"amdgpu: failed to get destroy ib (%d).\n"	,	L_10
EINVAL	,	V_184
"  UVD_MPC_SET_MUXA0=0x%08X\n"	,	L_36
mmUVD_MPC_SET_MUXA1	,	V_153
length_dw	,	V_190
gfx	,	V_41
"amdgpu: fence wait failed (%d).\n"	,	L_11
mmUVD_SEMA_CMD	,	V_198
uvd_v6_0_suspend	,	F_28
UVD_CGC_GATE__UDEC_RE_MASK	,	V_61
mmUVD_MPC_SET_MUXA0	,	V_152
mmUVD_SOFT_RESET	,	V_138
UVD_SUVD_CGC_GATE__SMP_MASK	,	V_71
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW	,	V_27
data	,	V_47
amdgpu_ring	,	V_1
"amdgpu: ring %d test failed (0x%08X)\n"	,	L_8
uvd_v6_0_wait_for_idle	,	F_57
"  UVD_RBC_RB_CNTL=0x%08X\n"	,	L_54
UVD_SUVD_CGC_GATE__SDB_H264_MASK	,	V_80
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH	,	V_29
lower_32_bits	,	F_31
UVD_CGC_CTRL__MPRD_MODE_MASK	,	V_107
mp_swap_cntl	,	V_130
u32	,	T_3
mmUVD_LMI_RBC_IB_64BIT_BAR_LOW	,	V_187
"UVD 6.0 registers\n"	,	L_13
UVD_CGC_CTRL__UDEC_CM_MODE_MASK	,	V_95
AMD_PG_SUPPORT_UVD	,	V_214
"  UVD_RBC_IB_SIZE=0x%08X\n"	,	L_50
UVD_SUVD_CGC_GATE__SRE_HEVC_MASK	,	V_75
CLK_OFF_DELAY	,	V_92
REG_SET_FIELD	,	F_45
uvd_v6_0_ring_emit_ib	,	F_50
offset	,	V_25
UVD_SUVD_CGC_GATE__SDB_HEVC_MASK	,	V_81
UVD_CGC_CTRL__VCPU_MODE_MASK	,	V_112
mmUVD_POWER_STATUS	,	V_133
amdgpu_ib	,	V_185
"  UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL=0x%08X\n"	,	L_57
UVD_CGC_GATE__MPEG2_MASK	,	V_53
WREG32_P	,	F_41
UVD_SUVD_CGC_GATE__SRE_MASK	,	V_69
"  UVD_LMI_ADDR_EXT=0x%08X\n"	,	L_32
mmUVD_MASTINT_EN	,	V_136
done	,	V_16
mmUVD_SUVD_CGC_CTRL	,	V_93
amdgpu_uvd_resume	,	F_12
UVD_CGC_CTRL__UDEC_IT_MODE_MASK	,	V_96
"  UVD_VCPU_CACHE_OFFSET2=0x%08X\n"	,	L_46
uvd_v6_0_set_clockgating_state	,	F_65
entry	,	V_209
"UVD not responding, trying to reset the VCPU!!!\n"	,	L_4
gb_addr_config	,	V_43
UVD_SOFT_RESET__TAP_SOFT_RESET_MASK	,	V_145
mmUVD_UDEC_ADDR_CONFIG	,	V_40
uvd_v6_0_ring_funcs	,	V_217
uvd_v6_0_set_powergating_state	,	F_66
UVD_CGC_CTRL__MPEG2_MODE_MASK	,	V_101
mmUVD_UDEC_DB_ADDR_CONFIG	,	V_44
amdgpu_uvd_get_create_msg	,	F_52
RB_BLKSZ	,	V_164
"  UVD_LMI_EXT40_ADDR=0x%08X\n"	,	L_25
uvd_v6_0_set_ring_funcs	,	F_7
UVD_CGC_GATE__LBSI_MASK	,	V_59
amdgpu_irq_src	,	V_204
mmUVD_LMI_ADDR_EXT	,	V_203
"  UVD_CONTEXT_ID=0x%08X\n"	,	L_60
mmSRBM_SOFT_RESET	,	V_147
uvd_v6_0_irq_funcs	,	V_219
uvd_v6_0_ring_set_wptr	,	F_4
amdgpu_uvd_sw_fini	,	F_16
"UVD initialized successfully.\n"	,	L_3
SRBM_STATUS__UVD_BUSY_MASK	,	V_193
ready	,	V_17
"uvd"	,	L_1
uvd_v6_0_hw_init	,	F_17
uvd_v6_0_stop	,	F_27
"  UVD_SEMA_ADDR_HIGH=0x%08X\n"	,	L_15
addr	,	V_175
"  UVD_MPC_SET_ALU=0x%08X\n"	,	L_41
"  UVD_MPC_SET_MUXA1=0x%08X\n"	,	L_37
mmUVD_LMI_SWAP_CNTL	,	V_150
amdgpu_device	,	V_3
uvd	,	V_10
mmUVD_GPCOM_VCPU_DATA1	,	V_180
UVD_CGC_GATE__UDEC_IT_MASK	,	V_63
mmUVD_GPCOM_VCPU_DATA0	,	V_179
tonga_set_uvd_clock_gating_branches	,	F_35
WARN_ON	,	F_47
UVD_CGC_GATE__LMI_UMC_MASK	,	V_82
UVD_SUVD_CGC_GATE__SRE_H264_MASK	,	V_74
u64	,	T_4
UVD_CGC_CTRL__UDEC_MP_MODE_MASK	,	V_98
uvd_v6_0_print_status	,	F_59
mmUVD_VCPU_CNTL	,	V_158
funcs	,	V_216
UVD_SUVD_CGC_GATE__SCM_MASK	,	V_72
fence	,	V_191
amdgpu_fence_process	,	F_64
UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK	,	V_89
lmi_swap_cntl	,	V_129
AMDGPU_FENCE_FLAG_64BIT	,	V_177
