// Seed: 13741288
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri1 id_2,
    input supply0 id_3,
    output wor id_4,
    output wor id_5,
    input wand id_6,
    input wire id_7,
    output wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    input wand id_12,
    input supply0 id_13,
    input wor id_14
);
  assign id_8 = 1 == 1;
  wire id_16;
endmodule
module module_1 (
    input  wand  id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  tri0  id_4,
    output wire  id_5,
    output wor   id_6
);
  wire id_8;
  module_0(
      id_2, id_0, id_5, id_0, id_6, id_6, id_1, id_2, id_6, id_3, id_0, id_0, id_3, id_3, id_2
  );
endmodule
