
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.324639                       # Number of seconds simulated
sim_ticks                                324638915500                       # Number of ticks simulated
final_tick                               4966832128000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  41330                       # Simulator instruction rate (inst/s)
host_op_rate                                    55596                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              134172773                       # Simulator tick rate (ticks/s)
host_mem_usage                                2416928                       # Number of bytes of host memory used
host_seconds                                  2419.56                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     134517991                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              7680                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           6420096                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6427776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         7680                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4245952                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4245952                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                120                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             100314                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                100434                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           66343                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                66343                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                23657                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             19776113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                19799770                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           23657                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              23657                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13078999                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13078999                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13078999                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               23657                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            19776113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               32878769                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          99721                       # number of replacements
system.l2.tagsinuse                        464.010817                       # Cycle average of tags in use
system.l2.total_refs                            66153                       # Total number of references to valid blocks.
system.l2.sampled_refs                         100432                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.658684                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             0.956822                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               7.205320                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             455.848674                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.000934                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.007036                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.445165                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.453136                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                 2084                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2084                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            66665                       # number of Writeback hits
system.l2.Writeback_hits::total                 66665                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                  2096                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2096                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                 2096                       # number of overall hits
system.l2.overall_hits::total                    2096                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                120                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              97716                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 97836                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             2598                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2598                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 120                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              100314                       # number of demand (read+write) misses
system.l2.demand_misses::total                 100434                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                120                       # number of overall misses
system.l2.overall_misses::cpu.data             100314                       # number of overall misses
system.l2.overall_misses::total                100434                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      6281000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   5109587500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5115868500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    135767000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     135767000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       6281000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    5245354500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5251635500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      6281000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   5245354500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5251635500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              120                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            99800                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               99920                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        66665                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             66665                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           2610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2610                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               120                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            102410                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102530                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              120                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           102410                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102530                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.979118                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.979143                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.995402                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995402                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.979533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.979557                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.979533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.979557                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52341.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52290.182775                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52290.245922                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52258.275597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52258.275597                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52341.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52289.356421                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52289.418922                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52341.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52289.356421                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52289.418922                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                66343                       # number of writebacks
system.l2.writebacks::total                     66343                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         97716                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            97836                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2598                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2598                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         100314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            100434                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        100314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           100434                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      4814000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   3908647000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3913461000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    103926000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    103926000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      4814000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4012573000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4017387000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      4814000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4012573000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4017387000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.979118                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.979143                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.995402                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995402                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.979533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.979557                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.979533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.979557                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40116.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40000.071636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40000.214645                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40002.309469                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40002.309469                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40116.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40000.129593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40000.268833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40116.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40000.129593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40000.268833                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 4880817                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4880817                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            398729                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3498803                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3444412                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.445440                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        649277831                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10691638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100036953                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     4880817                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3444412                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     140596049                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  797458                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              487951938                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  10342618                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    10                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          639638354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.210365                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.407568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                505080564     78.96%     78.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                134557790     21.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            639638354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.007517                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.154074                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                108381019                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             396303573                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 102067371                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              32487659                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 398729                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              134555033                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 398729                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                152965557                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               351723592                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  39399431                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              95151044                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              134550476                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               29720819                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           157747213                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             334271281                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         94476100                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         239795181                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             157713959                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    33251                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  95153811                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24518453                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7268152                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  134517992                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 134517992                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     639638354                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.210303                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.407524                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           505120362     78.97%     78.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           134517992     21.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       639638354                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50621387     37.63%     37.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     37.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     37.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            52109999     38.74%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24518453     18.23%     94.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7268152      5.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              134517992                       # Type of FU issued
system.cpu.iq.rate                           0.207181                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          743444875                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          51903261                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     51903260                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           165229462                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           82614731                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     82614731                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               51903260                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                82614731                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            29734                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 398729                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                81824385                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              13438724                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           134517992                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24518453                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7268152                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         338507                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        60222                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               398729                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             134517991                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24518453                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     31786604                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  4880817                       # Number of branches executed
system.cpu.iew.exec_stores                    7268151                       # Number of stores executed
system.cpu.iew.exec_rate                     0.207181                       # Inst execution rate
system.cpu.iew.wb_sent                      134517991                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     134517991                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.207181                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.branchMispredicts            398729                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    639239625                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.210434                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.407617                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    504721634     78.96%     78.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    134517991     21.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    639239625                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              134517991                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       31786604                       # Number of memory references committed
system.cpu.commit.loads                      24518453                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    4880817                       # Number of branches committed
system.cpu.commit.fp_insts                   82614731                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  82552283                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             134517991                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    639239625                       # The number of ROB reads
system.cpu.rob.rob_writes                   269434712                       # The number of ROB writes
system.cpu.timesIdled                           99913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         9639477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     134517991                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               6.492778                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.492778                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.154017                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.154017                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                144850453                       # number of integer regfile reads
system.cpu.int_regfile_writes                81864263                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 147948984                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 75849699                       # number of floating regfile writes
system.cpu.misc_regfile_reads                41382665                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.tagsinuse                 23.352831                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10342496                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    120                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               86187.466667                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      23.352831                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.091222                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.091222                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10342496                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10342496                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10342496                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10342496                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10342496                       # number of overall hits
system.cpu.icache.overall_hits::total        10342496                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          122                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           122                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          122                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            122                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          122                       # number of overall misses
system.cpu.icache.overall_misses::total           122                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      6742000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6742000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      6742000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6742000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      6742000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6742000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10342618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10342618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10342618                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10342618                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10342618                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10342618                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55262.295082                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55262.295082                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55262.295082                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55262.295082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55262.295082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55262.295082                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          120                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          120                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          120                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          120                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          120                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      6401000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6401000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      6401000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6401000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      6401000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6401000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53341.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53341.666667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53341.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53341.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53341.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53341.666667                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 102169                       # number of replacements
system.cpu.dcache.tagsinuse                120.476658                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 31654460                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 102410                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 309.095401                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     120.476658                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.470612                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.470612                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     24388919                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24388919                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7265541                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7265541                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      31654460                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31654460                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     31654460                       # number of overall hits
system.cpu.dcache.overall_hits::total        31654460                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        99800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         99800                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2610                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2610                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       102410                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102410                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       102410                       # number of overall misses
system.cpu.dcache.overall_misses::total        102410                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5429827500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5429827500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    143717000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    143717000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   5573544500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5573544500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   5573544500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5573544500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     24488719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24488719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7268151                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7268151                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31756870                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31756870                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31756870                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31756870                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004075                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004075                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000359                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000359                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003225                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003225                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003225                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003225                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54407.089178                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54407.089178                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55063.984674                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55063.984674                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54423.830681                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54423.830681                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54423.830681                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54423.830681                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        66665                       # number of writebacks
system.cpu.dcache.writebacks::total             66665                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        99800                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        99800                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2610                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       102410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       102410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       102410                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5230227500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5230227500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    138497000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    138497000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5368724500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5368724500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5368724500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5368724500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003225                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003225                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003225                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003225                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52407.089178                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52407.089178                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53063.984674                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53063.984674                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52423.830681                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52423.830681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52423.830681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52423.830681                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
