<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>dac_muter</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_CLK.ASSOCIATED_BUSIF">M_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_CLK.ASSOCIATED_RESET">m_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_CLK.ASSOCIATED_BUSIF">S_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_CLK.ASSOCIATED_RESET">s_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>dac_muter_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>897a74fb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>dac_muter_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>897a74fb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>92430f9b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_cd7079e5</spirit:name>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/dac_muter_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_897a74fb</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/dac_muter_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/dac_muter_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_92430f9b</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>This IP zeroed TDATA if TVALID is zero</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">dac_muter_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>AXIS TDATA WIDTH</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_cd7079e5">32</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>dac_muter_v1.0</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-04-18T22:28:57Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43caef42_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55f8c0e5_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@397bfd9d_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35d92d4a_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d2e5fd7_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b4751dc_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23546317_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@704400a8_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bc27970_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7db8ff7a_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b5994c2_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31f0116a_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b453a9_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f190d87_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@caccf10_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@552b832e_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20121711_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c806325_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@816527b_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c08bd08_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43065fd7_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a36c8af_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@224a7e18_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ca228aa_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@453a4589_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ad3d529_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72fac46b_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@478cace_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21eac8aa_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8051d88_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cb992f2_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d7dee29_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73185f0a_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e0bd951_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ac03f_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c2ce15c_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@765aae6f_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bff3f19_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@339fddb4_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7098bd58_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53e75aa7_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1db68db1_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f26b643_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f8f8f27_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d6ae16b_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d2086ea_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ef83da5_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17d53c1e_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41f73d8b_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b7dd1a8_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d70b0b5_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@93c6660_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@378b9e86_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c364ba3_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c9dec21_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ff0af50_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c9458f0_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c22e2_ARCHIVE_LOCATION">/home/wei/Ssd2T/git/ip_repo/dac_muter_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a8e02bea"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="05fa432f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="5171387c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="c2cc8c6b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ec0a1e22"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
