{"Source Block": ["serv/rtl/serv_state.v@85:148@HdlStmProcess", "   assign o_rf_wreq = ((i_shift_op & i_alu_sh_done & stage_two_pending) | (i_mem_op & i_dbus_ack) | (stage_two_req & (i_slt_op | i_branch_op))) & !trap_pending;\n\n   //Shift operations require bufreg to hold for one cycle between INIT and RUN before shifting\n   assign o_bufreg_hold = !cnt_en & (stage_two_req | ~i_shift_op);\n\n   always @(posedge i_clk) begin\n      if (cnt_done)\n\to_ctrl_jump <= (state == INIT) & i_take_branch;\n\n      if (cnt_en)\n\tstage_two_pending <= o_init;\n\n      if (i_new_irq)\n\tpending_irq <= 1'b1;\n\n      cnt_done <= (o_cnt[4:2] == 3'b111) & o_cnt_r[2];\n\n      //Need a strobe for the first cycle in the IDLE state after INIT\n      stage_two_req <= cnt_done & (state == INIT);\n\n      case (state)\n        IDLE : begin\n\t   if (stage_two_pending) begin\n\t      if (o_rf_wreq)\n\t\tstate <= RUN;\n\t      if (trap_pending & i_rf_ready)\n\t\tstate <= TRAP;\n\t   end else begin\n\t      if (i_rf_ready)\n\t\tif (i_e_op | pending_irq)\n\t\t  state <= TRAP;\n\t\telse if (two_stage_op)\n\t\t  state <= INIT;\n\t\telse\n\t\t  state <= RUN;\n           end\n\tend\n        INIT : begin\n        end\n        RUN : begin\n        end\n\tTRAP : begin\n\t   pending_irq <= 1'b0;\n\tend\n        default : state <= IDLE;\n      endcase\n      if (cnt_done)\n        state <= IDLE;\n\n      o_cnt <= o_cnt + {4'd0,cnt_en};\n      if (cnt_en)\n\to_cnt_r <= {o_cnt_r[2:0],o_cnt_r[3]};\n\n      if (i_rst) begin\n\t state <= IDLE;\n\t o_cnt   <= 5'd0;\n\t pending_irq <= 1'b0;\n\t stage_two_pending <= 1'b0;\n\t o_ctrl_jump <= 1'b0;\n\t o_cnt_r <= 4'b0001;\n      end\n   end\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[98, "\tpending_irq <= 1'b1;\n"], [114, "\t\tif (i_e_op | pending_irq)\n"], [127, "\t   pending_irq <= 1'b0;\n"], [141, "\t pending_irq <= 1'b0;\n"]], "Add": [[95, "      if (i_ibus_ack)\n"], [95, "\tirq_sync <= 1'b0;\n"], [98, "\tirq_sync <= 1'b1;\n"], [98, "      if (i_ibus_ack)\n"], [98, "\to_pending_irq <= irq_sync;\n"], [103, "      if (stage_two_req)\n"], [103, "\tmisalign_trap_sync <= trap_pending;\n"], [103, "      if (i_ibus_ack)\n"], [103, "\tmisalign_trap_sync <= 1'b0;\n"], [114, "\t\tif (i_e_op | o_pending_irq)\n"]]}}