From 6418679ebeff2de267d31a457f34c99b3c07c015 Mon Sep 17 00:00:00 2001
From: weijinmei <jinmei.wei@space-t.cn>
Date: Tue, 13 Aug 2024 19:30:42 +0800
Subject: [PATCH 0916/1206] clock: add rcpu ir/uart0/uart1/ssp clocks

Change-Id: I5c45b1c25df8a86c0935b842a530f135d9f908ea
---
 drivers/clk/spacemit/ccu-spacemit-k1x.c       | 39 ++++++++++++++++++-
 .../dt-bindings/clock/spacemit-k1x-clock.h    |  8 +++-
 2 files changed, 45 insertions(+), 2 deletions(-)

diff --git a/drivers/clk/spacemit/ccu-spacemit-k1x.c b/drivers/clk/spacemit/ccu-spacemit-k1x.c
index b018c3060895..cf6f08326559 100644
--- a/drivers/clk/spacemit/ccu-spacemit-k1x.c
+++ b/drivers/clk/spacemit/ccu-spacemit-k1x.c
@@ -170,6 +170,11 @@ DEFINE_SPINLOCK(g_cru_lock);
 #define RCPU_HDMI_CLK_RST		0x2044
 #define RCPU_CAN_CLK_RST		0x4c
 #define RCPU_I2C0_CLK_RST		0x30
+
+#define RCPU_SSP0_CLK_RST		0x28
+#define RCPU_IR_CLK_RST 		0x48
+#define RCPU_UART0_CLK_RST		0xd8
+#define RCPU_UART1_CLK_RST		0x3c
 /* end of RCPU register offset */
 
 /* RCPU2 register offset */
@@ -1137,7 +1142,7 @@ static SPACEMIT_CCU_DIV_MUX_GATE(rpwm_clk, "rpwm_clk", rpwm_parent_names,
 	0);
 
 static const char *ri2c_parent_names[] = {
-	"pll1_d40_61p44", "pll1_d96_25p6", "pll1_d192_12p8", "pll1_d768_3p2"
+	"pll1_d40_61p44", "pll1_d96_25p6", "pll1_d192_12p8", "vctcxo_3"
 };
 static SPACEMIT_CCU_DIV_MUX_GATE(ri2c0_clk, "ri2c0_clk", ri2c_parent_names,
 	BASE_TYPE_RCPU, RCPU_I2C0_CLK_RST,
@@ -1145,6 +1150,34 @@ static SPACEMIT_CCU_DIV_MUX_GATE(ri2c0_clk, "ri2c0_clk", ri2c_parent_names,
 	0x6, 0x6, 0x0,
 	0);
 
+static const char *rssp0_parent_names[] = {
+	"pll1_d40_61p44", "pll1_d96_25p6", "pll1_d192_12p8", "vctcxo_3"
+};
+static SPACEMIT_CCU_DIV_MUX_GATE(rssp0_clk, "rssp0_clk", rssp0_parent_names,
+	BASE_TYPE_RCPU, RCPU_SSP0_CLK_RST,
+	8, 11, 4, 2,
+	0x6, 0x6, 0x0,
+	0);
+static SPACEMIT_CCU_GATE_NO_PARENT(rir_clk, "rir_clk", NULL,
+	BASE_TYPE_RCPU, RCPU_IR_CLK_RST,
+	BIT(2), BIT(2), 0x0,
+	0);
+static const char *ruart0_parent_names[] = {
+	"pll1_aud_24p5", "pll1_aud_245p7", "vctcxo_24", "vctcxo_3"
+};
+static SPACEMIT_CCU_DIV_MUX_GATE(ruart0_clk, "ruart0_clk", ruart0_parent_names,
+	BASE_TYPE_RCPU, RCPU_UART0_CLK_RST,
+	8, 11, 4, 2,
+	0x6, 0x6, 0x0,
+	0);
+static const char *ruart1_parent_names[] = {
+	"pll1_aud_24p5", "pll1_aud_245p7", "vctcxo_24", "vctcxo_3"
+};
+static SPACEMIT_CCU_DIV_MUX_GATE(ruart1_clk, "ruart1_clk", ruart1_parent_names,
+	BASE_TYPE_RCPU, RCPU_UART1_CLK_RST,
+	8, 11, 4, 2,
+	0x6, 0x6, 0x0,
+	0);
 static struct clk_hw_onecell_data spacemit_k1x_hw_clks = {
 	.hws	= {
 		[CLK_PLL2]		= &pll2.common.hw,
@@ -1335,6 +1368,10 @@ static struct clk_hw_onecell_data spacemit_k1x_hw_clks = {
 		[CLK_RCPU_CAN_BUS]	= &rcan_bus_clk.common.hw,
 		[CLK_RCPU2_PWM] 	= &rpwm_clk.common.hw,
 		[CLK_RCPU_I2C0] 	= &ri2c0_clk.common.hw,
+		[CLK_RCPU_SSP0] 	= &rssp0_clk.common.hw,
+		[CLK_RCPU_IR] 		= &rir_clk.common.hw,
+		[CLK_RCPU_UART0] 	= &ruart0_clk.common.hw,
+		[CLK_RCPU_UART1] 	= &ruart1_clk.common.hw,
 	},
 	.num = CLK_MAX_NO,
 };
diff --git a/include/dt-bindings/clock/spacemit-k1x-clock.h b/include/dt-bindings/clock/spacemit-k1x-clock.h
index 183c435ddf18..df27435111dd 100644
--- a/include/dt-bindings/clock/spacemit-k1x-clock.h
+++ b/include/dt-bindings/clock/spacemit-k1x-clock.h
@@ -196,7 +196,13 @@
 #define CLK_RCPU_CAN_BUS    185
 
 #define CLK_RCPU2_PWM       186
+
 #define CLK_RCPU_I2C0       187
+#define CLK_RCPU_SSP0       188
+#define CLK_RCPU_IR         189
+#define CLK_RCPU_UART0      190
+#define CLK_RCPU_UART1      191
+
 
-#define CLK_MAX_NO      188
+#define CLK_MAX_NO      192
 #endif /* _DT_BINDINGS_CLK_SPACEMIT_K1X_H_ */
-- 
2.47.0

