CxlResult:/home/miglioranza/Scrambler_32bits/Scrambler_32bits.cache/compile_simlib/xcelium/axis_dwidth_converter_v1_1_18/.cxl.verilog.axis_dwidth_converter_v1_1_18.axis_dwidth_converter_v1_1_18.lin64.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = axis_dwidth_converter_v1_1_18 ,
	SourcePath = /ihpusr/xilinx/vivado20191/Vivado/2019.1/data ,
	Simulator = xcelium ,
	SimulatorVersion = 22.03-s002 ,
	CompiledLibrary = axis_dwidth_converter_v1_1_18 ,
	CompiledPath = /home/miglioranza/Scrambler_32bits/Scrambler_32bits.cache/compile_simlib/xcelium/axis_dwidth_converter_v1_1_18 ,
	Timestamp = Mon Jul 29 14:10:53 2024 ,
	Time = 1722255052 ,
	Language = verilog ,
	XilinxVersion = 2019.1 ,
	LogFile = /home/miglioranza/Scrambler_32bits/Scrambler_32bits.cache/compile_simlib/xcelium/axis_dwidth_converter_v1_1_18/.cxl.verilog.axis_dwidth_converter_v1_1_18.axis_dwidth_converter_v1_1_18.lin64.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 115 ,
