# EE2026
Verilog Assignments AY23/24 Sem 1

Unzip EE2026 Final Project zip file to access source files.
Refer to Final Report PDF for more details.

Tech Stack: Verilog, Xillinx Vivado, FPGA Basys 3

#Reflection
Truely a tiring but memorable project. Done in a group of 4. Spend a week of coding individual portion, and all nighters to implement everything together. 
