set moduleName top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set isPipelined_legacy 1
set pipeline_type loop_auto_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 14
set C_modelName {top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
dict set ap_memory_interface_dict A_1 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_2 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_3 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_4 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_5 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_6 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_7 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_8 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_9 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_10 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_11 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_12 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_13 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_14 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_15 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_16 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_17 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_18 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_19 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_20 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_21 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_22 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_23 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_24 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_25 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_26 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_27 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_28 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_29 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_30 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_31 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict A_32 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
set C_modelArgList {
	{ A int 32 regular {axi_master 0}  }
	{ sext_ln110 int 62 regular  }
	{ A_1 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_2 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_3 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_4 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_5 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_6 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_7 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_8 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_9 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_10 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_11 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_12 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_13 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_14 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_15 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_16 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_17 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_18 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_19 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_20 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_21 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_22 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_23 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_24 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_25 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_26 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_27 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_28 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_29 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_30 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_31 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ A_32 int 24 regular {array 512 { 0 3 } 0 1 }  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "A", "interface" : "axi_master", "bitwidth" : 32, "direction" : "READONLY", "bitSlice":[ {"cElement": [{"cName": "A_DRAM","offset": { "type": "dynamic","port_name": "A_DRAM","bundle": "control"},"direction": "READONLY"}]}]} , 
 	{ "Name" : "sext_ln110", "interface" : "wire", "bitwidth" : 62, "direction" : "READONLY"} , 
 	{ "Name" : "A_1", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_2", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_3", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_4", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_5", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_6", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_7", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_8", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_9", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_10", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_11", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_12", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_13", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_14", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_15", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_16", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_17", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_18", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_19", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_20", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_21", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_22", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_23", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_24", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_25", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_26", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_27", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_28", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_29", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_30", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_31", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "A_32", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 181
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ m_axi_A_0_AWVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_A_0_AWREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_A_0_AWADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_A_0_AWID sc_out sc_lv 1 signal 0 } 
	{ m_axi_A_0_AWLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_A_0_AWSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_A_0_AWBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_A_0_AWLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_A_0_AWCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_A_0_AWPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_A_0_AWQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_A_0_AWREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_A_0_AWUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_A_0_WVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_A_0_WREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_A_0_WDATA sc_out sc_lv 32 signal 0 } 
	{ m_axi_A_0_WSTRB sc_out sc_lv 4 signal 0 } 
	{ m_axi_A_0_WLAST sc_out sc_logic 1 signal 0 } 
	{ m_axi_A_0_WID sc_out sc_lv 1 signal 0 } 
	{ m_axi_A_0_WUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_A_0_ARVALID sc_out sc_logic 1 signal 0 } 
	{ m_axi_A_0_ARREADY sc_in sc_logic 1 signal 0 } 
	{ m_axi_A_0_ARADDR sc_out sc_lv 64 signal 0 } 
	{ m_axi_A_0_ARID sc_out sc_lv 1 signal 0 } 
	{ m_axi_A_0_ARLEN sc_out sc_lv 32 signal 0 } 
	{ m_axi_A_0_ARSIZE sc_out sc_lv 3 signal 0 } 
	{ m_axi_A_0_ARBURST sc_out sc_lv 2 signal 0 } 
	{ m_axi_A_0_ARLOCK sc_out sc_lv 2 signal 0 } 
	{ m_axi_A_0_ARCACHE sc_out sc_lv 4 signal 0 } 
	{ m_axi_A_0_ARPROT sc_out sc_lv 3 signal 0 } 
	{ m_axi_A_0_ARQOS sc_out sc_lv 4 signal 0 } 
	{ m_axi_A_0_ARREGION sc_out sc_lv 4 signal 0 } 
	{ m_axi_A_0_ARUSER sc_out sc_lv 1 signal 0 } 
	{ m_axi_A_0_RVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_A_0_RREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_A_0_RDATA sc_in sc_lv 32 signal 0 } 
	{ m_axi_A_0_RLAST sc_in sc_logic 1 signal 0 } 
	{ m_axi_A_0_RID sc_in sc_lv 1 signal 0 } 
	{ m_axi_A_0_RFIFONUM sc_in sc_lv 9 signal 0 } 
	{ m_axi_A_0_RUSER sc_in sc_lv 1 signal 0 } 
	{ m_axi_A_0_RRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_A_0_BVALID sc_in sc_logic 1 signal 0 } 
	{ m_axi_A_0_BREADY sc_out sc_logic 1 signal 0 } 
	{ m_axi_A_0_BRESP sc_in sc_lv 2 signal 0 } 
	{ m_axi_A_0_BID sc_in sc_lv 1 signal 0 } 
	{ m_axi_A_0_BUSER sc_in sc_lv 1 signal 0 } 
	{ sext_ln110 sc_in sc_lv 62 signal 1 } 
	{ A_1_address0 sc_out sc_lv 9 signal 2 } 
	{ A_1_ce0 sc_out sc_logic 1 signal 2 } 
	{ A_1_we0 sc_out sc_logic 1 signal 2 } 
	{ A_1_d0 sc_out sc_lv 24 signal 2 } 
	{ A_2_address0 sc_out sc_lv 9 signal 3 } 
	{ A_2_ce0 sc_out sc_logic 1 signal 3 } 
	{ A_2_we0 sc_out sc_logic 1 signal 3 } 
	{ A_2_d0 sc_out sc_lv 24 signal 3 } 
	{ A_3_address0 sc_out sc_lv 9 signal 4 } 
	{ A_3_ce0 sc_out sc_logic 1 signal 4 } 
	{ A_3_we0 sc_out sc_logic 1 signal 4 } 
	{ A_3_d0 sc_out sc_lv 24 signal 4 } 
	{ A_4_address0 sc_out sc_lv 9 signal 5 } 
	{ A_4_ce0 sc_out sc_logic 1 signal 5 } 
	{ A_4_we0 sc_out sc_logic 1 signal 5 } 
	{ A_4_d0 sc_out sc_lv 24 signal 5 } 
	{ A_5_address0 sc_out sc_lv 9 signal 6 } 
	{ A_5_ce0 sc_out sc_logic 1 signal 6 } 
	{ A_5_we0 sc_out sc_logic 1 signal 6 } 
	{ A_5_d0 sc_out sc_lv 24 signal 6 } 
	{ A_6_address0 sc_out sc_lv 9 signal 7 } 
	{ A_6_ce0 sc_out sc_logic 1 signal 7 } 
	{ A_6_we0 sc_out sc_logic 1 signal 7 } 
	{ A_6_d0 sc_out sc_lv 24 signal 7 } 
	{ A_7_address0 sc_out sc_lv 9 signal 8 } 
	{ A_7_ce0 sc_out sc_logic 1 signal 8 } 
	{ A_7_we0 sc_out sc_logic 1 signal 8 } 
	{ A_7_d0 sc_out sc_lv 24 signal 8 } 
	{ A_8_address0 sc_out sc_lv 9 signal 9 } 
	{ A_8_ce0 sc_out sc_logic 1 signal 9 } 
	{ A_8_we0 sc_out sc_logic 1 signal 9 } 
	{ A_8_d0 sc_out sc_lv 24 signal 9 } 
	{ A_9_address0 sc_out sc_lv 9 signal 10 } 
	{ A_9_ce0 sc_out sc_logic 1 signal 10 } 
	{ A_9_we0 sc_out sc_logic 1 signal 10 } 
	{ A_9_d0 sc_out sc_lv 24 signal 10 } 
	{ A_10_address0 sc_out sc_lv 9 signal 11 } 
	{ A_10_ce0 sc_out sc_logic 1 signal 11 } 
	{ A_10_we0 sc_out sc_logic 1 signal 11 } 
	{ A_10_d0 sc_out sc_lv 24 signal 11 } 
	{ A_11_address0 sc_out sc_lv 9 signal 12 } 
	{ A_11_ce0 sc_out sc_logic 1 signal 12 } 
	{ A_11_we0 sc_out sc_logic 1 signal 12 } 
	{ A_11_d0 sc_out sc_lv 24 signal 12 } 
	{ A_12_address0 sc_out sc_lv 9 signal 13 } 
	{ A_12_ce0 sc_out sc_logic 1 signal 13 } 
	{ A_12_we0 sc_out sc_logic 1 signal 13 } 
	{ A_12_d0 sc_out sc_lv 24 signal 13 } 
	{ A_13_address0 sc_out sc_lv 9 signal 14 } 
	{ A_13_ce0 sc_out sc_logic 1 signal 14 } 
	{ A_13_we0 sc_out sc_logic 1 signal 14 } 
	{ A_13_d0 sc_out sc_lv 24 signal 14 } 
	{ A_14_address0 sc_out sc_lv 9 signal 15 } 
	{ A_14_ce0 sc_out sc_logic 1 signal 15 } 
	{ A_14_we0 sc_out sc_logic 1 signal 15 } 
	{ A_14_d0 sc_out sc_lv 24 signal 15 } 
	{ A_15_address0 sc_out sc_lv 9 signal 16 } 
	{ A_15_ce0 sc_out sc_logic 1 signal 16 } 
	{ A_15_we0 sc_out sc_logic 1 signal 16 } 
	{ A_15_d0 sc_out sc_lv 24 signal 16 } 
	{ A_16_address0 sc_out sc_lv 9 signal 17 } 
	{ A_16_ce0 sc_out sc_logic 1 signal 17 } 
	{ A_16_we0 sc_out sc_logic 1 signal 17 } 
	{ A_16_d0 sc_out sc_lv 24 signal 17 } 
	{ A_17_address0 sc_out sc_lv 9 signal 18 } 
	{ A_17_ce0 sc_out sc_logic 1 signal 18 } 
	{ A_17_we0 sc_out sc_logic 1 signal 18 } 
	{ A_17_d0 sc_out sc_lv 24 signal 18 } 
	{ A_18_address0 sc_out sc_lv 9 signal 19 } 
	{ A_18_ce0 sc_out sc_logic 1 signal 19 } 
	{ A_18_we0 sc_out sc_logic 1 signal 19 } 
	{ A_18_d0 sc_out sc_lv 24 signal 19 } 
	{ A_19_address0 sc_out sc_lv 9 signal 20 } 
	{ A_19_ce0 sc_out sc_logic 1 signal 20 } 
	{ A_19_we0 sc_out sc_logic 1 signal 20 } 
	{ A_19_d0 sc_out sc_lv 24 signal 20 } 
	{ A_20_address0 sc_out sc_lv 9 signal 21 } 
	{ A_20_ce0 sc_out sc_logic 1 signal 21 } 
	{ A_20_we0 sc_out sc_logic 1 signal 21 } 
	{ A_20_d0 sc_out sc_lv 24 signal 21 } 
	{ A_21_address0 sc_out sc_lv 9 signal 22 } 
	{ A_21_ce0 sc_out sc_logic 1 signal 22 } 
	{ A_21_we0 sc_out sc_logic 1 signal 22 } 
	{ A_21_d0 sc_out sc_lv 24 signal 22 } 
	{ A_22_address0 sc_out sc_lv 9 signal 23 } 
	{ A_22_ce0 sc_out sc_logic 1 signal 23 } 
	{ A_22_we0 sc_out sc_logic 1 signal 23 } 
	{ A_22_d0 sc_out sc_lv 24 signal 23 } 
	{ A_23_address0 sc_out sc_lv 9 signal 24 } 
	{ A_23_ce0 sc_out sc_logic 1 signal 24 } 
	{ A_23_we0 sc_out sc_logic 1 signal 24 } 
	{ A_23_d0 sc_out sc_lv 24 signal 24 } 
	{ A_24_address0 sc_out sc_lv 9 signal 25 } 
	{ A_24_ce0 sc_out sc_logic 1 signal 25 } 
	{ A_24_we0 sc_out sc_logic 1 signal 25 } 
	{ A_24_d0 sc_out sc_lv 24 signal 25 } 
	{ A_25_address0 sc_out sc_lv 9 signal 26 } 
	{ A_25_ce0 sc_out sc_logic 1 signal 26 } 
	{ A_25_we0 sc_out sc_logic 1 signal 26 } 
	{ A_25_d0 sc_out sc_lv 24 signal 26 } 
	{ A_26_address0 sc_out sc_lv 9 signal 27 } 
	{ A_26_ce0 sc_out sc_logic 1 signal 27 } 
	{ A_26_we0 sc_out sc_logic 1 signal 27 } 
	{ A_26_d0 sc_out sc_lv 24 signal 27 } 
	{ A_27_address0 sc_out sc_lv 9 signal 28 } 
	{ A_27_ce0 sc_out sc_logic 1 signal 28 } 
	{ A_27_we0 sc_out sc_logic 1 signal 28 } 
	{ A_27_d0 sc_out sc_lv 24 signal 28 } 
	{ A_28_address0 sc_out sc_lv 9 signal 29 } 
	{ A_28_ce0 sc_out sc_logic 1 signal 29 } 
	{ A_28_we0 sc_out sc_logic 1 signal 29 } 
	{ A_28_d0 sc_out sc_lv 24 signal 29 } 
	{ A_29_address0 sc_out sc_lv 9 signal 30 } 
	{ A_29_ce0 sc_out sc_logic 1 signal 30 } 
	{ A_29_we0 sc_out sc_logic 1 signal 30 } 
	{ A_29_d0 sc_out sc_lv 24 signal 30 } 
	{ A_30_address0 sc_out sc_lv 9 signal 31 } 
	{ A_30_ce0 sc_out sc_logic 1 signal 31 } 
	{ A_30_we0 sc_out sc_logic 1 signal 31 } 
	{ A_30_d0 sc_out sc_lv 24 signal 31 } 
	{ A_31_address0 sc_out sc_lv 9 signal 32 } 
	{ A_31_ce0 sc_out sc_logic 1 signal 32 } 
	{ A_31_we0 sc_out sc_logic 1 signal 32 } 
	{ A_31_d0 sc_out sc_lv 24 signal 32 } 
	{ A_32_address0 sc_out sc_lv 9 signal 33 } 
	{ A_32_ce0 sc_out sc_logic 1 signal 33 } 
	{ A_32_we0 sc_out sc_logic 1 signal 33 } 
	{ A_32_d0 sc_out sc_lv 24 signal 33 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "m_axi_A_0_AWVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_AWVALID" }} , 
 	{ "name": "m_axi_A_0_AWREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_AWREADY" }} , 
 	{ "name": "m_axi_A_0_AWADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "A", "role": "0_AWADDR" }} , 
 	{ "name": "m_axi_A_0_AWID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_AWID" }} , 
 	{ "name": "m_axi_A_0_AWLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "A", "role": "0_AWLEN" }} , 
 	{ "name": "m_axi_A_0_AWSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "A", "role": "0_AWSIZE" }} , 
 	{ "name": "m_axi_A_0_AWBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "A", "role": "0_AWBURST" }} , 
 	{ "name": "m_axi_A_0_AWLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "A", "role": "0_AWLOCK" }} , 
 	{ "name": "m_axi_A_0_AWCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "A", "role": "0_AWCACHE" }} , 
 	{ "name": "m_axi_A_0_AWPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "A", "role": "0_AWPROT" }} , 
 	{ "name": "m_axi_A_0_AWQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "A", "role": "0_AWQOS" }} , 
 	{ "name": "m_axi_A_0_AWREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "A", "role": "0_AWREGION" }} , 
 	{ "name": "m_axi_A_0_AWUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_AWUSER" }} , 
 	{ "name": "m_axi_A_0_WVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_WVALID" }} , 
 	{ "name": "m_axi_A_0_WREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_WREADY" }} , 
 	{ "name": "m_axi_A_0_WDATA", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "A", "role": "0_WDATA" }} , 
 	{ "name": "m_axi_A_0_WSTRB", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "A", "role": "0_WSTRB" }} , 
 	{ "name": "m_axi_A_0_WLAST", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_WLAST" }} , 
 	{ "name": "m_axi_A_0_WID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_WID" }} , 
 	{ "name": "m_axi_A_0_WUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_WUSER" }} , 
 	{ "name": "m_axi_A_0_ARVALID", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_ARVALID" }} , 
 	{ "name": "m_axi_A_0_ARREADY", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_ARREADY" }} , 
 	{ "name": "m_axi_A_0_ARADDR", "direction": "out", "datatype": "sc_lv", "bitwidth":64, "type": "signal", "bundle":{"name": "A", "role": "0_ARADDR" }} , 
 	{ "name": "m_axi_A_0_ARID", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_ARID" }} , 
 	{ "name": "m_axi_A_0_ARLEN", "direction": "out", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "A", "role": "0_ARLEN" }} , 
 	{ "name": "m_axi_A_0_ARSIZE", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "A", "role": "0_ARSIZE" }} , 
 	{ "name": "m_axi_A_0_ARBURST", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "A", "role": "0_ARBURST" }} , 
 	{ "name": "m_axi_A_0_ARLOCK", "direction": "out", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "A", "role": "0_ARLOCK" }} , 
 	{ "name": "m_axi_A_0_ARCACHE", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "A", "role": "0_ARCACHE" }} , 
 	{ "name": "m_axi_A_0_ARPROT", "direction": "out", "datatype": "sc_lv", "bitwidth":3, "type": "signal", "bundle":{"name": "A", "role": "0_ARPROT" }} , 
 	{ "name": "m_axi_A_0_ARQOS", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "A", "role": "0_ARQOS" }} , 
 	{ "name": "m_axi_A_0_ARREGION", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "A", "role": "0_ARREGION" }} , 
 	{ "name": "m_axi_A_0_ARUSER", "direction": "out", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_ARUSER" }} , 
 	{ "name": "m_axi_A_0_RVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_RVALID" }} , 
 	{ "name": "m_axi_A_0_RREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_RREADY" }} , 
 	{ "name": "m_axi_A_0_RDATA", "direction": "in", "datatype": "sc_lv", "bitwidth":32, "type": "signal", "bundle":{"name": "A", "role": "0_RDATA" }} , 
 	{ "name": "m_axi_A_0_RLAST", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_RLAST" }} , 
 	{ "name": "m_axi_A_0_RID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_RID" }} , 
 	{ "name": "m_axi_A_0_RFIFONUM", "direction": "in", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A", "role": "0_RFIFONUM" }} , 
 	{ "name": "m_axi_A_0_RUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_RUSER" }} , 
 	{ "name": "m_axi_A_0_RRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "A", "role": "0_RRESP" }} , 
 	{ "name": "m_axi_A_0_BVALID", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_BVALID" }} , 
 	{ "name": "m_axi_A_0_BREADY", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_BREADY" }} , 
 	{ "name": "m_axi_A_0_BRESP", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "A", "role": "0_BRESP" }} , 
 	{ "name": "m_axi_A_0_BID", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_BID" }} , 
 	{ "name": "m_axi_A_0_BUSER", "direction": "in", "datatype": "sc_lv", "bitwidth":1, "type": "signal", "bundle":{"name": "A", "role": "0_BUSER" }} , 
 	{ "name": "sext_ln110", "direction": "in", "datatype": "sc_lv", "bitwidth":62, "type": "signal", "bundle":{"name": "sext_ln110", "role": "default" }} , 
 	{ "name": "A_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_1", "role": "address0" }} , 
 	{ "name": "A_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_1", "role": "ce0" }} , 
 	{ "name": "A_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_1", "role": "we0" }} , 
 	{ "name": "A_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_1", "role": "d0" }} , 
 	{ "name": "A_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_2", "role": "address0" }} , 
 	{ "name": "A_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_2", "role": "ce0" }} , 
 	{ "name": "A_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_2", "role": "we0" }} , 
 	{ "name": "A_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_2", "role": "d0" }} , 
 	{ "name": "A_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_3", "role": "address0" }} , 
 	{ "name": "A_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_3", "role": "ce0" }} , 
 	{ "name": "A_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_3", "role": "we0" }} , 
 	{ "name": "A_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_3", "role": "d0" }} , 
 	{ "name": "A_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_4", "role": "address0" }} , 
 	{ "name": "A_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_4", "role": "ce0" }} , 
 	{ "name": "A_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_4", "role": "we0" }} , 
 	{ "name": "A_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_4", "role": "d0" }} , 
 	{ "name": "A_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_5", "role": "address0" }} , 
 	{ "name": "A_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_5", "role": "ce0" }} , 
 	{ "name": "A_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_5", "role": "we0" }} , 
 	{ "name": "A_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_5", "role": "d0" }} , 
 	{ "name": "A_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_6", "role": "address0" }} , 
 	{ "name": "A_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_6", "role": "ce0" }} , 
 	{ "name": "A_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_6", "role": "we0" }} , 
 	{ "name": "A_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_6", "role": "d0" }} , 
 	{ "name": "A_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_7", "role": "address0" }} , 
 	{ "name": "A_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_7", "role": "ce0" }} , 
 	{ "name": "A_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_7", "role": "we0" }} , 
 	{ "name": "A_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_7", "role": "d0" }} , 
 	{ "name": "A_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_8", "role": "address0" }} , 
 	{ "name": "A_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_8", "role": "ce0" }} , 
 	{ "name": "A_8_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_8", "role": "we0" }} , 
 	{ "name": "A_8_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_8", "role": "d0" }} , 
 	{ "name": "A_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_9", "role": "address0" }} , 
 	{ "name": "A_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_9", "role": "ce0" }} , 
 	{ "name": "A_9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_9", "role": "we0" }} , 
 	{ "name": "A_9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_9", "role": "d0" }} , 
 	{ "name": "A_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_10", "role": "address0" }} , 
 	{ "name": "A_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_10", "role": "ce0" }} , 
 	{ "name": "A_10_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_10", "role": "we0" }} , 
 	{ "name": "A_10_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_10", "role": "d0" }} , 
 	{ "name": "A_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_11", "role": "address0" }} , 
 	{ "name": "A_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_11", "role": "ce0" }} , 
 	{ "name": "A_11_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_11", "role": "we0" }} , 
 	{ "name": "A_11_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_11", "role": "d0" }} , 
 	{ "name": "A_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_12", "role": "address0" }} , 
 	{ "name": "A_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_12", "role": "ce0" }} , 
 	{ "name": "A_12_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_12", "role": "we0" }} , 
 	{ "name": "A_12_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_12", "role": "d0" }} , 
 	{ "name": "A_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_13", "role": "address0" }} , 
 	{ "name": "A_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_13", "role": "ce0" }} , 
 	{ "name": "A_13_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_13", "role": "we0" }} , 
 	{ "name": "A_13_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_13", "role": "d0" }} , 
 	{ "name": "A_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_14", "role": "address0" }} , 
 	{ "name": "A_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_14", "role": "ce0" }} , 
 	{ "name": "A_14_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_14", "role": "we0" }} , 
 	{ "name": "A_14_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_14", "role": "d0" }} , 
 	{ "name": "A_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_15", "role": "address0" }} , 
 	{ "name": "A_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_15", "role": "ce0" }} , 
 	{ "name": "A_15_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_15", "role": "we0" }} , 
 	{ "name": "A_15_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_15", "role": "d0" }} , 
 	{ "name": "A_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_16", "role": "address0" }} , 
 	{ "name": "A_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_16", "role": "ce0" }} , 
 	{ "name": "A_16_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_16", "role": "we0" }} , 
 	{ "name": "A_16_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_16", "role": "d0" }} , 
 	{ "name": "A_17_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_17", "role": "address0" }} , 
 	{ "name": "A_17_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_17", "role": "ce0" }} , 
 	{ "name": "A_17_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_17", "role": "we0" }} , 
 	{ "name": "A_17_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_17", "role": "d0" }} , 
 	{ "name": "A_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_18", "role": "address0" }} , 
 	{ "name": "A_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_18", "role": "ce0" }} , 
 	{ "name": "A_18_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_18", "role": "we0" }} , 
 	{ "name": "A_18_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_18", "role": "d0" }} , 
 	{ "name": "A_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_19", "role": "address0" }} , 
 	{ "name": "A_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_19", "role": "ce0" }} , 
 	{ "name": "A_19_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_19", "role": "we0" }} , 
 	{ "name": "A_19_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_19", "role": "d0" }} , 
 	{ "name": "A_20_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_20", "role": "address0" }} , 
 	{ "name": "A_20_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_20", "role": "ce0" }} , 
 	{ "name": "A_20_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_20", "role": "we0" }} , 
 	{ "name": "A_20_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_20", "role": "d0" }} , 
 	{ "name": "A_21_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_21", "role": "address0" }} , 
 	{ "name": "A_21_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_21", "role": "ce0" }} , 
 	{ "name": "A_21_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_21", "role": "we0" }} , 
 	{ "name": "A_21_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_21", "role": "d0" }} , 
 	{ "name": "A_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_22", "role": "address0" }} , 
 	{ "name": "A_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_22", "role": "ce0" }} , 
 	{ "name": "A_22_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_22", "role": "we0" }} , 
 	{ "name": "A_22_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_22", "role": "d0" }} , 
 	{ "name": "A_23_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_23", "role": "address0" }} , 
 	{ "name": "A_23_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_23", "role": "ce0" }} , 
 	{ "name": "A_23_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_23", "role": "we0" }} , 
 	{ "name": "A_23_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_23", "role": "d0" }} , 
 	{ "name": "A_24_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_24", "role": "address0" }} , 
 	{ "name": "A_24_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_24", "role": "ce0" }} , 
 	{ "name": "A_24_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_24", "role": "we0" }} , 
 	{ "name": "A_24_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_24", "role": "d0" }} , 
 	{ "name": "A_25_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_25", "role": "address0" }} , 
 	{ "name": "A_25_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_25", "role": "ce0" }} , 
 	{ "name": "A_25_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_25", "role": "we0" }} , 
 	{ "name": "A_25_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_25", "role": "d0" }} , 
 	{ "name": "A_26_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_26", "role": "address0" }} , 
 	{ "name": "A_26_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_26", "role": "ce0" }} , 
 	{ "name": "A_26_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_26", "role": "we0" }} , 
 	{ "name": "A_26_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_26", "role": "d0" }} , 
 	{ "name": "A_27_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_27", "role": "address0" }} , 
 	{ "name": "A_27_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_27", "role": "ce0" }} , 
 	{ "name": "A_27_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_27", "role": "we0" }} , 
 	{ "name": "A_27_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_27", "role": "d0" }} , 
 	{ "name": "A_28_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_28", "role": "address0" }} , 
 	{ "name": "A_28_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_28", "role": "ce0" }} , 
 	{ "name": "A_28_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_28", "role": "we0" }} , 
 	{ "name": "A_28_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_28", "role": "d0" }} , 
 	{ "name": "A_29_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_29", "role": "address0" }} , 
 	{ "name": "A_29_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_29", "role": "ce0" }} , 
 	{ "name": "A_29_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_29", "role": "we0" }} , 
 	{ "name": "A_29_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_29", "role": "d0" }} , 
 	{ "name": "A_30_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_30", "role": "address0" }} , 
 	{ "name": "A_30_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_30", "role": "ce0" }} , 
 	{ "name": "A_30_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_30", "role": "we0" }} , 
 	{ "name": "A_30_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_30", "role": "d0" }} , 
 	{ "name": "A_31_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_31", "role": "address0" }} , 
 	{ "name": "A_31_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_31", "role": "ce0" }} , 
 	{ "name": "A_31_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_31", "role": "we0" }} , 
 	{ "name": "A_31_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_31", "role": "d0" }} , 
 	{ "name": "A_32_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_32", "role": "address0" }} , 
 	{ "name": "A_32_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_32", "role": "ce0" }} , 
 	{ "name": "A_32_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_32", "role": "we0" }} , 
 	{ "name": "A_32_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_32", "role": "d0" }}  ]}

set ArgLastReadFirstWriteLatency {
	top_kernel_Pipeline_VITIS_LOOP_110_2_VITIS_LOOP_111_3 {
		A {Type I LastRead 1 FirstWrite -1}
		sext_ln110 {Type I LastRead 0 FirstWrite -1}
		A_1 {Type O LastRead -1 FirstWrite 2}
		A_2 {Type O LastRead -1 FirstWrite 2}
		A_3 {Type O LastRead -1 FirstWrite 2}
		A_4 {Type O LastRead -1 FirstWrite 2}
		A_5 {Type O LastRead -1 FirstWrite 2}
		A_6 {Type O LastRead -1 FirstWrite 2}
		A_7 {Type O LastRead -1 FirstWrite 2}
		A_8 {Type O LastRead -1 FirstWrite 2}
		A_9 {Type O LastRead -1 FirstWrite 2}
		A_10 {Type O LastRead -1 FirstWrite 2}
		A_11 {Type O LastRead -1 FirstWrite 2}
		A_12 {Type O LastRead -1 FirstWrite 2}
		A_13 {Type O LastRead -1 FirstWrite 2}
		A_14 {Type O LastRead -1 FirstWrite 2}
		A_15 {Type O LastRead -1 FirstWrite 2}
		A_16 {Type O LastRead -1 FirstWrite 2}
		A_17 {Type O LastRead -1 FirstWrite 2}
		A_18 {Type O LastRead -1 FirstWrite 2}
		A_19 {Type O LastRead -1 FirstWrite 2}
		A_20 {Type O LastRead -1 FirstWrite 2}
		A_21 {Type O LastRead -1 FirstWrite 2}
		A_22 {Type O LastRead -1 FirstWrite 2}
		A_23 {Type O LastRead -1 FirstWrite 2}
		A_24 {Type O LastRead -1 FirstWrite 2}
		A_25 {Type O LastRead -1 FirstWrite 2}
		A_26 {Type O LastRead -1 FirstWrite 2}
		A_27 {Type O LastRead -1 FirstWrite 2}
		A_28 {Type O LastRead -1 FirstWrite 2}
		A_29 {Type O LastRead -1 FirstWrite 2}
		A_30 {Type O LastRead -1 FirstWrite 2}
		A_31 {Type O LastRead -1 FirstWrite 2}
		A_32 {Type O LastRead -1 FirstWrite 2}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "16387", "Max" : "16387"}
	, {"Name" : "Interval", "Min" : "16387", "Max" : "16387"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	 { m_axi {  { m_axi_A_0_AWVALID VALID 1 1 }  { m_axi_A_0_AWREADY READY 0 1 }  { m_axi_A_0_AWADDR ADDR 1 64 }  { m_axi_A_0_AWID ID 1 1 }  { m_axi_A_0_AWLEN SIZE 1 32 }  { m_axi_A_0_AWSIZE BURST 1 3 }  { m_axi_A_0_AWBURST LOCK 1 2 }  { m_axi_A_0_AWLOCK CACHE 1 2 }  { m_axi_A_0_AWCACHE PROT 1 4 }  { m_axi_A_0_AWPROT QOS 1 3 }  { m_axi_A_0_AWQOS REGION 1 4 }  { m_axi_A_0_AWREGION USER 1 4 }  { m_axi_A_0_AWUSER DATA 1 1 }  { m_axi_A_0_WVALID VALID 1 1 }  { m_axi_A_0_WREADY READY 0 1 }  { m_axi_A_0_WDATA FIFONUM 1 32 }  { m_axi_A_0_WSTRB STRB 1 4 }  { m_axi_A_0_WLAST LAST 1 1 }  { m_axi_A_0_WID ID 1 1 }  { m_axi_A_0_WUSER DATA 1 1 }  { m_axi_A_0_ARVALID VALID 1 1 }  { m_axi_A_0_ARREADY READY 0 1 }  { m_axi_A_0_ARADDR ADDR 1 64 }  { m_axi_A_0_ARID ID 1 1 }  { m_axi_A_0_ARLEN SIZE 1 32 }  { m_axi_A_0_ARSIZE BURST 1 3 }  { m_axi_A_0_ARBURST LOCK 1 2 }  { m_axi_A_0_ARLOCK CACHE 1 2 }  { m_axi_A_0_ARCACHE PROT 1 4 }  { m_axi_A_0_ARPROT QOS 1 3 }  { m_axi_A_0_ARQOS REGION 1 4 }  { m_axi_A_0_ARREGION USER 1 4 }  { m_axi_A_0_ARUSER DATA 1 1 }  { m_axi_A_0_RVALID VALID 0 1 }  { m_axi_A_0_RREADY READY 1 1 }  { m_axi_A_0_RDATA FIFONUM 0 32 }  { m_axi_A_0_RLAST LAST 0 1 }  { m_axi_A_0_RID ID 0 1 }  { m_axi_A_0_RFIFONUM LEN 0 9 }  { m_axi_A_0_RUSER DATA 0 1 }  { m_axi_A_0_RRESP RESP 0 2 }  { m_axi_A_0_BVALID VALID 0 1 }  { m_axi_A_0_BREADY READY 1 1 }  { m_axi_A_0_BRESP RESP 0 2 }  { m_axi_A_0_BID ID 0 1 }  { m_axi_A_0_BUSER DATA 0 1 } } }
	sext_ln110 { ap_none {  { sext_ln110 in_data 0 62 } } }
	A_1 { ap_memory {  { A_1_address0 mem_address 1 9 }  { A_1_ce0 mem_ce 1 1 }  { A_1_we0 mem_we 1 1 }  { A_1_d0 mem_din 1 24 } } }
	A_2 { ap_memory {  { A_2_address0 mem_address 1 9 }  { A_2_ce0 mem_ce 1 1 }  { A_2_we0 mem_we 1 1 }  { A_2_d0 mem_din 1 24 } } }
	A_3 { ap_memory {  { A_3_address0 mem_address 1 9 }  { A_3_ce0 mem_ce 1 1 }  { A_3_we0 mem_we 1 1 }  { A_3_d0 mem_din 1 24 } } }
	A_4 { ap_memory {  { A_4_address0 mem_address 1 9 }  { A_4_ce0 mem_ce 1 1 }  { A_4_we0 mem_we 1 1 }  { A_4_d0 mem_din 1 24 } } }
	A_5 { ap_memory {  { A_5_address0 mem_address 1 9 }  { A_5_ce0 mem_ce 1 1 }  { A_5_we0 mem_we 1 1 }  { A_5_d0 mem_din 1 24 } } }
	A_6 { ap_memory {  { A_6_address0 mem_address 1 9 }  { A_6_ce0 mem_ce 1 1 }  { A_6_we0 mem_we 1 1 }  { A_6_d0 mem_din 1 24 } } }
	A_7 { ap_memory {  { A_7_address0 mem_address 1 9 }  { A_7_ce0 mem_ce 1 1 }  { A_7_we0 mem_we 1 1 }  { A_7_d0 mem_din 1 24 } } }
	A_8 { ap_memory {  { A_8_address0 mem_address 1 9 }  { A_8_ce0 mem_ce 1 1 }  { A_8_we0 mem_we 1 1 }  { A_8_d0 mem_din 1 24 } } }
	A_9 { ap_memory {  { A_9_address0 mem_address 1 9 }  { A_9_ce0 mem_ce 1 1 }  { A_9_we0 mem_we 1 1 }  { A_9_d0 mem_din 1 24 } } }
	A_10 { ap_memory {  { A_10_address0 mem_address 1 9 }  { A_10_ce0 mem_ce 1 1 }  { A_10_we0 mem_we 1 1 }  { A_10_d0 mem_din 1 24 } } }
	A_11 { ap_memory {  { A_11_address0 mem_address 1 9 }  { A_11_ce0 mem_ce 1 1 }  { A_11_we0 mem_we 1 1 }  { A_11_d0 mem_din 1 24 } } }
	A_12 { ap_memory {  { A_12_address0 mem_address 1 9 }  { A_12_ce0 mem_ce 1 1 }  { A_12_we0 mem_we 1 1 }  { A_12_d0 mem_din 1 24 } } }
	A_13 { ap_memory {  { A_13_address0 mem_address 1 9 }  { A_13_ce0 mem_ce 1 1 }  { A_13_we0 mem_we 1 1 }  { A_13_d0 mem_din 1 24 } } }
	A_14 { ap_memory {  { A_14_address0 mem_address 1 9 }  { A_14_ce0 mem_ce 1 1 }  { A_14_we0 mem_we 1 1 }  { A_14_d0 mem_din 1 24 } } }
	A_15 { ap_memory {  { A_15_address0 mem_address 1 9 }  { A_15_ce0 mem_ce 1 1 }  { A_15_we0 mem_we 1 1 }  { A_15_d0 mem_din 1 24 } } }
	A_16 { ap_memory {  { A_16_address0 mem_address 1 9 }  { A_16_ce0 mem_ce 1 1 }  { A_16_we0 mem_we 1 1 }  { A_16_d0 mem_din 1 24 } } }
	A_17 { ap_memory {  { A_17_address0 mem_address 1 9 }  { A_17_ce0 mem_ce 1 1 }  { A_17_we0 mem_we 1 1 }  { A_17_d0 mem_din 1 24 } } }
	A_18 { ap_memory {  { A_18_address0 mem_address 1 9 }  { A_18_ce0 mem_ce 1 1 }  { A_18_we0 mem_we 1 1 }  { A_18_d0 mem_din 1 24 } } }
	A_19 { ap_memory {  { A_19_address0 mem_address 1 9 }  { A_19_ce0 mem_ce 1 1 }  { A_19_we0 mem_we 1 1 }  { A_19_d0 mem_din 1 24 } } }
	A_20 { ap_memory {  { A_20_address0 mem_address 1 9 }  { A_20_ce0 mem_ce 1 1 }  { A_20_we0 mem_we 1 1 }  { A_20_d0 mem_din 1 24 } } }
	A_21 { ap_memory {  { A_21_address0 mem_address 1 9 }  { A_21_ce0 mem_ce 1 1 }  { A_21_we0 mem_we 1 1 }  { A_21_d0 mem_din 1 24 } } }
	A_22 { ap_memory {  { A_22_address0 mem_address 1 9 }  { A_22_ce0 mem_ce 1 1 }  { A_22_we0 mem_we 1 1 }  { A_22_d0 mem_din 1 24 } } }
	A_23 { ap_memory {  { A_23_address0 mem_address 1 9 }  { A_23_ce0 mem_ce 1 1 }  { A_23_we0 mem_we 1 1 }  { A_23_d0 mem_din 1 24 } } }
	A_24 { ap_memory {  { A_24_address0 mem_address 1 9 }  { A_24_ce0 mem_ce 1 1 }  { A_24_we0 mem_we 1 1 }  { A_24_d0 mem_din 1 24 } } }
	A_25 { ap_memory {  { A_25_address0 mem_address 1 9 }  { A_25_ce0 mem_ce 1 1 }  { A_25_we0 mem_we 1 1 }  { A_25_d0 mem_din 1 24 } } }
	A_26 { ap_memory {  { A_26_address0 mem_address 1 9 }  { A_26_ce0 mem_ce 1 1 }  { A_26_we0 mem_we 1 1 }  { A_26_d0 mem_din 1 24 } } }
	A_27 { ap_memory {  { A_27_address0 mem_address 1 9 }  { A_27_ce0 mem_ce 1 1 }  { A_27_we0 mem_we 1 1 }  { A_27_d0 mem_din 1 24 } } }
	A_28 { ap_memory {  { A_28_address0 mem_address 1 9 }  { A_28_ce0 mem_ce 1 1 }  { A_28_we0 mem_we 1 1 }  { A_28_d0 mem_din 1 24 } } }
	A_29 { ap_memory {  { A_29_address0 mem_address 1 9 }  { A_29_ce0 mem_ce 1 1 }  { A_29_we0 mem_we 1 1 }  { A_29_d0 mem_din 1 24 } } }
	A_30 { ap_memory {  { A_30_address0 mem_address 1 9 }  { A_30_ce0 mem_ce 1 1 }  { A_30_we0 mem_we 1 1 }  { A_30_d0 mem_din 1 24 } } }
	A_31 { ap_memory {  { A_31_address0 mem_address 1 9 }  { A_31_ce0 mem_ce 1 1 }  { A_31_we0 mem_we 1 1 }  { A_31_d0 mem_din 1 24 } } }
	A_32 { ap_memory {  { A_32_address0 mem_address 1 9 }  { A_32_ce0 mem_ce 1 1 }  { A_32_we0 mem_we 1 1 }  { A_32_d0 mem_din 1 24 } } }
}
