<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/bin2bcd_v2.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/bn_vga2.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/cmos_i2c_ov5640/CMOS_Capture.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/cmos_i2c_ov5640/i2c_com.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/cmos_i2c_ov5640/power_on_delay.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/cmos_i2c_ov5640/reg_config.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_ov5640_lcd.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/lcd_ip/lcd_driver.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/lcd_ip/lcd_driver.v</arg>&quot; Line <arg fmt="%d" index="2">31</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/lcd_ip/lcd_para.v&apos; in file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/lcd_ip/lcd_driver.v&quot; line 31
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/lcd_ip/lcd_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdbank_switch.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v</arg>&quot; Line <arg fmt="%d" index="2">38</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_para.v&apos; in file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_cmd.v&quot; line 38
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v</arg>&quot; Line <arg fmt="%d" index="2">49</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_para.v&apos; in file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_ctrl.v&quot; line 49
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_wr_data.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_wr_data.v</arg>&quot; Line <arg fmt="%d" index="2">25</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_para.v&apos; in file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_ip/sdram_wr_data.v&quot; line 25
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/sdram_vga_ip/sdram_vga_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/smg/smg_control_module.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/smg/smg_encode_module.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/smg/smg_interface.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/smg/smg_interface_demo.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/smg/smg_scan_module.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/PC/Desktop/Xilinx/sdram_ov5640_lcd/rtl/system_ctrl.v&quot; into library work</arg>
</msg>

</messages>

