Analysis & Synthesis report for NiosII_stratixII_2s60_standard
Wed Sep 30 17:52:27 2009
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (No Restructuring Performed)
 16. Source assignments for NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0
 17. Source assignments for NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 18. Source assignments for NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 19. Source assignments for NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 20. Source assignments for NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 21. Source assignments for NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_bit_pipe:endofpacket_bit_pipe
 22. Source assignments for NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1
 23. Source assignments for NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 24. Source assignments for NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 25. Source assignments for NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 26. Source assignments for NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 27. Source assignments for NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_bit_pipe:endofpacket_bit_pipe
 28. Source assignments for cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_b6e1:auto_generated
 29. Source assignments for cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_v8i1:auto_generated
 30. Source assignments for cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_2vh1:auto_generated
 31. Source assignments for cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_3vh1:auto_generated
 32. Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_s892:auto_generated
 33. Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated
 34. Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
 35. Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 36. Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 37. Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
 38. Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 39. Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 40. Source assignments for ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave
 41. Source assignments for jtag_uart:the_jtag_uart
 42. Source assignments for jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2
 43. Source assignments for jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2
 44. Source assignments for jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
 45. Source assignments for onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated
 46. Source assignments for pll:the_pll
 47. Source assignments for sdram:the_sdram
 48. Source assignments for uart1:the_uart1
 49. Source assignments for uart1:the_uart1|uart1_rx:the_uart1_rx|altera_std_synchronizer:the_altera_std_synchronizer
 50. Source assignments for NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch
 51. Source assignments for NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch
 52. Source assignments for sld_hub:sld_hub_inst
 53. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 54. Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 55. Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 56. Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 57. Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 58. Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 59. Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 60. Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 61. Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 62. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
 63. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
 64. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
 65. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
 67. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
 68. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
 69. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add
 71. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
 72. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 73. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
 74. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 76. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 77. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 78. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 79. Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
 80. Parameter Settings for User Entity Instance: jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
 81. Parameter Settings for User Entity Instance: jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
 82. Parameter Settings for User Entity Instance: jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
 83. Parameter Settings for User Entity Instance: onchip_ram:the_onchip_ram|altsyncram:the_altsyncram
 84. Parameter Settings for User Entity Instance: pll:the_pll|altpllpll:the_pll|altpll:altpll_component
 85. Parameter Settings for User Entity Instance: uart1:the_uart1|uart1_rx:the_uart1_rx|altera_std_synchronizer:the_altera_std_synchronizer
 86. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 87. altsyncram Parameter Settings by Entity Instance
 88. altmult_add Parameter Settings by Entity Instance
 89. scfifo Parameter Settings by Entity Instance
 90. altpll Parameter Settings by Entity Instance
 91. Port Connectivity Checks: "NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch"
 92. Port Connectivity Checks: "NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch"
 93. Port Connectivity Checks: "uart1:the_uart1|uart1_regs:the_uart1_regs"
 94. Port Connectivity Checks: "uart1:the_uart1|uart1_rx:the_uart1_rx"
 95. Port Connectivity Checks: "uart1:the_uart1|uart1_tx:the_uart1_tx"
 96. Port Connectivity Checks: "uart1_s1_arbitrator:the_uart1_s1"
 97. Port Connectivity Checks: "sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
 98. Port Connectivity Checks: "sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1"
 99. Port Connectivity Checks: "sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1"
100. Port Connectivity Checks: "jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
101. Port Connectivity Checks: "jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
102. Port Connectivity Checks: "NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1"
103. Port Connectivity Checks: "NiosII_stratixII_2s60_standard_clock_1_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_1_in"
104. Port Connectivity Checks: "NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0"
105. Port Connectivity Checks: "NiosII_stratixII_2s60_standard_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_0_in"
106. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Wed Sep 30 17:52:27 2009         ;
; Quartus II Version            ; 9.0 Build 184 04/29/2009 SP 1 SJ Full Version ;
; Revision Name                 ; NiosII_stratixII_2s60_standard                ;
; Top-level Entity Name         ; NiosII_stratixII_2s60_standard                ;
; Family                        ; Stratix II                                    ;
; Logic utilization             ; N/A                                           ;
;     Combinational ALUTs       ; 4,148                                         ;
;     Dedicated logic registers ; 2,720                                         ;
; Total registers               ; 2720                                          ;
; Total pins                    ; 174                                           ;
; Total virtual pins            ; 1                                             ;
; Total block memory bits       ; 571,136                                       ;
; DSP block 9-bit elements      ; 8                                             ;
; Total PLLs                    ; 1                                             ;
; Total DLLs                    ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                  ;
+--------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                       ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                       ; EP2S60F672C5                   ;                                ;
; Top-level entity name                                        ; NiosII_stratixII_2s60_standard ; NiosII_stratixII_2s60_standard ;
; Family name                                                  ; Stratix II                     ; Stratix II                     ;
; Maximum processors allowed for parallel compilation          ; All                            ;                                ;
; Restructure Multiplexers                                     ; Off                            ; Auto                           ;
; State Machine Processing                                     ; One-Hot                        ; Auto                           ;
; Optimization Technique                                       ; Speed                          ; Balanced                       ;
; Use smart compilation                                        ; Off                            ; Off                            ;
; Create Debugging Nodes for IP Cores                          ; Off                            ; Off                            ;
; Preserve fewer node names                                    ; On                             ; On                             ;
; Disable OpenCore Plus hardware evaluation                    ; Off                            ; Off                            ;
; Verilog Version                                              ; Verilog_2001                   ; Verilog_2001                   ;
; VHDL Version                                                 ; VHDL93                         ; VHDL93                         ;
; Safe State Machine                                           ; Off                            ; Off                            ;
; Extract Verilog State Machines                               ; On                             ; On                             ;
; Extract VHDL State Machines                                  ; On                             ; On                             ;
; Ignore Verilog initial constructs                            ; Off                            ; Off                            ;
; Iteration limit for constant Verilog loops                   ; 5000                           ; 5000                           ;
; Iteration limit for non-constant Verilog loops               ; 250                            ; 250                            ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                             ; On                             ;
; Parallel Synthesis                                           ; Off                            ; Off                            ;
; DSP Block Balancing                                          ; Auto                           ; Auto                           ;
; NOT Gate Push-Back                                           ; On                             ; On                             ;
; Power-Up Don't Care                                          ; On                             ; On                             ;
; Remove Redundant Logic Cells                                 ; Off                            ; Off                            ;
; Remove Duplicate Registers                                   ; On                             ; On                             ;
; Ignore CARRY Buffers                                         ; Off                            ; Off                            ;
; Ignore CASCADE Buffers                                       ; Off                            ; Off                            ;
; Ignore GLOBAL Buffers                                        ; Off                            ; Off                            ;
; Ignore ROW GLOBAL Buffers                                    ; Off                            ; Off                            ;
; Ignore LCELL Buffers                                         ; Off                            ; Off                            ;
; Ignore SOFT Buffers                                          ; On                             ; On                             ;
; Limit AHDL Integers to 32 Bits                               ; Off                            ; Off                            ;
; Carry Chain Length                                           ; 70                             ; 70                             ;
; Auto Carry Chains                                            ; On                             ; On                             ;
; Auto Open-Drain Pins                                         ; On                             ; On                             ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                            ; Off                            ;
; Auto ROM Replacement                                         ; On                             ; On                             ;
; Auto RAM Replacement                                         ; On                             ; On                             ;
; Auto DSP Block Replacement                                   ; On                             ; On                             ;
; Auto Shift Register Replacement                              ; Auto                           ; Auto                           ;
; Auto Clock Enable Replacement                                ; On                             ; On                             ;
; Strict RAM Replacement                                       ; Off                            ; Off                            ;
; Allow Synchronous Control Signals                            ; On                             ; On                             ;
; Force Use of Synchronous Clear Signals                       ; Off                            ; Off                            ;
; Auto RAM Block Balancing                                     ; On                             ; On                             ;
; Auto RAM to Logic Cell Conversion                            ; Off                            ; Off                            ;
; Auto Resource Sharing                                        ; Off                            ; Off                            ;
; Allow Any RAM Size For Recognition                           ; Off                            ; Off                            ;
; Allow Any ROM Size For Recognition                           ; Off                            ; Off                            ;
; Allow Any Shift Register Size For Recognition                ; Off                            ; Off                            ;
; Use LogicLock Constraints during Resource Balancing          ; On                             ; On                             ;
; Ignore translate_off and synthesis_off directives            ; Off                            ; Off                            ;
; Timing-Driven Synthesis                                      ; Off                            ; Off                            ;
; Show Parameter Settings Tables in Synthesis Report           ; On                             ; On                             ;
; Ignore Maximum Fan-Out Assignments                           ; Off                            ; Off                            ;
; Synchronization Register Chain Length                        ; 2                              ; 2                              ;
; PowerPlay Power Optimization                                 ; Normal compilation             ; Normal compilation             ;
; HDL message level                                            ; Level2                         ; Level2                         ;
; Suppress Register Optimization Related Messages              ; Off                            ; Off                            ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                            ; 100                            ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                            ; 100                            ;
; Clock MUX Protection                                         ; On                             ; On                             ;
; Auto Gated Clock Conversion                                  ; Off                            ; Off                            ;
; Block Design Naming                                          ; Auto                           ; Auto                           ;
; SDC constraint protection                                    ; Off                            ; Off                            ;
; Synthesis Effort                                             ; Auto                           ; Auto                           ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                             ; On                             ;
; Analysis & Synthesis Message Level                           ; Medium                         ; Medium                         ;
+--------------------------------------------------------------+--------------------------------+--------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+--------------------+----------------------------+
; Name               ; Setting                    ;
+--------------------+----------------------------+
; MRAM_BYTEENA_LATCH ; ON                         ;
+--------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                            ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+
; NiosII_stratixII_2s60_standard.vhd         ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/NiosII_stratixII_2s60_standard.vhd         ;
; NiosII_stratixII_2s60_standard_clock_0.vhd ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/NiosII_stratixII_2s60_standard_clock_0.vhd ;
; altera_std_synchronizer.v                  ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                ;
; NiosII_stratixII_2s60_standard_clock_1.vhd ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/NiosII_stratixII_2s60_standard_clock_1.vhd ;
; button_pio.vhd                             ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/button_pio.vhd                             ;
; cpu.vhd                                    ; yes             ; Encrypted Altera IP File               ; /home/menotti/niosII_stratixII_2s60/standard/cpu.vhd                                    ;
; cpu_test_bench.vhd                         ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/cpu_test_bench.vhd                         ;
; altsyncram.tdf                             ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/altsyncram.tdf                           ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;
; lpm_mux.inc                                ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/lpm_mux.inc                              ;
; lpm_decode.inc                             ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/lpm_decode.inc                           ;
; aglobal90.inc                              ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/aglobal90.inc                            ;
; a_rdenreg.inc                              ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/a_rdenreg.inc                            ;
; altrom.inc                                 ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/altrom.inc                               ;
; altram.inc                                 ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/altram.inc                               ;
; altdpram.inc                               ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/altdpram.inc                             ;
; altqpram.inc                               ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/altqpram.inc                             ;
; db/altsyncram_b6e1.tdf                     ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/altsyncram_b6e1.tdf                     ;
; db/altsyncram_v8i1.tdf                     ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/altsyncram_v8i1.tdf                     ;
; db/altsyncram_2vh1.tdf                     ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/altsyncram_2vh1.tdf                     ;
; db/altsyncram_3vh1.tdf                     ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/altsyncram_3vh1.tdf                     ;
; cpu_mult_cell.vhd                          ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/cpu_mult_cell.vhd                          ;
; altmult_add.tdf                            ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/altmult_add.tdf                          ;
; stratix_mac_mult.inc                       ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/stratix_mac_mult.inc                     ;
; stratix_mac_out.inc                        ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/stratix_mac_out.inc                      ;
; db/mult_add_om72.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/mult_add_om72.tdf                       ;
; db/altsyncram_s892.tdf                     ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/altsyncram_s892.tdf                     ;
; cpu_ociram_default_contents.mif            ; yes             ; Auto-Found Memory Initialization File  ; /home/menotti/niosII_stratixII_2s60/standard/cpu_ociram_default_contents.mif            ;
; cpu_oci_test_bench.vhd                     ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/cpu_oci_test_bench.vhd                     ;
; db/altsyncram_dd22.tdf                     ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/altsyncram_dd22.tdf                     ;
; cpu_jtag_debug_module_wrapper.vhd          ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/cpu_jtag_debug_module_wrapper.vhd          ;
; cpu_jtag_debug_module_tck.vhd              ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/cpu_jtag_debug_module_tck.vhd              ;
; cpu_jtag_debug_module_sysclk.vhd           ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/cpu_jtag_debug_module_sysclk.vhd           ;
; sld_virtual_jtag_basic.v                   ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                 ;
; high_res_timer.vhd                         ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/high_res_timer.vhd                         ;
; jtag_uart.vhd                              ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/jtag_uart.vhd                              ;
; scfifo.tdf                                 ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/scfifo.tdf                               ;
; a_regfifo.inc                              ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/a_regfifo.inc                            ;
; a_dpfifo.inc                               ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/a_dpfifo.inc                             ;
; a_i2fifo.inc                               ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/a_i2fifo.inc                             ;
; a_fffifo.inc                               ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/a_fffifo.inc                             ;
; a_f2fifo.inc                               ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/a_f2fifo.inc                             ;
; db/scfifo_7o21.tdf                         ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/scfifo_7o21.tdf                         ;
; db/a_dpfifo_au21.tdf                       ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/a_dpfifo_au21.tdf                       ;
; db/a_fefifo_7cf.tdf                        ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/a_fefifo_7cf.tdf                        ;
; db/cntr_tk7.tdf                            ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/cntr_tk7.tdf                            ;
; db/dpram_7i21.tdf                          ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/dpram_7i21.tdf                          ;
; db/altsyncram_bul1.tdf                     ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/altsyncram_bul1.tdf                     ;
; db/cntr_hkb.tdf                            ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/cntr_hkb.tdf                            ;
; alt_jtag_atlantic.v                        ; yes             ; Encrypted Megafunction                 ; /opt/altera9.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                      ;
; lcd_display.vhd                            ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/lcd_display.vhd                            ;
; led_pio.vhd                                ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/led_pio.vhd                                ;
; onchip_ram.vhd                             ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/onchip_ram.vhd                             ;
; db/altsyncram_mud1.tdf                     ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/altsyncram_mud1.tdf                     ;
; onchip_ram.hex                             ; yes             ; Auto-Found Memory Initialization File  ; /home/menotti/niosII_stratixII_2s60/standard/onchip_ram.hex                             ;
; db/decode_6pa.tdf                          ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/decode_6pa.tdf                          ;
; db/mux_3lb.tdf                             ; yes             ; Auto-Generated Megafunction            ; /home/menotti/niosII_stratixII_2s60/standard/db/mux_3lb.tdf                             ;
; performance_counter.vhd                    ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/performance_counter.vhd                    ;
; pll.vhd                                    ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/pll.vhd                                    ;
; altpllpll.vhd                              ; yes             ; Auto-Found Wizard-Generated File       ; /home/menotti/niosII_stratixII_2s60/standard/altpllpll.vhd                              ;
; altpll.tdf                                 ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/altpll.tdf                               ;
; stratix_pll.inc                            ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/stratix_pll.inc                          ;
; stratixii_pll.inc                          ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/stratixii_pll.inc                        ;
; cycloneii_pll.inc                          ; yes             ; Megafunction                           ; /opt/altera9.0/quartus/libraries/megafunctions/cycloneii_pll.inc                        ;
; reconfig_request_pio.vhd                   ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/reconfig_request_pio.vhd                   ;
; sdram.vhd                                  ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/sdram.vhd                                  ;
; seven_seg_pio.vhd                          ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/seven_seg_pio.vhd                          ;
; sys_clk_timer.vhd                          ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/sys_clk_timer.vhd                          ;
; sysid.vhd                                  ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/sysid.vhd                                  ;
; uart1.vhd                                  ; yes             ; Auto-Found VHDL File                   ; /home/menotti/niosII_stratixII_2s60/standard/uart1.vhd                                  ;
; sld_hub.vhd                                ; yes             ; Encrypted Megafunction                 ; /opt/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd                              ;
; sld_rom_sr.vhd                             ; yes             ; Encrypted Megafunction                 ; /opt/altera9.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                           ;
+--------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                 ;
+-----------------------------------------------+-------------------------------------------------------------+
; Resource                                      ; Usage                                                       ;
+-----------------------------------------------+-------------------------------------------------------------+
; Estimated ALUTs Used                          ; 4148                                                        ;
; Dedicated logic registers                     ; 2720                                                        ;
;                                               ;                                                             ;
; Estimated ALUTs Unavailable                   ; 652                                                         ;
;                                               ;                                                             ;
; Total combinational functions                 ; 4148                                                        ;
; Combinational ALUT usage by number of inputs  ;                                                             ;
;     -- 7 input functions                      ; 28                                                          ;
;     -- 6 input functions                      ; 1097                                                        ;
;     -- 5 input functions                      ; 943                                                         ;
;     -- 4 input functions                      ; 798                                                         ;
;     -- <=3 input functions                    ; 1282                                                        ;
;                                               ;                                                             ;
; Combinational ALUTs by mode                   ;                                                             ;
;     -- normal mode                            ; 3430                                                        ;
;     -- extended LUT mode                      ; 28                                                          ;
;     -- arithmetic mode                        ; 690                                                         ;
;     -- shared arithmetic mode                 ; 0                                                           ;
;                                               ;                                                             ;
; Estimated ALUT/register pairs used            ; 4948                                                        ;
;                                               ;                                                             ;
; Total registers                               ; 2720                                                        ;
;     -- Dedicated logic registers              ; 2720                                                        ;
;     -- I/O registers                          ; 0                                                           ;
;                                               ;                                                             ;
; Estimated ALMs:  partially or completely used ; 2,544                                                       ;
;                                               ;                                                             ;
; Virtual pins                                  ; 1                                                           ;
; I/O pins                                      ; 174                                                         ;
; Total block memory bits                       ; 571136                                                      ;
; DSP block 9-bit elements                      ; 8                                                           ;
; Total PLLs                                    ; 1                                                           ;
; Maximum fan-out node                          ; pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                               ; 2335                                                        ;
; Total fan-out                                 ; 33281                                                       ;
; Average fan-out                               ; 4.53                                                        ;
+-----------------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                            ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |NiosII_stratixII_2s60_standard                                                                                                       ; 4148 (2)          ; 2720 (0)     ; 571136            ; 8            ; 0       ; 0         ; 1         ; 174  ; 1            ; |NiosII_stratixII_2s60_standard                                                                                                                                                                                                                                ; work         ;
;    |NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|                                                ; 19 (1)            ; 92 (70)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0                                                                                                                                              ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                 ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                              ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                 ; 1 (1)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                             ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_0_master_FSM:master_FSM|                                                                  ; 8 (8)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_master_FSM:master_FSM                                                                                 ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_0_slave_FSM:slave_FSM|                                                                    ; 8 (8)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_slave_FSM:slave_FSM                                                                                   ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                          ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                         ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                          ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                         ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                          ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                         ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer|                                                                           ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                          ; work         ;
;    |NiosII_stratixII_2s60_standard_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_0_in|                               ; 7 (7)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_0_in                                                                                                                             ; work         ;
;    |NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|                                                ; 19 (1)            ; 96 (74)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1                                                                                                                                              ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                  ; 1 (1)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                 ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                              ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                 ; 1 (1)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                             ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_1_master_FSM:master_FSM|                                                                  ; 7 (7)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_master_FSM:master_FSM                                                                                 ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_1_slave_FSM:slave_FSM|                                                                    ; 9 (9)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_slave_FSM:slave_FSM                                                                                   ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                          ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                         ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                          ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                         ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                          ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                         ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer|                                                                           ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                          ; work         ;
;    |NiosII_stratixII_2s60_standard_clock_1_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_1_in|                               ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_1_in                                                                                                                             ; work         ;
;    |NiosII_stratixII_2s60_standard_clock_1_out_arbitrator:the_NiosII_stratixII_2s60_standard_clock_1_out|                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1_out_arbitrator:the_NiosII_stratixII_2s60_standard_clock_1_out                                                                                                                           ; work         ;
;    |NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch|               ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch                                                                                                             ; work         ;
;    |NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch| ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch                                                                                               ; work         ;
;    |button_pio:the_button_pio|                                                                                                        ; 14 (14)           ; 20 (20)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|button_pio:the_button_pio                                                                                                                                                                                                      ; work         ;
;    |button_pio_s1_arbitrator:the_button_pio_s1|                                                                                       ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|button_pio_s1_arbitrator:the_button_pio_s1                                                                                                                                                                                     ; work         ;
;    |cpu:the_cpu|                                                                                                                      ; 1236 (1001)       ; 891 (706)    ; 45824             ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu                                                                                                                                                                                                                    ; work         ;
;       |cpu_ic_data_module:cpu_ic_data|                                                                                                ; 0 (0)             ; 0 (0)        ; 32768             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                     ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                  ; 0 (0)             ; 0 (0)        ; 32768             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                           ; work         ;
;             |altsyncram_b6e1:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 32768             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_b6e1:auto_generated                                                                                                                            ; work         ;
;       |cpu_ic_tag_module:cpu_ic_tag|                                                                                                  ; 0 (0)             ; 0 (0)        ; 2816              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                       ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                  ; 0 (0)             ; 0 (0)        ; 2816              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                             ; work         ;
;             |altsyncram_v8i1:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 2816              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_v8i1:auto_generated                                                                                                                              ; work         ;
;       |cpu_mult_cell:the_cpu_mult_cell|                                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                    ; work         ;
;          |altmult_add:the_altmult_add|                                                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add                                                                                                                                                        ; work         ;
;             |mult_add_om72:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated                                                                                                                           ; work         ;
;       |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                               ; 199 (9)           ; 185 (0)      ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                    ; work         ;
;          |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                            ; 88 (0)            ; 95 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                    ; work         ;
;             |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                           ; 5 (5)             ; 49 (45)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                      ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;             |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                 ; 79 (79)           ; 46 (42)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                            ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                  ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ; work         ;
;             |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                        ; 4 (4)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                   ; work         ;
;          |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                              ; 11 (11)           ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                      ; work         ;
;          |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                ; 32 (32)           ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                        ; work         ;
;          |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                ; 7 (7)             ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                        ; work         ;
;          |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                      ; 52 (52)           ; 44 (44)      ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                              ; work         ;
;             |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                   ; work         ;
;                |altsyncram:the_altsyncram|                                                                                            ; 0 (0)             ; 0 (0)        ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ; work         ;
;                   |altsyncram_s892:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_s892:auto_generated          ; work         ;
;       |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                     ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                  ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                           ; work         ;
;             |altsyncram_2vh1:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_2vh1:auto_generated                                                                                                            ; work         ;
;       |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                     ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                  ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                           ; work         ;
;             |altsyncram_3vh1:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_3vh1:auto_generated                                                                                                            ; work         ;
;       |cpu_test_bench:the_cpu_test_bench|                                                                                             ; 36 (36)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                  ; work         ;
;    |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                   ; 314 (314)         ; 60 (60)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                 ; work         ;
;    |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                     ; 131 (131)         ; 31 (31)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                   ; work         ;
;    |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                       ; 44 (44)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                     ; work         ;
;    |ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|                                                                 ; 206 (206)         ; 151 (151)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave                                                                                                                                                               ; work         ;
;    |high_res_timer:the_high_res_timer|                                                                                                ; 120 (120)         ; 120 (120)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|high_res_timer:the_high_res_timer                                                                                                                                                                                              ; work         ;
;    |high_res_timer_s1_arbitrator:the_high_res_timer_s1|                                                                               ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|high_res_timer_s1_arbitrator:the_high_res_timer_s1                                                                                                                                                                             ; work         ;
;    |jtag_uart:the_jtag_uart|                                                                                                          ; 121 (33)          ; 107 (13)     ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart                                                                                                                                                                                                        ; work         ;
;       |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                 ; 42 (42)           ; 54 (54)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                          ; work         ;
;       |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                     ; 23 (0)            ; 20 (0)       ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                              ; work         ;
;          |scfifo:rfifo|                                                                                                               ; 23 (0)            ; 20 (0)       ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                 ; work         ;
;             |scfifo_7o21:auto_generated|                                                                                              ; 23 (0)            ; 20 (0)       ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated                                                                                                                      ; work         ;
;                |a_dpfifo_au21:dpfifo|                                                                                                 ; 23 (0)            ; 20 (0)       ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo                                                                                                 ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                           ; 11 (5)            ; 8 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state                                                                         ; work         ;
;                      |cntr_tk7:count_usedw|                                                                                           ; 6 (6)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw                                                    ; work         ;
;                   |cntr_hkb:rd_ptr_count|                                                                                             ; 6 (6)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:rd_ptr_count                                                                           ; work         ;
;                   |cntr_hkb:wr_ptr|                                                                                                   ; 6 (6)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:wr_ptr                                                                                 ; work         ;
;                   |dpram_7i21:FIFOram|                                                                                                ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram                                                                              ; work         ;
;                      |altsyncram_bul1:altsyncram2|                                                                                    ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2                                                  ; work         ;
;       |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                     ; 23 (0)            ; 20 (0)       ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                              ; work         ;
;          |scfifo:wfifo|                                                                                                               ; 23 (0)            ; 20 (0)       ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                 ; work         ;
;             |scfifo_7o21:auto_generated|                                                                                              ; 23 (0)            ; 20 (0)       ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated                                                                                                                      ; work         ;
;                |a_dpfifo_au21:dpfifo|                                                                                                 ; 23 (0)            ; 20 (0)       ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo                                                                                                 ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                           ; 11 (5)            ; 8 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state                                                                         ; work         ;
;                      |cntr_tk7:count_usedw|                                                                                           ; 6 (6)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw                                                    ; work         ;
;                   |cntr_hkb:rd_ptr_count|                                                                                             ; 6 (6)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:rd_ptr_count                                                                           ; work         ;
;                   |cntr_hkb:wr_ptr|                                                                                                   ; 6 (6)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:wr_ptr                                                                                 ; work         ;
;                   |dpram_7i21:FIFOram|                                                                                                ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram                                                                              ; work         ;
;                      |altsyncram_bul1:altsyncram2|                                                                                    ; 0 (0)             ; 0 (0)        ; 512               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2                                                  ; work         ;
;    |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                         ; work         ;
;    |lcd_display:the_lcd_display|                                                                                                      ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|lcd_display:the_lcd_display                                                                                                                                                                                                    ; work         ;
;    |lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|                                                               ; 20 (20)           ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave                                                                                                                                                             ; work         ;
;    |led_pio:the_led_pio|                                                                                                              ; 2 (2)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|led_pio:the_led_pio                                                                                                                                                                                                            ; work         ;
;    |led_pio_s1_arbitrator:the_led_pio_s1|                                                                                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|led_pio_s1_arbitrator:the_led_pio_s1                                                                                                                                                                                           ; work         ;
;    |onchip_ram:the_onchip_ram|                                                                                                        ; 40 (0)            ; 2 (0)        ; 524288            ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|onchip_ram:the_onchip_ram                                                                                                                                                                                                      ; work         ;
;       |altsyncram:the_altsyncram|                                                                                                     ; 40 (0)            ; 2 (0)        ; 524288            ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                            ; work         ;
;          |altsyncram_mud1:auto_generated|                                                                                             ; 40 (0)            ; 2 (2)        ; 524288            ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated                                                                                                                                             ; work         ;
;             |decode_6pa:decode3|                                                                                                      ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|decode_6pa:decode3                                                                                                                          ; work         ;
;             |decode_6pa:deep_decode|                                                                                                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|decode_6pa:deep_decode                                                                                                                      ; work         ;
;             |mux_3lb:mux2|                                                                                                            ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|mux_3lb:mux2                                                                                                                                ; work         ;
;    |onchip_ram_s1_arbitrator:the_onchip_ram_s1|                                                                                       ; 46 (46)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|onchip_ram_s1_arbitrator:the_onchip_ram_s1                                                                                                                                                                                     ; work         ;
;    |performance_counter:the_performance_counter|                                                                                      ; 629 (629)         ; 420 (420)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|performance_counter:the_performance_counter                                                                                                                                                                                    ; work         ;
;    |performance_counter_control_slave_arbitrator:the_performance_counter_control_slave|                                               ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|performance_counter_control_slave_arbitrator:the_performance_counter_control_slave                                                                                                                                             ; work         ;
;    |pll:the_pll|                                                                                                                      ; 26 (26)           ; 24 (24)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|pll:the_pll                                                                                                                                                                                                                    ; work         ;
;       |altpllpll:the_pll|                                                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|pll:the_pll|altpllpll:the_pll                                                                                                                                                                                                  ; work         ;
;          |altpll:altpll_component|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|pll:the_pll|altpllpll:the_pll|altpll:altpll_component                                                                                                                                                                          ; work         ;
;    |pll_s1_arbitrator:the_pll_s1|                                                                                                     ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|pll_s1_arbitrator:the_pll_s1                                                                                                                                                                                                   ; work         ;
;    |reconfig_request_pio:the_reconfig_request_pio|                                                                                    ; 4 (4)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|reconfig_request_pio:the_reconfig_request_pio                                                                                                                                                                                  ; work         ;
;    |reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|                                                                   ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1                                                                                                                                                                 ; work         ;
;    |sdram:the_sdram|                                                                                                                  ; 691 (623)         ; 323 (201)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|sdram:the_sdram                                                                                                                                                                                                                ; work         ;
;       |sdram_input_efifo_module:the_sdram_input_efifo_module|                                                                         ; 68 (68)           ; 122 (122)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                          ; work         ;
;    |sdram_s1_arbitrator:the_sdram_s1|                                                                                                 ; 106 (64)          ; 46 (15)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                               ; work         ;
;       |rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|                                      ; 28 (28)           ; 12 (12)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1                                                                                                      ; work         ;
;       |rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|                        ; 14 (14)           ; 19 (19)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1                                                                                        ; work         ;
;    |seven_seg_pio:the_seven_seg_pio|                                                                                                  ; 1 (1)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|seven_seg_pio:the_seven_seg_pio                                                                                                                                                                                                ; work         ;
;    |seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1|                                                                                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1                                                                                                                                                                               ; work         ;
;    |sld_hub:sld_hub_inst|                                                                                                             ; 78 (40)           ; 62 (34)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst                                                                                                                                                                                                           ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                                                       ; 21 (21)           ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                   ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                     ; 17 (17)           ; 19 (19)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                 ; work         ;
;    |sys_clk_timer:the_sys_clk_timer|                                                                                                  ; 137 (137)         ; 120 (120)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                                ; work         ;
;    |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                                                 ; 4 (4)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                               ; work         ;
;    |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                           ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                         ; work         ;
;    |uart1:the_uart1|                                                                                                                  ; 105 (0)           ; 92 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|uart1:the_uart1                                                                                                                                                                                                                ; work         ;
;       |uart1_regs:the_uart1_regs|                                                                                                     ; 30 (30)           ; 29 (29)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|uart1:the_uart1|uart1_regs:the_uart1_regs                                                                                                                                                                                      ; work         ;
;       |uart1_rx:the_uart1_rx|                                                                                                         ; 43 (43)           ; 37 (35)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|uart1:the_uart1|uart1_rx:the_uart1_rx                                                                                                                                                                                          ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                        ; 0 (0)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|uart1:the_uart1|uart1_rx:the_uart1_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                      ; work         ;
;       |uart1_tx:the_uart1_tx|                                                                                                         ; 32 (32)           ; 26 (26)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|uart1:the_uart1|uart1_tx:the_uart1_tx                                                                                                                                                                                          ; work         ;
;    |uart1_s1_arbitrator:the_uart1_s1|                                                                                                 ; 6 (6)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NiosII_stratixII_2s60_standard|uart1_s1_arbitrator:the_uart1_s1                                                                                                                                                                                               ; work         ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_b6e1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                            ;
; cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_v8i1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816   ; cpu_ic_tag_ram.mif              ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_s892:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_ociram_default_contents.mif ;
; cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_2vh1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_a.mif                ;
; cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_3vh1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_b.mif                ;
; jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288 ; onchip_ram.hex                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary   ;
+----------------------------------+-------------+
; Statistic                        ; Number Used ;
+----------------------------------+-------------+
; Simple Multipliers (9-bit)       ; 0           ;
; Simple Multipliers (18-bit)      ; 0           ;
; Simple Multipliers (36-bit)      ; 1           ;
; Multiply Accumulators (18-bit)   ; 0           ;
; Two-Multipliers Adders (9-bit)   ; 0           ;
; Two-Multipliers Adders (18-bit)  ; 0           ;
; Four-Multipliers Adders (9-bit)  ; 0           ;
; Four-Multipliers Adders (18-bit) ; 0           ;
; Dynamic DSP Blocks               ; 0           ;
; DSP Blocks                       ; --          ;
; DSP Block 9-bit Elements         ; 8           ;
; Signed Multipliers               ; 0           ;
; Unsigned Multipliers             ; 0           ;
; Mixed Sign Multipliers           ; 0           ;
; Variable Sign Multipliers        ; 1           ;
; Dedicated Shift Register Chains  ; 0           ;
+----------------------------------+-------------+
Note: number of DSP Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch|data_out                                                                                              ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                          ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                         ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                          ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                         ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch|data_in_d1                                                                                            ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                           ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                          ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                           ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                          ; yes                                                              ; yes                                        ;
; pll:the_pll|not_areset                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                           ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                  ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch|data_out                                                                                                            ; yes                                                              ; yes                                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                         ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                         ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch|data_in_d1                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                         ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                         ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_nativeaddress[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; uart1:the_uart1|uart1_rx:the_uart1_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                       ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                          ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                          ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                          ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                          ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_nativeaddress_d1[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[6]                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_nativeaddress[2]                                                                                                                              ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_nativeaddress[1]                                                                                                                              ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|master_nativeaddress[3]                                                                                                                              ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|master_nativeaddress[2]                                                                                                                              ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|master_nativeaddress[1]                                                                                                                              ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|master_nativeaddress[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[14]                                                                                                                                 ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[5]                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[13]                                                                                                                                 ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[4]                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[12]                                                                                                                                 ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[3]                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[11]                                                                                                                                 ; yes                                                              ; yes                                        ;
; uart1:the_uart1|uart1_rx:the_uart1_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[2]                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[10]                                                                                                                                 ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[1]                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[9]                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[8]                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[7]                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|master_writedata[15]                                                                                                                                 ; yes                                                              ; yes                                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[6]                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_nativeaddress_d1[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_nativeaddress_d1[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|master_writedata[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|slave_nativeaddress_d1[3]                                                                                                                            ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|slave_nativeaddress_d1[2]                                                                                                                            ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|slave_nativeaddress_d1[1]                                                                                                                            ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|slave_nativeaddress_d1[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[14]                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[5]                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[13]                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[4]                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[12]                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[3]                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[11]                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[2]                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[10]                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[1]                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[9]                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[0]                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[8]                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[7]                                                                                                                                ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|slave_writedata_d1[15]                                                                                                                               ; yes                                                              ; yes                                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|slave_writedata_d1[0]                                                                                                                                ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                          ; Lost fanout                                                                                                                                                                               ;
; uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[10..15]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; sdram:the_sdram|i_addr[4..5]                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                    ;
; pll:the_pll|status_reg_out[0..15]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; performance_counter_control_slave_arbitrator:the_performance_counter_control_slave|d1_reasons_to_wait                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|d1_reasons_to_wait                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; cpu:the_cpu|E_control_reg_rddata[5,7..31]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[0..6]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_wrap                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[5,7..31]                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                    ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                        ; Lost fanout                                                                                                                                                                               ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                    ; Merged with cpu:the_cpu|reset_d1                                                                                                                                                          ;
; uart1:the_uart1|uart1_rx:the_uart1_rx|delayed_unxsync_rxdxx2                                                                                                                  ; Merged with uart1:the_uart1|uart1_rx:the_uart1_rx|delayed_unxsync_rxdxx1                                                                                                                  ;
; sdram:the_sdram|i_addr[0..3,6..10]                                                                                                                                            ; Merged with sdram:the_sdram|i_addr[11]                                                                                                                                                    ;
; pll_s1_arbitrator:the_pll_s1|d1_pll_s1_end_xfer                                                                                                                               ; Merged with pll_s1_arbitrator:the_pll_s1|d1_reasons_to_wait                                                                                                                               ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_addend[0]                                                                                                        ; Merged with onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_addend[1]                                                                                                        ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_ext_ram_bus_avalon_slave_end_xfer                                                                         ; Merged with ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_reasons_to_wait                                                                                           ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|wrote_half_cycle_ext_ram_s1_last_time                                                                        ; Merged with ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_ext_ram_local                                                                                 ;
; cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                                  ; Merged with cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                                                                 ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_6                                              ; Merged with sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_6                                ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_5                                              ; Merged with sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_5                                ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_4                                              ; Merged with sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_4                                ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_3                                              ; Merged with sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_3                                ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_2                                              ; Merged with sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_2                                ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_1                                              ; Merged with sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_1                                ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_0                                              ; Merged with sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_0                                ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; sdram:the_sdram|i_next[0]                                                                                                                                                     ; Merged with sdram:the_sdram|i_next[2]                                                                                                                                                     ;
; sdram:the_sdram|m_next[1..2,5..6]                                                                                                                                             ; Merged with sdram:the_sdram|m_next[8]                                                                                                                                                     ;
; cpu:the_cpu|E_compare_op[1]                                                                                                                                                   ; Merged with cpu:the_cpu|E_logic_op[1]                                                                                                                                                     ;
; cpu:the_cpu|E_compare_op[0]                                                                                                                                                   ; Merged with cpu:the_cpu|E_logic_op[0]                                                                                                                                                     ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize[2] ; Merged with cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize[1] ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[2]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[2]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; performance_counter:the_performance_counter|event_counter_3[32..63]                                                                                                           ; Lost fanout                                                                                                                                                                               ;
; performance_counter:the_performance_counter|event_counter_2[32..63]                                                                                                           ; Lost fanout                                                                                                                                                                               ;
; performance_counter:the_performance_counter|event_counter_1[32..63]                                                                                                           ; Lost fanout                                                                                                                                                                               ;
; performance_counter:the_performance_counter|event_counter_0[32..63]                                                                                                           ; Lost fanout                                                                                                                                                                               ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_master_FSM:master_FSM|internal_master_read1          ; Merged with NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_master_FSM:master_FSM|master_state[1]                ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_master_FSM:master_FSM|internal_master_read1          ; Merged with NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_master_FSM:master_FSM|master_state[1]                ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_master_FSM:master_FSM|internal_master_write1         ; Merged with NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_master_FSM:master_FSM|master_state[2]                ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_master_FSM:master_FSM|internal_master_write1         ; Merged with NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_master_FSM:master_FSM|master_state[2]                ;
; Total Number of Removed Registers = 314                                                                                                                                       ;                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                     ;
+--------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------+
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break, ;
;                                                                                                        ; due to stuck port data_in ; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1       ; Stuck at GND              ; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state      ;
;                                                                                                        ; due to stuck port data_in ;                                                                                                            ;
+--------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2720  ;
; Number of registers using Synchronous Clear  ; 421   ;
; Number of registers using Synchronous Load   ; 87    ;
; Number of registers using Asynchronous Clear ; 2327  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1747  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                              ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[0]                                                                        ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[1]                                                                        ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[2]                                                                        ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[3]                                                                        ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenablen_to_the_lan91c111[0]                                                               ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenablen_to_the_lan91c111[1]                                                               ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenablen_to_the_lan91c111[2]                                                               ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenablen_to_the_lan91c111[3]                                                               ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ior_n_to_the_lan91c111                                                                        ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|iow_n_to_the_lan91c111                                                                        ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|read_n_to_the_ext_flash                                                                       ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|read_n_to_the_ext_ram                                                                         ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reset_to_the_lan91c111                                                                        ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|select_n_to_the_ext_flash                                                                     ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|select_n_to_the_ext_ram                                                                       ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_ext_flash                                                                      ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_ext_ram_local                                                                  ; 3       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_ext_ram_mask                                                                   ; 1       ;
; sdram:the_sdram|m_cmd[1]                                                                                                                                       ; 2       ;
; sdram:the_sdram|m_cmd[3]                                                                                                                                       ; 1       ;
; sdram:the_sdram|m_cmd[2]                                                                                                                                       ; 2       ;
; sdram:the_sdram|m_cmd[0]                                                                                                                                       ; 2       ;
; uart1:the_uart1|uart1_tx:the_uart1_tx|txd                                                                                                                      ; 1       ;
; cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_waitrequest                                                                            ; 19      ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|fifo_contains_ones_n   ; 5       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[0]                                                        ; 1       ;
; cpu:the_cpu|M_pipe_flush                                                                                                                                       ; 31      ;
; cpu:the_cpu|hbreak_enabled                                                                                                                                     ; 7       ;
; sdram:the_sdram|m_state[0]                                                                                                                                     ; 107     ;
; sdram:the_sdram|i_addr[11]                                                                                                                                     ; 10      ;
; sdram:the_sdram|i_cmd[1]                                                                                                                                       ; 1       ;
; sdram:the_sdram|m_next[0]                                                                                                                                      ; 5       ;
; sdram:the_sdram|i_cmd[3]                                                                                                                                       ; 1       ;
; sdram:the_sdram|i_cmd[2]                                                                                                                                       ; 1       ;
; sdram:the_sdram|i_cmd[0]                                                                                                                                       ; 1       ;
; uart1:the_uart1|uart1_tx:the_uart1_tx|pre_txd                                                                                                                  ; 2       ;
; sld_hub:sld_hub_inst|tdo                                                                                                                                       ; 2       ;
; cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                 ; 24      ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|fifo_contains_ones_n                 ; 2       ;
; sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                                        ; 51      ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_slave_FSM:slave_FSM|slave_state[0]    ; 7       ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_slave_FSM:slave_FSM|slave_state[0]    ; 7       ;
; jtag_uart:the_jtag_uart|internal_av_waitrequest                                                                                                                ; 1       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_reg_firsttransfer                                                    ; 1       ;
; cpu:the_cpu|M_wr_dst_reg                                                                                                                                       ; 67      ;
; sdram:the_sdram|refresh_counter[3]                                                                                                                             ; 2       ;
; sdram:the_sdram|refresh_counter[7]                                                                                                                             ; 2       ;
; sdram:the_sdram|refresh_counter[9]                                                                                                                             ; 2       ;
; sdram:the_sdram|refresh_counter[12]                                                                                                                            ; 2       ;
; sdram:the_sdram|refresh_counter[8]                                                                                                                             ; 2       ;
; cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                             ; 4       ;
; sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer                                                                                                    ; 4       ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_reg_firsttransfer                                                                                     ; 4       ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[0]                                             ; 3       ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[1]                                             ; 3       ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[4]                                             ; 3       ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[3]                                             ; 3       ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[2]                                             ; 3       ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[6]                                             ; 2       ;
; jtag_uart:the_jtag_uart|t_dav                                                                                                                                  ; 3       ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                 ; 11      ;
; cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                              ; 1       ;
; sys_clk_timer:the_sys_clk_timer|period_l_register[0]                                                                                                           ; 2       ;
; sys_clk_timer:the_sys_clk_timer|period_h_register[0]                                                                                                           ; 2       ;
; high_res_timer:the_high_res_timer|period_l_register[0]                                                                                                         ; 2       ;
; sys_clk_timer:the_sys_clk_timer|period_l_register[8]                                                                                                           ; 2       ;
; sys_clk_timer:the_sys_clk_timer|period_l_register[1]                                                                                                           ; 2       ;
; sys_clk_timer:the_sys_clk_timer|period_h_register[1]                                                                                                           ; 2       ;
; uart1:the_uart1|uart1_tx:the_uart1_tx|tx_shift_empty                                                                                                           ; 2       ;
; uart1:the_uart1|uart1_tx:the_uart1_tx|internal_tx_ready                                                                                                        ; 6       ;
; high_res_timer:the_high_res_timer|period_l_register[4]                                                                                                         ; 2       ;
; sys_clk_timer:the_sys_clk_timer|period_l_register[4]                                                                                                           ; 2       ;
; sys_clk_timer:the_sys_clk_timer|period_l_register[3]                                                                                                           ; 2       ;
; sys_clk_timer:the_sys_clk_timer|period_l_register[2]                                                                                                           ; 2       ;
; sys_clk_timer:the_sys_clk_timer|period_h_register[2]                                                                                                           ; 2       ;
; high_res_timer:the_high_res_timer|period_l_register[5]                                                                                                         ; 2       ;
; sys_clk_timer:the_sys_clk_timer|period_l_register[13]                                                                                                          ; 2       ;
; sys_clk_timer:the_sys_clk_timer|period_l_register[15]                                                                                                          ; 2       ;
; high_res_timer:the_high_res_timer|internal_counter[0]                                                                                                          ; 3       ;
; high_res_timer:the_high_res_timer|internal_counter[5]                                                                                                          ; 3       ;
; high_res_timer:the_high_res_timer|internal_counter[4]                                                                                                          ; 3       ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_master_FSM:master_FSM|master_state[0] ; 5       ;
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_master_FSM:master_FSM|master_state[0] ; 5       ;
; cpu:the_cpu|reset_d1                                                                                                                                           ; 4       ;
; sys_clk_timer:the_sys_clk_timer|internal_counter[16]                                                                                                           ; 3       ;
; sys_clk_timer:the_sys_clk_timer|internal_counter[2]                                                                                                            ; 3       ;
; sys_clk_timer:the_sys_clk_timer|internal_counter[3]                                                                                                            ; 3       ;
; sys_clk_timer:the_sys_clk_timer|internal_counter[0]                                                                                                            ; 3       ;
; sys_clk_timer:the_sys_clk_timer|internal_counter[18]                                                                                                           ; 3       ;
; sys_clk_timer:the_sys_clk_timer|internal_counter[4]                                                                                                            ; 3       ;
; sys_clk_timer:the_sys_clk_timer|internal_counter[8]                                                                                                            ; 3       ;
; sys_clk_timer:the_sys_clk_timer|internal_counter[17]                                                                                                           ; 3       ;
; sys_clk_timer:the_sys_clk_timer|internal_counter[1]                                                                                                            ; 3       ;
; sys_clk_timer:the_sys_clk_timer|internal_counter[13]                                                                                                           ; 3       ;
; sys_clk_timer:the_sys_clk_timer|internal_counter[15]                                                                                                           ; 3       ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                     ; 3       ;
; Total number of inverted registers = 96                                                                                                                        ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu_instruction_master_arbitrator:the_cpu_instruction_master|internal_cpu_instruction_master_latency_counter[0]                                                                     ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|E_src2_prelim[16]                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|E_src2_imm[4]                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|E_src1_prelim[13]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|av_ld_data_aligned_or_div[6]                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                                                                                                      ;
; 3:1                ; 12 bits   ; 24 ALUTs      ; 24 ALUTs             ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|D_iw[20]                                                                                                                                                                ;
; 3:1                ; 20 bits   ; 40 ALUTs      ; 20 ALUTs             ; 20 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|D_iw[31]                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]                                                                                ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|M_st_data[20]                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|M_st_data[25]                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 10 ALUTs             ; 10 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                        ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 3 ALUTs              ; 3 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[2]                                                                             ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 2 ALUTs              ; 4 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                                                    ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|M_mul_shift_rot_result[13]                                                                                                                                              ;
; 4:1                ; 15 bits   ; 30 ALUTs      ; 0 ALUTs              ; 30 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|E_src2_imm[24]                                                                                                                                                          ;
; 8:1                ; 5 bits    ; 25 ALUTs      ; 20 ALUTs             ; 5 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|E_control_reg_rddata[1]                                                                                                                                                 ;
; 8:1                ; 3 bits    ; 15 ALUTs      ; 3 ALUTs              ; 12 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|i_refs[2]                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                   ;
; 4:1                ; 6 bits    ; 12 ALUTs      ; 12 ALUTs             ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|ic_tag_wraddress[1]                                                                                                                                                     ;
; 4:1                ; 14 bits   ; 28 ALUTs      ; 28 ALUTs             ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|F_pc[15]                                                                                                                                                                ;
; 4:1                ; 21 bits   ; 42 ALUTs      ; 0 ALUTs              ; 42 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[20]                                                                              ;
; 4:1                ; 10 bits   ; 20 ALUTs      ; 20 ALUTs             ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[5]                                                                               ;
; 4:1                ; 9 bits    ; 18 ALUTs      ; 0 ALUTs              ; 18 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[4]                                                                                        ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[1]                                                                        ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_wait_counter[0]                                                                        ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_wait_counter[0]                                                                                       ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_wait_counter[1]                                                                                       ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_wait_counter[3]                                                                                       ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|lan91c111_s1_wait_counter[2]                                                                                       ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|M_mem_byte_en[3]                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[36] ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 4 ALUTs              ; 4 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[33] ;
; 6:1                ; 14 bits   ; 56 ALUTs      ; 28 ALUTs             ; 28 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[6]  ;
; 6:1                ; 16 bits   ; 64 ALUTs      ; 32 ALUTs             ; 32 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr[19] ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 2 ALUTs              ; 6 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                  ;
; 5:1                ; 5 bits    ; 15 ALUTs      ; 10 ALUTs             ; 5 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 ALUTs      ; 0 ALUTs              ; 96 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[20]                                                                           ;
; 9:1                ; 3 bits    ; 18 ALUTs      ; 6 ALUTs              ; 12 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|i_count[0]                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 6 ALUTs              ; 2 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[0]                                                                                             ;
; 6:1                ; 22 bits   ; 88 ALUTs      ; 0 ALUTs              ; 88 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[23]                                                                                            ;
; 10:1               ; 3 bits    ; 18 ALUTs      ; 12 ALUTs             ; 6 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|i_state[1]                                                                                                                                                          ;
; 6:1                ; 3 bits    ; 12 ALUTs      ; 3 ALUTs              ; 9 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                    ;
; 7:1                ; 24 bits   ; 96 ALUTs      ; 72 ALUTs             ; 24 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|M_pipe_flush_waddr[4]                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 ALUTs       ; 2 ALUTs              ; 6 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 ALUTs       ; 6 ALUTs              ; 3 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                   ;
; 5:1                ; 4 bits    ; 12 ALUTs      ; 8 ALUTs              ; 4 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                   ;
; 9:1                ; 6 bits    ; 36 ALUTs      ; 36 ALUTs             ; 0 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|M_alu_result[31]                                                                                                                                                        ;
; 9:1                ; 20 bits   ; 120 ALUTs     ; 80 ALUTs             ; 40 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|M_alu_result[14]                                                                                                                                                        ;
; 28:1               ; 4 bits    ; 72 ALUTs      ; 52 ALUTs             ; 20 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                             ;
; 513:1              ; 4 bits    ; 1368 ALUTs    ; 12 ALUTs             ; 1356 ALUTs             ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|m_addr[8]                                                                                                                                                           ;
; 512:1              ; 6 bits    ; 2046 ALUTs    ; 6 ALUTs              ; 2040 ALUTs             ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|m_bank[0]                                                                                                                                                           ;
; 513:1              ; 2 bits    ; 684 ALUTs     ; 6 ALUTs              ; 678 ALUTs              ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|m_addr[4]                                                                                                                                                           ;
; 513:1              ; 6 bits    ; 2052 ALUTs    ; 18 ALUTs             ; 2034 ALUTs             ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|m_addr[6]                                                                                                                                                           ;
; 516:1              ; 2 bits    ; 688 ALUTs     ; 8 ALUTs              ; 680 ALUTs              ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|m_next[3]                                                                                                                                                           ;
; 517:1              ; 2 bits    ; 688 ALUTs     ; 46 ALUTs             ; 642 ALUTs              ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|m_state[7]                                                                                                                                                          ;
; 519:1              ; 59 bits   ; 20414 ALUTs   ; 0 ALUTs              ; 20414 ALUTs            ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|active_addr[20]                                                                                                                                                     ;
; 518:1              ; 2 bits    ; 690 ALUTs     ; 64 ALUTs             ; 626 ALUTs              ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|m_state[6]                                                                                                                                                          ;
; 521:1              ; 2 bits    ; 694 ALUTs     ; 44 ALUTs             ; 650 ALUTs              ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|m_state[4]                                                                                                                                                          ;
; 3:1                ; 24 bits   ; 48 ALUTs      ; 24 ALUTs             ; 24 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[12]                                                                                   ;
; 8:1                ; 4 bits    ; 20 ALUTs      ; 12 ALUTs             ; 8 ALUTs                ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|i_cmd[1]                                                                                                                                                            ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 16 ALUTs             ; 16 ALUTs               ; Yes        ; |NiosII_stratixII_2s60_standard|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[7]                                                                                    ;
; 513:1              ; 32 bits   ; 10944 ALUTs   ; 64 ALUTs             ; 10880 ALUTs            ; Yes        ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|m_data[13]                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|M_wr_data_unfiltered[8]                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter_next_value[1]                                                           ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|module_input1[32]                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 12 ALUTs             ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter_next_value[5]                                                                                                           ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter_next_value[2]                                                                                            ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[2]                                                                    ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|mux_3lb:mux2|l2_w1_n0_mux_dataout                                                                ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_set_values[2]                                                                   ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|A_WE_StdLogicVector~10                      ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_set_values[0]                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|D_dst_regnum[4]                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|A_WE_StdLogicVector~8                                     ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[4]                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[3]                                                                                                                             ;
; 4:1                ; 10 bits   ; 20 ALUTs      ; 20 ALUTs             ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|F_ic_tag_rd_addr_nxt[4]                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 ALUTs      ; 12 ALUTs             ; 8 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|E_sh_cnt_col[1]                                                                                                                                                         ;
; 16:1               ; 2 bits    ; 20 ALUTs      ; 12 ALUTs             ; 8 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|E_sh_cnt_row[1]                                                                                                                                                         ;
; 9:1                ; 4 bits    ; 24 ALUTs      ; 24 ALUTs             ; 0 ALUTs                ; No         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|E_wrctl_data_ienable_reg_irq4                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0 ;
+-------------------+-------+---------------------------+--------------------------------------------------+
; Assignment        ; Value ; From                      ; To                                               ;
+-------------------+-------+---------------------------+--------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[3]                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[2]                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[1]                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[0]                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[1]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[0]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[2]                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[1]                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[0]                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[15]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[14]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[13]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[12]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[11]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[10]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[9]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[8]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[7]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[6]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[5]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[4]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[3]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[2]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[1]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[0]                              ;
; CUT               ; ON    ; *                         ; slave_readdata[15]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[14]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[13]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[12]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[11]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[10]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[9]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[8]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[7]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[6]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[5]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[4]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[3]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[2]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[1]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[0]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[15]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[14]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[13]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[12]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[11]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[10]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[9]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[8]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[7]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[6]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[5]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[4]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[3]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[2]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[1]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[0]~reg0                           ;
; CUT               ; ON    ; slave_writedata_d1[15]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[15]                           ;
; CUT               ; ON    ; slave_writedata_d1[14]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[14]                           ;
; CUT               ; ON    ; slave_writedata_d1[13]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[13]                           ;
; CUT               ; ON    ; slave_writedata_d1[12]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[12]                           ;
; CUT               ; ON    ; slave_writedata_d1[11]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[11]                           ;
; CUT               ; ON    ; slave_writedata_d1[10]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[10]                           ;
; CUT               ; ON    ; slave_writedata_d1[9]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[9]                            ;
; CUT               ; ON    ; slave_writedata_d1[8]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[8]                            ;
; CUT               ; ON    ; slave_writedata_d1[7]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[7]                            ;
; CUT               ; ON    ; slave_writedata_d1[6]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[6]                            ;
; CUT               ; ON    ; slave_writedata_d1[5]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[5]                            ;
; CUT               ; ON    ; slave_writedata_d1[4]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[4]                            ;
; CUT               ; ON    ; slave_writedata_d1[3]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[3]                            ;
; CUT               ; ON    ; slave_writedata_d1[2]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[2]                            ;
; CUT               ; ON    ; slave_writedata_d1[1]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[1]                            ;
; CUT               ; ON    ; slave_writedata_d1[0]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[15]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[14]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[13]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[12]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[11]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[10]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[9]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[8]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[7]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[6]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[5]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[4]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[1]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[0]~reg0                         ;
; CUT               ; ON    ; slave_address_d1[3]       ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[3]                              ;
; CUT               ; ON    ; slave_address_d1[2]       ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[2]                              ;
; CUT               ; ON    ; slave_address_d1[1]       ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[1]                              ;
; CUT               ; ON    ; slave_address_d1[0]       ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[0]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[3]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[2]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[1]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[0]~reg0                           ;
; CUT               ; ON    ; slave_nativeaddress_d1[2] ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[2]                        ;
; CUT               ; ON    ; slave_nativeaddress_d1[1] ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[1]                        ;
; CUT               ; ON    ; slave_nativeaddress_d1[0] ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[2]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[0]~reg0                     ;
; CUT               ; ON    ; slave_byteenable_d1[1]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[1]                           ;
; CUT               ; ON    ; slave_byteenable_d1[0]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[1]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[0]~reg0                        ;
+-------------------+-------+---------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                               ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                          ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                          ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                           ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                           ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                            ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                            ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                            ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                            ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                            ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                            ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                            ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                            ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                            ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                                                                                                   ;
+-------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                                                                                                             ;
; CUT               ; ON    ; data_in_d1 ; *                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                                                                                                        ;
+-------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1 ;
+-------------------+-------+---------------------------+--------------------------------------------------+
; Assignment        ; Value ; From                      ; To                                               ;
+-------------------+-------+---------------------------+--------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[5]                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[4]                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[3]                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[2]                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[1]                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[0]                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[3]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[2]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[1]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[0]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[3]                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[2]                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[1]                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[0]                          ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[31]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[30]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[29]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[28]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[27]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[26]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[25]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[24]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[23]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[22]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[21]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[20]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[19]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[18]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[17]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[16]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[15]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[14]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[13]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[12]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[11]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[10]                             ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[9]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[8]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[7]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[6]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[5]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[4]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[3]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[2]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[1]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[0]                              ;
; CUT               ; ON    ; *                         ; slave_readdata[31]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[30]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[29]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[28]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[27]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[26]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[25]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[24]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[23]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[22]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[21]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[20]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[19]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[18]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[17]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[16]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[15]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[14]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[13]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[12]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[11]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[10]                               ;
; CUT               ; ON    ; *                         ; slave_readdata[9]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[8]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[7]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[6]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[5]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[4]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[3]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[2]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[1]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[0]                                ;
; CUT               ; ON    ; *                         ; slave_readdata[31]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[30]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[29]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[28]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[27]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[26]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[25]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[24]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[23]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[22]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[21]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[20]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[19]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[18]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[17]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[16]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[15]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[14]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[13]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[12]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[11]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[10]~reg0                          ;
; CUT               ; ON    ; *                         ; slave_readdata[9]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[8]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[7]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[6]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[5]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[4]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[3]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[2]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[1]~reg0                           ;
; CUT               ; ON    ; *                         ; slave_readdata[0]~reg0                           ;
; CUT               ; ON    ; slave_writedata_d1[31]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[31]                           ;
; CUT               ; ON    ; slave_writedata_d1[30]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[30]                           ;
; CUT               ; ON    ; slave_writedata_d1[29]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[29]                           ;
; CUT               ; ON    ; slave_writedata_d1[28]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[28]                           ;
; CUT               ; ON    ; slave_writedata_d1[27]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[27]                           ;
; CUT               ; ON    ; slave_writedata_d1[26]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[26]                           ;
; CUT               ; ON    ; slave_writedata_d1[25]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[25]                           ;
; CUT               ; ON    ; slave_writedata_d1[24]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[24]                           ;
; CUT               ; ON    ; slave_writedata_d1[23]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[23]                           ;
; CUT               ; ON    ; slave_writedata_d1[22]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[22]                           ;
; CUT               ; ON    ; slave_writedata_d1[21]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[21]                           ;
; CUT               ; ON    ; slave_writedata_d1[20]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[20]                           ;
; CUT               ; ON    ; slave_writedata_d1[19]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[19]                           ;
; CUT               ; ON    ; slave_writedata_d1[18]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[18]                           ;
; CUT               ; ON    ; slave_writedata_d1[17]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[17]                           ;
; CUT               ; ON    ; slave_writedata_d1[16]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[16]                           ;
; CUT               ; ON    ; slave_writedata_d1[15]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[15]                           ;
; CUT               ; ON    ; slave_writedata_d1[14]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[14]                           ;
; CUT               ; ON    ; slave_writedata_d1[13]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[13]                           ;
; CUT               ; ON    ; slave_writedata_d1[12]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[12]                           ;
; CUT               ; ON    ; slave_writedata_d1[11]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[11]                           ;
; CUT               ; ON    ; slave_writedata_d1[10]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[10]                           ;
; CUT               ; ON    ; slave_writedata_d1[9]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[9]                            ;
; CUT               ; ON    ; slave_writedata_d1[8]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[8]                            ;
; CUT               ; ON    ; slave_writedata_d1[7]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[7]                            ;
; CUT               ; ON    ; slave_writedata_d1[6]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[6]                            ;
; CUT               ; ON    ; slave_writedata_d1[5]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[5]                            ;
; CUT               ; ON    ; slave_writedata_d1[4]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[4]                            ;
; CUT               ; ON    ; slave_writedata_d1[3]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[3]                            ;
; CUT               ; ON    ; slave_writedata_d1[2]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[2]                            ;
; CUT               ; ON    ; slave_writedata_d1[1]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[1]                            ;
; CUT               ; ON    ; slave_writedata_d1[0]     ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_writedata_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[31]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[30]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[29]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[28]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[27]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[26]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[25]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[24]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[23]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[22]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[21]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[20]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[19]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[18]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[17]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[16]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[15]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[14]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[13]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[12]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[11]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[10]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[9]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[8]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[7]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[6]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[5]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[4]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[1]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_writedata[0]~reg0                         ;
; CUT               ; ON    ; slave_address_d1[5]       ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[5]                              ;
; CUT               ; ON    ; slave_address_d1[4]       ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[4]                              ;
; CUT               ; ON    ; slave_address_d1[3]       ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[3]                              ;
; CUT               ; ON    ; slave_address_d1[2]       ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[2]                              ;
; CUT               ; ON    ; slave_address_d1[1]       ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[1]                              ;
; CUT               ; ON    ; slave_address_d1[0]       ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_address_d1[0]                              ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[5]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[4]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[3]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[2]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[1]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_address[0]~reg0                           ;
; CUT               ; ON    ; slave_nativeaddress_d1[3] ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[3]                        ;
; CUT               ; ON    ; slave_nativeaddress_d1[2] ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[2]                        ;
; CUT               ; ON    ; slave_nativeaddress_d1[1] ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[1]                        ;
; CUT               ; ON    ; slave_nativeaddress_d1[0] ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_nativeaddress_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[3]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[2]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_nativeaddress[0]~reg0                     ;
; CUT               ; ON    ; slave_byteenable_d1[3]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[3]                           ;
; CUT               ; ON    ; slave_byteenable_d1[2]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[2]                           ;
; CUT               ; ON    ; slave_byteenable_d1[1]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[1]                           ;
; CUT               ; ON    ; slave_byteenable_d1[0]    ; *                                                ;
; PRESERVE_REGISTER ; ON    ; -                         ; slave_byteenable_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[3]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[2]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[1]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -                         ; master_byteenable[0]~reg0                        ;
+-------------------+-------+---------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                               ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                          ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                          ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                           ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                           ;
+-----------------------------+----------------------------------------------------------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                            ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                            ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                            ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                            ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                            ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                            ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                            ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                            ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                            ;
+-----------------------------+----------------------------------------------------------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                                                                                                   ;
+-------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                                                                                                             ;
; CUT               ; ON    ; data_in_d1 ; *                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                                                                                                        ;
+-------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_b6e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_v8i1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_2vh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_3vh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_s892:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck ;
+---------------------------+----------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                                                                     ;
+---------------------------+----------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[0]                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[1]                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[2]                                                                                                                              ;
+---------------------------+----------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                 ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                             ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                             ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                  ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                              ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                              ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk ;
+---------------------------+-----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To                                                                                                                                                ;
+---------------------------+-----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_uir                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_udr                                                                                                                                         ;
+---------------------------+-----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                        ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                    ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                    ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                        ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                    ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                    ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave ;
+-----------------------------+-------+------+--------------------------------------------+
; Assignment                  ; Value ; From ; To                                         ;
+-----------------------------+-------+------+--------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; be_n_to_the_ext_ram[3]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; be_n_to_the_ext_ram[2]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; be_n_to_the_ext_ram[1]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; be_n_to_the_ext_ram[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; byteenablen_to_the_lan91c111[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; byteenablen_to_the_lan91c111[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; byteenablen_to_the_lan91c111[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; byteenablen_to_the_lan91c111[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[23]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[22]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[21]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[20]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[19]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[18]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[17]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[16]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[15]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[14]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[13]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[12]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[11]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[10]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[9]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[8]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[7]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[6]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[5]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[4]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[3]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[2]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[1]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ior_n_to_the_lan91c111                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; iow_n_to_the_lan91c111                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_ext_flash                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_ext_ram                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; reset_to_the_lan91c111                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_flash                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_ram                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_ext_flash                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_flash~reg0             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_ram~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[31]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[30]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[29]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[28]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[27]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[26]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[25]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[24]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[23]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[22]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[21]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[20]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[19]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[18]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[17]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[16]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[15]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[14]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[13]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[12]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[11]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[10]     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[9]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[8]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[7]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[6]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[5]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[4]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[3]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[2]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[1]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; internal_incoming_ext_ram_bus_data[0]      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[31]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[30]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[29]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[28]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[27]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[26]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[25]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[24]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[23]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[22]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[21]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[20]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[19]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[18]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[17]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[16]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[15]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[14]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[13]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[12]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[11]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[10]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[9]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[8]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[7]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[6]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[5]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[4]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_ext_ram_bus_data[0]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; reset_to_the_lan91c111~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ior_n_to_the_lan91c111~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; iow_n_to_the_lan91c111~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; byteenablen_to_the_lan91c111[3]~reg0       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; byteenablen_to_the_lan91c111[2]~reg0       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; byteenablen_to_the_lan91c111[1]~reg0       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; byteenablen_to_the_lan91c111[0]~reg0       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[23]~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[22]~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[21]~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[20]~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[19]~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[18]~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[17]~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[16]~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[15]~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[14]~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[13]~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[12]~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[11]~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[10]~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[9]~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[8]~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[7]~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[6]~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[5]~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[4]~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[3]~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[2]~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[1]~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; ext_ram_bus_address[0]~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_ext_flash~reg0               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_ext_flash~reg0              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_ext_ram~reg0                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; be_n_to_the_ext_ram[3]~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; be_n_to_the_ext_ram[2]~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; be_n_to_the_ext_ram[1]~reg0                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; be_n_to_the_ext_ram[0]~reg0                ;
+-----------------------------+-------+------+--------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for jtag_uart:the_jtag_uart              ;
+---------------------------+---------------------+------+----+
; Assignment                ; Value               ; From ; To ;
+---------------------------+---------------------+------+----+
; SUPPRESS_DA_RULE_INTERNAL ; R101,C106,D101,D103 ; -    ; -  ;
+---------------------------+---------------------+------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------+-------+------+-----------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                        ;
+-------------------+-------+------+-----------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[10]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[9]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[8]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[7]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[6]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[5]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[4]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[3]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[2]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[1]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[0]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; user_saw_rvalid                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; write_valid                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; read_req                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; read_write                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[7]                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[7]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[6]                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[6]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[5]                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[5]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[4]                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[4]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[3]                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[3]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[2]                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[2]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[1]                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[1]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[0]                                                  ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[0]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; write_stalled                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; jupdate                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; rvalid                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[7]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[6]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[5]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[4]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[3]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[2]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[1]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------+
; Source assignments for pll:the_pll            ;
+-------------------+-------+------+------------+
; Assignment        ; Value ; From ; To         ;
+-------------------+-------+------+------------+
; PRESERVE_REGISTER ; ON    ; -    ; not_areset ;
+-------------------+-------+------+------------+


+--------------------------------------------------------+
; Source assignments for sdram:the_sdram                 ;
+----------------------+-------+------+------------------+
; Assignment           ; Value ; From ; To               ;
+----------------------+-------+------+------------------+
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[31]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[30]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[29]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[28]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[27]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[26]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[25]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[24]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[23]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[22]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[21]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[20]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[19]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[18]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[17]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[16]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[3]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[2]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[0]         ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[31]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[30]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[29]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[28]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[27]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[26]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[25]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[24]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[23]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[22]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[21]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[20]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[19]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[18]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[17]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[16]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]~reg0  ;
+----------------------+-------+------+------------------+


+-------------------------------------------------+
; Source assignments for uart1:the_uart1          ;
+-----------------------------+-------+------+----+
; Assignment                  ; Value ; From ; To ;
+-----------------------------+-------+------+----+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ;
+-----------------------------+-------+------+----+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart1:the_uart1|uart1_rx:the_uart1_rx|altera_std_synchronizer:the_altera_std_synchronizer    ;
+-----------------------------+----------------------------------------------------------------------+------+---------+
; Assignment                  ; Value                                                                ; From ; To      ;
+-----------------------------+----------------------------------------------------------------------+------+---------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0] ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0] ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0] ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1  ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1  ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1  ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1  ;
+-----------------------------+----------------------------------------------------------------------+------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                           ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                                                     ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                                                   ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                                                   ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                                                ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                             ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                                       ;
; CUT                       ; ON    ; *    ; data_in_d1                                                                                     ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                                                     ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                                                  ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_ic_data_module:cpu_ic_data ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; lpm_file       ;       ; String                                                         ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                        ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                        ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_b6e1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag ;
+----------------+--------------------+-------------------------------------------------+
; Parameter Name ; Value              ; Type                                            ;
+----------------+--------------------+-------------------------------------------------+
; lpm_file       ; cpu_ic_tag_ram.mif ; String                                          ;
+----------------+--------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 22                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 22                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; cpu_ic_tag_ram.mif   ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_v8i1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+---------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                ;
+----------------+------------------+---------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                              ;
+----------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2vh1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+---------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                ;
+----------------+------------------+---------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                              ;
+----------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_3vh1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add ;
+---------------------------------------+-------------------+----------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                     ;
+---------------------------------------+-------------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                                  ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                  ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                                  ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                  ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                  ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                  ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                  ;
; MULTIPLIER_ACLR0                      ; ACLR3             ; Untyped                                                  ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                  ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                  ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED      ; Untyped                                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                           ;
; OUTPUT_ACLR                           ; ACLR1             ; Untyped                                                  ;
; OUTPUT_REGISTER                       ; CLOCK1            ; Untyped                                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                  ;
; port_addnsub1                         ; PORT_CONNECTIVITY ; Untyped                                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                  ;
; port_signa                            ; PORT_CONNECTIVITY ; Untyped                                                  ;
; port_signb                            ; PORT_CONNECTIVITY ; Untyped                                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                  ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped                                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped                                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED      ; Untyped                                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED      ; Untyped                                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                                  ;
; WIDTH_A                               ; 32                ; Signed Integer                                           ;
; WIDTH_B                               ; 32                ; Signed Integer                                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                  ;
; WIDTH_RESULT                          ; 64                ; Signed Integer                                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                  ;
; CBXI_PARAMETER                        ; mult_add_om72     ; Untyped                                                  ;
; DEVICE_FAMILY                         ; Stratix II        ; Untyped                                                  ;
+---------------------------------------+-------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                   ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                 ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                         ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                      ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                               ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                               ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                      ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                               ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                               ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                      ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Stratix II                      ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_s892                 ; Untyped                                                                                                                                                      ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                              ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                              ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                     ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_dd22      ; Untyped                                                                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                   ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                         ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                         ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                         ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                         ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                 ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                         ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                         ;
; sld_sim_action          ;                        ; String                                                                                                                                                 ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                         ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                 ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                 ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 9           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_7o21 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Stratix II  ; Untyped                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 9           ; Untyped                                                                             ;
; CBXI_PARAMETER          ; scfifo_7o21 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+-------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                  ;
+-------------------------+----------------------------------+-------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                        ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                       ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                        ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                        ;
; RESERVED                ; 0                                ; Signed Integer                                        ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                        ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                        ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                        ;
+-------------------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onchip_ram:the_onchip_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; onchip_ram.hex       ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 16384                ; Signed Integer                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_mud1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:the_pll|altpllpll:the_pll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; AUTO              ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Signed Integer                                 ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                 ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; -3500             ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Stratix II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                        ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                        ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                        ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                        ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Stratix II        ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart1:the_uart1|uart1_rx:the_uart1_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Stratix II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 0                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                                          ;
; Entity Instance                           ; cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                  ;
; Entity Instance                           ; cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 22                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 22                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                   ;
; Entity Instance                           ; cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                   ;
; Entity Instance                           ; cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                   ;
; Entity Instance                           ; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                   ;
; Entity Instance                           ; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                   ;
; Entity Instance                           ; onchip_ram:the_onchip_ram|altsyncram:the_altsyncram                                                                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                               ;
+---------------------------------------+-------------------------------------------------------------------------+
; Name                                  ; Value                                                                   ;
+---------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                       ;
; Entity Instance                       ; cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                     ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                       ;
;     -- port_signa                     ; PORT_CONNECTIVITY                                                       ;
;     -- port_signb                     ; PORT_CONNECTIVITY                                                       ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                ;
;     -- WIDTH_A                        ; 32                                                                      ;
;     -- WIDTH_B                        ; 32                                                                      ;
;     -- WIDTH_RESULT                   ; 64                                                                      ;
+---------------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                ;
+----------------------------+--------------------------------------------------------------------------------+
; Name                       ; Value                                                                          ;
+----------------------------+--------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                              ;
; Entity Instance            ; jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 8                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                   ;
;     -- lpm_width           ; 8                                                                              ;
;     -- LPM_NUMWORDS        ; 64                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                            ;
;     -- USE_EAB             ; ON                                                                             ;
+----------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; pll:the_pll|altpllpll:the_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; AUTO                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "uart1:the_uart1|uart1_regs:the_uart1_regs" ;
+--------+-------+----------+-------------------------------------------+
; Port   ; Type  ; Severity ; Details                                   ;
+--------+-------+----------+-------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                              ;
+--------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "uart1:the_uart1|uart1_rx:the_uart1_rx" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "uart1:the_uart1|uart1_tx:the_uart1_tx" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                          ;
+--------+-------+----------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart1_s1_arbitrator:the_uart1_s1"                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; uart1_s1_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart1_s1_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clrn           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                                                          ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1" ;
+--------------------+-------+----------+-----------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                               ;
+--------------------+-------+----------+-----------------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                                          ;
+--------------------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII_stratixII_2s60_standard_clock_1_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_1_in"                                          ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                          ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; niosii_stratixii_2s60_standard_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0" ;
+--------------------+-------+----------+-----------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                               ;
+--------------------+-------+----------+-----------------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                                          ;
+--------------------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NiosII_stratixII_2s60_standard_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_0_in"                                          ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                          ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; niosii_stratixii_2s60_standard_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Sep 30 17:50:50 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NiosII_stratixII_2s60_standard -c NiosII_stratixII_2s60_standard
Warning: Using design file NiosII_stratixII_2s60_standard.vhd, which is not specified as a design file for the current project, but contains definitions for 70 design units and 35 entities in project
    Info: Found design unit 1: NiosII_stratixII_2s60_standard_clock_0_in_arbitrator-europa
    Info: Found design unit 2: NiosII_stratixII_2s60_standard_clock_0_out_arbitrator-europa
    Info: Found design unit 3: NiosII_stratixII_2s60_standard_clock_1_in_arbitrator-europa
    Info: Found design unit 4: NiosII_stratixII_2s60_standard_clock_1_out_arbitrator-europa
    Info: Found design unit 5: button_pio_s1_arbitrator-europa
    Info: Found design unit 6: cpu_jtag_debug_module_arbitrator-europa
    Info: Found design unit 7: cpu_data_master_arbitrator-europa
    Info: Found design unit 8: cpu_instruction_master_arbitrator-europa
    Info: Found design unit 9: ext_ram_bus_avalon_slave_arbitrator-europa
    Info: Found design unit 10: ext_ram_bus_bridge_arbitrator-europa
    Info: Found design unit 11: high_res_timer_s1_arbitrator-europa
    Info: Found design unit 12: jtag_uart_avalon_jtag_slave_arbitrator-europa
    Info: Found design unit 13: lcd_display_control_slave_arbitrator-europa
    Info: Found design unit 14: led_pio_s1_arbitrator-europa
    Info: Found design unit 15: onchip_ram_s1_arbitrator-europa
    Info: Found design unit 16: performance_counter_control_slave_arbitrator-europa
    Info: Found design unit 17: pll_s1_arbitrator-europa
    Info: Found design unit 18: reconfig_request_pio_s1_arbitrator-europa
    Info: Found design unit 19: rdv_fifo_for_cpu_data_master_to_sdram_s1_module-europa
    Info: Found design unit 20: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module-europa
    Info: Found design unit 21: sdram_s1_arbitrator-europa
    Info: Found design unit 22: seven_seg_pio_s1_arbitrator-europa
    Info: Found design unit 23: sys_clk_timer_s1_arbitrator-europa
    Info: Found design unit 24: sysid_control_slave_arbitrator-europa
    Info: Found design unit 25: uart1_s1_arbitrator-europa
    Info: Found design unit 26: NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module-europa
    Info: Found design unit 27: NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module-europa
    Info: Found design unit 28: NiosII_stratixII_2s60_standard-europa
    Info: Found design unit 29: ext_flash_lane0_module-europa
    Info: Found design unit 30: ext_flash-europa
    Info: Found design unit 31: ext_ram_lane0_module-europa
    Info: Found design unit 32: ext_ram_lane1_module-europa
    Info: Found design unit 33: ext_ram_lane2_module-europa
    Info: Found design unit 34: ext_ram_lane3_module-europa
    Info: Found design unit 35: ext_ram-europa
    Info: Found entity 1: NiosII_stratixII_2s60_standard_clock_0_in_arbitrator
    Info: Found entity 2: NiosII_stratixII_2s60_standard_clock_0_out_arbitrator
    Info: Found entity 3: NiosII_stratixII_2s60_standard_clock_1_in_arbitrator
    Info: Found entity 4: NiosII_stratixII_2s60_standard_clock_1_out_arbitrator
    Info: Found entity 5: button_pio_s1_arbitrator
    Info: Found entity 6: cpu_jtag_debug_module_arbitrator
    Info: Found entity 7: cpu_data_master_arbitrator
    Info: Found entity 8: cpu_instruction_master_arbitrator
    Info: Found entity 9: ext_ram_bus_avalon_slave_arbitrator
    Info: Found entity 10: ext_ram_bus_bridge_arbitrator
    Info: Found entity 11: high_res_timer_s1_arbitrator
    Info: Found entity 12: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 13: lcd_display_control_slave_arbitrator
    Info: Found entity 14: led_pio_s1_arbitrator
    Info: Found entity 15: onchip_ram_s1_arbitrator
    Info: Found entity 16: performance_counter_control_slave_arbitrator
    Info: Found entity 17: pll_s1_arbitrator
    Info: Found entity 18: reconfig_request_pio_s1_arbitrator
    Info: Found entity 19: rdv_fifo_for_cpu_data_master_to_sdram_s1_module
    Info: Found entity 20: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module
    Info: Found entity 21: sdram_s1_arbitrator
    Info: Found entity 22: seven_seg_pio_s1_arbitrator
    Info: Found entity 23: sys_clk_timer_s1_arbitrator
    Info: Found entity 24: sysid_control_slave_arbitrator
    Info: Found entity 25: uart1_s1_arbitrator
    Info: Found entity 26: NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module
    Info: Found entity 27: NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module
    Info: Found entity 28: NiosII_stratixII_2s60_standard
    Info: Found entity 29: ext_flash_lane0_module
    Info: Found entity 30: ext_flash
    Info: Found entity 31: ext_ram_lane0_module
    Info: Found entity 32: ext_ram_lane1_module
    Info: Found entity 33: ext_ram_lane2_module
    Info: Found entity 34: ext_ram_lane3_module
    Info: Found entity 35: ext_ram
Info: Elaborating entity "NiosII_stratixII_2s60_standard" for the top level hierarchy
Info: Elaborating entity "NiosII_stratixII_2s60_standard_clock_0_in_arbitrator" for hierarchy "NiosII_stratixII_2s60_standard_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_0_in"
Warning (10541): VHDL Signal Declaration warning at NiosII_stratixII_2s60_standard.vhd(59): used implicit default value for signal "cpu_data_master_read_data_valid_NiosII_stratixII_2s60_standard_clock_0_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "NiosII_stratixII_2s60_standard_clock_0_out_arbitrator" for hierarchy "NiosII_stratixII_2s60_standard_clock_0_out_arbitrator:the_NiosII_stratixII_2s60_standard_clock_0_out"
Warning: Using design file NiosII_stratixII_2s60_standard_clock_0.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse-europa
    Info: Found design unit 2: NiosII_stratixII_2s60_standard_clock_0_slave_FSM-europa
    Info: Found design unit 3: NiosII_stratixII_2s60_standard_clock_0_master_FSM-europa
    Info: Found design unit 4: NiosII_stratixII_2s60_standard_clock_0_bit_pipe-europa
    Info: Found design unit 5: NiosII_stratixII_2s60_standard_clock_0-europa
    Info: Found entity 1: NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse
    Info: Found entity 2: NiosII_stratixII_2s60_standard_clock_0_slave_FSM
    Info: Found entity 3: NiosII_stratixII_2s60_standard_clock_0_master_FSM
    Info: Found entity 4: NiosII_stratixII_2s60_standard_clock_0_bit_pipe
    Info: Found entity 5: NiosII_stratixII_2s60_standard_clock_0
Info: Elaborating entity "NiosII_stratixII_2s60_standard_clock_0" for hierarchy "NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Info: Elaborating entity "NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse" for hierarchy "NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "NiosII_stratixII_2s60_standard_clock_0_slave_FSM" for hierarchy "NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "NiosII_stratixII_2s60_standard_clock_0_master_FSM" for hierarchy "NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "NiosII_stratixII_2s60_standard_clock_0_bit_pipe" for hierarchy "NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "NiosII_stratixII_2s60_standard_clock_1_in_arbitrator" for hierarchy "NiosII_stratixII_2s60_standard_clock_1_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_1_in"
Warning (10541): VHDL Signal Declaration warning at NiosII_stratixII_2s60_standard.vhd(542): used implicit default value for signal "cpu_data_master_read_data_valid_NiosII_stratixII_2s60_standard_clock_1_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "NiosII_stratixII_2s60_standard_clock_1_out_arbitrator" for hierarchy "NiosII_stratixII_2s60_standard_clock_1_out_arbitrator:the_NiosII_stratixII_2s60_standard_clock_1_out"
Warning: Using design file NiosII_stratixII_2s60_standard_clock_1.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse-europa
    Info: Found design unit 2: NiosII_stratixII_2s60_standard_clock_1_slave_FSM-europa
    Info: Found design unit 3: NiosII_stratixII_2s60_standard_clock_1_master_FSM-europa
    Info: Found design unit 4: NiosII_stratixII_2s60_standard_clock_1_bit_pipe-europa
    Info: Found design unit 5: NiosII_stratixII_2s60_standard_clock_1-europa
    Info: Found entity 1: NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse
    Info: Found entity 2: NiosII_stratixII_2s60_standard_clock_1_slave_FSM
    Info: Found entity 3: NiosII_stratixII_2s60_standard_clock_1_master_FSM
    Info: Found entity 4: NiosII_stratixII_2s60_standard_clock_1_bit_pipe
    Info: Found entity 5: NiosII_stratixII_2s60_standard_clock_1
Info: Elaborating entity "NiosII_stratixII_2s60_standard_clock_1" for hierarchy "NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1"
Info: Elaborating entity "NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse" for hierarchy "NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "NiosII_stratixII_2s60_standard_clock_1_slave_FSM" for hierarchy "NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_slave_FSM:slave_FSM"
Info: Elaborating entity "NiosII_stratixII_2s60_standard_clock_1_master_FSM" for hierarchy "NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_master_FSM:master_FSM"
Info: Elaborating entity "NiosII_stratixII_2s60_standard_clock_1_bit_pipe" for hierarchy "NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "button_pio_s1_arbitrator" for hierarchy "button_pio_s1_arbitrator:the_button_pio_s1"
Warning (10541): VHDL Signal Declaration warning at NiosII_stratixII_2s60_standard.vhd(1020): used implicit default value for signal "cpu_data_master_read_data_valid_button_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file button_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: button_pio-europa
    Info: Found entity 1: button_pio
Info: Elaborating entity "button_pio" for hierarchy "button_pio:the_button_pio"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Warning (10541): VHDL Signal Declaration warning at NiosII_stratixII_2s60_standard.vhd(1261): used implicit default value for signal "cpu_data_master_read_data_valid_cpu_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "cpu_data_master_arbitrator:the_cpu_data_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Found 48 design units, including 24 entities, in source file cpu.vhd
    Info: Found design unit 1: cpu_ic_data_module-europa
    Info: Found design unit 2: cpu_ic_tag_module-europa
    Info: Found design unit 3: cpu_register_bank_a_module-europa
    Info: Found design unit 4: cpu_register_bank_b_module-europa
    Info: Found design unit 5: cpu_nios2_oci_debug-europa
    Info: Found design unit 6: cpu_ociram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 7: cpu_nios2_ocimem-europa
    Info: Found design unit 8: cpu_nios2_avalon_reg-europa
    Info: Found design unit 9: cpu_nios2_oci_break-europa
    Info: Found design unit 10: cpu_nios2_oci_xbrk-europa
    Info: Found design unit 11: cpu_nios2_oci_dbrk-europa
    Info: Found design unit 12: cpu_nios2_oci_itrace-europa
    Info: Found design unit 13: cpu_nios2_oci_td_mode-europa
    Info: Found design unit 14: cpu_nios2_oci_dtrace-europa
    Info: Found design unit 15: cpu_nios2_oci_compute_tm_count-europa
    Info: Found design unit 16: cpu_nios2_oci_fifowp_inc-europa
    Info: Found design unit 17: cpu_nios2_oci_fifocount_inc-europa
    Info: Found design unit 18: cpu_nios2_oci_fifo-europa
    Info: Found design unit 19: cpu_nios2_oci_pib-europa
    Info: Found design unit 20: cpu_traceram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 21: cpu_nios2_oci_im-europa
    Info: Found design unit 22: cpu_nios2_performance_monitors-europa
    Info: Found design unit 23: cpu_nios2_oci-europa
    Info: Found design unit 24: cpu-europa
    Info: Found entity 1: cpu_ic_data_module
    Info: Found entity 2: cpu_ic_tag_module
    Info: Found entity 3: cpu_register_bank_a_module
    Info: Found entity 4: cpu_register_bank_b_module
    Info: Found entity 5: cpu_nios2_oci_debug
    Info: Found entity 6: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 7: cpu_nios2_ocimem
    Info: Found entity 8: cpu_nios2_avalon_reg
    Info: Found entity 9: cpu_nios2_oci_break
    Info: Found entity 10: cpu_nios2_oci_xbrk
    Info: Found entity 11: cpu_nios2_oci_dbrk
    Info: Found entity 12: cpu_nios2_oci_itrace
    Info: Found entity 13: cpu_nios2_oci_td_mode
    Info: Found entity 14: cpu_nios2_oci_dtrace
    Info: Found entity 15: cpu_nios2_oci_compute_tm_count
    Info: Found entity 16: cpu_nios2_oci_fifowp_inc
    Info: Found entity 17: cpu_nios2_oci_fifocount_inc
    Info: Found entity 18: cpu_nios2_oci_fifo
    Info: Found entity 19: cpu_nios2_oci_pib
    Info: Found entity 20: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 21: cpu_nios2_oci_im
    Info: Found entity 22: cpu_nios2_performance_monitors
    Info: Found entity 23: cpu_nios2_oci
    Info: Found entity 24: cpu
Info: Elaborating entity "cpu" for hierarchy "cpu:the_cpu"
Warning: Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_test_bench-europa
    Info: Found entity 1: cpu_test_bench
Info: Elaborating entity "cpu_test_bench" for hierarchy "cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_ic_data_module" for hierarchy "cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b6e1.tdf
    Info: Found entity 1: altsyncram_b6e1
Info: Elaborating entity "altsyncram_b6e1" for hierarchy "cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_b6e1:auto_generated"
Info: Elaborating entity "cpu_ic_tag_module" for hierarchy "cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "22"
    Info: Parameter "width_b" = "22"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v8i1.tdf
    Info: Found entity 1: altsyncram_v8i1
Info: Elaborating entity "altsyncram_v8i1" for hierarchy "cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_v8i1:auto_generated"
Info: Elaborating entity "cpu_register_bank_a_module" for hierarchy "cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2vh1.tdf
    Info: Found entity 1: altsyncram_2vh1
Info: Elaborating entity "altsyncram_2vh1" for hierarchy "cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_2vh1:auto_generated"
Info: Elaborating entity "cpu_register_bank_b_module" for hierarchy "cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3vh1.tdf
    Info: Found entity 1: altsyncram_3vh1
Info: Elaborating entity "altsyncram_3vh1" for hierarchy "cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_3vh1:auto_generated"
Warning: Using design file cpu_mult_cell.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_mult_cell-europa
    Info: Found entity 1: cpu_mult_cell
Info: Elaborating entity "cpu_mult_cell" for hierarchy "cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add"
Info: Elaborated megafunction instantiation "cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add"
Info: Instantiated megafunction "cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add" with the following parameter:
    Info: Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info: Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info: Parameter "dedicated_multiplier_circuitry" = "YES"
    Info: Parameter "input_aclr_a0" = "ACLR0"
    Info: Parameter "input_aclr_b0" = "ACLR0"
    Info: Parameter "input_register_a0" = "CLOCK0"
    Info: Parameter "input_register_b0" = "CLOCK0"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "STRATIXII"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_register0" = "UNREGISTERED"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_aclr" = "ACLR1"
    Info: Parameter "output_register" = "CLOCK1"
    Info: Parameter "signed_aclr_a" = "ACLR0"
    Info: Parameter "signed_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "UNREGISTERED"
    Info: Parameter "signed_pipeline_register_b" = "UNREGISTERED"
    Info: Parameter "signed_register_a" = "CLOCK0"
    Info: Parameter "signed_register_b" = "CLOCK0"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_result" = "64"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_om72.tdf
    Info: Found entity 1: mult_add_om72
Info: Elaborating entity "mult_add_om72" for hierarchy "cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "STRATIXII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s892.tdf
    Info: Found entity 1: altsyncram_s892
Info: Elaborating entity "altsyncram_s892" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_s892:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_oci_test_bench-europa
    Info: Found entity 1: cpu_oci_test_bench
Info: Elaborating entity "cpu_oci_test_bench" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = ""
    Info: Parameter "intended_device_family" = "STRATIXII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dd22.tdf
    Info: Found entity 1: altsyncram_dd22
Info: Elaborating entity "altsyncram_dd22" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_jtag_debug_module_wrapper-europa
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at cpu_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range
Warning: Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_jtag_debug_module_tck-europa
    Info: Found entity 1: cpu_jtag_debug_module_tck
Info: Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Warning: Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_jtag_debug_module_sysclk-europa
    Info: Found entity 1: cpu_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Instantiated megafunction "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborating entity "ext_ram_bus_avalon_slave_arbitrator" for hierarchy "ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "high_res_timer_s1_arbitrator" for hierarchy "high_res_timer_s1_arbitrator:the_high_res_timer_s1"
Warning (10541): VHDL Signal Declaration warning at NiosII_stratixII_2s60_standard.vhd(3387): used implicit default value for signal "cpu_data_master_read_data_valid_high_res_timer_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file high_res_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: high_res_timer-europa
    Info: Found entity 1: high_res_timer
Info: Elaborating entity "high_res_timer" for hierarchy "high_res_timer:the_high_res_timer"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning (10541): VHDL Signal Declaration warning at NiosII_stratixII_2s60_standard.vhd(3629): used implicit default value for signal "cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info: Found design unit 1: jtag_uart_log_module-europa
    Info: Found design unit 2: jtag_uart_sim_scfifo_w-europa
    Info: Found design unit 3: jtag_uart_scfifo_w-europa
    Info: Found design unit 4: jtag_uart_drom_module-europa
    Info: Found design unit 5: jtag_uart_sim_scfifo_r-europa
    Info: Found design unit 6: jtag_uart_scfifo_r-europa
    Info: Found design unit 7: jtag_uart-europa
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Elaborating entity "jtag_uart" for hierarchy "jtag_uart:the_jtag_uart"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_7o21.tdf
    Info: Found entity 1: scfifo_7o21
Info: Elaborating entity "scfifo_7o21" for hierarchy "jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_au21.tdf
    Info: Found entity 1: a_dpfifo_au21
Info: Elaborating entity "a_dpfifo_au21" for hierarchy "jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_tk7.tdf
    Info: Found entity 1: cntr_tk7
Info: Elaborating entity "cntr_tk7" for hierarchy "jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_7i21.tdf
    Info: Found entity 1: dpram_7i21
Info: Elaborating entity "dpram_7i21" for hierarchy "jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bul1.tdf
    Info: Found entity 1: altsyncram_bul1
Info: Elaborating entity "altsyncram_bul1" for hierarchy "jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_hkb.tdf
    Info: Found entity 1: cntr_hkb
Info: Elaborating entity "cntr_hkb" for hierarchy "jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Instantiated megafunction "jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "lcd_display_control_slave_arbitrator" for hierarchy "lcd_display_control_slave_arbitrator:the_lcd_display_control_slave"
Warning (10541): VHDL Signal Declaration warning at NiosII_stratixII_2s60_standard.vhd(3882): used implicit default value for signal "cpu_data_master_read_data_valid_lcd_display_control_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file lcd_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lcd_display-europa
    Info: Found entity 1: lcd_display
Info: Elaborating entity "lcd_display" for hierarchy "lcd_display:the_lcd_display"
Info: Elaborating entity "led_pio_s1_arbitrator" for hierarchy "led_pio_s1_arbitrator:the_led_pio_s1"
Warning (10541): VHDL Signal Declaration warning at NiosII_stratixII_2s60_standard.vhd(4142): used implicit default value for signal "cpu_data_master_read_data_valid_led_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file led_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: led_pio-europa
    Info: Found entity 1: led_pio
Info: Elaborating entity "led_pio" for hierarchy "led_pio:the_led_pio"
Info: Elaborating entity "onchip_ram_s1_arbitrator" for hierarchy "onchip_ram_s1_arbitrator:the_onchip_ram_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file onchip_ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: onchip_ram-europa
    Info: Found entity 1: onchip_ram
Info: Elaborating entity "onchip_ram" for hierarchy "onchip_ram:the_onchip_ram"
Info: Elaborating entity "altsyncram" for hierarchy "onchip_ram:the_onchip_ram|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "onchip_ram:the_onchip_ram|altsyncram:the_altsyncram"
Info: Instantiated megafunction "onchip_ram:the_onchip_ram|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "onchip_ram.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "16384"
    Info: Parameter "numwords_a" = "16384"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "14"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mud1.tdf
    Info: Found entity 1: altsyncram_mud1
Info: Elaborating entity "altsyncram_mud1" for hierarchy "onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated"
Warning: Width of data items in "onchip_ram.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 2048 warnings, reporting 10
    Warning: Data at line (2) of memory initialization file "onchip_ram.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (3) of memory initialization file "onchip_ram.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (4) of memory initialization file "onchip_ram.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (5) of memory initialization file "onchip_ram.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (6) of memory initialization file "onchip_ram.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (7) of memory initialization file "onchip_ram.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (8) of memory initialization file "onchip_ram.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (9) of memory initialization file "onchip_ram.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (10) of memory initialization file "onchip_ram.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (11) of memory initialization file "onchip_ram.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info: Found 1 design units, including 1 entities, in source file db/decode_6pa.tdf
    Info: Found entity 1: decode_6pa
Info: Elaborating entity "decode_6pa" for hierarchy "onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|decode_6pa:decode3"
Info: Found 1 design units, including 1 entities, in source file db/mux_3lb.tdf
    Info: Found entity 1: mux_3lb
Info: Elaborating entity "mux_3lb" for hierarchy "onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|mux_3lb:mux2"
Info: Elaborating entity "performance_counter_control_slave_arbitrator" for hierarchy "performance_counter_control_slave_arbitrator:the_performance_counter_control_slave"
Warning: Using design file performance_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: performance_counter-europa
    Info: Found entity 1: performance_counter
Info: Elaborating entity "performance_counter" for hierarchy "performance_counter:the_performance_counter"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "pll_s1_arbitrator" for hierarchy "pll_s1_arbitrator:the_pll_s1"
Warning (10541): VHDL Signal Declaration warning at NiosII_stratixII_2s60_standard.vhd(5054): used implicit default value for signal "NiosII_stratixII_2s60_standard_clock_0_out_read_data_valid_pll_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file pll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: pll-europa
    Info: Found entity 1: pll
Info: Elaborating entity "pll" for hierarchy "pll:the_pll"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (10492): VHDL Process Statement warning at pll.vhd(172): signal "reset_input1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file altpllpll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpllpll-SYN
    Info: Found entity 1: altpllpll
Info: Elaborating entity "altpllpll" for hierarchy "pll:the_pll|altpllpll:the_pll"
Info: Elaborating entity "altpll" for hierarchy "pll:the_pll|altpllpll:the_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll:the_pll|altpllpll:the_pll|altpll:altpll_component"
Info: Instantiated megafunction "pll:the_pll|altpllpll:the_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "-3500"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_enable0" = "PORT_UNUSED"
    Info: Parameter "port_enable1" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_sclkout0" = "PORT_UNUSED"
    Info: Parameter "port_sclkout1" = "PORT_UNUSED"
    Info: Parameter "spread_frequency" = "0"
Info: Elaborating entity "reconfig_request_pio_s1_arbitrator" for hierarchy "reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1"
Warning (10541): VHDL Signal Declaration warning at NiosII_stratixII_2s60_standard.vhd(5293): used implicit default value for signal "cpu_data_master_read_data_valid_reconfig_request_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file reconfig_request_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: reconfig_request_pio-europa
    Info: Found entity 1: reconfig_request_pio
Info: Elaborating entity "reconfig_request_pio" for hierarchy "reconfig_request_pio:the_reconfig_request_pio"
Info: Elaborating entity "sdram_s1_arbitrator" for hierarchy "sdram_s1_arbitrator:the_sdram_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_data_master_to_sdram_s1_module" for hierarchy "sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module" for hierarchy "sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file sdram.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info: Found design unit 1: sdram_input_efifo_module-europa
    Info: Found design unit 2: sdram-europa
    Info: Found entity 1: sdram_input_efifo_module
    Info: Found entity 2: sdram
Info: Elaborating entity "sdram" for hierarchy "sdram:the_sdram"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sdram_input_efifo_module" for hierarchy "sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "seven_seg_pio_s1_arbitrator" for hierarchy "seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1"
Warning (10541): VHDL Signal Declaration warning at NiosII_stratixII_2s60_standard.vhd(6768): used implicit default value for signal "cpu_data_master_read_data_valid_seven_seg_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file seven_seg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: seven_seg_pio-europa
    Info: Found entity 1: seven_seg_pio
Info: Elaborating entity "seven_seg_pio" for hierarchy "seven_seg_pio:the_seven_seg_pio"
Info: Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"
Warning (10541): VHDL Signal Declaration warning at NiosII_stratixII_2s60_standard.vhd(7004): used implicit default value for signal "cpu_data_master_read_data_valid_sys_clk_timer_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: sys_clk_timer-europa
    Info: Found entity 1: sys_clk_timer
Info: Elaborating entity "sys_clk_timer" for hierarchy "sys_clk_timer:the_sys_clk_timer"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (10541): VHDL Signal Declaration warning at NiosII_stratixII_2s60_standard.vhd(7240): used implicit default value for signal "cpu_data_master_read_data_valid_sysid_control_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: sysid-europa
    Info: Found entity 1: sysid
Info: Elaborating entity "sysid" for hierarchy "sysid:the_sysid"
Info: Elaborating entity "uart1_s1_arbitrator" for hierarchy "uart1_s1_arbitrator:the_uart1_s1"
Warning (10541): VHDL Signal Declaration warning at NiosII_stratixII_2s60_standard.vhd(7466): used implicit default value for signal "cpu_data_master_read_data_valid_uart1_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file uart1.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info: Found design unit 1: uart1_log_module-europa
    Info: Found design unit 2: uart1_tx-europa
    Info: Found design unit 3: uart1_rx_stimulus_source_character_source_rom_module-europa
    Info: Found design unit 4: uart1_rx_stimulus_source-europa
    Info: Found design unit 5: uart1_rx-europa
    Info: Found design unit 6: uart1_regs-europa
    Info: Found design unit 7: uart1-europa
    Info: Found entity 1: uart1_log_module
    Info: Found entity 2: uart1_tx
    Info: Found entity 3: uart1_rx_stimulus_source_character_source_rom_module
    Info: Found entity 4: uart1_rx_stimulus_source
    Info: Found entity 5: uart1_rx
    Info: Found entity 6: uart1_regs
    Info: Found entity 7: uart1
Info: Elaborating entity "uart1" for hierarchy "uart1:the_uart1"
Info: Elaborating entity "uart1_tx" for hierarchy "uart1:the_uart1|uart1_tx:the_uart1_tx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "uart1_rx" for hierarchy "uart1:the_uart1|uart1_rx:the_uart1_rx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "uart1_rx_stimulus_source" for hierarchy "uart1:the_uart1|uart1_rx:the_uart1_rx|uart1_rx_stimulus_source:the_uart1_rx_stimulus_source"
Info: Elaborating entity "uart1_regs" for hierarchy "uart1:the_uart1|uart1_regs:the_uart1_regs"
Info: Elaborating entity "NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module" for hierarchy "NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch"
Info: Elaborating entity "NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module" for hierarchy "NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_dd22:auto_generated|q_a[35]"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "zs_cke_from_the_sdram" is stuck at VCC
Info: Registers with preset signals will power-up high
Info: 181 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[63]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[62]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[61]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[60]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[59]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[58]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[57]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[56]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[55]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[54]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[53]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[52]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[51]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[50]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[49]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[48]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[47]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[46]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[45]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[44]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[43]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[42]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[41]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[40]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[39]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[38]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[37]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[36]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[35]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[34]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[33]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_3[32]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[63]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[62]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[61]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[60]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[59]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[58]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[57]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[56]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[55]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[54]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[53]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[52]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[51]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[50]" lost all its fanouts during netlist optimizations.
    Info: Register "performance_counter:the_performance_counter|event_counter_2[49]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Implemented 5602 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 95 output pins
    Info: Implemented 73 bidirectional pins
    Info: Implemented 5118 logic cells
    Info: Implemented 294 RAM segments
    Info: Implemented 1 ClockLock PLLs
    Info: Implemented 8 DSP elements
Info: Design contains 1 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info: Pin "reset_to_the_lan91c111" is virtual output pin
Warning: Ignored 2 Virtual Pin logic option assignments
    Warning: Ignored Virtual Pin assignment to "pll_c0_domain_reset".
    Warning: Ignored Virtual Pin assignment to "pll_c0_domain".
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 155 warnings
    Info: Peak virtual memory: 271 megabytes
    Info: Processing ended: Wed Sep 30 17:52:27 2009
    Info: Elapsed time: 00:01:37
    Info: Total CPU time (on all processors): 00:00:47


