<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2023-02-24T16:46:46" hostname="shashank-Latitude-3520" package="ecc" id="0" name="witness" tests="14" errors="0" failures="0" time="0" skipped="7">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="PASS"/>
</properties>
<testcase classname="witness" name="build execution" time="0">
</testcase>
<testcase classname="witness" name="Property ASSERT in top at top.sv:28" time="0" type="ASSERT" location="top.sv:28" id="ASSERT_DATA_NOT_RECOVERED">
<skipped />
</testcase>
<testcase classname="witness" name="Property ASSERT in top at top.sv:24" time="0" type="ASSERT" location="top.sv:24" id="ASSERT_DATA_RECOVERED">
<skipped />
</testcase>
<testcase classname="witness" name="Property ASSERT in top at top.sv:30" time="0" type="ASSERT" location="top.sv:30" id="ASSERT_DOUBLE_ED">
<skipped />
</testcase>
<testcase classname="witness" name="Property ASSERT in top at top.sv:21" time="0" type="ASSERT" location="top.sv:21" id="ASSERT_ERROR_PRESENT">
<skipped />
</testcase>
<testcase classname="witness" name="Property ASSERT in top at top.sv:26" time="0" type="ASSERT" location="top.sv:26" id="ASSERT_NO_DOUBLE_ED">
<skipped />
</testcase>
<testcase classname="witness" name="Property ASSERT in top at top.sv:29" time="0" type="ASSERT" location="top.sv:29" id="ASSERT_NO_SINGLE_ECC">
<skipped />
</testcase>
<testcase classname="witness" name="Property ASSERT in top at top.sv:25" time="0" type="ASSERT" location="top.sv:25" id="ASSERT_SINGLE_ECC">
<skipped />
</testcase>
<testcase classname="witness" name="Property COVER in top at top.sv:33" time="0" type="COVER" location="top.sv:33" id="COVER_ALL_0" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="witness" name="Property COVER in top at top.sv:35" time="0" type="COVER" location="top.sv:35" id="COVER_ERROR_0_POS" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="witness" name="Property COVER in top at top.sv:38" time="0" type="COVER" location="top.sv:38" id="COVER_ERROR_24_POS" tracefile="engine_0/trace2.vcd">
</testcase>
<testcase classname="witness" name="Property COVER in top at top.sv:36" time="0" type="COVER" location="top.sv:36" id="COVER_ERROR_38_POS" tracefile="engine_0/trace3.vcd">
</testcase>
<testcase classname="witness" name="Property COVER in top at top.sv:37" time="0" type="COVER" location="top.sv:37" id="COVER_ERROR_9_POS" tracefile="engine_0/trace4.vcd">
</testcase>
<testcase classname="witness" name="Property COVER in top at top.sv:34" time="0" type="COVER" location="top.sv:34" id="COVER_NON_0" tracefile="engine_0/trace6.vcd">
</testcase>
<testcase classname="witness" name="Property COVER in top at top.sv:39" time="0" type="COVER" location="top.sv:39" id="COVER_SED_DED_ZERO" tracefile="engine_0/trace5.vcd">
</testcase>
<system-out>SBY 16:46:46 [ecc_witness] Removing directory '/home/shashank/formal_verif_ecc/ecc_witness'.
SBY 16:46:46 [ecc_witness] Copy '/home/shashank/formal_verif_ecc/rvecc_encode.sv' to '/home/shashank/formal_verif_ecc/ecc_witness/src/rvecc_encode.sv'.
SBY 16:46:46 [ecc_witness] Copy '/home/shashank/formal_verif_ecc/rvecc_decode.sv' to '/home/shashank/formal_verif_ecc/ecc_witness/src/rvecc_decode.sv'.
SBY 16:46:46 [ecc_witness] Copy '/home/shashank/formal_verif_ecc/channel_model.sv' to '/home/shashank/formal_verif_ecc/ecc_witness/src/channel_model.sv'.
SBY 16:46:46 [ecc_witness] Copy '/home/shashank/formal_verif_ecc/top.sv' to '/home/shashank/formal_verif_ecc/ecc_witness/src/top.sv'.
SBY 16:46:46 [ecc_witness] engine_0: smtbmc boolector
SBY 16:46:46 [ecc_witness] base: starting process &quot;cd ecc_witness/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 16:46:46 [ecc_witness] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 16:46:46 [ecc_witness] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 16:46:46 [ecc_witness] base: This license was issued to Shashank V M.
SBY 16:46:46 [ecc_witness] base: Customer PoC: Shashank V M &lt;shashankmathew8@gmail.com&gt;.
SBY 16:46:46 [ecc_witness] base: VERIFIC-WARNING [VDB-1002] top.sv:2: net 'din_encoder[31]' does not have a driver
SBY 16:46:46 [ecc_witness] base: VERIFIC-WARNING [VDB-1002] top.sv:4: net 'error_pos1[5]' does not have a driver
SBY 16:46:46 [ecc_witness] base: VERIFIC-WARNING [VDB-1002] top.sv:4: net 'error_pos2[5]' does not have a driver
SBY 16:46:46 [ecc_witness] base: VERIFIC-WARNING [VDB-1002] top.sv:5: net 'decoder_en' does not have a driver
SBY 16:46:46 [ecc_witness] base: VERIFIC-WARNING [VDB-1002] top.sv:5: net 'sed_ded' does not have a driver
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\sed_ded is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\decoder_en is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [31] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [30] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [29] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [28] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [27] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [26] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [25] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [24] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [23] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [22] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [21] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [20] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [19] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [18] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [17] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [16] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [15] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [14] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [13] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [12] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [11] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [10] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [9] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [8] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [7] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [6] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [5] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [4] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [3] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [2] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [1] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\din_encoder [0] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\error_pos1 [5] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\error_pos1 [4] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\error_pos1 [3] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\error_pos1 [2] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\error_pos1 [1] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\error_pos1 [0] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\error_pos2 [5] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\error_pos2 [4] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\error_pos2 [3] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\error_pos2 [2] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\error_pos2 [1] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: Warning: Wire top.\error_pos2 [0] is used but has no driver.
SBY 16:46:46 [ecc_witness] base: finished (returncode=0)
SBY 16:46:46 [ecc_witness] prep: starting process &quot;cd ecc_witness/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 16:46:46 [ecc_witness] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 16:46:46 [ecc_witness] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 16:46:46 [ecc_witness] prep: This license was issued to Shashank V M.
SBY 16:46:46 [ecc_witness] prep: Customer PoC: Shashank V M &lt;shashankmathew8@gmail.com&gt;.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\sed_ded is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [31] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [30] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [29] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [28] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [27] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [26] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [25] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [24] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [23] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [22] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [21] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [20] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [19] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [18] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [17] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [16] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [15] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [14] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [13] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [12] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [11] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [10] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [9] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [8] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [7] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [6] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [5] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [4] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [3] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [2] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [1] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\din_encoder [0] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\error_pos1 [5] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\error_pos1 [4] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\error_pos1 [3] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\error_pos1 [2] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\error_pos1 [1] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\error_pos1 [0] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\error_pos2 [5] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\error_pos2 [4] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\error_pos2 [3] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\error_pos2 [2] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\error_pos2 [1] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\error_pos2 [0] is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: Warning: Wire top.\decoder_en is used but has no driver.
SBY 16:46:46 [ecc_witness] prep: finished (returncode=0)
SBY 16:46:46 [ecc_witness] smt2: starting process &quot;cd ecc_witness/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 16:46:46 [ecc_witness] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 16:46:46 [ecc_witness] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 16:46:46 [ecc_witness] smt2: This license was issued to Shashank V M.
SBY 16:46:46 [ecc_witness] smt2: Customer PoC: Shashank V M &lt;shashankmathew8@gmail.com&gt;.
SBY 16:46:46 [ecc_witness] smt2: finished (returncode=0)
SBY 16:46:46 [ecc_witness] engine_0: starting process &quot;cd ecc_witness; yosys-smtbmc -s boolector --presat --unroll -c --noprogress -t 20  --append 0 --dump-vcd engine_0/trace%.vcd --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Solver: boolector
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Reached cover statement at COVER_ALL_0 in step 0.
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace0.yw
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Reached cover statement at COVER_ERROR_0_POS in step 0.
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace1.vcd
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace1.smtc
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace1.yw
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Reached cover statement at COVER_ERROR_24_POS in step 0.
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace2.vcd
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace2.smtc
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace2.yw
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Reached cover statement at COVER_ERROR_38_POS in step 0.
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace3.vcd
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace3.smtc
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace3.yw
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Reached cover statement at COVER_ERROR_9_POS in step 0.
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace4.vcd
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace4_tb.v
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace4.smtc
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace4.yw
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Reached cover statement at COVER_SED_DED_ZERO in step 0.
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace5.vcd
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace5_tb.v
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace5.smtc
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace5.yw
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Reached cover statement at COVER_NON_0 in step 0.
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace6.vcd
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace6_tb.v
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace6.smtc
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace6.yw
SBY 16:46:46 [ecc_witness] engine_0: ##   0:00:00  Status: passed
SBY 16:46:46 [ecc_witness] engine_0: finished (returncode=0)
SBY 16:46:46 [ecc_witness] engine_0: Status returned by engine: pass
SBY 16:46:46 [ecc_witness] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 16:46:46 [ecc_witness] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 16:46:46 [ecc_witness] summary: engine_0 (smtbmc boolector) returned pass
SBY 16:46:46 [ecc_witness] summary: cover trace: ecc_witness/engine_0/trace0.vcd
SBY 16:46:46 [ecc_witness] summary:   reached cover statement top.COVER_ALL_0 at top.sv:33 in step 0
SBY 16:46:46 [ecc_witness] summary: cover trace: ecc_witness/engine_0/trace1.vcd
SBY 16:46:46 [ecc_witness] summary:   reached cover statement top.COVER_ERROR_0_POS at top.sv:35 in step 0
SBY 16:46:46 [ecc_witness] summary: cover trace: ecc_witness/engine_0/trace2.vcd
SBY 16:46:46 [ecc_witness] summary:   reached cover statement top.COVER_ERROR_24_POS at top.sv:38 in step 0
SBY 16:46:46 [ecc_witness] summary: cover trace: ecc_witness/engine_0/trace3.vcd
SBY 16:46:46 [ecc_witness] summary:   reached cover statement top.COVER_ERROR_38_POS at top.sv:36 in step 0
SBY 16:46:46 [ecc_witness] summary: cover trace: ecc_witness/engine_0/trace4.vcd
SBY 16:46:46 [ecc_witness] summary:   reached cover statement top.COVER_ERROR_9_POS at top.sv:37 in step 0
SBY 16:46:46 [ecc_witness] summary: and 2 further traces
SBY 16:46:46 [ecc_witness] summary: see ecc_witness/PASS for a complete summary
SBY 16:46:46 [ecc_witness] DONE (PASS, rc=0)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
