---
- accessor: true
  area: 0
  name: OTP_PRG
  size: 4
  address: 0
  desc: Indicates which parts of HW OTP memory have been programmed and are now write
    protected.
  fields:
  - name: OTP_PRG_FEAT_DIS
    width: 1
    desc: 'Set to ‘1’ to indicate that the FEAT_DIS has been programmed. Note: Setting
      this bit write protects the FEAT_DIS memory; OTP HW shall prevent writing to
      this memory once this bit is set.'
    offset: 3
  - name: OTP_PRG_PARTID
    width: 1
    desc: 'Set to ‘1’ to indicate that the PARTID has been programmed. Note: Setting
      this bit write protects the PARTID memory; OTP HW shall prevent writing to this
      memory once this bit is set.'
    offset: 2
  - name: OTP_PRG_JTAG_UUID
    width: 1
    desc: |-
      Set to ‘1’ to indicate that JTAG_UUID has been programmed.
      Note: Setting this bit write protects the JTAG_UUID memory; OTP HW shall prevent writing to this memory once this bit is set.
    offset: 1
  - name: OTP_PRG_SECURE_JTAG
    width: 1
    desc: |-
      Set to ‘1’ to indicate that SECURE_JTAG has been programmed.
      Note: Setting this bit write protects the SECURE_JTAG memory; OTP
      HW shall prevent writing to this memory once this bit is set.
    offset: 0
  prod_ate: true
  prod_cust: true
  init_hw: X


- accessor: true
  area: 0
  name: FEAT_DIS
  size: 1
  address: 4
  desc: Indicates which features are disabled. status will is reflected in CPU:CPU_REGS:OTP_STAT
  fields:
  - name: RTE_DISABLE
    width: 1
    desc: RTE is disabled for LAN9668
    offset: 5
  - name: SERDES2_DISABLE
    width: 1
    desc: SERDES2 is disabled for LAN9662
    offset: 4
  - name: CAN_DISABLE
    width: 1
    desc: Set to ‘1’ to disable CAN.
    offset: 3
  - name: CPU_SEC_DBG_DISABLE
    width: 1
    desc: Set to ‘1’ to disable secure debug for the CPU.
    offset: 2
  - name: CPU_DBG_DISABLE
    width: 1
    desc: Set to ‘1’ to disable debug for the CPU.
    offset: 1
  - name: CPU_DISABLE
    width: 1
    desc: Set to ‘1’ to disable the internal CPU.
    offset: 0
  prod_ate: true
  init_hw: X


- accessor: true
  area: 0
  name: PARTID
  size: 2
  address: 5
  desc: 'Indicates the Part ID. Is reflected in DEVCPU_GCB:CHIP_REGS:CHIP_ID.PART_ID '
  fields: []
  prod_ate: true
  init_hw: X

- name: TST_TRK
  area: 0
  size: 1
  address: 7
  desc: Test tracking
  fields: []
  prod_probe: true

- accessor: true
  area: 0
  name: SERIAL_NUMBER
  size: 8
  address: 8
  desc: Production serial number
  fields: []
  init_boot: BL2


- name: SECURE_JTAG
  area: 0
  size: 4
  address: 16
  desc: Indicates the Secure JTAG mode of operation.
  fields:
  - accessor: true
    name: JTAG_DISABLE
    width: 1
    desc: When set JTAG mode is set to “Closed”. This has priority over JTAG_MODE[1:0]
      setting.
    offset: 27
  - accessor: true
    name: JTAG_MODE
    width: 2
    desc: |-
      JTAG Mode of operation:
      §   00b - Open: Full JTAG access to CPU and boundary scan/test controller. Default state of the device.
      §   01b - Secure Mode 1: CPU JTAG access only available via secret key based challenge/response authentication. IEEE 1149.1 boundary scan supported when locked. Access to all other test modes are available after device is unlocked.
      §   10b - Secure Mode 2: JTAG access only available via secret key based challenge/response authentication. IEEE 1149.1 boundary scan not supported when locked.
      §   11b - Closed: Access is permanently disabled to both JTAG controllers.
      The value of this 2 bit field is forwarded to SJTAG:SJTAG_REGS:CTL.SJTAG_MODE
    offset: 0
  prod_cust: true
  init_hw: X


- name: WAFER_TRK
  area: 0
  size: 7
  address: 20
  desc: 'Wafer tracking info '
  fields: []
  prod_probe: true


- name: JTAG_UUID
  area: 0
  size: 10
  address: 0x20
  desc: 'Contains the 10-byte JTAG UUID. '
  fields: []
  prod_ate: true
  init_hw: X

- name: TRIM
  area: 0
  size: 8
  emu: false
  address: 0x30
  desc:
  fields:
  - name: UVOV_TRIM0
    width: 6
    desc: UVOV 0 trim value
    offset: 37
  - name: UVOV_TRIM1
    width: 6
    desc: UVOV 1 trim value
    offset: 31
  - name: UVOV_TRIM2
    width: 6
    desc: UVOV 2 trim value
    offset: 25
  - name: UVOV_TRIM3
    width: 6
    desc: UVOV 3 trim value
    offset: 19
  - name: COM_BIAS_BG_TC_TRIM
    width: 5
    desc: Common for all units (bench characterization)
    offset: 14
  - name: COM_BIAS_BG_MAG_TRIM
    width: 6
    desc: Trim bits are determined in ATE trim sequence and vary from part to part
    offset: 8
  - name: COM_RBIAS_TC_TRIM
    width: 2
    desc: Common for all units (bench characterization)
    offset: 6
  - name: COM_RBIAS_MAG_TRIM
    width: 6
    desc: Trim bits are determined in ATE trim sequence and vary from part to part
    offset: 0


- name: PROTECT_OTP_WRITE
  init_hw: X
  area: 1
  size: 4
  address: 64
  desc: Indicates which regions of OTP memory are write protected.
  fields:
  - name: OTP_WRITE_PROTECT
    width: 8
    desc: |-
      Each bit in the OTP_WRITE_PROTECT[7:0] field corresponds to a region of OTP memory with bit 0 = region 0, bit 1 = region 1 etc.
      Writing a ‘1’ to a bit in the OTP_WRITE_PROTECT[7:0] field locks the corresponding region permanently from being written to.
    offset: 0


- name: PROTECT_REGION_ADDR
  init_hw: X
  area: 2
  size: 32
  address: 68
  desc:
  fields:
  - name: PROTECT_REGION0_START_ADDR
    width: 16
    desc: Start address of protected region 0.
    offset: 240
  - name: PROTECT_REGION0_END_ADDR
    width: 16
    desc: End address of protected region 0.
    offset: 224
  - name: PROTECT_REGION1_START_ADDR
    width: 16
    desc: Start address of protected region 1.
    offset: 208
  - name: PROTECT_REGION1_END_ADDR
    width: 16
    desc: End address of protected region 1.
    offset: 192
  - name: PROTECT_REGION2_START_ADDR
    width: 16
    desc: Start address of protected region 2.
    offset: 176
  - name: PROTECT_REGION2_END_ADDR
    width: 16
    desc: End address of protected region 2.
    offset: 160
  - name: PROTECT_REGION3_START_ADDR
    width: 16
    desc: Start address of protected region 3.
    offset: 144
  - name: PROTECT_REGION3_END_ADDR
    width: 16
    desc: End address of protected region 3.
    offset: 128
  - name: PROTECT_REGION4_START_ADDR
    width: 16
    desc: Start address of protected region 4.
    offset: 112
  - name: PROTECT_REGION4_END_ADDR
    width: 16
    desc: End address of protected region 4.
    offset: 96
  - name: PROTECT_REGION5_START_ADDR
    width: 16
    desc: Start address of protected region 5.
    offset: 80
  - name: PROTECT_REGION5_END_ADDR
    width: 16
    desc: End address of protected region 5.
    offset: 64
  - name: PROTECT_REGION6_START_ADDR
    width: 16
    desc: Start address of protected region 6.
    offset: 48
  - name: PROTECT_REGION6_END_ADDR
    width: 16
    desc: End address of protected region 6.
    offset: 32
  - name: PROTECT_REGION7_START_ADDR
    width: 16
    desc: Start address of protected region 7.
    offset: 16
  - name: PROTECT_REGION7_END_ADDR
    width: 16
    desc: End address of protected region 7.
    offset: 0
  prod_cust: true

- name: OTP_PCIE_FLAGS
  area: 3
  size: 4
  emu: false
  address: 0x64
  desc:
  fields:
  - name: OTP_PCIE_FLAGS_REVISION_ID
    width: 8
    emu: false
    desc: TODO
    offset: 8
  - name: OTP_PCIE_FLAGS_DISABLE_REV_3
    width: 1
    desc: TODO
    offset: 1
  - name: OTP_PCIE_FLAGS_DISABLE_REV_2
    width: 1
    desc: TODO
    offset: 0

- name: OTP_PCIE_CLASS_CODE
  size: 4
  area: 3
  emu: false
  desc: TODO
  address: 0x68
  fields: []

- name: OTP_PCIE_VENDOR_ID
  area: 3
  emu: false
  size: 2
  desc: TODO
  address: 0x6C
  fields: []

- name: OTP_PCIE_VENDOR_SUB_ID
  area: 3
  emu: false
  size: 2
  desc: TODO
  address: 0x6E
  fields: []

- name: OTP_PCIE_SUBSYSTEM_ID
  size: 2
  area: 3
  emu: false
  desc: TODO
  address: 0x70
  fields: []

- name: OTP_PCIE_SUBSYSTEM_VENDOR_ID
  size: 2
  area: 3
  emu: false
  desc: TODO
  address: 0x72
  fields: []



- accessor: true
  area: 4
  emu: true
  name: OTP_TBBR_ROTPK
  size: 32
  desc: SHA-256 has of the Root of trust Public Key. See <<TBBR>> for detailed description.
  address: 0x100
  fields: []

- accessor: true
  area: 4
  emu: true
  name: OTP_TBBR_HUK
  size: 32
  desc: TODO...
  address: 0x120
  fields: []

- accessor: true
  area: 4
  emu: true
  name: OTP_TBBR_EK
  size: 32
  desc: Endorsement key. TODO, See <<TBBR>> for details.
  address: 0x140
  fields: []

- accessor: true
  area: 4
  emu: true
  name: OTP_TBBR_SSK
  size: 32
  desc: Endorsement key. TODO, See <<TBBR>> for details.
  address: 0x160
  fields: []

- accessor: true
  area: 4
  emu: true
  name: OTP_SJTAG_SSK
  size: 32
  desc: Endorsement key. TODO, See <<TBBR>> for details.
  address: 0x180
  fields: []

- accessor: true
  area: 4
  emu: true
  name: OTP_FLAGS1
  size: 4
  address: 0x1A0
  desc:
  fields:
  - accessor: true
    name: OTP_FLAGS1_ENABLE_DDR_ENCRYPT
    width: 1
    desc: If set to one, encryption of DDR memory will be enabled. This is required
      to achieve a fully secured system, but it as a performance penalty as it introduce
      a longer latency to the DDR memory. Attacks based on snooping/altering the DDR
      bus are complicated, and not all designs may require this level of protection.
    offset: 0
  prod_cust: true

- accessor: true
  area: 4
  emu: true
  name: OTP_STRAP_DISABLE_MASK
  size: 2
  address: 0x1A4
  desc: This is a mask of disabled strapping values. Default is 0, meaning all strap modes are allowed.
  fields: []

- accessor: true
  area: 5
  emu: true
  name: OTP_TBBR_NTNVCT
  size: 32
  desc: TODO
  address: 0x200
  fields: []

- accessor: true
  area: 5
  emu: true
  name: OTP_TBBR_TNVCT
  size: 32
  desc: TODO
  address: 0x220
  fields: []
