00:47:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Xilinx\FPGA_Project\Zynq_TPG_HDMI\workspace\temp_xsdb_launch_script.tcl
00:48:03 INFO  : XSCT server has started successfully.
00:48:13 INFO  : Registering command handlers for Vitis TCF services
00:48:45 INFO  : plnx-install-location is set to ''
00:48:45 INFO  : Successfully done setting XSCT server connection channel  
00:48:45 INFO  : Successfully done query RDI_DATADIR 
00:48:45 INFO  : Successfully done setting workspace for the tool. 
00:50:35 INFO  : Successfully done sdx_reload_mss "D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/zynq_fsbl/zynq_fsbl_bsp/system.mss"
00:50:35 INFO  : Successfully done sdx_reload_mss "D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
11:28:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Xilinx\FPGA_Project\Zynq_TPG_HDMI\workspace\temp_xsdb_launch_script.tcl
11:28:55 INFO  : XSCT server has started successfully.
11:28:55 INFO  : plnx-install-location is set to ''
11:28:55 INFO  : Successfully done setting XSCT server connection channel  
11:28:55 INFO  : Successfully done setting workspace for the tool. 
11:29:00 INFO  : Registering command handlers for Vitis TCF services
11:29:27 INFO  : Successfully done query RDI_DATADIR 
13:43:39 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_TPG_VDMA_HDMI_Example'...
13:44:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa is already opened

13:45:48 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_TPG_VDMA_HDMI_Example'...
13:45:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa is already opened

15:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:37:59 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/bitstream/Zynq_TPG_HDMI_design_1_wrapper.bit"
15:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:38:35 INFO  : 'jtag frequency' command is executed.
15:38:35 INFO  : Context for 'APU' is selected.
15:38:35 INFO  : System reset is completed.
15:38:38 INFO  : 'after 3000' command is executed.
15:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:38:41 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/bitstream/Zynq_TPG_HDMI_design_1_wrapper.bit"
15:38:41 INFO  : Context for 'APU' is selected.
15:38:41 INFO  : Hardware design information is loaded from 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa'.
15:38:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:41 INFO  : Context for 'APU' is selected.
15:38:41 INFO  : Sourcing of 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/psinit/ps7_init.tcl' is done.
15:38:42 INFO  : 'ps7_init' command is executed.
15:38:42 INFO  : 'ps7_post_config' command is executed.
15:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:42 INFO  : The application 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/Debug/Zynq_TPG_VDMA_HDMI_Example.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/bitstream/Zynq_TPG_HDMI_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/Debug/Zynq_TPG_VDMA_HDMI_Example.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:43 INFO  : Memory regions updated for context APU
15:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:43 INFO  : 'con' command is executed.
15:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:43 INFO  : Launch script is exported to file 'D:\Xilinx\FPGA_Project\Zynq_TPG_HDMI\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_tpg_vdma_hdmi_example_system_standalone.tcl'
15:39:45 INFO  : Disconnected from the channel tcfchan#3.
15:39:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:39:45 INFO  : 'jtag frequency' command is executed.
15:39:45 INFO  : Context for 'APU' is selected.
15:39:45 INFO  : System reset is completed.
15:39:48 INFO  : 'after 3000' command is executed.
15:39:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:39:51 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/bitstream/Zynq_TPG_HDMI_design_1_wrapper.bit"
15:39:51 INFO  : Context for 'APU' is selected.
15:39:56 INFO  : Hardware design information is loaded from 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa'.
15:39:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:56 INFO  : Context for 'APU' is selected.
15:39:56 INFO  : Sourcing of 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/psinit/ps7_init.tcl' is done.
15:39:58 INFO  : 'ps7_init' command is executed.
15:39:58 INFO  : 'ps7_post_config' command is executed.
15:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:58 INFO  : The application 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/Debug/Zynq_TPG_VDMA_HDMI_Example.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/bitstream/Zynq_TPG_HDMI_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/Debug/Zynq_TPG_VDMA_HDMI_Example.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:58 INFO  : Memory regions updated for context APU
15:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:58 INFO  : 'con' command is executed.
15:39:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:39:58 INFO  : Launch script is exported to file 'D:\Xilinx\FPGA_Project\Zynq_TPG_HDMI\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_tpg_vdma_hdmi_example_system_standalone.tcl'
15:44:10 INFO  : Disconnected from the channel tcfchan#4.
15:44:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:44:11 INFO  : 'jtag frequency' command is executed.
15:44:11 INFO  : Context for 'APU' is selected.
15:44:11 INFO  : System reset is completed.
15:44:14 INFO  : 'after 3000' command is executed.
15:44:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:44:16 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/bitstream/Zynq_TPG_HDMI_design_1_wrapper.bit"
15:44:16 INFO  : Context for 'APU' is selected.
15:44:20 INFO  : Hardware design information is loaded from 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa'.
15:44:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:20 INFO  : Context for 'APU' is selected.
15:44:20 INFO  : Sourcing of 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/psinit/ps7_init.tcl' is done.
15:44:21 INFO  : 'ps7_init' command is executed.
15:44:21 INFO  : 'ps7_post_config' command is executed.
15:44:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:21 INFO  : The application 'D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/Debug/Zynq_TPG_VDMA_HDMI_Example.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/bitstream/Zynq_TPG_HDMI_design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/hw/Zynq_TPG_HDMI_design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/Debug/Zynq_TPG_VDMA_HDMI_Example.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:21 INFO  : Memory regions updated for context APU
15:44:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:21 INFO  : 'con' command is executed.
15:44:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:44:21 INFO  : Launch script is exported to file 'D:\Xilinx\FPGA_Project\Zynq_TPG_HDMI\workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_zynq_tpg_vdma_hdmi_example_system_standalone.tcl'
15:46:13 INFO  : Disconnected from the channel tcfchan#5.
