args = An object of class Arguments:
self.literals_per_product = 4
self.products_per_output = 2
self.products_in_total = 4
self.subxpat = True
self.subxpat_v2 = False
self.et = 32
self.clean = True
self.partitioning_percentage = 10
self.iterations = 1
self.grid = True
self.multiple = False
self.plot = False
self.imax = 3
self.omax = 2
self.sensitivity = -1
self.timeout = 10800
self.subgraph_size = 10
self.mode = 4
self.manual_nodes = []
self.population = 1
self.num_models = 1
self.min_labeling = False
self.shared = True
self.parallel = True
self.full_error_function = 1
self.sub_error_function = 1
self.et_partitioning = 'asc'
self.partial_labeling = True
self.num_subgraphs = 1
self.clean = True
self.encoding = 1
self.multilevel = False
self.lv=2
[34mcleaning...[39m
specs_obj = An object of Class TemplateSpecs:
self.template_name = 'SHAREDLOGIC'
self.exact_benchmark = 'adder_i10_o6'
self.benchmark_name = 'adder_i10_o6'
self.lpp = None
self.ppo = None
self.pit = None
self.lv = None
self.subxpat = True
self.subxpat_v2 = False
self.num_of_models = 1
self.et = 32
self.partitioning_percentage = 10
self.iterations = 1
self.grid = True
self.imax = 3
self.omax = 2
self.max_sensitivity = -1
self.sensitivity = 0
self.timeout = 10800.0
self.min_subgraph_size = 10
self.mode = 4
self.manual_nodes = []
self.population = 1
self.shared = True
self.multilevel = False
self.parallel = True
self.min_labeling = False
self.full_error_function = 1
self.sub_error_function = 1
self.et_partitioning = 'asc'
self.partial_labeling = True
self.keep_unsat_candidate = False

[34mShared SubXPAT started...[39m
path = 'output/report/grid_adder_i10_o6_7X4_et32_shared_subxpat__enc1_mode4_omax2_imax3_kucFalse_SHAREDLOGIC_time20240809:100057.csv'
[36miteration 1 with et 1, available error 32[39m
[36mcandidate adder_i10_o6[39m
[94mLabeling (explicit & parallel)... [0m[94mDone[0m
labeling_time = 1.8814423084259033
[34mPartition with omax=2 and feasibility constraints. Looking for largest partition[39m
[32msubgraph found -> SAT[39m[32m (#ofNodes=6)[39m
subgraph_extraction_time = 0.43284034729003906
subgraph exported at output/gv/subgraphs/adder_i10_o6_et1_mode4_omax2_serr1.gv
[34mGrid (7 X 4) and et=1 exploration started...[39m
[33mCell(0,1) at iteration 1 -> UNSAT[39m
[32mverifying all approximate circuits -> [39m[32mErrorEval PASS! with total wce = 1[39m
[32mCell = (1, 1) iteration = 1 -> sat (1 models found)[39m
[32mDesign ID       Area        Power     Delay
-----------  -------  -----------  --------
Exact        67.5792  2.4298e-05   0.287319
id0          64.2941  2.33405e-05  0.278015[39m
[32mtime = 120.68989372253418[39m
candidates = {'adder_i10_o6_et1_SHAREDLOGIC_enc1_id0.v': (64.2941, 2.3340522602670005e-05, 0.278015, (1, 1))}
[36miteration 2 with et 2, available error 32[39m
[36mcandidate adder_i10_o6_et1_SHAREDLOGIC_enc1_id0.v[39m
[94mLabeling (explicit & parallel)... [0m[94mDone[0m
labeling_time = 2.2590339183807373
[34mPartition with omax=2 and feasibility constraints. Looking for largest partition[39m
[32msubgraph found -> SAT[39m[32m (#ofNodes=15)[39m
subgraph_extraction_time = 0.41689109802246094
subgraph exported at output/gv/subgraphs/adder_i10_o6_et1_SHAREDLOGIC_enc1_id0_et2_mode4_omax2_serr1.gv
[34mGrid (7 X 4) and et=2 exploration started...[39m
[33mCell(0,1) at iteration 2 -> UNSAT[39m
[32mverifying all approximate circuits -> [39m[32mErrorEval PASS! with total wce = 2[39m
[32mCell = (1, 1) iteration = 2 -> sat (1 models found)[39m
[32mDesign ID       Area        Power     Delay
-----------  -------  -----------  --------
Exact        67.5792  2.4298e-05   0.287319
id0_0        47.8686  1.66177e-05  0.229553[39m
[32mtime = 234.87061142921448[39m
candidates = {'adder_i10_o6_et1_SHAREDLOGIC_enc1_id0_0.v': (47.8686, 1.661768874328e-05, 0.229553, (1, 1))}
[36miteration 3 with et 4, available error 32[39m
[36mcandidate adder_i10_o6_et1_SHAREDLOGIC_enc1_id0_0.v[39m
[94mLabeling (explicit & parallel)... [0m[94mDone[0m
labeling_time = 2.1648690700531006
[34mPartition with omax=2 and feasibility constraints. Looking for largest partition[39m
[32msubgraph found -> SAT[39m[32m (#ofNodes=15)[39m
subgraph_extraction_time = 0.3287172317504883
subgraph exported at output/gv/subgraphs/adder_i10_o6_et1_SHAREDLOGIC_enc1_id0_0_et4_mode4_omax2_serr1.gv
[34mGrid (7 X 4) and et=4 exploration started...[39m
[33mCell(0,1) at iteration 3 -> UNSAT[39m
[33mCell(1,1) at iteration 3 -> UNSAT[39m
[33mCell(2,1) at iteration 3 -> UNSAT[39m
[33mCell(3,1) at iteration 3 -> UNSAT[39m
[33mCell(4,1) at iteration 3 -> UNSAT[39m
[32mverifying all approximate circuits -> [39m[32mErrorEval PASS! with total wce = 4[39m
[32mCell = (2, 2) iteration = 3 -> sat (1 models found)[39m
[32mDesign ID       Area        Power     Delay
-----------  -------  -----------  --------
Exact        67.5792  2.4298e-05   0.287319
id0_0_0      35.6668  1.17685e-05  0.171782[39m
[32mtime = 381.37217140197754[39m
candidates = {'adder_i10_o6_et1_SHAREDLOGIC_enc1_id0_0_0.v': (35.6668, 1.1768458534790002e-05, 0.171782, (2, 2))}
[36miteration 4 with et 8, available error 32[39m
[36mcandidate adder_i10_o6_et1_SHAREDLOGIC_enc1_id0_0_0.v[39m
[94mLabeling (explicit & parallel)... [0m[94mDone[0m
labeling_time = 1.9825098514556885
[34mPartition with omax=2 and feasibility constraints. Looking for largest partition[39m
[32msubgraph found -> SAT[39m[32m (#ofNodes=15)[39m
subgraph_extraction_time = 0.2239525318145752
subgraph exported at output/gv/subgraphs/adder_i10_o6_et1_SHAREDLOGIC_enc1_id0_0_0_et8_mode4_omax2_serr1.gv
[34mGrid (7 X 4) and et=8 exploration started...[39m
[33mCell(0,1) at iteration 4 -> UNSAT[39m
[33mCell(1,1) at iteration 4 -> UNSAT[39m
[33mCell(2,1) at iteration 4 -> UNSAT[39m
[33mCell(3,1) at iteration 4 -> UNSAT[39m
[33mCell(4,1) at iteration 4 -> UNSAT[39m
[32mverifying all approximate circuits -> [39m[32mErrorEval PASS! with total wce = 8[39m
[32mCell = (2, 2) iteration = 4 -> sat (1 models found)[39m
[32mDesign ID       Area        Power     Delay
-----------  -------  -----------  --------
Exact        67.5792  2.4298e-05   0.287319
id0_0_0_0    23.465   7.19139e-06  0.11319[39m
[32mtime = 574.4817984104156[39m
candidates = {'adder_i10_o6_et1_SHAREDLOGIC_enc1_id0_0_0_0.v': (23.465, 7.191391432571e-06, 0.11319, (2, 2))}
[36miteration 5 with et 16, available error 32[39m
[36mcandidate adder_i10_o6_et1_SHAREDLOGIC_enc1_id0_0_0_0.v[39m
[94mLabeling (explicit & parallel)... [0m[94mDone[0m
labeling_time = 1.9002408981323242
[34mPartition with omax=2 and feasibility constraints. Looking for largest partition[39m
[32msubgraph found -> SAT[39m[32m (#ofNodes=15)[39m
subgraph_extraction_time = 0.18795323371887207
subgraph exported at output/gv/subgraphs/adder_i10_o6_et1_SHAREDLOGIC_enc1_id0_0_0_0_et16_mode4_omax2_serr1.gv
[34mGrid (7 X 4) and et=16 exploration started...[39m
[33mCell(0,1) at iteration 5 -> UNSAT[39m
[33mCell(1,1) at iteration 5 -> UNSAT[39m
[33mCell(2,1) at iteration 5 -> UNSAT[39m
[33mCell(3,1) at iteration 5 -> UNSAT[39m
[33mCell(4,1) at iteration 5 -> UNSAT[39m
[32mverifying all approximate circuits -> [39m[32mErrorEval PASS! with total wce = 16[39m
[32mCell = (2, 2) iteration = 5 -> sat (1 models found)[39m
[32mDesign ID       Area        Power     Delay
-----------  -------  -----------  --------
Exact        67.5792  2.4298e-05   0.287319
id0_0_0_0_0  11.2632  3.36532e-06  0.041962[39m
[32mtime = 663.4187610149384[39m
candidates = {'adder_i10_o6_et1_SHAREDLOGIC_enc1_id0_0_0_0_0.v': (11.2632, 3.3653241189309996e-06, 0.041962, (2, 2))}
[36miteration 6 with et 32, available error 32[39m
[36mcandidate adder_i10_o6_et1_SHAREDLOGIC_enc1_id0_0_0_0_0.v[39m
[94mLabeling (explicit & parallel)... [0m[94mDone[0m
labeling_time = 1.7023437023162842
[34mPartition with omax=2 and feasibility constraints. Looking for largest partition[39m
[32msubgraph found -> SAT[39m[32m (#ofNodes=5)[39m
subgraph_extraction_time = 0.10633683204650879
subgraph exported at output/gv/subgraphs/adder_i10_o6_et1_SHAREDLOGIC_enc1_id0_0_0_0_0_et32_mode4_omax2_serr1.gv
[34mGrid (7 X 4) and et=32 exploration started...[39m
[33mCell(0,1) at iteration 6 -> UNSAT[39m
[32mverifying all approximate circuits -> [39m[32mErrorEval PASS! with total wce = 32[39m
[32mCell = (1, 1) iteration = 6 -> sat (1 models found)[39m
[32mDesign ID         Area        Power     Delay
-------------  -------  -----------  --------
Exact          67.5792  2.4298e-05   0.287319
id0_0_0_0_0_0   5.6316  1.54161e-06  0.031935[39m
[32mtime = 741.4201338291168[39m
candidates = {'adder_i10_o6_et1_SHAREDLOGIC_enc1_id0_0_0_0_0_0.v': (5.6316, 1.541611254652e-06, 0.031935, (1, 1))}
