<root><simulation><result_generated_time />2023-11-08 03:43:55<layer><layer_spec />{'B': 1, 'K': 64, 'C': 192, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2408448<total_data_size_element />{'W': 12288, 'I': 37632, 'O': 12544}<total_data_reuse />{'W': 196, 'I': 64.0, 'O': 192}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 14, 'OX': 14, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 16)], [('C', 3), ('C', 16), ('K', 2), ('C', 4)], []]<I />[[('K', 2), ('K', 16), ('C', 3), ('C', 16), ('K', 2)], [('C', 4)], []]<O />[[('K', 2), ('K', 16), ('C', 3), ('C', 16), ('K', 2), ('C', 4)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [196.0, 1, 1, 1], 'I': [1.0, 64.0, 1.0, 1.0], 'O': [1.0, 192, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 98304, 98304], 'I': [384, 301056, 301056], 'O': [512, 100352, 100352], 'O_partial': [512, 0, 0], 'O_final': [0, 100352, 100352]}<actual_mem_utilization_individual />{'W': [0.5, 0.0, 0.0], 'I': [0.75, 0.05, 0.0], 'O': [1.0, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.07, 0.0], 'I': [0.75, 0.07, 0.0], 'O': [1.0, 0.07, 0.0]}<effective_mem_size_bit />{'W': [128, 32768, 98304], 'I': [384, 75264, 301056], 'O': [512, 100352, 100352], 'O_partial': [512, 0, 0], 'O_final': [0, 100352, 100352]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[12288, 12288], [12288, 12288], [12288, 0]]<I />[[75264, 37632], [196608, 37632], [37632, 0]]<O />[[(2395904, 2408448), (12544, 0)], [(0, 65536), (12544, 0)], [(0, 12544), (0, 0)]]<O_partial />[[(2395904, 2408448), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (12544, 0)], [(0, 65536), (12544, 0)], [(0, 12544), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1536, 1536], [192, 192], [48, 0]]<I />[[9408, 4704], [3072, 588], [147, 0]]<O />[[(299488, 301056), (1568, 0)], [(0, 1024), (196, 0)], [(0, 49), (0, 0)]]<O_partial />[([299488, 301056], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [1568, 0]), ([0, 1024], [196, 0]), ([0, 49], [0, 0])]</mem_access_count_word><mac_count><active />2408448<idle />10174464</mac_count></basic_info><energy><total_energy />5774664.2<mem_energy_breakdown><W />[1.1, 38.1, 63.9]<I />[4.9, 378.0, 195.8]<O />[210.9, 115.8, 65.3]</mem_energy_breakdown><MAC_energy><active_MAC />5264867.3<idle_MAC />508723.2<total />5773590.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1512<utilization_without_data_loading />0.1914<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.7899<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />15556<latency_cycle_without_data_loading />12288<ideal_computing_cycle />12288<data_loading><load_cycle_total />3268<load_cycle_individual />{'W': [4, 192, 0], 'I': [768, 3072, 0]}<load_cycle_combined />{'W': 192, 'I': 3072}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-12287], [-10724, -12256], [-12288, -12288]], 'I': [[-12287], [-4590, -2304], [-12288, -12288]], 'O': [[-12288], [-3064, -2048], [-11264, -12032]]}<mem_stall_cycle_shared />{'W': [[-12287], [-10724, 0], [0, 0]], 'I': [[-12287], [-4590, 0], [0, 0]], 'O': [[-12288], [-3064, -2048], [-11264, -12032]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 98304, 98304], 'I': [384, 301056, 301056], 'O': [512, 100352, 100352], 'O_partial': [512, 0, 0], 'O_final': [0, 100352, 100352]}<data_size_each_level_total />{'W': [256, 98304, 98304], 'I': [393216, 301056, 301056], 'O': [524288, 100352, 100352]}<loop_cycles_each_level />{'W': [32, 12288, 12288], 'I': [3072, 12288, 12288], 'O': [12288, 12288, 12288]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [2, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.1], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 0.0], [42.7, 42.7], [42.7, 42.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.2], [256.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 0.2], [170.7, 42.7], [42.7, 42.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.2], [256.0, 128.0], [128.0, 0]], 'O': [[8.0, 0.2], [170.7, 42.7], [42.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [306.7, 306.7], [136.0, 42.7]], 'I': [[8.0, 0.2], [306.7, 306.7], [136.0, 42.7]], 'O': [[8.0, 0.2], [306.7, 306.7], [136.0, 42.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12288], [32, 32, 384], [12288, 12288, 1]], 'I': [[1, 1, 12288], [1536, 3072, 4], [12288, 12288, 1]], 'O': [[1, 1, 12288], [3072, 12288, 1], [12288, 12288, 1]]}<trans_time_real />{'W': [[0, 1, 12288], [[4, 32, 384], [0, 32, 384]], [[192, 12288, 1], [48, 12288, 1]]], 'I': [[0, 1, 12288], [[6, 3072, 4], [768, 3072, 4]], [[3072, 12288, 1], [768, 12288, 1]]], 'O': [[0, 1, 12288], [[8, 12288, 1], [1024, 12288, 1]], [[1024, 12288, 1], [256, 12288, 1]]]}<single_stall_cycle />{'W': [[-1], [-28, -32], [-12096, -12240]], 'I': [[-1], [-1530, -768], [-9216, -11520]], 'O': [[-1], [-3064, -2048], [-11264, -12032]]}<single_stall_count />{'W': [12287, 383, 0], 'I': [12287, 3, 0], 'O': [12288, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1532, 0], 'I': [2304, 0], 'O': [1024, 1024]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1024, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-8452, -12288], [-11264, -11264]], 1: [[-12288, -12288], [-11264, -12288]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />127.7<mem_area />121.7<mem_area_percentage />95.3 %</area></results><elapsed_time_second />0</simulation></root>