<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>pentek.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>px_lvl_trans_xclk</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>in_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>out_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>px_lvl_trans_xclk</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>38ea3a2e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>px_lvl_trans_xclk</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>38ea3a2e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_px_lvl_trans_xclk</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0796596e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_versioninformation</spirit:name>
        <spirit:displayName>Version Information</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.versioninfo</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_versioninformation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_productguide</spirit:name>
        <spirit:displayName>Product Guide</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.productguide</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_productguide_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>480c4234</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>in_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_sig</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_sig</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/new/px_lvl_trans_xclk_async_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/px_lvl_trans_xclk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_105dfc30</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/new/px_lvl_trans_xclk_async_fifo.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sources_1/new/px_lvl_trans_xclk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim_1/new/tb_px_lvl_trans_xclk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/px_lvl_trans_xclk_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_versioninformation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>doc/px_lvl_trans_xclk_changelog.txt</spirit:name>
        <spirit:userFileType>text</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_productguide_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>doc/px_lvl_trans_xclk.pdf</spirit:name>
        <spirit:userFileType>pdf</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Pass Level Transitions Across Clock Domains (Interrupt pulses, reset pulses, etc.)</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">px_lvl_trans_xclk_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/PentekIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>px_lvl_trans_xclk_v1_0</xilinx:displayName>
      <xilinx:vendorDisplayName>Pentek, Inc.</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.pentek.com</xilinx:vendorURL>
      <xilinx:coreRevision>18</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-11-12T13:24:28Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:px_lvl_trans_xclk:1.0_ARCHIVE_LOCATION">E:/px_ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="pentek.com:user:px_lvl_trans_xclk:0.01_ARCHIVE_LOCATION">C:/Xilinx/Vivado/2015.4/data/ip/pentek/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="pentek.com:user:px_lvl_trans_xclk:1.0_ARCHIVE_LOCATION">c:/Pentek/IP/2018.1/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507e2bbd_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89788f8_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d639c8_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48443f9f_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af19059_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d74a0_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cae8449_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bcbef80_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115561ee_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3039da6a_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c371971_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728a50f2_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa2c44d_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498a5f2_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57086c29_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e27ee7d_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1341_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d075240_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a08e1f6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="be5fba30"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="5c98dfb1"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="146cc8ca"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
