NDFramePage.OnPageTitleLoaded("File18:uvm_reg_fifo.svh","uvm_reg_fifo.svh");NDSummary.OnSummaryLoaded("File18:uvm_reg_fifo.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"],["Variables","Variable"]],[[631,0,0,"uvm_reg_fifo","uvm_reg_fifo"],[632,0,3,"fifo","uvm_reg_fifo.fifo"],[633,0,2,"Initialization","uvm_reg_fifo.Initialization"],[634,0,1,"new","uvm_reg_fifo.new"],[635,0,1,"set_compare","uvm_reg_fifo.set_compare"],[636,0,2,"Introspection","uvm_reg_fifo.Introspection"],[637,0,1,"size","uvm_reg_fifo.size"],[638,0,1,"capacity","uvm_reg_fifo.capacity"],[639,0,2,"Access","uvm_reg_fifo.Access"],[640,0,1,"write","uvm_reg_fifo.write"],[641,0,1,"read","uvm_reg_fifo.read"],[642,0,1,"set","uvm_reg_fifo.set"],[643,0,1,"update","uvm_reg_fifo.update"],[644,0,1,"mirror","uvm_reg_fifo.mirror"],[645,0,1,"get","uvm_reg_fifo.get"],[646,0,1,"do_predict","uvm_reg_fifo.do_predict"],[647,0,2,"Special Overrides","uvm_reg_fifo.Special_Overrides"]]);