// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_C_0_AWVALID,
        m_axi_C_0_AWREADY,
        m_axi_C_0_AWADDR,
        m_axi_C_0_AWID,
        m_axi_C_0_AWLEN,
        m_axi_C_0_AWSIZE,
        m_axi_C_0_AWBURST,
        m_axi_C_0_AWLOCK,
        m_axi_C_0_AWCACHE,
        m_axi_C_0_AWPROT,
        m_axi_C_0_AWQOS,
        m_axi_C_0_AWREGION,
        m_axi_C_0_AWUSER,
        m_axi_C_0_WVALID,
        m_axi_C_0_WREADY,
        m_axi_C_0_WDATA,
        m_axi_C_0_WSTRB,
        m_axi_C_0_WLAST,
        m_axi_C_0_WID,
        m_axi_C_0_WUSER,
        m_axi_C_0_ARVALID,
        m_axi_C_0_ARREADY,
        m_axi_C_0_ARADDR,
        m_axi_C_0_ARID,
        m_axi_C_0_ARLEN,
        m_axi_C_0_ARSIZE,
        m_axi_C_0_ARBURST,
        m_axi_C_0_ARLOCK,
        m_axi_C_0_ARCACHE,
        m_axi_C_0_ARPROT,
        m_axi_C_0_ARQOS,
        m_axi_C_0_ARREGION,
        m_axi_C_0_ARUSER,
        m_axi_C_0_RVALID,
        m_axi_C_0_RREADY,
        m_axi_C_0_RDATA,
        m_axi_C_0_RLAST,
        m_axi_C_0_RID,
        m_axi_C_0_RFIFONUM,
        m_axi_C_0_RUSER,
        m_axi_C_0_RRESP,
        m_axi_C_0_BVALID,
        m_axi_C_0_BREADY,
        m_axi_C_0_BRESP,
        m_axi_C_0_BID,
        m_axi_C_0_BUSER,
        sext_ln103,
        scale_reload,
        scale_4_reload,
        scale_8_reload,
        scale_12_reload,
        scale_16_reload,
        scale_20_reload,
        scale_24_reload,
        scale_28_reload,
        scale_32_reload,
        scale_36_reload,
        scale_40_reload,
        scale_44_reload,
        scale_48_reload,
        scale_52_reload,
        scale_56_reload,
        scale_60_reload,
        scale_1_reload,
        scale_5_reload,
        scale_9_reload,
        scale_13_reload,
        scale_17_reload,
        scale_21_reload,
        scale_25_reload,
        scale_29_reload,
        scale_33_reload,
        scale_37_reload,
        scale_41_reload,
        scale_45_reload,
        scale_49_reload,
        scale_53_reload,
        scale_57_reload,
        scale_61_reload,
        scale_2_reload,
        scale_6_reload,
        scale_10_reload,
        scale_14_reload,
        scale_18_reload,
        scale_22_reload,
        scale_26_reload,
        scale_30_reload,
        scale_34_reload,
        scale_38_reload,
        scale_42_reload,
        scale_46_reload,
        scale_50_reload,
        scale_54_reload,
        scale_58_reload,
        scale_62_reload,
        scale_3_reload,
        scale_7_reload,
        scale_11_reload,
        scale_15_reload,
        scale_19_reload,
        scale_23_reload,
        scale_27_reload,
        scale_31_reload,
        scale_35_reload,
        scale_39_reload,
        scale_43_reload,
        scale_47_reload,
        scale_51_reload,
        scale_55_reload,
        scale_59_reload,
        scale_63_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_C_0_AWVALID;
input   m_axi_C_0_AWREADY;
output  [63:0] m_axi_C_0_AWADDR;
output  [0:0] m_axi_C_0_AWID;
output  [31:0] m_axi_C_0_AWLEN;
output  [2:0] m_axi_C_0_AWSIZE;
output  [1:0] m_axi_C_0_AWBURST;
output  [1:0] m_axi_C_0_AWLOCK;
output  [3:0] m_axi_C_0_AWCACHE;
output  [2:0] m_axi_C_0_AWPROT;
output  [3:0] m_axi_C_0_AWQOS;
output  [3:0] m_axi_C_0_AWREGION;
output  [0:0] m_axi_C_0_AWUSER;
output   m_axi_C_0_WVALID;
input   m_axi_C_0_WREADY;
output  [31:0] m_axi_C_0_WDATA;
output  [3:0] m_axi_C_0_WSTRB;
output   m_axi_C_0_WLAST;
output  [0:0] m_axi_C_0_WID;
output  [0:0] m_axi_C_0_WUSER;
output   m_axi_C_0_ARVALID;
input   m_axi_C_0_ARREADY;
output  [63:0] m_axi_C_0_ARADDR;
output  [0:0] m_axi_C_0_ARID;
output  [31:0] m_axi_C_0_ARLEN;
output  [2:0] m_axi_C_0_ARSIZE;
output  [1:0] m_axi_C_0_ARBURST;
output  [1:0] m_axi_C_0_ARLOCK;
output  [3:0] m_axi_C_0_ARCACHE;
output  [2:0] m_axi_C_0_ARPROT;
output  [3:0] m_axi_C_0_ARQOS;
output  [3:0] m_axi_C_0_ARREGION;
output  [0:0] m_axi_C_0_ARUSER;
input   m_axi_C_0_RVALID;
output   m_axi_C_0_RREADY;
input  [31:0] m_axi_C_0_RDATA;
input   m_axi_C_0_RLAST;
input  [0:0] m_axi_C_0_RID;
input  [8:0] m_axi_C_0_RFIFONUM;
input  [0:0] m_axi_C_0_RUSER;
input  [1:0] m_axi_C_0_RRESP;
input   m_axi_C_0_BVALID;
output   m_axi_C_0_BREADY;
input  [1:0] m_axi_C_0_BRESP;
input  [0:0] m_axi_C_0_BID;
input  [0:0] m_axi_C_0_BUSER;
input  [61:0] sext_ln103;
input  [23:0] scale_reload;
input  [23:0] scale_4_reload;
input  [23:0] scale_8_reload;
input  [23:0] scale_12_reload;
input  [23:0] scale_16_reload;
input  [23:0] scale_20_reload;
input  [23:0] scale_24_reload;
input  [23:0] scale_28_reload;
input  [23:0] scale_32_reload;
input  [23:0] scale_36_reload;
input  [23:0] scale_40_reload;
input  [23:0] scale_44_reload;
input  [23:0] scale_48_reload;
input  [23:0] scale_52_reload;
input  [23:0] scale_56_reload;
input  [23:0] scale_60_reload;
input  [23:0] scale_1_reload;
input  [23:0] scale_5_reload;
input  [23:0] scale_9_reload;
input  [23:0] scale_13_reload;
input  [23:0] scale_17_reload;
input  [23:0] scale_21_reload;
input  [23:0] scale_25_reload;
input  [23:0] scale_29_reload;
input  [23:0] scale_33_reload;
input  [23:0] scale_37_reload;
input  [23:0] scale_41_reload;
input  [23:0] scale_45_reload;
input  [23:0] scale_49_reload;
input  [23:0] scale_53_reload;
input  [23:0] scale_57_reload;
input  [23:0] scale_61_reload;
input  [23:0] scale_2_reload;
input  [23:0] scale_6_reload;
input  [23:0] scale_10_reload;
input  [23:0] scale_14_reload;
input  [23:0] scale_18_reload;
input  [23:0] scale_22_reload;
input  [23:0] scale_26_reload;
input  [23:0] scale_30_reload;
input  [23:0] scale_34_reload;
input  [23:0] scale_38_reload;
input  [23:0] scale_42_reload;
input  [23:0] scale_46_reload;
input  [23:0] scale_50_reload;
input  [23:0] scale_54_reload;
input  [23:0] scale_58_reload;
input  [23:0] scale_62_reload;
input  [23:0] scale_3_reload;
input  [23:0] scale_7_reload;
input  [23:0] scale_11_reload;
input  [23:0] scale_15_reload;
input  [23:0] scale_19_reload;
input  [23:0] scale_23_reload;
input  [23:0] scale_27_reload;
input  [23:0] scale_31_reload;
input  [23:0] scale_35_reload;
input  [23:0] scale_39_reload;
input  [23:0] scale_43_reload;
input  [23:0] scale_47_reload;
input  [23:0] scale_51_reload;
input  [23:0] scale_55_reload;
input  [23:0] scale_59_reload;
input  [23:0] scale_63_reload;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0;

reg ap_idle;
reg m_axi_C_0_WVALID;
reg[31:0] m_axi_C_0_WDATA;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln103_reg_2015;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_block_state4_io_grp1;
reg    ap_block_pp0_stage3_subdone;
reg    C_blk_n_W;
wire    ap_block_pp0_stage3_grp1;
wire    ap_block_pp0_stage0_grp2;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp3;
wire    ap_block_pp0_stage2_grp4;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln103_fu_900_p2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln106_3_fu_994_p2;
reg   [0:0] icmp_ln106_3_reg_2059;
wire   [23:0] tmp_40_fu_1000_p35;
reg   [23:0] tmp_40_reg_2067;
wire   [23:0] tmp_49_fu_1072_p35;
reg   [23:0] tmp_49_reg_2072;
wire   [23:0] tmp_57_fu_1144_p35;
reg   [23:0] tmp_57_reg_2077;
wire   [23:0] tmp_65_fu_1216_p35;
reg   [23:0] tmp_65_reg_2082;
wire   [23:0] c0_1_fu_1337_p2;
reg   [23:0] c0_1_reg_2087;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
reg    ap_block_pp0_stage1_subdone;
wire   [0:0] and_ln106_3_fu_1423_p2;
reg   [0:0] and_ln106_3_reg_2092;
wire   [0:0] or_ln106_1_fu_1453_p2;
reg   [0:0] or_ln106_1_reg_2097;
wire   [23:0] select_ln107_3_fu_1459_p3;
reg   [23:0] select_ln107_3_reg_2102;
wire   [23:0] select_ln108_3_fu_1466_p3;
reg   [23:0] select_ln108_3_reg_2107;
wire   [23:0] select_ln109_3_fu_1473_p3;
reg   [23:0] select_ln109_3_reg_2112;
wire   [23:0] c0_2_fu_1487_p3;
reg   [23:0] c0_2_reg_2117;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
wire   [23:0] c1_2_fu_1643_p3;
reg   [23:0] c1_2_reg_2122;
reg    ap_block_pp0_stage3_11001_grp1;
wire   [23:0] c2_2_fu_1807_p3;
reg   [23:0] c2_2_reg_2132;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
wire   [23:0] c3_2_fu_1969_p3;
reg   [23:0] c3_2_reg_2137;
wire   [63:0] zext_ln106_1_fu_982_p1;
wire    ap_block_pp0_stage0;
wire   [31:0] zext_ln111_fu_1815_p1;
wire    ap_block_pp0_stage3_01001_grp1;
reg    ap_block_pp0_stage0_11001_grp2;
wire   [31:0] zext_ln112_fu_1977_p1;
wire    ap_block_pp0_stage0_01001_grp2;
reg    ap_block_pp0_stage1_11001_grp3;
wire   [31:0] zext_ln113_fu_1981_p1;
wire    ap_block_pp0_stage1_01001_grp3;
reg    ap_block_pp0_stage2_11001_grp4;
wire   [31:0] zext_ln114_fu_1985_p1;
wire    ap_block_pp0_stage2_01001_grp4;
reg   [6:0] jb_fu_300;
wire   [6:0] add_ln104_fu_1288_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_jb_load;
reg   [8:0] i_fu_304;
wire   [8:0] select_ln103_fu_948_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [12:0] indvar_flatten6_fu_308;
wire   [12:0] add_ln103_1_fu_906_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten6_load;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;
reg  signed [23:0] grp_fu_814_p0;
wire  signed [47:0] sext_ln106_1_fu_1321_p1;
wire  signed [47:0] sext_ln107_1_fu_1497_p1;
wire  signed [47:0] sext_ln108_1_fu_1661_p1;
wire  signed [47:0] sext_ln109_1_fu_1823_p1;
reg  signed [23:0] grp_fu_814_p1;
wire  signed [47:0] sext_ln106_fu_1316_p1;
wire  signed [47:0] sext_ln107_fu_1493_p1;
wire  signed [47:0] sext_ln108_fu_1657_p1;
wire  signed [47:0] sext_ln109_fu_1819_p1;
wire    ap_block_pp0_stage1_grp0;
wire    ap_block_pp0_stage2_grp0;
wire    ap_block_pp0_stage3_grp0;
wire    ap_block_pp0_stage0_grp0;
wire   [47:0] grp_fu_814_p2;
wire   [8:0] grp_fu_844_p3;
wire   [9:0] grp_fu_858_p3;
wire   [0:0] tmp_fu_928_p3;
wire   [5:0] empty_fu_918_p1;
wire   [5:0] select_ln104_fu_936_p3;
wire   [8:0] add_ln103_fu_922_p2;
wire   [7:0] trunc_ln104_fu_956_p1;
wire   [2:0] lshr_ln1_fu_964_p4;
wire   [10:0] tmp_39_fu_974_p3;
wire   [2:0] trunc_ln104_1_fu_960_p1;
wire   [23:0] tmp_40_fu_1000_p33;
wire   [23:0] tmp_49_fu_1072_p33;
wire   [23:0] tmp_57_fu_1144_p33;
wire   [23:0] tmp_65_fu_1216_p33;
wire   [6:0] zext_ln103_fu_944_p1;
wire   [23:0] select_ln106_3_fu_1309_p3;
wire   [0:0] grp_fu_836_p3;
wire   [23:0] grp_fu_826_p4;
wire   [23:0] zext_ln106_fu_1333_p1;
wire   [0:0] tmp_88_fu_1343_p3;
wire   [0:0] tmp_87_fu_1325_p3;
wire   [0:0] xor_ln106_fu_1351_p2;
wire   [0:0] and_ln106_fu_1357_p2;
wire   [0:0] grp_fu_866_p2;
wire   [0:0] grp_fu_872_p2;
wire   [0:0] tmp_89_fu_1363_p3;
wire   [0:0] grp_fu_852_p2;
wire   [0:0] xor_ln106_1_fu_1379_p2;
wire   [0:0] and_ln106_1_fu_1385_p2;
wire   [0:0] select_ln106_fu_1371_p3;
wire   [0:0] xor_ln106_2_fu_1405_p2;
wire   [0:0] grp_fu_818_p3;
wire   [0:0] or_ln106_fu_1411_p2;
wire   [0:0] xor_ln106_3_fu_1417_p2;
wire   [0:0] select_ln106_1_fu_1391_p3;
wire   [0:0] and_ln106_2_fu_1399_p2;
wire   [0:0] and_ln106_4_fu_1429_p2;
wire   [0:0] or_ln106_2_fu_1435_p2;
wire   [0:0] xor_ln106_4_fu_1441_p2;
wire   [0:0] and_ln106_5_fu_1447_p2;
wire   [23:0] select_ln106_2_fu_1480_p3;
wire   [23:0] zext_ln107_fu_1509_p1;
wire   [23:0] c1_1_fu_1513_p2;
wire   [0:0] tmp_93_fu_1519_p3;
wire   [0:0] tmp_92_fu_1501_p3;
wire   [0:0] xor_ln107_fu_1527_p2;
wire   [0:0] and_ln107_fu_1533_p2;
wire   [0:0] tmp_94_fu_1539_p3;
wire   [0:0] xor_ln107_1_fu_1555_p2;
wire   [0:0] and_ln107_1_fu_1561_p2;
wire   [0:0] select_ln107_fu_1547_p3;
wire   [0:0] xor_ln107_2_fu_1581_p2;
wire   [0:0] or_ln107_fu_1587_p2;
wire   [0:0] xor_ln107_3_fu_1593_p2;
wire   [0:0] select_ln107_1_fu_1567_p3;
wire   [0:0] and_ln107_2_fu_1575_p2;
wire   [0:0] and_ln107_4_fu_1605_p2;
wire   [0:0] or_ln107_2_fu_1611_p2;
wire   [0:0] xor_ln107_4_fu_1617_p2;
wire   [0:0] and_ln107_3_fu_1599_p2;
wire   [0:0] and_ln107_5_fu_1623_p2;
wire   [0:0] or_ln107_1_fu_1637_p2;
wire   [23:0] select_ln107_2_fu_1629_p3;
wire   [23:0] zext_ln108_fu_1673_p1;
wire   [23:0] c2_1_fu_1677_p2;
wire   [0:0] tmp_98_fu_1683_p3;
wire   [0:0] tmp_97_fu_1665_p3;
wire   [0:0] xor_ln108_fu_1691_p2;
wire   [0:0] and_ln108_fu_1697_p2;
wire   [0:0] tmp_99_fu_1703_p3;
wire   [0:0] xor_ln108_1_fu_1719_p2;
wire   [0:0] and_ln108_1_fu_1725_p2;
wire   [0:0] select_ln108_fu_1711_p3;
wire   [0:0] xor_ln108_2_fu_1745_p2;
wire   [0:0] or_ln108_fu_1751_p2;
wire   [0:0] xor_ln108_3_fu_1757_p2;
wire   [0:0] select_ln108_1_fu_1731_p3;
wire   [0:0] and_ln108_2_fu_1739_p2;
wire   [0:0] and_ln108_4_fu_1769_p2;
wire   [0:0] or_ln108_2_fu_1775_p2;
wire   [0:0] xor_ln108_4_fu_1781_p2;
wire   [0:0] and_ln108_3_fu_1763_p2;
wire   [0:0] and_ln108_5_fu_1787_p2;
wire   [0:0] or_ln108_1_fu_1801_p2;
wire   [23:0] select_ln108_2_fu_1793_p3;
wire   [23:0] zext_ln109_fu_1835_p1;
wire   [23:0] c3_1_fu_1839_p2;
wire   [0:0] tmp_103_fu_1845_p3;
wire   [0:0] tmp_102_fu_1827_p3;
wire   [0:0] xor_ln109_fu_1853_p2;
wire   [0:0] and_ln109_fu_1859_p2;
wire   [0:0] tmp_104_fu_1865_p3;
wire   [0:0] xor_ln109_1_fu_1881_p2;
wire   [0:0] and_ln109_1_fu_1887_p2;
wire   [0:0] select_ln109_fu_1873_p3;
wire   [0:0] xor_ln109_2_fu_1907_p2;
wire   [0:0] or_ln109_fu_1913_p2;
wire   [0:0] xor_ln109_3_fu_1919_p2;
wire   [0:0] select_ln109_1_fu_1893_p3;
wire   [0:0] and_ln109_2_fu_1901_p2;
wire   [0:0] and_ln109_4_fu_1931_p2;
wire   [0:0] or_ln109_2_fu_1937_p2;
wire   [0:0] xor_ln109_4_fu_1943_p2;
wire   [0:0] and_ln109_3_fu_1925_p2;
wire   [0:0] and_ln109_5_fu_1949_p2;
wire   [0:0] or_ln109_1_fu_1963_p2;
wire   [23:0] select_ln109_2_fu_1955_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_40_fu_1000_p1;
wire   [5:0] tmp_40_fu_1000_p3;
wire   [5:0] tmp_40_fu_1000_p5;
wire   [5:0] tmp_40_fu_1000_p7;
wire   [5:0] tmp_40_fu_1000_p9;
wire   [5:0] tmp_40_fu_1000_p11;
wire   [5:0] tmp_40_fu_1000_p13;
wire   [5:0] tmp_40_fu_1000_p15;
wire  signed [5:0] tmp_40_fu_1000_p17;
wire  signed [5:0] tmp_40_fu_1000_p19;
wire  signed [5:0] tmp_40_fu_1000_p21;
wire  signed [5:0] tmp_40_fu_1000_p23;
wire  signed [5:0] tmp_40_fu_1000_p25;
wire  signed [5:0] tmp_40_fu_1000_p27;
wire  signed [5:0] tmp_40_fu_1000_p29;
wire  signed [5:0] tmp_40_fu_1000_p31;
wire   [5:0] tmp_49_fu_1072_p1;
wire   [5:0] tmp_49_fu_1072_p3;
wire   [5:0] tmp_49_fu_1072_p5;
wire   [5:0] tmp_49_fu_1072_p7;
wire   [5:0] tmp_49_fu_1072_p9;
wire   [5:0] tmp_49_fu_1072_p11;
wire   [5:0] tmp_49_fu_1072_p13;
wire   [5:0] tmp_49_fu_1072_p15;
wire  signed [5:0] tmp_49_fu_1072_p17;
wire  signed [5:0] tmp_49_fu_1072_p19;
wire  signed [5:0] tmp_49_fu_1072_p21;
wire  signed [5:0] tmp_49_fu_1072_p23;
wire  signed [5:0] tmp_49_fu_1072_p25;
wire  signed [5:0] tmp_49_fu_1072_p27;
wire  signed [5:0] tmp_49_fu_1072_p29;
wire  signed [5:0] tmp_49_fu_1072_p31;
wire   [5:0] tmp_57_fu_1144_p1;
wire   [5:0] tmp_57_fu_1144_p3;
wire   [5:0] tmp_57_fu_1144_p5;
wire   [5:0] tmp_57_fu_1144_p7;
wire   [5:0] tmp_57_fu_1144_p9;
wire   [5:0] tmp_57_fu_1144_p11;
wire   [5:0] tmp_57_fu_1144_p13;
wire   [5:0] tmp_57_fu_1144_p15;
wire  signed [5:0] tmp_57_fu_1144_p17;
wire  signed [5:0] tmp_57_fu_1144_p19;
wire  signed [5:0] tmp_57_fu_1144_p21;
wire  signed [5:0] tmp_57_fu_1144_p23;
wire  signed [5:0] tmp_57_fu_1144_p25;
wire  signed [5:0] tmp_57_fu_1144_p27;
wire  signed [5:0] tmp_57_fu_1144_p29;
wire  signed [5:0] tmp_57_fu_1144_p31;
wire   [5:0] tmp_65_fu_1216_p1;
wire   [5:0] tmp_65_fu_1216_p3;
wire   [5:0] tmp_65_fu_1216_p5;
wire   [5:0] tmp_65_fu_1216_p7;
wire   [5:0] tmp_65_fu_1216_p9;
wire   [5:0] tmp_65_fu_1216_p11;
wire   [5:0] tmp_65_fu_1216_p13;
wire   [5:0] tmp_65_fu_1216_p15;
wire  signed [5:0] tmp_65_fu_1216_p17;
wire  signed [5:0] tmp_65_fu_1216_p19;
wire  signed [5:0] tmp_65_fu_1216_p21;
wire  signed [5:0] tmp_65_fu_1216_p23;
wire  signed [5:0] tmp_65_fu_1216_p25;
wire  signed [5:0] tmp_65_fu_1216_p27;
wire  signed [5:0] tmp_65_fu_1216_p29;
wire  signed [5:0] tmp_65_fu_1216_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 jb_fu_300 = 7'd0;
#0 i_fu_304 = 9'd0;
#0 indvar_flatten6_fu_308 = 13'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U248(
    .din0(grp_fu_814_p0),
    .din1(grp_fu_814_p1),
    .dout(grp_fu_814_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U249(
    .din0(scale_reload),
    .din1(scale_4_reload),
    .din2(scale_8_reload),
    .din3(scale_12_reload),
    .din4(scale_16_reload),
    .din5(scale_20_reload),
    .din6(scale_24_reload),
    .din7(scale_28_reload),
    .din8(scale_32_reload),
    .din9(scale_36_reload),
    .din10(scale_40_reload),
    .din11(scale_44_reload),
    .din12(scale_48_reload),
    .din13(scale_52_reload),
    .din14(scale_56_reload),
    .din15(scale_60_reload),
    .def(tmp_40_fu_1000_p33),
    .sel(select_ln104_fu_936_p3),
    .dout(tmp_40_fu_1000_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U250(
    .din0(scale_1_reload),
    .din1(scale_5_reload),
    .din2(scale_9_reload),
    .din3(scale_13_reload),
    .din4(scale_17_reload),
    .din5(scale_21_reload),
    .din6(scale_25_reload),
    .din7(scale_29_reload),
    .din8(scale_33_reload),
    .din9(scale_37_reload),
    .din10(scale_41_reload),
    .din11(scale_45_reload),
    .din12(scale_49_reload),
    .din13(scale_53_reload),
    .din14(scale_57_reload),
    .din15(scale_61_reload),
    .def(tmp_49_fu_1072_p33),
    .sel(select_ln104_fu_936_p3),
    .dout(tmp_49_fu_1072_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U251(
    .din0(scale_2_reload),
    .din1(scale_6_reload),
    .din2(scale_10_reload),
    .din3(scale_14_reload),
    .din4(scale_18_reload),
    .din5(scale_22_reload),
    .din6(scale_26_reload),
    .din7(scale_30_reload),
    .din8(scale_34_reload),
    .din9(scale_38_reload),
    .din10(scale_42_reload),
    .din11(scale_46_reload),
    .din12(scale_50_reload),
    .din13(scale_54_reload),
    .din14(scale_58_reload),
    .din15(scale_62_reload),
    .def(tmp_57_fu_1144_p33),
    .sel(select_ln104_fu_936_p3),
    .dout(tmp_57_fu_1144_p35)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_33_6_24_1_1_U252(
    .din0(scale_3_reload),
    .din1(scale_7_reload),
    .din2(scale_11_reload),
    .din3(scale_15_reload),
    .din4(scale_19_reload),
    .din5(scale_23_reload),
    .din6(scale_27_reload),
    .din7(scale_31_reload),
    .din8(scale_35_reload),
    .din9(scale_39_reload),
    .din10(scale_43_reload),
    .din11(scale_47_reload),
    .din12(scale_51_reload),
    .din13(scale_55_reload),
    .din14(scale_59_reload),
    .din15(scale_63_reload),
    .def(tmp_65_fu_1216_p33),
    .sel(select_ln104_fu_936_p3),
    .dout(tmp_65_fu_1216_p35)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln103_fu_900_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_304 <= select_ln103_fu_948_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_304 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln103_fu_900_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten6_fu_308 <= add_ln103_1_fu_906_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_308 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln103_fu_900_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            jb_fu_300 <= add_ln104_fu_1288_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            jb_fu_300 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln106_3_reg_2092 <= and_ln106_3_fu_1423_p2;
        c0_1_reg_2087 <= c0_1_fu_1337_p2;
        or_ln106_1_reg_2097 <= or_ln106_1_fu_1453_p2;
        select_ln107_3_reg_2102 <= select_ln107_3_fu_1459_p3;
        select_ln108_3_reg_2107 <= select_ln108_3_fu_1466_p3;
        select_ln109_3_reg_2112 <= select_ln109_3_fu_1473_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        c0_2_reg_2117 <= c0_2_fu_1487_p3;
        c1_2_reg_2122 <= c1_2_fu_1643_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        c2_2_reg_2132 <= c2_2_fu_1807_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c3_2_reg_2137 <= c3_2_fu_1969_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln103_reg_2015 <= icmp_ln103_fu_900_p2;
        icmp_ln106_3_reg_2059 <= icmp_ln106_3_fu_994_p2;
        tmp_40_reg_2067 <= tmp_40_fu_1000_p35;
        tmp_49_reg_2072 <= tmp_49_fu_1072_p35;
        tmp_57_reg_2077 <= tmp_57_fu_1144_p35;
        tmp_65_reg_2082 <= tmp_65_fu_1216_p35;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_grp1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln103_reg_2015 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_grp4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_grp2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_blk_n_W = m_axi_C_0_WREADY;
    end else begin
        C_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln103_reg_2015 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_304;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_308;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_jb_load = 7'd0;
    end else begin
        ap_sig_allocacmp_jb_load = jb_fu_300;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_814_p0 = sext_ln109_1_fu_1823_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_814_p0 = sext_ln108_1_fu_1661_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_814_p0 = sext_ln107_1_fu_1497_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_814_p0 = sext_ln106_1_fu_1321_p1;
    end else begin
        grp_fu_814_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_814_p1 = sext_ln109_fu_1819_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_grp0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_814_p1 = sext_ln108_fu_1657_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_814_p1 = sext_ln107_fu_1493_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_814_p1 = sext_ln106_fu_1316_p1;
    end else begin
        grp_fu_814_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_01001_grp4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        m_axi_C_0_WDATA = zext_ln114_fu_1985_p1;
    end else if (((1'b0 == ap_block_pp0_stage1_01001_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        m_axi_C_0_WDATA = zext_ln113_fu_1981_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_01001_grp2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_C_0_WDATA = zext_ln112_fu_1977_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln103_reg_2015 == 1'd0))) begin
        m_axi_C_0_WDATA = zext_ln111_fu_1815_p1;
    end else begin
        m_axi_C_0_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln103_reg_2015 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001_grp4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_grp2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axi_C_0_WVALID = 1'b1;
    end else begin
        m_axi_C_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln103_1_fu_906_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 13'd1);

assign add_ln103_fu_922_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln104_fu_1288_p2 = (zext_ln103_fu_944_p1 + 7'd4);

assign and_ln106_1_fu_1385_p2 = (xor_ln106_1_fu_1379_p2 & grp_fu_852_p2);

assign and_ln106_2_fu_1399_p2 = (grp_fu_866_p2 & and_ln106_fu_1357_p2);

assign and_ln106_3_fu_1423_p2 = (xor_ln106_3_fu_1417_p2 & or_ln106_fu_1411_p2);

assign and_ln106_4_fu_1429_p2 = (tmp_88_fu_1343_p3 & select_ln106_1_fu_1391_p3);

assign and_ln106_5_fu_1447_p2 = (xor_ln106_4_fu_1441_p2 & grp_fu_818_p3);

assign and_ln106_fu_1357_p2 = (xor_ln106_fu_1351_p2 & tmp_87_fu_1325_p3);

assign and_ln107_1_fu_1561_p2 = (xor_ln107_1_fu_1555_p2 & grp_fu_852_p2);

assign and_ln107_2_fu_1575_p2 = (grp_fu_866_p2 & and_ln107_fu_1533_p2);

assign and_ln107_3_fu_1599_p2 = (xor_ln107_3_fu_1593_p2 & or_ln107_fu_1587_p2);

assign and_ln107_4_fu_1605_p2 = (tmp_93_fu_1519_p3 & select_ln107_1_fu_1567_p3);

assign and_ln107_5_fu_1623_p2 = (xor_ln107_4_fu_1617_p2 & grp_fu_818_p3);

assign and_ln107_fu_1533_p2 = (xor_ln107_fu_1527_p2 & tmp_92_fu_1501_p3);

assign and_ln108_1_fu_1725_p2 = (xor_ln108_1_fu_1719_p2 & grp_fu_852_p2);

assign and_ln108_2_fu_1739_p2 = (grp_fu_866_p2 & and_ln108_fu_1697_p2);

assign and_ln108_3_fu_1763_p2 = (xor_ln108_3_fu_1757_p2 & or_ln108_fu_1751_p2);

assign and_ln108_4_fu_1769_p2 = (tmp_98_fu_1683_p3 & select_ln108_1_fu_1731_p3);

assign and_ln108_5_fu_1787_p2 = (xor_ln108_4_fu_1781_p2 & grp_fu_818_p3);

assign and_ln108_fu_1697_p2 = (xor_ln108_fu_1691_p2 & tmp_97_fu_1665_p3);

assign and_ln109_1_fu_1887_p2 = (xor_ln109_1_fu_1881_p2 & grp_fu_852_p2);

assign and_ln109_2_fu_1901_p2 = (grp_fu_866_p2 & and_ln109_fu_1859_p2);

assign and_ln109_3_fu_1925_p2 = (xor_ln109_3_fu_1919_p2 & or_ln109_fu_1913_p2);

assign and_ln109_4_fu_1931_p2 = (tmp_103_fu_1845_p3 & select_ln109_1_fu_1893_p3);

assign and_ln109_5_fu_1949_p2 = (xor_ln109_4_fu_1943_p2 & grp_fu_818_p3);

assign and_ln109_fu_1859_p2 = (xor_ln109_fu_1853_p2 & tmp_102_fu_1827_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp2 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001_grp3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp3 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001_grp4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp4 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_01001_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp1 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state4_io_grp1));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state4_io_grp1));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io_grp1 = ((m_axi_C_0_WREADY == 1'b0) & (icmp_ln103_reg_2015 == 1'd0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_ready = ap_ready_sig;

assign c0_1_fu_1337_p2 = (grp_fu_826_p4 + zext_ln106_fu_1333_p1);

assign c0_2_fu_1487_p3 = ((or_ln106_1_reg_2097[0:0] == 1'b1) ? select_ln106_2_fu_1480_p3 : c0_1_reg_2087);

assign c1_1_fu_1513_p2 = (grp_fu_826_p4 + zext_ln107_fu_1509_p1);

assign c1_2_fu_1643_p3 = ((or_ln107_1_fu_1637_p2[0:0] == 1'b1) ? select_ln107_2_fu_1629_p3 : c1_1_fu_1513_p2);

assign c2_1_fu_1677_p2 = (grp_fu_826_p4 + zext_ln108_fu_1673_p1);

assign c2_2_fu_1807_p3 = ((or_ln108_1_fu_1801_p2[0:0] == 1'b1) ? select_ln108_2_fu_1793_p3 : c2_1_fu_1677_p2);

assign c3_1_fu_1839_p2 = (grp_fu_826_p4 + zext_ln109_fu_1835_p1);

assign c3_2_fu_1969_p3 = ((or_ln109_1_fu_1963_p2[0:0] == 1'b1) ? select_ln109_2_fu_1955_p3 : c3_1_fu_1839_p2);

assign empty_fu_918_p1 = ap_sig_allocacmp_jb_load[5:0];

assign grp_fu_818_p3 = grp_fu_814_p2[32'd47];

assign grp_fu_826_p4 = {{grp_fu_814_p2[37:14]}};

assign grp_fu_836_p3 = grp_fu_814_p2[32'd13];

assign grp_fu_844_p3 = {{grp_fu_814_p2[47:39]}};

assign grp_fu_852_p2 = ((grp_fu_844_p3 == 9'd511) ? 1'b1 : 1'b0);

assign grp_fu_858_p3 = {{grp_fu_814_p2[47:38]}};

assign grp_fu_866_p2 = ((grp_fu_858_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign grp_fu_872_p2 = ((grp_fu_858_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln103_fu_900_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln106_3_fu_994_p2 = ((trunc_ln104_1_fu_960_p1 != 3'd0) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_964_p4 = {{select_ln104_fu_936_p3[5:3]}};

assign m_axi_C_0_ARADDR = 64'd0;

assign m_axi_C_0_ARBURST = 2'd0;

assign m_axi_C_0_ARCACHE = 4'd0;

assign m_axi_C_0_ARID = 1'd0;

assign m_axi_C_0_ARLEN = 32'd0;

assign m_axi_C_0_ARLOCK = 2'd0;

assign m_axi_C_0_ARPROT = 3'd0;

assign m_axi_C_0_ARQOS = 4'd0;

assign m_axi_C_0_ARREGION = 4'd0;

assign m_axi_C_0_ARSIZE = 3'd0;

assign m_axi_C_0_ARUSER = 1'd0;

assign m_axi_C_0_ARVALID = 1'b0;

assign m_axi_C_0_AWADDR = 64'd0;

assign m_axi_C_0_AWBURST = 2'd0;

assign m_axi_C_0_AWCACHE = 4'd0;

assign m_axi_C_0_AWID = 1'd0;

assign m_axi_C_0_AWLEN = 32'd0;

assign m_axi_C_0_AWLOCK = 2'd0;

assign m_axi_C_0_AWPROT = 3'd0;

assign m_axi_C_0_AWQOS = 4'd0;

assign m_axi_C_0_AWREGION = 4'd0;

assign m_axi_C_0_AWSIZE = 3'd0;

assign m_axi_C_0_AWUSER = 1'd0;

assign m_axi_C_0_AWVALID = 1'b0;

assign m_axi_C_0_BREADY = 1'b0;

assign m_axi_C_0_RREADY = 1'b0;

assign m_axi_C_0_WID = 1'd0;

assign m_axi_C_0_WLAST = 1'b0;

assign m_axi_C_0_WSTRB = 4'd15;

assign m_axi_C_0_WUSER = 1'd0;

assign or_ln106_1_fu_1453_p2 = (and_ln106_5_fu_1447_p2 | and_ln106_3_fu_1423_p2);

assign or_ln106_2_fu_1435_p2 = (and_ln106_4_fu_1429_p2 | and_ln106_2_fu_1399_p2);

assign or_ln106_fu_1411_p2 = (xor_ln106_2_fu_1405_p2 | tmp_88_fu_1343_p3);

assign or_ln107_1_fu_1637_p2 = (and_ln107_5_fu_1623_p2 | and_ln107_3_fu_1599_p2);

assign or_ln107_2_fu_1611_p2 = (and_ln107_4_fu_1605_p2 | and_ln107_2_fu_1575_p2);

assign or_ln107_fu_1587_p2 = (xor_ln107_2_fu_1581_p2 | tmp_93_fu_1519_p3);

assign or_ln108_1_fu_1801_p2 = (and_ln108_5_fu_1787_p2 | and_ln108_3_fu_1763_p2);

assign or_ln108_2_fu_1775_p2 = (and_ln108_4_fu_1769_p2 | and_ln108_2_fu_1739_p2);

assign or_ln108_fu_1751_p2 = (xor_ln108_2_fu_1745_p2 | tmp_98_fu_1683_p3);

assign or_ln109_1_fu_1963_p2 = (and_ln109_5_fu_1949_p2 | and_ln109_3_fu_1925_p2);

assign or_ln109_2_fu_1937_p2 = (and_ln109_4_fu_1931_p2 | and_ln109_2_fu_1901_p2);

assign or_ln109_fu_1913_p2 = (xor_ln109_2_fu_1907_p2 | tmp_103_fu_1845_p3);

assign select_ln103_fu_948_p3 = ((tmp_fu_928_p3[0:0] == 1'b1) ? add_ln103_fu_922_p2 : ap_sig_allocacmp_i_load);

assign select_ln104_fu_936_p3 = ((tmp_fu_928_p3[0:0] == 1'b1) ? 6'd0 : empty_fu_918_p1);

assign select_ln106_1_fu_1391_p3 = ((and_ln106_fu_1357_p2[0:0] == 1'b1) ? and_ln106_1_fu_1385_p2 : grp_fu_866_p2);

assign select_ln106_2_fu_1480_p3 = ((and_ln106_3_reg_2092[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln106_3_fu_1309_p3 = ((icmp_ln106_3_reg_2059[0:0] == 1'b1) ? top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0);

assign select_ln106_fu_1371_p3 = ((and_ln106_fu_1357_p2[0:0] == 1'b1) ? grp_fu_866_p2 : grp_fu_872_p2);

assign select_ln107_1_fu_1567_p3 = ((and_ln107_fu_1533_p2[0:0] == 1'b1) ? and_ln107_1_fu_1561_p2 : grp_fu_866_p2);

assign select_ln107_2_fu_1629_p3 = ((and_ln107_3_fu_1599_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln107_3_fu_1459_p3 = ((icmp_ln106_3_reg_2059[0:0] == 1'b1) ? top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0);

assign select_ln107_fu_1547_p3 = ((and_ln107_fu_1533_p2[0:0] == 1'b1) ? grp_fu_866_p2 : grp_fu_872_p2);

assign select_ln108_1_fu_1731_p3 = ((and_ln108_fu_1697_p2[0:0] == 1'b1) ? and_ln108_1_fu_1725_p2 : grp_fu_866_p2);

assign select_ln108_2_fu_1793_p3 = ((and_ln108_3_fu_1763_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln108_3_fu_1466_p3 = ((icmp_ln106_3_reg_2059[0:0] == 1'b1) ? top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0);

assign select_ln108_fu_1711_p3 = ((and_ln108_fu_1697_p2[0:0] == 1'b1) ? grp_fu_866_p2 : grp_fu_872_p2);

assign select_ln109_1_fu_1893_p3 = ((and_ln109_fu_1859_p2[0:0] == 1'b1) ? and_ln109_1_fu_1887_p2 : grp_fu_866_p2);

assign select_ln109_2_fu_1955_p3 = ((and_ln109_3_fu_1925_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln109_3_fu_1473_p3 = ((icmp_ln106_3_reg_2059[0:0] == 1'b1) ? top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0);

assign select_ln109_fu_1873_p3 = ((and_ln109_fu_1859_p2[0:0] == 1'b1) ? grp_fu_866_p2 : grp_fu_872_p2);

assign sext_ln106_1_fu_1321_p1 = $signed(tmp_40_reg_2067);

assign sext_ln106_fu_1316_p1 = $signed(select_ln106_3_fu_1309_p3);

assign sext_ln107_1_fu_1497_p1 = $signed(tmp_49_reg_2072);

assign sext_ln107_fu_1493_p1 = $signed(select_ln107_3_reg_2102);

assign sext_ln108_1_fu_1661_p1 = $signed(tmp_57_reg_2077);

assign sext_ln108_fu_1657_p1 = $signed(select_ln108_3_reg_2107);

assign sext_ln109_1_fu_1823_p1 = $signed(tmp_65_reg_2082);

assign sext_ln109_fu_1819_p1 = $signed(select_ln109_3_reg_2112);

assign tmp_102_fu_1827_p3 = grp_fu_814_p2[32'd37];

assign tmp_103_fu_1845_p3 = c3_1_fu_1839_p2[32'd23];

assign tmp_104_fu_1865_p3 = grp_fu_814_p2[32'd38];

assign tmp_39_fu_974_p3 = {{trunc_ln104_fu_956_p1}, {lshr_ln1_fu_964_p4}};

assign tmp_40_fu_1000_p33 = 'bx;

assign tmp_49_fu_1072_p33 = 'bx;

assign tmp_57_fu_1144_p33 = 'bx;

assign tmp_65_fu_1216_p33 = 'bx;

assign tmp_87_fu_1325_p3 = grp_fu_814_p2[32'd37];

assign tmp_88_fu_1343_p3 = c0_1_fu_1337_p2[32'd23];

assign tmp_89_fu_1363_p3 = grp_fu_814_p2[32'd38];

assign tmp_92_fu_1501_p3 = grp_fu_814_p2[32'd37];

assign tmp_93_fu_1519_p3 = c1_1_fu_1513_p2[32'd23];

assign tmp_94_fu_1539_p3 = grp_fu_814_p2[32'd38];

assign tmp_97_fu_1665_p3 = grp_fu_814_p2[32'd37];

assign tmp_98_fu_1683_p3 = c2_1_fu_1677_p2[32'd23];

assign tmp_99_fu_1703_p3 = grp_fu_814_p2[32'd38];

assign tmp_fu_928_p3 = ap_sig_allocacmp_jb_load[32'd6];

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = zext_ln106_1_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = zext_ln106_1_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = zext_ln106_1_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 = zext_ln106_1_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 = zext_ln106_1_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 = zext_ln106_1_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 = zext_ln106_1_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = zext_ln106_1_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

assign trunc_ln104_1_fu_960_p1 = select_ln104_fu_936_p3[2:0];

assign trunc_ln104_fu_956_p1 = select_ln103_fu_948_p3[7:0];

assign xor_ln106_1_fu_1379_p2 = (tmp_89_fu_1363_p3 ^ 1'd1);

assign xor_ln106_2_fu_1405_p2 = (select_ln106_fu_1371_p3 ^ 1'd1);

assign xor_ln106_3_fu_1417_p2 = (grp_fu_818_p3 ^ 1'd1);

assign xor_ln106_4_fu_1441_p2 = (or_ln106_2_fu_1435_p2 ^ 1'd1);

assign xor_ln106_fu_1351_p2 = (tmp_88_fu_1343_p3 ^ 1'd1);

assign xor_ln107_1_fu_1555_p2 = (tmp_94_fu_1539_p3 ^ 1'd1);

assign xor_ln107_2_fu_1581_p2 = (select_ln107_fu_1547_p3 ^ 1'd1);

assign xor_ln107_3_fu_1593_p2 = (grp_fu_818_p3 ^ 1'd1);

assign xor_ln107_4_fu_1617_p2 = (or_ln107_2_fu_1611_p2 ^ 1'd1);

assign xor_ln107_fu_1527_p2 = (tmp_93_fu_1519_p3 ^ 1'd1);

assign xor_ln108_1_fu_1719_p2 = (tmp_99_fu_1703_p3 ^ 1'd1);

assign xor_ln108_2_fu_1745_p2 = (select_ln108_fu_1711_p3 ^ 1'd1);

assign xor_ln108_3_fu_1757_p2 = (grp_fu_818_p3 ^ 1'd1);

assign xor_ln108_4_fu_1781_p2 = (or_ln108_2_fu_1775_p2 ^ 1'd1);

assign xor_ln108_fu_1691_p2 = (tmp_98_fu_1683_p3 ^ 1'd1);

assign xor_ln109_1_fu_1881_p2 = (tmp_104_fu_1865_p3 ^ 1'd1);

assign xor_ln109_2_fu_1907_p2 = (select_ln109_fu_1873_p3 ^ 1'd1);

assign xor_ln109_3_fu_1919_p2 = (grp_fu_818_p3 ^ 1'd1);

assign xor_ln109_4_fu_1943_p2 = (or_ln109_2_fu_1937_p2 ^ 1'd1);

assign xor_ln109_fu_1853_p2 = (tmp_103_fu_1845_p3 ^ 1'd1);

assign zext_ln103_fu_944_p1 = select_ln104_fu_936_p3;

assign zext_ln106_1_fu_982_p1 = tmp_39_fu_974_p3;

assign zext_ln106_fu_1333_p1 = grp_fu_836_p3;

assign zext_ln107_fu_1509_p1 = grp_fu_836_p3;

assign zext_ln108_fu_1673_p1 = grp_fu_836_p3;

assign zext_ln109_fu_1835_p1 = grp_fu_836_p3;

assign zext_ln111_fu_1815_p1 = c0_2_reg_2117;

assign zext_ln112_fu_1977_p1 = c1_2_reg_2122;

assign zext_ln113_fu_1981_p1 = c2_2_reg_2132;

assign zext_ln114_fu_1985_p1 = c3_2_reg_2137;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_9_VITIS_LOOP_104_10
