// Seed: 3125298581
module module_0 ();
  wire id_1;
  assign module_1._id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd26,
    parameter id_4 = 32'd91
) (
    output supply1 id_0,
    output wire id_1,
    input uwire _id_2,
    output uwire id_3,
    input supply1 _id_4
);
  localparam [id_4 : id_2] id_6 = 1;
  module_0 modCall_1 ();
  assign id_3 = -1;
endmodule
module module_2 #(
    parameter id_16 = 32'd12,
    parameter id_2  = 32'd26
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14[1 : id_2==1],
    id_15
);
  output tri0 id_15;
  input logic [7:0] id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output tri1 id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input logic [7:0] id_3;
  input wire _id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire _id_16, id_17, id_18;
  assign id_10 = 1;
  assign id_15 = -1'b0;
  wire id_19;
  assign id_8 = 1;
  assign id_5 = id_3[id_16];
  assign id_4 = $clog2(97);
  ;
endmodule
