# compile vhdl design source files
vhdl xil_defaultlib  \
"project_tb_e1_func_synth.vhd" \
"../../../../../../tests/Testbench-example1.vhd" \

# Do not sort compile order
nosort
