
3
%s %s
*	simulator2
Vivado Simulator2
2013.2
V
%s
*	simulator2B
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
«
Running: %s
333*	simulator2ÿ
üC:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot main_sim_behav --prj C:/vivado/oled_project/oled_project.sim/sim_1/behav/main_sim.prj work.main_sim work.glbl Z43-3449
P
.Multi-threading is on. Using %s slave threads
406*	simulator2
6Z43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
’
+Analyzing Verilog file "%s" into library %s165*xsimverific2?
=C:/vivado/oled_project/oled_project.srcs/sources_1/new/main.v2
workZ10-165
’
+Analyzing Verilog file "%s" into library %s165*xsimverific2?
=C:/vivado/oled_project/oled_project.srcs/sim_1/new/main_sim.v2
workZ10-165
„
+Analyzing Verilog file "%s" into library %s165*xsimverific21
/C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v2
workZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
¤
-port %s remains unconnected for this instance1665*xsimverific2
vbat2A
=C:/vivado/oled_project/oled_project.srcs/sim_1/new/main_sim.v2
398@Z10-1770
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
I
%Time Resolution for simulation is %s
344*	simulator2
1psZ43-3460
d
Compiling module %s405*	simulator22
0unisims_ver.IBUF(CAPACITANCE="DONT_CARE",IBU...
Z43-3953
F
Compiling module %s405*	simulator2
unisims_ver.IBUFG
Z43-3953
>
Compiling module %s405*	simulator2

work.main
Z43-3953
B
Compiling module %s405*	simulator2
work.main_sim
Z43-3953
>
Compiling module %s405*	simulator2

work.glbl
Z43-3953
L
Built simulation snapshot %s
278*	simulator2
main_sim_behavZ43-3394


End Record