<session sof_file="">
  <display_tree gui_logging_enabled="1">
    <display_branch instance="rstp_pr_region" signal_set="signal_set: 2021/08/10 10:21:55  #0" trigger="trigger: 2021/08/10 10:21:55  #1"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="rstp_pr_region" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="3"/>
    </position_info>
    <signal_set name="signal_set: 2021/08/10 10:21:55  #0">
      <clock name="afu_top|port_gasket|pr_slot|afu_main|clk" polarity="posedge" tap_mode="classic"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="64" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.rst_n" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tlast" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tready" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tvalid" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.rst_n" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tlast" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tready" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tvalid" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[0]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[1]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[2]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[3]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[4]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[5]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[6]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.ecc_interrupt" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.read" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.readdatavalid" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.rst_n" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.waitrequest" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.write" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_req_ren" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_req_wen" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_IDLE" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_READ" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_WRITE" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_trk_wen" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.rst_n" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tlast" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tready" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tvalid" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.rst_n" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tlast" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tready" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tvalid" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[0]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[1]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[2]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[3]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[4]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[5]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[6]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.ecc_interrupt" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.read" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.readdatavalid" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.rst_n" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.waitrequest" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.write" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_req_ren" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_req_wen" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_IDLE" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_READ" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_WRITE" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_trk_wen" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.rst_n" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tlast" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tready" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tvalid" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.rst_n" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tlast" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tready" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tvalid" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[0]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[1]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[2]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[3]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[4]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[5]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[6]" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.ecc_interrupt" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.read" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.readdatavalid" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.rst_n" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.waitrequest" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.write" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_req_ren" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_req_wen" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_IDLE" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_READ" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_WRITE" tap_mode="classic"/>
          <wire name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_trk_wen" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.rst_n" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tlast" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tready" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tvalid" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.rst_n" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tlast" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tready" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
          <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tvalid" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
          <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.ecc_interrupt" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.read" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.readdatavalid" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.waitrequest" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.write" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
          <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.rst_n" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_req_ren" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
          <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_req_wen" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
          <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_IDLE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
          <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_READ" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
          <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_WRITE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
          <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_trk_wen" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[6..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.rst_n" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tlast" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tready" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tvalid" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.rst_n" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tlast" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tready" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
          <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tvalid" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
          <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.ecc_interrupt" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.read" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.readdatavalid" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.waitrequest" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.write" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
          <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.rst_n" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_req_ren" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
          <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_req_wen" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
          <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_IDLE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
          <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_READ" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
          <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_WRITE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
          <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_trk_wen" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[6..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          </bus>
        </data_view>
        <setup_view>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.rst_n" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tlast" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tready" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tvalid" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.rst_n" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tlast" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tready" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
          <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_tx_if.tvalid" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
          <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.ecc_interrupt" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.read" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.readdatavalid" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.waitrequest" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.write" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
          <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.rst_n" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_req_ren" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
          <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_req_wen" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
          <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_IDLE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
          <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_READ" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
          <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_state.EMIF_WRITE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
          <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif_trk_wen" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[6..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|he_lb_inst|mode_lpbk|emif.burstcount[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" name="trigger: 2021/08/10 10:21:55  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'afu_top|port_gasket|pr_slot|afu_main|he_mem_inst|axis_rx_if.tvalid' == rising edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111
            <pwr_up_transitional>111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget height" value="120"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="frame size" size="2" value="1900,1067"/>
    <multi attribute="jtag widget size" size="2" value="398,188"/>
    <multi attribute="column width" size="23" value="151,34,220,74,68,78,95,96,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
  </global_info>
</session>
