# do final_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica06/dataMemory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:02 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica06/dataMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_memory
# -- Compiling architecture ram_arc of data_memory
# End time: 08:57:02 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/final.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:02 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/final.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity final
# -- Compiling architecture bdf_type of final
# End time: 08:57:02 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica07/zeroFill.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:02 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica07/zeroFill.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zeroFill
# -- Compiling architecture bdf_type of zeroFill
# End time: 08:57:02 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica07/shifter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:02 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica07/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shifter
# -- Compiling architecture bdf_type of shifter
# End time: 08:57:02 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica07/programCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:02 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica07/programCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity programCounter
# -- Compiling architecture ram_arc of programCounter
# End time: 08:57:02 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:02 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica07/pract7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pract7
# -- Compiling architecture bdf_type of pract7
# End time: 08:57:02 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica07/instructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:02 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica07/instructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity instDec
# -- Compiling architecture bdf_type of instDec
# End time: 08:57:02 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:02 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica07/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity instruction_memory
# -- Compiling architecture flujo1 of instruction_memory
# End time: 08:57:02 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica07/extend.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:02 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica07/extend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extend
# -- Compiling architecture bdf_type of extend
# End time: 08:57:02 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica07/compDos.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:02 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica07/compDos.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity compDos
# -- Compiling architecture bdf_type of compDos
# End time: 08:57:02 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica07/branchControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:02 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica07/branchControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity branchControl
# -- Compiling architecture bdf_type of branchControl
# End time: 08:57:02 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica06/UF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:03 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica06/UF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity unidadFuncional
# -- Compiling architecture bdf_type of unidadFuncional
# End time: 08:57:03 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica06/UA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:03 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica06/UA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity arithmetic_circuit
# -- Compiling architecture function_table of arithmetic_circuit
# ** Warning: /home/local/ITAM/mmontesv/Documents/Final/Practica06/UA.vhd(19): (vcom-1013) Initial value of "input" depends on value of signal "C_in".
# ** Warning: /home/local/ITAM/mmontesv/Documents/Final/Practica06/UA.vhd(19): (vcom-1013) Initial value of "input" depends on value of signal "S".
# End time: 08:57:03 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica06/RF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:03 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica06/RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture ram_arc of register_file
# End time: 08:57:03 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:03 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica06/Practica2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Practica2
# -- Compiling architecture bdf_type of Practica2
# End time: 08:57:03 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:03 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica06/pract6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pract6
# -- Compiling architecture bdf_type of pract6
# End time: 08:57:03 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica06/mux_4_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:03 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica06/mux_4_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_4_to_1
# -- Compiling architecture function_table of multiplexer_4_to_1
# End time: 08:57:03 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica06/mux_2_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:03 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica06/mux_2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexer_2_to_1
# -- Compiling architecture function_table of multiplexer_2_to_1
# End time: 08:57:03 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica06/LogicCircuit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:03 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica06/LogicCircuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity logic_circuit
# -- Compiling architecture bdf_type of logic_circuit
# End time: 08:57:03 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica06/G.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:03 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica06/G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G
# -- Compiling architecture bdf_type of G
# End time: 08:57:03 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica06/div_freq.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:03 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica06/div_freq.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div_freq
# -- Compiling architecture Behavioral of div_freq
# End time: 08:57:03 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica06/decoder_2_4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:03 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica06/decoder_2_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity decoder_2_to_4
# -- Compiling architecture function_table of decoder_2_to_4
# End time: 08:57:03 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/mmontesv/Documents/Final/Practica06/cont2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:57:03 on Dec 08,2017
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/mmontesv/Documents/Final/Practica06/cont2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cont2
# -- Compiling architecture Behavioral of cont2
# End time: 08:57:03 on Dec 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.final
# vsim work.final 
# Start time: 08:57:08 on Dec 08,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.final(bdf_type)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.pract6(bdf_type)
# Loading work.register_file(ram_arc)
# Loading work.multiplexer_2_to_1(function_table)
# Loading work.unidadfuncional(bdf_type)
# Loading work.arithmetic_circuit(function_table)
# Loading work.logic_circuit(bdf_type)
# Loading work.shifter(bdf_type)
# Loading work.practica2(bdf_type)
# Loading work.multiplexer_4_to_1(function_table)
# Loading work.cont2(behavioral)
# Loading work.decoder_2_to_4(function_table)
# Loading work.g(bdf_type)
# Loading work.div_freq(behavioral)
# Loading work.data_memory(ram_arc)
# Loading work.pract7(bdf_type)
# Loading work.branchcontrol(bdf_type)
# Loading work.programcounter(ram_arc)
# Loading work.instruction_memory(flujo1)
# Loading work.instdec(bdf_type)
# Loading work.zerofill(bdf_type)
# Loading work.extend(bdf_type)
# Loading work.compdos(bdf_type)
wave create -driver freeze -pattern constant -value 0000000000000010 -range 15 0 -starttime 0ps -endtime 1000ps sim:/final/ExternalData
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern clock -initialvalue U -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/final/clkAll
wave create -driver freeze -pattern clock -initialvalue U -period 40ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/final/clock
wave create -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps sim:/final/reset
wave create -driver freeze -pattern constant -value 000 -range 2 0 -starttime 0ps -endtime 1000ps sim:/final/selectRF
add wave -position end  sim:/final/D
add wave -position end  sim:/final/display
add wave -position end  sim:/final/ledClock
add wave -position end  sim:/final/ledPC
add wave -position end  sim:/final/ledReset
add wave -position end  sim:/final/NclkAll
add wave -position end  sim:/final/resAA
add wave -position end  sim:/final/resAdata
add wave -position end  sim:/final/resBA
add wave -position end  sim:/final/resDA
add wave -position end  sim:/final/resFS
add wave -position end  sim:/final/resMB
add wave -position end  sim:/final/resMD
add wave -position end  sim:/final/resMW
add wave -position end  sim:/final/resN
add wave -position end  sim:/final/resRW
add wave -position end  sim:/final/resZ
add wave -position end  sim:/final/resZF
add wave -position end  sim:/final/resetN
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /final/b2v_inst2/b2v_inst6/b2v_inst1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /final/b2v_inst2/b2v_inst6/b2v_inst1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /final/b2v_inst1/b2v_inst6
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /final/b2v_inst1/b2v_inst1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /final/b2v_inst1/b2v_inst1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /final/b2v_inst1/b2v_inst1
# End time: 09:11:08 on Dec 08,2017, Elapsed time: 0:14:00
# Errors: 0, Warnings: 6
