

================================================================
== Vitis HLS Report for 'read_input'
================================================================
* Date:           Fri Dec  8 11:43:47 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Final_Optimization
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65608|  13.334 ns|  0.437 ms|    2|  65608|     none|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- mem_rd  |        0|    65606|        73|          1|          1|  0 ~ 65535|       yes|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 73


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 1
  Pipeline-0 : II = 1, D = 73, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 75 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 2 
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %aximm0, void @empty_0, i32 0, i32 0, void @empty_9, i32 64, i32 0, void @empty_17, void @empty_16, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_in, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_in, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_in, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.16ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %input_r" [LZW_hybrid_hash_HW.cpp:46->LZW_hybrid_hash_HW.cpp:353]   --->   Operation 81 'read' 'input_read' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_i = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %empty" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'read' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_in, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_in, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_in, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_in, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %aximm0, void @empty_0, i32 0, i32 0, void @empty_9, i32 64, i32 0, void @empty_17, void @empty_16, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%conv_i_i_i = zext i16 %tmp_i" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'zext' 'conv_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%input_offset_constprop_load = load i32 %input_offset_constprop"   --->   Operation 89 'load' 'input_offset_constprop_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i32 %input_offset_constprop_load" [LZW_hybrid_hash_HW.cpp:46->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 90 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i64 %input_read" [LZW_hybrid_hash_HW.cpp:46->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 91 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i32 %input_offset_constprop_load" [LZW_hybrid_hash_HW.cpp:46->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 92 'trunc' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.48ns)   --->   "%br_ln46 = br void" [LZW_hybrid_hash_HW.cpp:46->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 93 'br' 'br_ln46' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.67>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%i = phi i16 %add_ln46, void %.split.i.i.i, i16 0, void %entry" [LZW_hybrid_hash_HW.cpp:46->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 94 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.01ns)   --->   "%add_ln46 = add i16 %i, i16 1" [LZW_hybrid_hash_HW.cpp:46->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 95 'add' 'add_ln46' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 96 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.86ns)   --->   "%icmp_ln46 = icmp_eq  i16 %i, i16 %tmp_i" [LZW_hybrid_hash_HW.cpp:46->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 97 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty_99 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 98 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split.i.i.i, void %.exit" [LZW_hybrid_hash_HW.cpp:46->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 99 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%i_cast = zext i16 %i" [LZW_hybrid_hash_HW.cpp:46->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 100 'zext' 'i_cast' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i16 %i" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 101 'trunc' 'trunc_ln174' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.20ns)   --->   "%add_ln174 = add i33 %zext_ln46, i33 %i_cast" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 102 'add' 'add_ln174' <Predicate = (!icmp_ln46)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i33 %add_ln174" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 103 'zext' 'zext_ln174' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.47ns)   --->   "%add_ln174_1 = add i64 %zext_ln174, i64 %input_read" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 104 'add' 'add_ln174_1' <Predicate = (!icmp_ln46)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln174_1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln174_1, i32 3, i32 63" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 105 'partselect' 'trunc_ln174_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln174_3 = add i3 %trunc_ln46, i3 %trunc_ln174" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 106 'add' 'add_ln174_3' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 107 [1/1] (0.36ns) (root node of TernaryAdder)   --->   "%add_ln174_2 = add i3 %add_ln174_3, i3 %trunc_ln46_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 107 'add' 'add_ln174_2' <Predicate = (!icmp_ln46)> <Delay = 0.36> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 3 <SV = 2> <Delay = 4.86>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i61 %trunc_ln174_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 108 'sext' 'sext_ln174' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%aximm0_addr = getelementptr i64 %aximm0, i64 %sext_ln174" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 109 'getelementptr' 'aximm0_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 110 [70/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 110 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.86>
ST_4 : Operation 111 [69/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 111 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.86>
ST_5 : Operation 112 [68/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 112 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.86>
ST_6 : Operation 113 [67/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 113 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 114 [66/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 114 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.86>
ST_8 : Operation 115 [65/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 115 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.86>
ST_9 : Operation 116 [64/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 116 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.86>
ST_10 : Operation 117 [63/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 117 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.86>
ST_11 : Operation 118 [62/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 118 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 4.86>
ST_12 : Operation 119 [61/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 119 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 4.86>
ST_13 : Operation 120 [60/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 120 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 4.86>
ST_14 : Operation 121 [59/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 121 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 4.86>
ST_15 : Operation 122 [58/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 122 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 4.86>
ST_16 : Operation 123 [57/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 123 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 4.86>
ST_17 : Operation 124 [56/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 124 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 4.86>
ST_18 : Operation 125 [55/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 125 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 4.86>
ST_19 : Operation 126 [54/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 126 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 4.86>
ST_20 : Operation 127 [53/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 127 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 4.86>
ST_21 : Operation 128 [52/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 128 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 4.86>
ST_22 : Operation 129 [51/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 129 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 4.86>
ST_23 : Operation 130 [50/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 130 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 4.86>
ST_24 : Operation 131 [49/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 131 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 4.86>
ST_25 : Operation 132 [48/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 132 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 4.86>
ST_26 : Operation 133 [47/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 133 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 4.86>
ST_27 : Operation 134 [46/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 134 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 4.86>
ST_28 : Operation 135 [45/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 135 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 4.86>
ST_29 : Operation 136 [44/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 136 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 4.86>
ST_30 : Operation 137 [43/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 137 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 4.86>
ST_31 : Operation 138 [42/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 138 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 4.86>
ST_32 : Operation 139 [41/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 139 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 4.86>
ST_33 : Operation 140 [40/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 140 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 4.86>
ST_34 : Operation 141 [39/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 141 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 4.86>
ST_35 : Operation 142 [38/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 142 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 4.86>
ST_36 : Operation 143 [37/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 143 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 4.86>
ST_37 : Operation 144 [36/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 144 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 4.86>
ST_38 : Operation 145 [35/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 145 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 4.86>
ST_39 : Operation 146 [34/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 146 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 4.86>
ST_40 : Operation 147 [33/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 147 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 4.86>
ST_41 : Operation 148 [32/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 148 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 4.86>
ST_42 : Operation 149 [31/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 149 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 4.86>
ST_43 : Operation 150 [30/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 150 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 4.86>
ST_44 : Operation 151 [29/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 151 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 4.86>
ST_45 : Operation 152 [28/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 152 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 4.86>
ST_46 : Operation 153 [27/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 153 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 4.86>
ST_47 : Operation 154 [26/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 154 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 4.86>
ST_48 : Operation 155 [25/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 155 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 4.86>
ST_49 : Operation 156 [24/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 156 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 4.86>
ST_50 : Operation 157 [23/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 157 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 4.86>
ST_51 : Operation 158 [22/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 158 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 4.86>
ST_52 : Operation 159 [21/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 159 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 4.86>
ST_53 : Operation 160 [20/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 160 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 4.86>
ST_54 : Operation 161 [19/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 161 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 4.86>
ST_55 : Operation 162 [18/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 162 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 4.86>
ST_56 : Operation 163 [17/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 163 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 4.86>
ST_57 : Operation 164 [16/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 164 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 4.86>
ST_58 : Operation 165 [15/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 165 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 4.86>
ST_59 : Operation 166 [14/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 166 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 4.86>
ST_60 : Operation 167 [13/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 167 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 4.86>
ST_61 : Operation 168 [12/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 168 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 4.86>
ST_62 : Operation 169 [11/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 169 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 4.86>
ST_63 : Operation 170 [10/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 170 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 4.86>
ST_64 : Operation 171 [9/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 171 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 4.86>
ST_65 : Operation 172 [8/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 172 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 4.86>
ST_66 : Operation 173 [7/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 173 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 4.86>
ST_67 : Operation 174 [6/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 174 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 4.86>
ST_68 : Operation 175 [5/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 175 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 4.86>
ST_69 : Operation 176 [4/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 176 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 4.86>
ST_70 : Operation 177 [3/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 177 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 4.86>
ST_71 : Operation 178 [2/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 178 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 4.86>
ST_72 : Operation 179 [1/70] (4.86ns)   --->   "%aximm0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %aximm0_addr, i32 1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 179 'readreq' 'aximm0_load_req' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 4.86>
ST_73 : Operation 180 [1/1] (4.86ns)   --->   "%aximm0_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %aximm0_addr" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 180 'read' 'aximm0_addr_read' <Predicate = (!icmp_ln46)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 3.88>
ST_74 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [LZW_hybrid_hash_HW.cpp:46->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 181 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_74 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln174_2, i3 0" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 182 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_74 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i6 %shl_ln" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 183 'zext' 'zext_ln174_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_74 : Operation 184 [1/1] (1.71ns)   --->   "%lshr_ln174 = lshr i64 %aximm0_addr_read, i64 %zext_ln174_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 184 'lshr' 'lshr_ln174' <Predicate = (!icmp_ln46)> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln174_2 = trunc i64 %lshr_ln174" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 185 'trunc' 'trunc_ln174_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_74 : Operation 186 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %inStream_in, i8 %trunc_ln174_2" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 186 'write' 'write_ln174' <Predicate = (!icmp_ln46)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_74 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 75 <SV = 2> <Delay = 1.20>
ST_75 : Operation 188 [1/1] (1.20ns)   --->   "%add_ln51 = add i32 %input_offset_constprop_load, i32 %conv_i_i_i" [LZW_hybrid_hash_HW.cpp:51->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 188 'add' 'add_ln51' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln51 = store i32 %add_ln51, i32 %input_offset_constprop" [LZW_hybrid_hash_HW.cpp:51->LZW_hybrid_hash_HW.cpp:353->LZW_hybrid_hash_HW.cpp:355]   --->   Operation 189 'store' 'store_ln51' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 190 [1/1] (0.00ns)   --->   "%ret_ln355 = ret" [LZW_hybrid_hash_HW.cpp:355]   --->   Operation 190 'ret' 'ret_ln355' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ aximm0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_offset_constprop]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ inStream_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
input_read                  (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_i                       (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111110]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i_i_i                  (zext             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111]
input_offset_constprop_load (load             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln46                   (zext             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111110]
trunc_ln46                  (trunc            ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111110]
trunc_ln46_1                (trunc            ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln46                     (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111110]
i                           (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln46                    (add              ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111110]
specpipeline_ln0            (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln46                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111110]
empty_99                    (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln46                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
i_cast                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln174                 (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln174                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln174                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln174_1                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln174_1               (partselect       ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln174_3                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln174_2                 (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111110]
sext_ln174                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
aximm0_addr                 (getelementptr    ) [ 0010111111111111111111111111111111111111111111111111111111111111111111111100]
aximm0_load_req             (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
aximm0_addr_read            (read             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000010]
specloopname_ln46           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln174_1                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln174                  (lshr             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln174_2               (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln174                 (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                      (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111110]
add_ln51                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln51                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln355                   (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="aximm0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aximm0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_offset_constprop">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_offset_constprop"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="input_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_i_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_readreq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="aximm0_load_req/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="aximm0_addr_read_read_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="64" slack="70"/>
<pin id="98" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="aximm0_addr_read/73 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln174_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/74 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="1"/>
<pin id="109" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="conv_i_i_i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i_i_i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_offset_constprop_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_offset_constprop_load/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln46_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln46_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln46_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln46_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln46_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="1"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln174_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln174_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="16" slack="0"/>
<pin id="160" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln174_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="33" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln174_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="33" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="1"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln174_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="61" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="0" index="3" bw="7" slack="0"/>
<pin id="176" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln174_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln174_3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="1"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174_3/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln174_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="1"/>
<pin id="189" dir="1" index="2" bw="3" slack="72"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln174_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="61" slack="1"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="aximm0_addr_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="61" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aximm0_addr/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="shl_ln_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="3" slack="72"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/74 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln174_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/74 "/>
</bind>
</comp>

<comp id="212" class="1004" name="lshr_ln174_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="0" index="1" bw="6" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln174/74 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln174_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174_2/74 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln51_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="16" slack="2"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/75 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln51_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/75 "/>
</bind>
</comp>

<comp id="232" class="1005" name="input_read_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_i_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="1"/>
<pin id="239" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="242" class="1005" name="conv_i_i_i_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2"/>
<pin id="244" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_i_i_i "/>
</bind>
</comp>

<comp id="250" class="1005" name="zext_ln46_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="33" slack="1"/>
<pin id="252" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="255" class="1005" name="trunc_ln46_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="1"/>
<pin id="257" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="260" class="1005" name="trunc_ln46_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="1"/>
<pin id="262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_1 "/>
</bind>
</comp>

<comp id="265" class="1005" name="add_ln46_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="270" class="1005" name="icmp_ln46_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="274" class="1005" name="trunc_ln174_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="61" slack="1"/>
<pin id="276" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="add_ln174_2_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="72"/>
<pin id="281" dir="1" index="1" bw="3" slack="72"/>
</pin_list>
<bind>
<opset="add_ln174_2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="aximm0_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="aximm0_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="aximm0_addr_read_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="1"/>
<pin id="292" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="aximm0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="62" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="48" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="64" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="74" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="121"><net_src comp="82" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="76" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="122" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="111" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="111" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="111" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="111" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="149" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="157" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="166" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="185"><net_src comp="153" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="206"><net_src comp="70" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="72" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="230"><net_src comp="222" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="76" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="240"><net_src comp="82" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="245"><net_src comp="118" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="253"><net_src comp="126" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="258"><net_src comp="130" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="263"><net_src comp="134" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="268"><net_src comp="138" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="273"><net_src comp="144" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="171" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="282"><net_src comp="186" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="287"><net_src comp="194" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="293"><net_src comp="95" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="212" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_offset_constprop | {75 }
	Port: inStream_in | {74 }
 - Input state : 
	Port: read_input : aximm0 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
	Port: read_input : input_r | {1 }
	Port: read_input : empty | {1 }
	Port: read_input : input_offset_constprop | {1 }
  - Chain level:
	State 1
		zext_ln46 : 1
		trunc_ln46_1 : 1
	State 2
		add_ln46 : 1
		icmp_ln46 : 1
		br_ln46 : 2
		i_cast : 1
		trunc_ln174 : 1
		add_ln174 : 2
		zext_ln174 : 3
		add_ln174_1 : 4
		trunc_ln174_1 : 5
		add_ln174_3 : 2
		add_ln174_2 : 3
	State 3
		aximm0_addr : 1
		aximm0_load_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
		zext_ln174_1 : 1
		lshr_ln174 : 2
		trunc_ln174_2 : 3
		write_ln174 : 4
	State 75
		store_ln51 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln46_fu_138       |    0    |    23   |
|          |       add_ln174_fu_157      |    0    |    39   |
|    add   |      add_ln174_1_fu_166     |    0    |    71   |
|          |      add_ln174_3_fu_181     |    0    |    4    |
|          |      add_ln174_2_fu_186     |    0    |    4    |
|          |       add_ln51_fu_222       |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   lshr   |      lshr_ln174_fu_212      |    0    |   179   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln46_fu_144      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|          |    input_read_read_fu_76    |    0    |    0    |
|   read   |       tmp_i_read_fu_82      |    0    |    0    |
|          | aximm0_addr_read_read_fu_95 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_88      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln174_write_fu_100  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      conv_i_i_i_fu_118      |    0    |    0    |
|          |       zext_ln46_fu_126      |    0    |    0    |
|   zext   |        i_cast_fu_149        |    0    |    0    |
|          |      zext_ln174_fu_162      |    0    |    0    |
|          |     zext_ln174_1_fu_208     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln46_fu_130      |    0    |    0    |
|   trunc  |     trunc_ln46_1_fu_134     |    0    |    0    |
|          |      trunc_ln174_fu_153     |    0    |    0    |
|          |     trunc_ln174_2_fu_217    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|     trunc_ln174_1_fu_171    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      sext_ln174_fu_191      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_201        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   372   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln174_2_reg_279  |    3   |
|    add_ln46_reg_265    |   16   |
|aximm0_addr_read_reg_290|   64   |
|   aximm0_addr_reg_284  |   64   |
|   conv_i_i_i_reg_242   |   32   |
|        i_reg_107       |   16   |
|    icmp_ln46_reg_270   |    1   |
|   input_read_reg_232   |   64   |
|      tmp_i_reg_237     |   16   |
|  trunc_ln174_1_reg_274 |   61   |
|  trunc_ln46_1_reg_260  |    3   |
|   trunc_ln46_reg_255   |    3   |
|    zext_ln46_reg_250   |   33   |
+------------------------+--------+
|          Total         |   376  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_88 |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  0.489  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   372  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   376  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   376  |   381  |
+-----------+--------+--------+--------+
