Running all tests...
------------------------ RUNNING UNIT TESTS... -------------------------
Compiling and linking test files...
Building bin/test_cache_basic from ./cache/test_cache_basic.cpp...
Building bin/test_pset5_question2 from ./cache/test_pset5_question2.cpp...
Building bin/test_pset5_question1 from ./cache/test_pset5_question1.cpp...
------------------- GENERATION COMPLETE. TESTING... --------------------
Running all binaries in bin...
--------------------------- TESTING COMPLETE --------------------------- 
--------------------- RUNNING INTEGRATION TESTS... ---------------------
 ================================== COMPLETED BINARY TESTS IN DIRECTORY:  ==================================
 ================================== RUNNING BINARY TESTS IN DIRECTORY: test/edtests1  ==================================
-------------------- ASSEMBLING INTEGRATION TESTS... -------------------
Compilation and conversion successful for ../test/edtests1/load_branch.
------------------------- FINISHED ASSEMBLING... -----------------------
[INFO] (src/sim_cycle.cpp:62): icConfig: CacheConfig { 2048, 16, 2, 5 } 
[INFO] (src/sim_cycle.cpp:63): dcConfig: CacheConfig { 4096, 16, 4, 8 } 
[Simulator] Loading memory from inputFile: load_branch.bin 
[Simulator] Start simulator
[Simulator] Finished emulation status: 2
No differences for test/edtests1/load_branch.bin
/u/yf9172/COS375-Project-3
-------------------- ASSEMBLING INTEGRATION TESTS... -------------------
Compilation and conversion successful for ../test/edtests1/load_use.
------------------------- FINISHED ASSEMBLING... -----------------------
[INFO] (src/sim_cycle.cpp:62): icConfig: CacheConfig { 2048, 16, 2, 5 } 
[INFO] (src/sim_cycle.cpp:63): dcConfig: CacheConfig { 4096, 16, 4, 8 } 
[Simulator] Loading memory from inputFile: load_use.bin 
[Simulator] Start simulator
[Simulator] Finished emulation status: 2
No differences for test/edtests1/load_use.bin
/u/yf9172/COS375-Project-3
-------------------- ASSEMBLING INTEGRATION TESTS... -------------------
Compilation and conversion successful for ../test/edtests1/load_use_zero.
------------------------- FINISHED ASSEMBLING... -----------------------
[INFO] (src/sim_cycle.cpp:62): icConfig: CacheConfig { 2048, 16, 2, 5 } 
[INFO] (src/sim_cycle.cpp:63): dcConfig: CacheConfig { 4096, 16, 4, 8 } 
[Simulator] Loading memory from inputFile: load_use_zero.bin 
[Simulator] Start simulator
[Simulator] Finished emulation status: 2
No differences for test/edtests1/load_use_zero.bin
/u/yf9172/COS375-Project-3
 ================================== COMPLETED BINARY TESTS IN DIRECTORY: test/edtests1 ==================================
 ================================== RUNNING BINARY TESTS IN DIRECTORY: test/load_stalls  ==================================
-------------------- ASSEMBLING INTEGRATION TESTS... -------------------
Compilation and conversion successful for ../test/load_stalls/loadbranch.
------------------------- FINISHED ASSEMBLING... -----------------------
[INFO] (src/sim_cycle.cpp:62): icConfig: CacheConfig { 2048, 16, 2, 5 } 
[INFO] (src/sim_cycle.cpp:63): dcConfig: CacheConfig { 4096, 16, 4, 8 } 
[Simulator] Loading memory from inputFile: loadbranch.bin 
[Simulator] Start simulator
[Simulator] Finished emulation status: 2
Reference file not found for loadbranch
/u/yf9172/COS375-Project-3
-------------------- ASSEMBLING INTEGRATION TESTS... -------------------
Compilation and conversion successful for ../test/load_stalls/loaduse_1.
------------------------- FINISHED ASSEMBLING... -----------------------
[INFO] (src/sim_cycle.cpp:62): icConfig: CacheConfig { 2048, 16, 2, 5 } 
[INFO] (src/sim_cycle.cpp:63): dcConfig: CacheConfig { 4096, 16, 4, 8 } 
[Simulator] Loading memory from inputFile: loaduse_1.bin 
[Simulator] Start simulator
[Simulator] Finished emulation status: 2
Reference file not found for loaduse_1
/u/yf9172/COS375-Project-3
-------------------- ASSEMBLING INTEGRATION TESTS... -------------------
Compilation and conversion successful for ../test/load_stalls/loaduse_2.
------------------------- FINISHED ASSEMBLING... -----------------------
[INFO] (src/sim_cycle.cpp:62): icConfig: CacheConfig { 2048, 16, 2, 5 } 
[INFO] (src/sim_cycle.cpp:63): dcConfig: CacheConfig { 4096, 16, 4, 8 } 
[Simulator] Loading memory from inputFile: loaduse_2.bin 
[Simulator] Start simulator
[Simulator] Finished emulation status: 2
Reference file not found for loaduse_2
/u/yf9172/COS375-Project-3
-------------------- ASSEMBLING INTEGRATION TESTS... -------------------
Compilation and conversion successful for ../test/load_stalls/loaduseeric2.
------------------------- FINISHED ASSEMBLING... -----------------------
[INFO] (src/sim_cycle.cpp:62): icConfig: CacheConfig { 2048, 16, 2, 5 } 
[INFO] (src/sim_cycle.cpp:63): dcConfig: CacheConfig { 4096, 16, 4, 8 } 
[Simulator] Loading memory from inputFile: loaduseeric2.bin 
[Simulator] Start simulator
[Simulator] Finished emulation status: 2
Reference file not found for loaduseeric2
/u/yf9172/COS375-Project-3
-------------------- ASSEMBLING INTEGRATION TESTS... -------------------
Compilation and conversion successful for ../test/load_stalls/loaduseeric.
------------------------- FINISHED ASSEMBLING... -----------------------
[INFO] (src/sim_cycle.cpp:62): icConfig: CacheConfig { 2048, 16, 2, 5 } 
[INFO] (src/sim_cycle.cpp:63): dcConfig: CacheConfig { 4096, 16, 4, 8 } 
[Simulator] Loading memory from inputFile: loaduseeric.bin 
[Simulator] Start simulator
[Simulator] Finished emulation status: 2
Reference file not found for loaduseeric
/u/yf9172/COS375-Project-3
-------------------- ASSEMBLING INTEGRATION TESTS... -------------------
Compilation and conversion successful for ../test/load_stalls/load_zero.
------------------------- FINISHED ASSEMBLING... -----------------------
[INFO] (src/sim_cycle.cpp:62): icConfig: CacheConfig { 2048, 16, 2, 5 } 
[INFO] (src/sim_cycle.cpp:63): dcConfig: CacheConfig { 4096, 16, 4, 8 } 
[Simulator] Loading memory from inputFile: load_zero.bin 
[Simulator] Start simulator
[Simulator] Finished emulation status: 2
Reference file not found for load_zero
/u/yf9172/COS375-Project-3
 ================================== COMPLETED BINARY TESTS IN DIRECTORY: test/load_stalls ==================================
 ================================== RUNNING BINARY TESTS IN DIRECTORY: test/original  ==================================
-------------------- ASSEMBLING INTEGRATION TESTS... -------------------
Compilation and conversion successful for ../test/original/fib2.
------------------------- FINISHED ASSEMBLING... -----------------------
[INFO] (src/sim_cycle.cpp:62): icConfig: CacheConfig { 2048, 16, 2, 5 } 
[INFO] (src/sim_cycle.cpp:63): dcConfig: CacheConfig { 4096, 16, 4, 8 } 
[Simulator] Loading memory from inputFile: fib2.bin 
[Simulator] Start simulator
[Simulator] Finished emulation status: 2
Reference file not found for fib2
/u/yf9172/COS375-Project-3
-------------------- ASSEMBLING INTEGRATION TESTS... -------------------
Compilation and conversion successful for ../test/original/fib.
------------------------- FINISHED ASSEMBLING... -----------------------
[INFO] (src/sim_cycle.cpp:62): icConfig: CacheConfig { 2048, 16, 2, 5 } 
[INFO] (src/sim_cycle.cpp:63): dcConfig: CacheConfig { 4096, 16, 4, 8 } 
[Simulator] Loading memory from inputFile: fib.bin 
[Simulator] Start simulator
[Simulator] Finished emulation status: 2
No differences for test/original/fib.bin
/u/yf9172/COS375-Project-3
 ================================== COMPLETED BINARY TESTS IN DIRECTORY: test/original ==================================
--------------------------- TESTING COMPLETE --------------------------- 
