#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Nov  4 21:30:20 2019
# Process ID: 64940
# Current directory: F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent49012 F:\FILE\FPGA\ZYNQ\Image\005_OV5640_DDR3_Gray_Sobel\OV5640_DEMO\MIG_OV_PRG\MIG_OV_PRG.xpr
# Log file: F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/vivado.log
# Journal file: F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.xpr
INFO: [Project 1-313] Project file moved from 'F:/FILE/FPGA/ZYNQ/Image/004_OV5640_DDR3_Gray_Median_Filter/OV5640_DEMO/MIG_OV_PRG' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FILE/FPGA/ZYNQ/Image/ip_lib/HDMI_FPGA_ML_A7'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:HDMI_FPGA_ML_A7:1.0'. The one found in IP location 'f:/FILE/FPGA/ZYNQ/Image/ip_lib/HDMI_FPGA_ML_A7' will take precedence over the same IP in location f:/FILE/FPGA/ZYNQ/Image/ip_lib/HDMI_FPGA_ML_A7/HDMI_FPGA_ML
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 914.379 ; gain = 177.250
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Median_Filter/Video_Image_Processor.v] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Median_Filter/Video_Image_Processor.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Median_Filter/VIP_Gray_Median_Filter.v] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Median_Filter/VIP_Gray_Median_Filter.v
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Median_Filter/Median_Filter_3X3.v] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Median_Filter/Median_Filter_3X3.v
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Median_Filter/VIP_Matrix_Generate_3X3_8Bit.v] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Median_Filter/VIP_Matrix_Generate_3X3_8Bit.v
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Median_Filter/Sort3.v] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Median_Filter/Sort3.v
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/linebuffer_Wapper/ImageXlib_arch.vhd] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/linebuffer_Wapper/ImageXlib_arch.vhd
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/linebuffer_Wapper/linebuffer_Wapper.vhd] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/Image/003_OV5640_DDR3_Gray_Mean_Filter/OV5640_DEMO/user/linebuffer_Wapper/linebuffer_Wapper.vhd
export_ip_user_files -of_objects  [get_files F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/linebuffer_Wapper/linebuffer_Wapper.vhd] -no_script -reset -force -quiet
remove_files  F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/linebuffer_Wapper/linebuffer_Wapper.vhd
add_files -norecurse {F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Sobel/Video_Image_Processor.v F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Sobel/VIP_Sobel_Edge_Detector.v F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/linebuffer_Wapper/linebuffer_Wapper.vhd F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/linebuffer_Wapper/ImageXlib_utils.vhd F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/linebuffer_Wapper/ImageXlib_arch.vhd F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Sobel/SQRT.v F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Sobel/Sobel_Threshold_Adj.v F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/Video_Image_Processor/Gray_Sobel/VIP_Matrix_Generate_3X3_8Bit.v}
WARNING: [filemgmt 56-12] File 'F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/linebuffer_Wapper/ImageXlib_utils.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/key_counter_scan.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
CRITICAL WARNING: [HDL 9-806] Syntax error near ".". [F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/user/OV5640_TOP.v:498]
[Mon Nov  4 21:53:38 2019] Launched synth_1...
Run output will be captured here: F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
[Mon Nov  4 21:54:59 2019] Launched synth_1...
Run output will be captured here: F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/synth_1/runme.log
[Mon Nov  4 21:54:59 2019] Launched impl_2...
Run output will be captured here: F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/impl_2/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_2 -to_step write_bitstream -jobs 12
[Mon Nov  4 21:56:54 2019] Launched synth_1...
Run output will be captured here: F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/synth_1/runme.log
[Mon Nov  4 21:56:54 2019] Launched impl_2...
Run output will be captured here: F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/impl_2/runme.log
create_ip -name cordic -vendor xilinx.com -library ip -version 6.0 -module_name CORDIC_SQRT -dir F:/FILE/Xilinx/Miz7035/My_ip_lib
set_property -dict [list CONFIG.Component_Name {CORDIC_SQRT} CONFIG.Functional_Selection {Square_Root} CONFIG.Data_Format {UnsignedInteger} CONFIG.Input_Width {21} CONFIG.Round_Mode {Nearest_Even} CONFIG.Output_Width {11} CONFIG.Coarse_Rotation {false}] [get_ips CORDIC_SQRT]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'CORDIC_SQRT' to 'CORDIC_SQRT' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/FILE/Xilinx/Miz7035/My_ip_lib/CORDIC_SQRT/CORDIC_SQRT.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'CORDIC_SQRT'...
generate_target all [get_files  f:/FILE/Xilinx/Miz7035/My_ip_lib/CORDIC_SQRT/CORDIC_SQRT.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CORDIC_SQRT'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'CORDIC_SQRT'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'CORDIC_SQRT'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'CORDIC_SQRT'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'CORDIC_SQRT'...
catch { config_ip_cache -export [get_ips -all CORDIC_SQRT] }
export_ip_user_files -of_objects [get_files f:/FILE/Xilinx/Miz7035/My_ip_lib/CORDIC_SQRT/CORDIC_SQRT.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/FILE/Xilinx/Miz7035/My_ip_lib/CORDIC_SQRT/CORDIC_SQRT.xci]
launch_runs -jobs 12 CORDIC_SQRT_synth_1
[Mon Nov  4 22:04:37 2019] Launched CORDIC_SQRT_synth_1...
Run output will be captured here: F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.runs/CORDIC_SQRT_synth_1/runme.log
export_simulation -of_objects [get_files f:/FILE/Xilinx/Miz7035/My_ip_lib/CORDIC_SQRT/CORDIC_SQRT.xci] -directory F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.ip_user_files/sim_scripts -ip_user_files_dir F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.ip_user_files -ipstatic_source_dir F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.cache/compile_simlib/modelsim} {questa=F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.cache/compile_simlib/questa} {riviera=F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.cache/compile_simlib/riviera} {activehdl=F:/FILE/FPGA/ZYNQ/Image/005_OV5640_DDR3_Gray_Sobel/OV5640_DEMO/MIG_OV_PRG/MIG_OV_PRG.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files f:/FILE/Xilinx/Miz7035/My_ip_lib/CORDIC_SQRT/CORDIC_SQRT.xci] -no_script -reset -force -quiet
remove_files  -fileset CORDIC_SQRT f:/FILE/Xilinx/Miz7035/My_ip_lib/CORDIC_SQRT/CORDIC_SQRT.xci
INFO: [Project 1-386] Moving file 'f:/FILE/Xilinx/Miz7035/My_ip_lib/CORDIC_SQRT/CORDIC_SQRT.xci' from fileset 'CORDIC_SQRT' to fileset 'sources_1'.
