# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../conv3x3_maxpool_tb.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd" \

# Do not sort compile order
nosort
