{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726649680198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726649680199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 16:54:38 2024 " "Processing started: Wed Sep 18 16:54:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726649680199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649680199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tlc5620_drive -c tlc5620_drive " "Command: quartus_map --read_settings_files=on --write_settings_files=off tlc5620_drive -c tlc5620_drive" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649680199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726649680829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726649680830 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "my_issp.qsys " "Elaborating Platform Designer system entity \"my_issp.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726649690378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.18.16:54:54 Progress: Loading prj/my_issp.qsys " "2024.09.18.16:54:54 Progress: Loading prj/my_issp.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649694203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.18.16:54:55 Progress: Reading input file " "2024.09.18.16:54:55 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649695419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.18.16:54:55 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 23.1\] " "2024.09.18.16:54:55 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649695461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.18.16:54:55 Progress: Parameterizing module in_system_sources_probes_0 " "2024.09.18.16:54:55 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649695627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.18.16:54:55 Progress: Building connections " "2024.09.18.16:54:55 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649695629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.18.16:54:55 Progress: Parameterizing connections " "2024.09.18.16:54:55 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649695629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.18.16:54:55 Progress: Validating " "2024.09.18.16:54:55 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649695649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.09.18.16:54:56 Progress: Done reading input file " "2024.09.18.16:54:56 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649696210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_issp: Generating my_issp \"my_issp\" for QUARTUS_SYNTH " "My_issp: Generating my_issp \"my_issp\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649697933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"my_issp\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"my_issp\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649699993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "My_issp: Done \"my_issp\" with 2 modules, 2 files " "My_issp: Done \"my_issp\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649699994 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "my_issp.qsys " "Finished elaborating Platform Designer system entity \"my_issp.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726649700725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlc5620_top " "Found entity 1: tlc5620_top" {  } { { "../rtl/tlc5620_top.v" "" { Text "D:/git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726649700748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649700748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_drive_issp.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_drive_issp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlc5620_drive_issp " "Found entity 1: tlc5620_drive_issp" {  } { { "../rtl/tlc5620_drive_issp.v" "" { Text "D:/git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_drive_issp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726649700751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649700751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlc5620_drive " "Found entity 1: tlc5620_drive" {  } { { "../rtl/tlc5620_drive.v" "" { Text "D:/git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726649700754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649700754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_issp/my_issp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_issp/my_issp.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_issp " "Found entity 1: my_issp" {  } { { "db/ip/my_issp/my_issp.v" "" { Text "D:/git-repository/fpga_training/tlc5620_drive/prj/db/ip/my_issp/my_issp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726649700757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649700757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/my_issp/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/my_issp/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/my_issp/submodules/altsource_probe_top.v" "" { Text "D:/git-repository/fpga_training/tlc5620_drive/prj/db/ip/my_issp/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726649700760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649700760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tlc5620_top " "Elaborating entity \"tlc5620_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726649700835 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_wave.data_a 0 tlc5620_top.v(11) " "Net \"sine_wave.data_a\" at tlc5620_top.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/tlc5620_top.v" "" { Text "D:/git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_top.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726649700836 "|tlc5620_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_wave.waddr_a 0 tlc5620_top.v(11) " "Net \"sine_wave.waddr_a\" at tlc5620_top.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/tlc5620_top.v" "" { Text "D:/git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_top.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726649700836 "|tlc5620_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_wave.we_a 0 tlc5620_top.v(11) " "Net \"sine_wave.we_a\" at tlc5620_top.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/tlc5620_top.v" "" { Text "D:/git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_top.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726649700836 "|tlc5620_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlc5620_drive tlc5620_drive:tlc5620_drive_inst " "Elaborating entity \"tlc5620_drive\" for hierarchy \"tlc5620_drive:tlc5620_drive_inst\"" {  } { { "../rtl/tlc5620_top.v" "tlc5620_drive_inst" { Text "D:/git-repository/fpga_training/tlc5620_drive/rtl/tlc5620_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726649700838 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sine_wave_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sine_wave_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726649701078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726649701078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726649701078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726649701078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726649701078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726649701078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726649701078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726649701078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726649701078 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tlc5620_drive.ram0_tlc5620_top_686d6167.hdl.mif " "Parameter INIT_FILE set to db/tlc5620_drive.ram0_tlc5620_top_686d6167.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726649701078 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1726649701078 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726649701078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sine_wave_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sine_wave_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726649701188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sine_wave_rtl_0 " "Instantiated megafunction \"altsyncram:sine_wave_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726649701188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726649701188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726649701188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726649701188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726649701188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726649701188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726649701188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726649701188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726649701188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tlc5620_drive.ram0_tlc5620_top_686d6167.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tlc5620_drive.ram0_tlc5620_top_686d6167.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726649701188 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726649701188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ng71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ng71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ng71 " "Found entity 1: altsyncram_ng71" {  } { { "db/altsyncram_ng71.tdf" "" { Text "D:/git-repository/fpga_training/tlc5620_drive/prj/db/altsyncram_ng71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726649701246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649701246 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726649701550 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 19 " "Ignored 19 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1726649701940 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_issp 16 " "Ignored 16 assignments for entity \"my_issp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1726649701940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726649702093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726649702093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726649702162 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726649702162 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726649702162 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1726649702162 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726649702162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726649702180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 18 16:55:02 2024 " "Processing ended: Wed Sep 18 16:55:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726649702180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726649702180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726649702180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726649702180 ""}
