#
############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/verilog/koios

# Path to directory of architectures to use
archs_dir=arch/COFFE_22nm

# Directory containing the verilog includes file(s)
includes_dir=benchmarks/verilog/koios

# Add circuits to list to sweep
circuit_list_add=attention_layer.v
circuit_list_add=bnn.v
circuit_list_add=bwave_like.fixed.large.v
circuit_list_add=bwave_like.fixed.small.v
circuit_list_add=bwave_like.float.large.v
circuit_list_add=bwave_like.float.small.v
circuit_list_add=clstm_like.large.v
circuit_list_add=clstm_like.medium.v
circuit_list_add=clstm_like.small.v
circuit_list_add=conv_layer.v
circuit_list_add=conv_layer_hls.v
circuit_list_add=dla_like.large.v
circuit_list_add=dla_like.medium.v
circuit_list_add=dla_like.small.v
circuit_list_add=dnnweaver.v
circuit_list_add=eltwise_layer.v
circuit_list_add=gemm_layer.v
circuit_list_add=lenet.v
circuit_list_add=lstm.v
circuit_list_add=reduction_layer.v
circuit_list_add=robot_rl.v
circuit_list_add=softmax.v
circuit_list_add=spmv.v
circuit_list_add=tdarknet_like.large.v
circuit_list_add=tdarknet_like.small.v
circuit_list_add=tpu_like.large.os.v
circuit_list_add=tpu_like.large.ws.v
circuit_list_add=tpu_like.small.os.v
circuit_list_add=tpu_like.small.ws.v

# Constrain the circuits to their devices
circuit_constraint_list_add=(reduction_layer.v,        device=koios_extra_small)
circuit_constraint_list_add=(lenet.v,                  device=koios_extra_small)
circuit_constraint_list_add=(robot_rl.v,               device=koios_extra_small)
circuit_constraint_list_add=(softmax.v,                device=koios_extra_small)
circuit_constraint_list_add=(conv_layer.v,             device=koios_extra_small)
circuit_constraint_list_add=(eltwise_layer.v,          device=koios_extra_small)
circuit_constraint_list_add=(spmv.v,                   device=koios_extra_small)
circuit_constraint_list_add=(bnn.v,                    device=koios_extra_small)
circuit_constraint_list_add=(dla_like.small.v,         device=koios_extra_small)
circuit_constraint_list_add=(bwave_like.fixed.small.v, device=koios_small)
circuit_constraint_list_add=(bwave_like.float.small.v, device=koios_small)
circuit_constraint_list_add=(conv_layer_hls.v,         device=koios_small)
circuit_constraint_list_add=(gemm_layer.v,             device=koios_small)
circuit_constraint_list_add=(clstm_like.small.v,       device=koios_small)
circuit_constraint_list_add=(tpu_like.small.os.v,      device=koios_small)
circuit_constraint_list_add=(tpu_like.small.ws.v,      device=koios_small)
circuit_constraint_list_add=(attention_layer.v,        device=koios_small)
circuit_constraint_list_add=(lstm.v,                   device=koios_medium)
circuit_constraint_list_add=(dla_like.medium.v,        device=koios_medium)
circuit_constraint_list_add=(clstm_like.medium.v,      device=koios_medium)
circuit_constraint_list_add=(bwave_like.fixed.large.v, device=koios_medium)
circuit_constraint_list_add=(dnnweaver.v,              device=koios_medium)
circuit_constraint_list_add=(clstm_like.large.v,       device=koios_medium)
circuit_constraint_list_add=(bwave_like.float.large.v, device=koios_medium)
circuit_constraint_list_add=(tpu_like.large.os.v,      device=koios_large)
circuit_constraint_list_add=(tpu_like.large.ws.v,      device=koios_large)
circuit_constraint_list_add=(dla_like.large.v,         device=koios_large)
circuit_constraint_list_add=(tdarknet_like.large.v,    device=koios_large)
circuit_constraint_list_add=(tdarknet_like.small.v,    device=koios_extra_large)

# Add architectures to list to sweep
arch_list_add=k6FracN10LB_mem20K_complexDSP_customSB_22nm.xml

# Add include files to the list.
# Some benchmarks instantiate hard dsp and memory blocks 
# This functionality is guarded under the `complex_dsp` and `hard_mem` macros. 
# The hard_block_include.v file 
# defines this macros, thereby enabling instantiations of the hard blocks
include_list_add=hard_block_include.v

# Parse info and how to parse
parse_file=vpr_fixed_chan_width.txt

# How to parse QoR info
qor_parse_file=qor_ap_fixed_chan_width.txt

# Pass requirements
pass_requirements_file=pass_requirements.txt

# Pass the script params while writing the vpr constraints.
#       With AP
script_params=--analytical_place --route --route_chan_width 300
