\hypertarget{structdccBase}{}\section{dcc\+Base Struct Reference}
\label{structdccBase}\index{dcc\+Base@{dcc\+Base}}


D\+CC Base Register Definition.  




{\ttfamily \#include $<$reg\+\_\+dcc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32 \mbox{\hyperlink{structdccBase_a655b85bd1cd11cb7f50b441b07e58bed}{G\+C\+T\+RL}}
\item 
uint32 \mbox{\hyperlink{structdccBase_ad70d7ae72f9e49bcb75bfef62da53adb}{R\+EV}}
\item 
uint32 \mbox{\hyperlink{structdccBase_aba82f99ed2e90e633f0fd62cef5f1fda}{C\+N\+T0\+S\+E\+ED}}
\item 
uint32 \mbox{\hyperlink{structdccBase_addfa988fe6058c57f10b3b14f8a8f3cc}{V\+A\+L\+I\+D0\+S\+E\+ED}}
\item 
uint32 \mbox{\hyperlink{structdccBase_a30f283000ff6a267afafedd73c210997}{C\+N\+T1\+S\+E\+ED}}
\item 
uint32 \mbox{\hyperlink{structdccBase_a77b628cd6a60ca3b69c3cc646dbb2c41}{S\+T\+AT}}
\item 
uint32 \mbox{\hyperlink{structdccBase_a795802596137979a0f841d2caef9cc1a}{C\+N\+T0}}
\item 
uint32 \mbox{\hyperlink{structdccBase_aaa721e00ac4925fcf86eac56f6619412}{V\+A\+L\+I\+D0}}
\item 
uint32 \mbox{\hyperlink{structdccBase_a88d8af27ca66e5991f1ba5fd28a5d0c3}{C\+N\+T1}}
\item 
uint32 \mbox{\hyperlink{structdccBase_a27ce2a37291cd17e7862b781d9d9dfad}{C\+N\+T1\+C\+L\+K\+S\+RC}}
\item 
uint32 \mbox{\hyperlink{structdccBase_a94f30186a23285fe3382fa80c9f71b97}{C\+N\+T0\+C\+L\+K\+S\+RC}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+CC Base Register Definition. 

This structure is used to access the D\+CC module registers. 

Definition at line 68 of file reg\+\_\+dcc.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{structdccBase_a795802596137979a0f841d2caef9cc1a}\label{structdccBase_a795802596137979a0f841d2caef9cc1a}} 
\index{dcc\+Base@{dcc\+Base}!C\+N\+T0@{C\+N\+T0}}
\index{C\+N\+T0@{C\+N\+T0}!dcc\+Base@{dcc\+Base}}
\subsubsection{\texorpdfstring{C\+N\+T0}{CNT0}}
{\footnotesize\ttfamily uint32 dcc\+Base\+::\+C\+N\+T0}

0x0018\+: D\+CC Counter0 Value Register 

Definition at line 76 of file reg\+\_\+dcc.\+h.

\mbox{\Hypertarget{structdccBase_a94f30186a23285fe3382fa80c9f71b97}\label{structdccBase_a94f30186a23285fe3382fa80c9f71b97}} 
\index{dcc\+Base@{dcc\+Base}!C\+N\+T0\+C\+L\+K\+S\+RC@{C\+N\+T0\+C\+L\+K\+S\+RC}}
\index{C\+N\+T0\+C\+L\+K\+S\+RC@{C\+N\+T0\+C\+L\+K\+S\+RC}!dcc\+Base@{dcc\+Base}}
\subsubsection{\texorpdfstring{C\+N\+T0\+C\+L\+K\+S\+RC}{CNT0CLKSRC}}
{\footnotesize\ttfamily uint32 dcc\+Base\+::\+C\+N\+T0\+C\+L\+K\+S\+RC}

0x0028\+: D\+CC Counter0 Clock Source Selection Register 

Definition at line 80 of file reg\+\_\+dcc.\+h.

\mbox{\Hypertarget{structdccBase_aba82f99ed2e90e633f0fd62cef5f1fda}\label{structdccBase_aba82f99ed2e90e633f0fd62cef5f1fda}} 
\index{dcc\+Base@{dcc\+Base}!C\+N\+T0\+S\+E\+ED@{C\+N\+T0\+S\+E\+ED}}
\index{C\+N\+T0\+S\+E\+ED@{C\+N\+T0\+S\+E\+ED}!dcc\+Base@{dcc\+Base}}
\subsubsection{\texorpdfstring{C\+N\+T0\+S\+E\+ED}{CNT0SEED}}
{\footnotesize\ttfamily uint32 dcc\+Base\+::\+C\+N\+T0\+S\+E\+ED}

0x0008\+: D\+CC Counter0 Seed Register 

Definition at line 72 of file reg\+\_\+dcc.\+h.

\mbox{\Hypertarget{structdccBase_a88d8af27ca66e5991f1ba5fd28a5d0c3}\label{structdccBase_a88d8af27ca66e5991f1ba5fd28a5d0c3}} 
\index{dcc\+Base@{dcc\+Base}!C\+N\+T1@{C\+N\+T1}}
\index{C\+N\+T1@{C\+N\+T1}!dcc\+Base@{dcc\+Base}}
\subsubsection{\texorpdfstring{C\+N\+T1}{CNT1}}
{\footnotesize\ttfamily uint32 dcc\+Base\+::\+C\+N\+T1}

0x0020\+: D\+CC Counter1 Value Register 

Definition at line 78 of file reg\+\_\+dcc.\+h.

\mbox{\Hypertarget{structdccBase_a27ce2a37291cd17e7862b781d9d9dfad}\label{structdccBase_a27ce2a37291cd17e7862b781d9d9dfad}} 
\index{dcc\+Base@{dcc\+Base}!C\+N\+T1\+C\+L\+K\+S\+RC@{C\+N\+T1\+C\+L\+K\+S\+RC}}
\index{C\+N\+T1\+C\+L\+K\+S\+RC@{C\+N\+T1\+C\+L\+K\+S\+RC}!dcc\+Base@{dcc\+Base}}
\subsubsection{\texorpdfstring{C\+N\+T1\+C\+L\+K\+S\+RC}{CNT1CLKSRC}}
{\footnotesize\ttfamily uint32 dcc\+Base\+::\+C\+N\+T1\+C\+L\+K\+S\+RC}

0x0024\+: D\+CC Counter1 Clock Source Selection Register 

Definition at line 79 of file reg\+\_\+dcc.\+h.

\mbox{\Hypertarget{structdccBase_a30f283000ff6a267afafedd73c210997}\label{structdccBase_a30f283000ff6a267afafedd73c210997}} 
\index{dcc\+Base@{dcc\+Base}!C\+N\+T1\+S\+E\+ED@{C\+N\+T1\+S\+E\+ED}}
\index{C\+N\+T1\+S\+E\+ED@{C\+N\+T1\+S\+E\+ED}!dcc\+Base@{dcc\+Base}}
\subsubsection{\texorpdfstring{C\+N\+T1\+S\+E\+ED}{CNT1SEED}}
{\footnotesize\ttfamily uint32 dcc\+Base\+::\+C\+N\+T1\+S\+E\+ED}

0x0010\+: D\+CC Counter1 Seed Register 

Definition at line 74 of file reg\+\_\+dcc.\+h.

\mbox{\Hypertarget{structdccBase_a655b85bd1cd11cb7f50b441b07e58bed}\label{structdccBase_a655b85bd1cd11cb7f50b441b07e58bed}} 
\index{dcc\+Base@{dcc\+Base}!G\+C\+T\+RL@{G\+C\+T\+RL}}
\index{G\+C\+T\+RL@{G\+C\+T\+RL}!dcc\+Base@{dcc\+Base}}
\subsubsection{\texorpdfstring{G\+C\+T\+RL}{GCTRL}}
{\footnotesize\ttfamily uint32 dcc\+Base\+::\+G\+C\+T\+RL}

0x0000\+: D\+CC Control Register 

Definition at line 70 of file reg\+\_\+dcc.\+h.

\mbox{\Hypertarget{structdccBase_ad70d7ae72f9e49bcb75bfef62da53adb}\label{structdccBase_ad70d7ae72f9e49bcb75bfef62da53adb}} 
\index{dcc\+Base@{dcc\+Base}!R\+EV@{R\+EV}}
\index{R\+EV@{R\+EV}!dcc\+Base@{dcc\+Base}}
\subsubsection{\texorpdfstring{R\+EV}{REV}}
{\footnotesize\ttfamily uint32 dcc\+Base\+::\+R\+EV}

0x0004\+: D\+CC Revision Id Register 

Definition at line 71 of file reg\+\_\+dcc.\+h.

\mbox{\Hypertarget{structdccBase_a77b628cd6a60ca3b69c3cc646dbb2c41}\label{structdccBase_a77b628cd6a60ca3b69c3cc646dbb2c41}} 
\index{dcc\+Base@{dcc\+Base}!S\+T\+AT@{S\+T\+AT}}
\index{S\+T\+AT@{S\+T\+AT}!dcc\+Base@{dcc\+Base}}
\subsubsection{\texorpdfstring{S\+T\+AT}{STAT}}
{\footnotesize\ttfamily uint32 dcc\+Base\+::\+S\+T\+AT}

0x0014\+: D\+CC Status Register 

Definition at line 75 of file reg\+\_\+dcc.\+h.

\mbox{\Hypertarget{structdccBase_aaa721e00ac4925fcf86eac56f6619412}\label{structdccBase_aaa721e00ac4925fcf86eac56f6619412}} 
\index{dcc\+Base@{dcc\+Base}!V\+A\+L\+I\+D0@{V\+A\+L\+I\+D0}}
\index{V\+A\+L\+I\+D0@{V\+A\+L\+I\+D0}!dcc\+Base@{dcc\+Base}}
\subsubsection{\texorpdfstring{V\+A\+L\+I\+D0}{VALID0}}
{\footnotesize\ttfamily uint32 dcc\+Base\+::\+V\+A\+L\+I\+D0}

0x001C\+: D\+CC Valid0 Value Register 

Definition at line 77 of file reg\+\_\+dcc.\+h.

\mbox{\Hypertarget{structdccBase_addfa988fe6058c57f10b3b14f8a8f3cc}\label{structdccBase_addfa988fe6058c57f10b3b14f8a8f3cc}} 
\index{dcc\+Base@{dcc\+Base}!V\+A\+L\+I\+D0\+S\+E\+ED@{V\+A\+L\+I\+D0\+S\+E\+ED}}
\index{V\+A\+L\+I\+D0\+S\+E\+ED@{V\+A\+L\+I\+D0\+S\+E\+ED}!dcc\+Base@{dcc\+Base}}
\subsubsection{\texorpdfstring{V\+A\+L\+I\+D0\+S\+E\+ED}{VALID0SEED}}
{\footnotesize\ttfamily uint32 dcc\+Base\+::\+V\+A\+L\+I\+D0\+S\+E\+ED}

0x000C\+: D\+CC Valid0 Seed Register 

Definition at line 73 of file reg\+\_\+dcc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
generated\+\_\+launchpad/include/\mbox{\hyperlink{reg__dcc_8h}{reg\+\_\+dcc.\+h}}\end{DoxyCompactItemize}
