```verilog
logic [1:0] state, next_state;
assign walk_left = (state == 2'b00);
assign walk_right = (state == 2'b01);

always_ff @(posedge clk or posedge areset) begin
    if (areset)
        state <= 2'b00; // Walk left initially on reset
    else
        state <= next_state;
end

always_comb begin
    case (state)
        2'b00: begin // Walking left
            if (bump_left || bump_right)
                next_state = 2'b01; // Switch to walking right
            else
                next_state = 2'b00; // Continue walking left
        end
        2'b01: begin // Walking right
            if (bump_left || bump_right)
                next_state = 2'b00; // Switch to walking left
            else
                next_state = 2'b01; // Continue walking right
        end
    endcase
end

endmodule
```