<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file xo3l_verilog_xo3l_verilog.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Feb 16 17:53:41 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz (2 errors)</FONT></A></LI>
</FONT>            650 items scored, 2 timing errors detected.
Warning:  10.752MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "PIXCLK" 24.000000 MHz (3 errors)</FONT></A></LI>
</FONT>            1101 items scored, 3 timing errors detected.
Warning:   7.770MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz (0 errors)</A></LI>            616 items scored, 0 timing errors detected.
Report:  144.886MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "i_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_4' Target='right'>FREQUENCY NET "CLKOP" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  450.045MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_5' Target='right'>FREQUENCY NET "CLKOS" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  450.045MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_6' Target='right'><FONT COLOR=red>FREQUENCY NET "byte_clk" 75.000000 MHz (3 errors)</FONT></A></LI>
</FONT>            4096 items scored, 3 timing errors detected.
Warning:  45.956MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_7' Target='right'>Timing Rule Check(0 errors)</A></LI>            3 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_8' Target='right'>FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz (0 errors)</A></LI>            746 items scored, 0 timing errors detected.
Report:   89.904MHz is the maximum frequency for this preference.

Based on the preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;
            650 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.870ns (weighted slack = -43.003ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_2  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        Serial_busP/o_3_0_dreg[1]  (to w_CLK_20MHZ +)

   Delay:               4.170ns  (52.7% logic, 47.3% route), 5 logic levels.

 Constraint Details:

      4.170ns physical path delay SLICE_503 to Serial_busP/SLICE_188 exceeds
      (delay constraint based on source clock period of 13.333ns and destination clock period of 50.000ns)
      3.337ns delay constraint less
      2.773ns skew and
     -0.886ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 1.300ns) by 2.870ns

 Physical Path Details:

      Data path SLICE_503 to Serial_busP/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C15B.CLK to     R10C15B.Q0 SLICE_503 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.911     R10C15B.Q0 to     R10C13C.B1 u_DPHY_TX_INST/u_oDDRx4/opensync_1
CTOOFX_DEL  ---     0.661     R10C13C.B1 to   R10C13C.OFX0 SLICE_430
ROUTE         1     0.000   R10C13C.OFX0 to    R10C13C.FXB Serial_busP/o_3_00_1_1_f5b
FXTOOFX_DE  ---     0.223    R10C13C.FXB to   R10C13C.OFX1 SLICE_430
ROUTE         1     0.678   R10C13C.OFX1 to     R12C13C.C1 Serial_busP/o_3_00_1
CTOF_DEL    ---     0.452     R12C13C.C1 to     R12C13C.F1 Serial_busP/SLICE_188
ROUTE         1     0.384     R12C13C.F1 to     R12C13C.C0 Serial_busP/o_3_01mux_iv_0[0]
CTOF_DEL    ---     0.452     R12C13C.C0 to     R12C13C.F0 Serial_busP/SLICE_188
ROUTE         1     0.000     R12C13C.F0 to    R12C13C.DI0 Serial_busP/N_603_a (to w_CLK_20MHZ)
                  --------
                    4.170   (52.7% logic, 47.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.720 TCLKDIV1.CDIVX to    R10C15B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.795   (25.4% logic, 74.6% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to    R12C13C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.805ns (weighted slack = -42.029ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_3  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        Serial_busP/o_3_0_dreg[1]  (to w_CLK_20MHZ +)

   Delay:               4.105ns  (53.5% logic, 46.5% route), 5 logic levels.

 Constraint Details:

      4.105ns physical path delay SLICE_503 to Serial_busP/SLICE_188 exceeds
      (delay constraint based on source clock period of 13.333ns and destination clock period of 50.000ns)
      3.337ns delay constraint less
      2.773ns skew and
     -0.886ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 1.300ns) by 2.805ns

 Physical Path Details:

      Data path SLICE_503 to Serial_busP/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C15B.CLK to     R10C15B.Q1 SLICE_503 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.846     R10C15B.Q1 to     R10C13C.D1 u_DPHY_TX_INST/u_oDDRx4/opensync_0
CTOOFX_DEL  ---     0.661     R10C13C.D1 to   R10C13C.OFX0 SLICE_430
ROUTE         1     0.000   R10C13C.OFX0 to    R10C13C.FXB Serial_busP/o_3_00_1_1_f5b
FXTOOFX_DE  ---     0.223    R10C13C.FXB to   R10C13C.OFX1 SLICE_430
ROUTE         1     0.678   R10C13C.OFX1 to     R12C13C.C1 Serial_busP/o_3_00_1
CTOF_DEL    ---     0.452     R12C13C.C1 to     R12C13C.F1 Serial_busP/SLICE_188
ROUTE         1     0.384     R12C13C.F1 to     R12C13C.C0 Serial_busP/o_3_01mux_iv_0[0]
CTOF_DEL    ---     0.452     R12C13C.C0 to     R12C13C.F0 Serial_busP/SLICE_188
ROUTE         1     0.000     R12C13C.F0 to    R12C13C.DI0 Serial_busP/N_603_a (to w_CLK_20MHZ)
                  --------
                    4.105   (53.5% logic, 46.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.720 TCLKDIV1.CDIVX to    R10C15B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.795   (25.4% logic, 74.6% route), 5 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to    R12C13C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.593ns (weighted slack = 12.965ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars[4]  (to w_CLK_20MHZ +)

   Delay:               7.257ns  (40.4% logic, 59.6% route), 6 logic levels.

 Constraint Details:

      7.257ns physical path delay Comand/SLICE_194 to Serial_busP/SLICE_193 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 2.593ns

 Physical Path Details:

      Data path Comand/SLICE_194 to Serial_busP/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15C.CLK to     R17C15C.Q0 Comand/SLICE_194 (from w_CLK_100MHZ)
ROUTE         8     1.432     R17C15C.Q0 to     R15C11B.D1 Start_w
CTOF_DEL    ---     0.452     R15C11B.D1 to     R15C11B.F1 SLICE_189
ROUTE         2     1.988     R15C11B.F1 to     R14C10A.A0 Serial_busN.un1_Start_1_i[0]
C0TOFCO_DE  ---     0.905     R14C10A.A0 to    R14C10A.FCO Serial_busP/SLICE_39
ROUTE         1     0.000    R14C10A.FCO to    R14C10B.FCI Serial_busP/un1_pars_4_cry_0
FCITOFCO_D  ---     0.146    R14C10B.FCI to    R14C10B.FCO Serial_busP/SLICE_38
ROUTE         1     0.000    R14C10B.FCO to    R14C10C.FCI Serial_busP/un1_pars_4_cry_2
FCITOF1_DE  ---     0.569    R14C10C.FCI to     R14C10C.F1 Serial_busP/SLICE_37
ROUTE         1     0.904     R14C10C.F1 to     R15C10D.B0 Serial_busP/un1_pars_4_cry_3_0_S1
CTOF_DEL    ---     0.452     R15C10D.B0 to     R15C10D.F0 Serial_busP/SLICE_193
ROUTE         1     0.000     R15C10D.F0 to    R15C10D.DI0 Serial_busP/pars_RNO[4] (to w_CLK_20MHZ)
                  --------
                    7.257   (40.4% logic, 59.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R17C15C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to    R15C10D.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.739ns (weighted slack = 13.695ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars[2]  (to w_CLK_20MHZ +)

   Delay:               7.111ns  (39.2% logic, 60.8% route), 5 logic levels.

 Constraint Details:

      7.111ns physical path delay Comand/SLICE_194 to Serial_busP/SLICE_192 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 2.739ns

 Physical Path Details:

      Data path Comand/SLICE_194 to Serial_busP/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15C.CLK to     R17C15C.Q0 Comand/SLICE_194 (from w_CLK_100MHZ)
ROUTE         8     1.432     R17C15C.Q0 to     R15C11B.D1 Start_w
CTOF_DEL    ---     0.452     R15C11B.D1 to     R15C11B.F1 SLICE_189
ROUTE         2     1.988     R15C11B.F1 to     R14C10A.A0 Serial_busN.un1_Start_1_i[0]
C0TOFCO_DE  ---     0.905     R14C10A.A0 to    R14C10A.FCO Serial_busP/SLICE_39
ROUTE         1     0.000    R14C10A.FCO to    R14C10B.FCI Serial_busP/un1_pars_4_cry_0
FCITOF1_DE  ---     0.569    R14C10B.FCI to     R14C10B.F1 Serial_busP/SLICE_38
ROUTE         1     0.904     R14C10B.F1 to     R15C10C.B0 Serial_busP/un1_pars_4_cry_1_0_S1
CTOF_DEL    ---     0.452     R15C10C.B0 to     R15C10C.F0 Serial_busP/SLICE_192
ROUTE         1     0.000     R15C10C.F0 to    R15C10C.DI0 Serial_busP/parsd_0[2] (to w_CLK_20MHZ)
                  --------
                    7.111   (39.2% logic, 60.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R17C15C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to    R15C10C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.871ns (weighted slack = 14.355ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars[3]  (to w_CLK_20MHZ +)

   Delay:               6.979ns  (41.3% logic, 58.7% route), 6 logic levels.

 Constraint Details:

      6.979ns physical path delay Comand/SLICE_194 to Serial_busP/SLICE_192 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 2.871ns

 Physical Path Details:

      Data path Comand/SLICE_194 to Serial_busP/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15C.CLK to     R17C15C.Q0 Comand/SLICE_194 (from w_CLK_100MHZ)
ROUTE         8     1.432     R17C15C.Q0 to     R15C11B.D1 Start_w
CTOF_DEL    ---     0.452     R15C11B.D1 to     R15C11B.F1 SLICE_189
ROUTE         2     1.988     R15C11B.F1 to     R14C10A.A0 Serial_busN.un1_Start_1_i[0]
C0TOFCO_DE  ---     0.905     R14C10A.A0 to    R14C10A.FCO Serial_busP/SLICE_39
ROUTE         1     0.000    R14C10A.FCO to    R14C10B.FCI Serial_busP/un1_pars_4_cry_0
FCITOFCO_D  ---     0.146    R14C10B.FCI to    R14C10B.FCO Serial_busP/SLICE_38
ROUTE         1     0.000    R14C10B.FCO to    R14C10C.FCI Serial_busP/un1_pars_4_cry_2
FCITOF0_DE  ---     0.517    R14C10C.FCI to     R14C10C.F0 Serial_busP/SLICE_37
ROUTE         1     0.678     R14C10C.F0 to     R15C10C.C1 Serial_busP/un1_pars_4_cry_3_0_S0
CTOF_DEL    ---     0.452     R15C10C.C1 to     R15C10C.F1 Serial_busP/SLICE_192
ROUTE         1     0.000     R15C10C.F1 to    R15C10C.DI1 Serial_busP/pars_RNO[3] (to w_CLK_20MHZ)
                  --------
                    6.979   (41.3% logic, 58.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R17C15C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to    R15C10C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.017ns (weighted slack = 15.085ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars[1]  (to w_CLK_20MHZ +)

   Delay:               6.833ns  (40.0% logic, 60.0% route), 5 logic levels.

 Constraint Details:

      6.833ns physical path delay Comand/SLICE_194 to Serial_busP/SLICE_191 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 3.017ns

 Physical Path Details:

      Data path Comand/SLICE_194 to Serial_busP/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15C.CLK to     R17C15C.Q0 Comand/SLICE_194 (from w_CLK_100MHZ)
ROUTE         8     1.432     R17C15C.Q0 to     R15C11B.D1 Start_w
CTOF_DEL    ---     0.452     R15C11B.D1 to     R15C11B.F1 SLICE_189
ROUTE         2     1.988     R15C11B.F1 to     R14C10A.A0 Serial_busN.un1_Start_1_i[0]
C0TOFCO_DE  ---     0.905     R14C10A.A0 to    R14C10A.FCO Serial_busP/SLICE_39
ROUTE         1     0.000    R14C10A.FCO to    R14C10B.FCI Serial_busP/un1_pars_4_cry_0
FCITOF0_DE  ---     0.517    R14C10B.FCI to     R14C10B.F0 Serial_busP/SLICE_38
ROUTE         1     0.678     R14C10B.F0 to     R15C10B.C1 Serial_busP/un1_pars_4_cry_1_0_S0
CTOF_DEL    ---     0.452     R15C10B.C1 to     R15C10B.F1 Serial_busP/SLICE_191
ROUTE         1     0.000     R15C10B.F1 to    R15C10B.DI1 Serial_busP/pars_RNO[1] (to w_CLK_20MHZ)
                  --------
                    6.833   (40.0% logic, 60.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R17C15C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to    R15C10B.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.427ns (weighted slack = 17.135ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busP/pars[0]  (to w_CLK_20MHZ +)

   Delay:               6.423ns  (32.7% logic, 67.3% route), 4 logic levels.

 Constraint Details:

      6.423ns physical path delay Comand/SLICE_194 to Serial_busP/SLICE_191 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 3.427ns

 Physical Path Details:

      Data path Comand/SLICE_194 to Serial_busP/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15C.CLK to     R17C15C.Q0 Comand/SLICE_194 (from w_CLK_100MHZ)
ROUTE         8     1.432     R17C15C.Q0 to     R15C11B.D1 Start_w
CTOF_DEL    ---     0.452     R15C11B.D1 to     R15C11B.F1 SLICE_189
ROUTE         2     1.988     R15C11B.F1 to     R14C10A.A0 Serial_busN.un1_Start_1_i[0]
CTOF1_DEL   ---     0.786     R14C10A.A0 to     R14C10A.F1 Serial_busP/SLICE_39
ROUTE         1     0.904     R14C10A.F1 to     R15C10B.B0 Serial_busP/un1_pars_4_cry_0_0_S1
CTOF_DEL    ---     0.452     R15C10B.B0 to     R15C10B.F0 Serial_busP/SLICE_191
ROUTE         1     0.000     R15C10B.F0 to    R15C10B.DI0 Serial_busP/parsd_0[0] (to w_CLK_20MHZ)
                  --------
                    6.423   (32.7% logic, 67.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R17C15C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busP/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to    R15C10B.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.489ns (weighted slack = 17.445ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars[1]  (to w_CLK_20MHZ +)

   Delay:               6.361ns  (43.0% logic, 57.0% route), 5 logic levels.

 Constraint Details:

      6.361ns physical path delay Comand/SLICE_194 to Serial_busN/SLICE_184 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 3.489ns

 Physical Path Details:

      Data path Comand/SLICE_194 to Serial_busN/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15C.CLK to     R17C15C.Q0 Comand/SLICE_194 (from w_CLK_100MHZ)
ROUTE         8     1.432     R17C15C.Q0 to     R15C11B.D1 Start_w
CTOF_DEL    ---     0.452     R15C11B.D1 to     R15C11B.F1 SLICE_189
ROUTE         2     1.290     R15C11B.F1 to      R16C9A.B0 Serial_busN.un1_Start_1_i[0]
C0TOFCO_DE  ---     0.905      R16C9A.B0 to     R16C9A.FCO Serial_busN/SLICE_35
ROUTE         1     0.000     R16C9A.FCO to     R16C9B.FCI Serial_busN/un1_pars_4_cry_0
FCITOF0_DE  ---     0.517     R16C9B.FCI to      R16C9B.F0 Serial_busN/SLICE_34
ROUTE         1     0.904      R16C9B.F0 to      R16C8C.B1 Serial_busN/un1_pars_4_cry_1_0_S0_0
CTOF_DEL    ---     0.452      R16C8C.B1 to      R16C8C.F1 Serial_busN/SLICE_184
ROUTE         1     0.000      R16C8C.F1 to     R16C8C.DI1 Serial_busN/pars_RNO_0[1] (to w_CLK_20MHZ)
                  --------
                    6.361   (43.0% logic, 57.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R17C15C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to     R16C8C.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.490ns (weighted slack = 17.450ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars[2]  (to w_CLK_20MHZ +)

   Delay:               6.360ns  (43.8% logic, 56.2% route), 5 logic levels.

 Constraint Details:

      6.360ns physical path delay Comand/SLICE_194 to Serial_busN/SLICE_185 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 3.490ns

 Physical Path Details:

      Data path Comand/SLICE_194 to Serial_busN/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15C.CLK to     R17C15C.Q0 Comand/SLICE_194 (from w_CLK_100MHZ)
ROUTE         8     1.432     R17C15C.Q0 to     R15C11B.D1 Start_w
CTOF_DEL    ---     0.452     R15C11B.D1 to     R15C11B.F1 SLICE_189
ROUTE         2     1.290     R15C11B.F1 to      R16C9A.B0 Serial_busN.un1_Start_1_i[0]
C0TOFCO_DE  ---     0.905      R16C9A.B0 to     R16C9A.FCO Serial_busN/SLICE_35
ROUTE         1     0.000     R16C9A.FCO to     R16C9B.FCI Serial_busN/un1_pars_4_cry_0
FCITOF1_DE  ---     0.569     R16C9B.FCI to      R16C9B.F1 Serial_busN/SLICE_34
ROUTE         1     0.851      R16C9B.F1 to      R16C8B.A0 Serial_busN/un1_pars_4_cry_1_0_S1_0
CTOF_DEL    ---     0.452      R16C8B.A0 to      R16C8B.F0 Serial_busN/SLICE_185
ROUTE         1     0.000      R16C8B.F0 to     R16C8B.DI0 Serial_busN/parsd_0[2] (to w_CLK_20MHZ)
                  --------
                    6.360   (43.8% logic, 56.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R17C15C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Serial_busN/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to     R16C8B.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.539ns (weighted slack = 17.695ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/Start_sd  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Serial_busN/pars[4]  (to w_CLK_20MHZ +)

   Delay:               6.311ns  (46.5% logic, 53.5% route), 6 logic levels.

 Constraint Details:

      6.311ns physical path delay Comand/SLICE_194 to SLICE_186 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 3.539ns

 Physical Path Details:

      Data path Comand/SLICE_194 to SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15C.CLK to     R17C15C.Q0 Comand/SLICE_194 (from w_CLK_100MHZ)
ROUTE         8     1.432     R17C15C.Q0 to     R15C11B.D1 Start_w
CTOF_DEL    ---     0.452     R15C11B.D1 to     R15C11B.F1 SLICE_189
ROUTE         2     1.290     R15C11B.F1 to      R16C9A.B0 Serial_busN.un1_Start_1_i[0]
C0TOFCO_DE  ---     0.905      R16C9A.B0 to     R16C9A.FCO Serial_busN/SLICE_35
ROUTE         1     0.000     R16C9A.FCO to     R16C9B.FCI Serial_busN/un1_pars_4_cry_0
FCITOFCO_D  ---     0.146     R16C9B.FCI to     R16C9B.FCO Serial_busN/SLICE_34
ROUTE         1     0.000     R16C9B.FCO to     R16C9C.FCI Serial_busN/un1_pars_4_cry_2
FCITOF1_DE  ---     0.569     R16C9C.FCI to      R16C9C.F1 Serial_busN/SLICE_33
ROUTE         1     0.656      R16C9C.F1 to      R15C9B.C0 Serial_busN/un1_pars_4_cry_3_0_S1_0
CTOF_DEL    ---     0.452      R15C9B.C0 to      R15C9B.F0 SLICE_186
ROUTE         1     0.000      R15C9B.F0 to     R15C9B.DI0 Serial_busN/pars_RNO_0[4] (to w_CLK_20MHZ)
                  --------
                    6.311   (46.5% logic, 53.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R17C15C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to     R15C9B.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  10.752MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "PIXCLK" 24.000000 MHz ;
            1101 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.482ns (weighted slack = -87.050ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               1.724ns  (23.7% logic, 76.3% route), 1 logic levels.

 Constraint Details:

      1.724ns physical path delay Comand/SLICE_358 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 exceeds
      (delay constraint based on source clock period of 10.000ns and destination clock period of 41.667ns)
      1.667ns delay constraint less
     -0.153ns skew and
      0.000ns feedback compensation and
      3.578ns LSRREC_SET requirement (totaling -1.758ns) by 3.482ns

 Physical Path Details:

      Data path Comand/SLICE_358 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C16D.CLK to     R14C16D.Q0 Comand/SLICE_358 (from w_CLK_100MHZ)
ROUTE        25     1.315     R14C16D.Q0 to EBR_R13C10.RST w_init (to PIXCLK)
                  --------
                    1.724   (23.7% logic, 76.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R14C16D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to *R_R13C10.CLKW PIXCLK
                  --------
                    4.175   (32.9% logic, 67.1% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 3.482ns (weighted slack = -87.050ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               1.724ns  (23.7% logic, 76.3% route), 1 logic levels.

 Constraint Details:

      1.724ns physical path delay Comand/SLICE_358 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0 exceeds
      (delay constraint based on source clock period of 10.000ns and destination clock period of 41.667ns)
      1.667ns delay constraint less
     -0.153ns skew and
      0.000ns feedback compensation and
      3.578ns LSRREC_SET requirement (totaling -1.758ns) by 3.482ns

 Physical Path Details:

      Data path Comand/SLICE_358 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C16D.CLK to     R14C16D.Q0 Comand/SLICE_358 (from w_CLK_100MHZ)
ROUTE        25     1.315     R14C16D.Q0 to EBR_R13C13.RST w_init (to PIXCLK)
                  --------
                    1.724   (23.7% logic, 76.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R14C16D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to *R_R13C13.CLKW PIXCLK
                  --------
                    4.175   (32.9% logic, 67.1% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 3.318ns (weighted slack = -82.950ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               1.560ns  (26.2% logic, 73.8% route), 1 logic levels.

 Constraint Details:

      1.560ns physical path delay Comand/SLICE_358 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0 exceeds
      (delay constraint based on source clock period of 10.000ns and destination clock period of 41.667ns)
      1.667ns delay constraint less
     -0.153ns skew and
      0.000ns feedback compensation and
      3.578ns LSRREC_SET requirement (totaling -1.758ns) by 3.318ns

 Physical Path Details:

      Data path Comand/SLICE_358 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C16D.CLK to     R14C16D.Q0 Comand/SLICE_358 (from w_CLK_100MHZ)
ROUTE        25     1.151     R14C16D.Q0 to EBR_R13C16.RST w_init (to PIXCLK)
                  --------
                    1.560   (26.2% logic, 73.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R14C16D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to *R_R13C16.CLKW PIXCLK
                  --------
                    4.175   (32.9% logic, 67.1% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 31.091ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/pixcnt_fast[8]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[10]  (to PIXCLK +)

   Delay:              10.426ns  (43.0% logic, 57.0% route), 11 logic levels.

 Constraint Details:

     10.426ns physical path delay genblk1.u_colorbar_gen/SLICE_222 to genblk1.u_colorbar_gen/SLICE_216 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.091ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_222 to genblk1.u_colorbar_gen/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C27C.CLK to     R22C27C.Q1 genblk1.u_colorbar_gen/SLICE_222 (from PIXCLK)
ROUTE         1     1.223     R22C27C.Q1 to     R23C27B.A1 genblk1.u_colorbar_gen/pixcnt_fast[8]
CTOF_DEL    ---     0.452     R23C27B.A1 to     R23C27B.F1 genblk1.u_colorbar_gen/SLICE_541
ROUTE         2     0.392     R23C27B.F1 to     R23C27D.C1 genblk1.u_colorbar_gen/un5_pixcntlto9_0_a2_0_N_2L1
CTOOFX_DEL  ---     0.661     R23C27D.C1 to   R23C27D.OFX0 genblk1.u_colorbar_gen/un5_pixcntlto9_0_a2_0/SLICE_372
ROUTE        16     2.191   R23C27D.OFX0 to     R22C25A.A0 genblk1.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R22C25A.A0 to     R22C25A.F0 genblk1.u_colorbar_gen/SLICE_440
ROUTE         1     1.254     R22C25A.F0 to     R22C23A.B0 genblk1.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C23A.B0 to    R22C23A.FCO genblk1.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C23A.FCO to    R22C23B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C23B.FCI to    R22C23B.FCO genblk1.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C23B.FCO to    R22C23C.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C23C.FCI to    R22C23C.FCO genblk1.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C23C.FCO to    R22C23D.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R22C23D.FCI to    R22C23D.FCO genblk1.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R22C23D.FCO to    R22C24A.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R22C24A.FCI to    R22C24A.FCO genblk1.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R22C24B.FCI to     R22C24B.F1 genblk1.u_colorbar_gen/SLICE_0
ROUTE         1     0.882     R22C24B.F1 to     R21C24D.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R21C24D.B0 to     R21C24D.F0 genblk1.u_colorbar_gen/SLICE_216
ROUTE         1     0.000     R21C24D.F0 to    R21C24D.DI0 genblk1.u_colorbar_gen/un65_linecnt[10] (to PIXCLK)
                  --------
                   10.426   (43.0% logic, 57.0% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.693     RPLL.CLKOP to    R22C27C.CLK PIXCLK
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.693     RPLL.CLKOP to    R21C24D.CLK PIXCLK
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.121ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/pixcnt[4]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[10]  (to PIXCLK +)

   Delay:              10.396ns  (38.8% logic, 61.2% route), 10 logic levels.

 Constraint Details:

     10.396ns physical path delay genblk1.u_colorbar_gen/SLICE_218 to genblk1.u_colorbar_gen/SLICE_216 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.121ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_218 to genblk1.u_colorbar_gen/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C26A.CLK to     R21C26A.Q0 genblk1.u_colorbar_gen/SLICE_218 (from PIXCLK)
ROUTE         5     2.037     R21C26A.Q0 to     R23C27D.B0 genblk1.u_colorbar_gen/pixcnt[4]
CTOOFX_DEL  ---     0.661     R23C27D.B0 to   R23C27D.OFX0 genblk1.u_colorbar_gen/un5_pixcntlto9_0_a2_0/SLICE_372
ROUTE        16     2.191   R23C27D.OFX0 to     R22C25A.A0 genblk1.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R22C25A.A0 to     R22C25A.F0 genblk1.u_colorbar_gen/SLICE_440
ROUTE         1     1.254     R22C25A.F0 to     R22C23A.B0 genblk1.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C23A.B0 to    R22C23A.FCO genblk1.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C23A.FCO to    R22C23B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C23B.FCI to    R22C23B.FCO genblk1.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C23B.FCO to    R22C23C.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C23C.FCI to    R22C23C.FCO genblk1.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C23C.FCO to    R22C23D.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R22C23D.FCI to    R22C23D.FCO genblk1.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R22C23D.FCO to    R22C24A.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R22C24A.FCI to    R22C24A.FCO genblk1.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R22C24B.FCI to     R22C24B.F1 genblk1.u_colorbar_gen/SLICE_0
ROUTE         1     0.882     R22C24B.F1 to     R21C24D.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R21C24D.B0 to     R21C24D.F0 genblk1.u_colorbar_gen/SLICE_216
ROUTE         1     0.000     R21C24D.F0 to    R21C24D.DI0 genblk1.u_colorbar_gen/un65_linecnt[10] (to PIXCLK)
                  --------
                   10.396   (38.8% logic, 61.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.693     RPLL.CLKOP to    R21C26A.CLK PIXCLK
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.693     RPLL.CLKOP to    R21C24D.CLK PIXCLK
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.206ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/pixcnt_fast[8]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[10]  (to PIXCLK +)

   Delay:              10.311ns  (43.5% logic, 56.5% route), 11 logic levels.

 Constraint Details:

     10.311ns physical path delay genblk1.u_colorbar_gen/SLICE_222 to genblk1.u_colorbar_gen/SLICE_216 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.206ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_222 to genblk1.u_colorbar_gen/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C27C.CLK to     R22C27C.Q1 genblk1.u_colorbar_gen/SLICE_222 (from PIXCLK)
ROUTE         1     1.223     R22C27C.Q1 to     R23C27B.A1 genblk1.u_colorbar_gen/pixcnt_fast[8]
CTOF_DEL    ---     0.452     R23C27B.A1 to     R23C27B.F1 genblk1.u_colorbar_gen/SLICE_541
ROUTE         2     0.277     R23C27B.F1 to     R23C27D.D0 genblk1.u_colorbar_gen/un5_pixcntlto9_0_a2_0_N_2L1
CTOOFX_DEL  ---     0.661     R23C27D.D0 to   R23C27D.OFX0 genblk1.u_colorbar_gen/un5_pixcntlto9_0_a2_0/SLICE_372
ROUTE        16     2.191   R23C27D.OFX0 to     R22C25A.A0 genblk1.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R22C25A.A0 to     R22C25A.F0 genblk1.u_colorbar_gen/SLICE_440
ROUTE         1     1.254     R22C25A.F0 to     R22C23A.B0 genblk1.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C23A.B0 to    R22C23A.FCO genblk1.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C23A.FCO to    R22C23B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C23B.FCI to    R22C23B.FCO genblk1.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C23B.FCO to    R22C23C.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C23C.FCI to    R22C23C.FCO genblk1.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C23C.FCO to    R22C23D.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R22C23D.FCI to    R22C23D.FCO genblk1.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R22C23D.FCO to    R22C24A.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R22C24A.FCI to    R22C24A.FCO genblk1.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R22C24B.FCI to     R22C24B.F1 genblk1.u_colorbar_gen/SLICE_0
ROUTE         1     0.882     R22C24B.F1 to     R21C24D.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R21C24D.B0 to     R21C24D.F0 genblk1.u_colorbar_gen/SLICE_216
ROUTE         1     0.000     R21C24D.F0 to    R21C24D.DI0 genblk1.u_colorbar_gen/un65_linecnt[10] (to PIXCLK)
                  --------
                   10.311   (43.5% logic, 56.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.693     RPLL.CLKOP to    R22C27C.CLK PIXCLK
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.693     RPLL.CLKOP to    R21C24D.CLK PIXCLK
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.225ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/pixcnt[1]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[10]  (to PIXCLK +)

   Delay:              10.292ns  (40.5% logic, 59.5% route), 11 logic levels.

 Constraint Details:

     10.292ns physical path delay genblk1.u_colorbar_gen/SLICE_217 to genblk1.u_colorbar_gen/SLICE_216 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.225ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_217 to genblk1.u_colorbar_gen/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C26D.CLK to     R21C26D.Q1 genblk1.u_colorbar_gen/SLICE_217 (from PIXCLK)
ROUTE         3     0.917     R21C26D.Q1 to     R23C26A.B0 genblk1.u_colorbar_gen/pixcnt[1]
CTOF_DEL    ---     0.452     R23C26A.B0 to     R23C26A.F0 genblk1.u_colorbar_gen/SLICE_444
ROUTE         2     0.880     R23C26A.F0 to     R23C27D.M0 genblk1.u_colorbar_gen/un5_m1_e_0
MTOOFX_DEL  ---     0.345     R23C27D.M0 to   R23C27D.OFX0 genblk1.u_colorbar_gen/un5_pixcntlto9_0_a2_0/SLICE_372
ROUTE        16     2.191   R23C27D.OFX0 to     R22C25A.A0 genblk1.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R22C25A.A0 to     R22C25A.F0 genblk1.u_colorbar_gen/SLICE_440
ROUTE         1     1.254     R22C25A.F0 to     R22C23A.B0 genblk1.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C23A.B0 to    R22C23A.FCO genblk1.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C23A.FCO to    R22C23B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C23B.FCI to    R22C23B.FCO genblk1.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C23B.FCO to    R22C23C.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C23C.FCI to    R22C23C.FCO genblk1.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C23C.FCO to    R22C23D.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R22C23D.FCI to    R22C23D.FCO genblk1.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R22C23D.FCO to    R22C24A.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R22C24A.FCI to    R22C24A.FCO genblk1.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R22C24B.FCI to     R22C24B.F1 genblk1.u_colorbar_gen/SLICE_0
ROUTE         1     0.882     R22C24B.F1 to     R21C24D.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R21C24D.B0 to     R21C24D.F0 genblk1.u_colorbar_gen/SLICE_216
ROUTE         1     0.000     R21C24D.F0 to    R21C24D.DI0 genblk1.u_colorbar_gen/un65_linecnt[10] (to PIXCLK)
                  --------
                   10.292   (40.5% logic, 59.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.693     RPLL.CLKOP to    R21C26D.CLK PIXCLK
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.693     RPLL.CLKOP to    R21C24D.CLK PIXCLK
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.281ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/pixcnt_fast[0]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[10]  (to PIXCLK +)

   Delay:              10.236ns  (40.7% logic, 59.3% route), 11 logic levels.

 Constraint Details:

     10.236ns physical path delay genblk1.u_colorbar_gen/SLICE_221 to genblk1.u_colorbar_gen/SLICE_216 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.281ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_221 to genblk1.u_colorbar_gen/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R23C26C.CLK to     R23C26C.Q0 genblk1.u_colorbar_gen/SLICE_221 (from PIXCLK)
ROUTE         2     0.861     R23C26C.Q0 to     R23C26A.A0 genblk1.u_colorbar_gen/pixcnt_fast[0]
CTOF_DEL    ---     0.452     R23C26A.A0 to     R23C26A.F0 genblk1.u_colorbar_gen/SLICE_444
ROUTE         2     0.880     R23C26A.F0 to     R23C27D.M0 genblk1.u_colorbar_gen/un5_m1_e_0
MTOOFX_DEL  ---     0.345     R23C27D.M0 to   R23C27D.OFX0 genblk1.u_colorbar_gen/un5_pixcntlto9_0_a2_0/SLICE_372
ROUTE        16     2.191   R23C27D.OFX0 to     R22C25A.A0 genblk1.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R22C25A.A0 to     R22C25A.F0 genblk1.u_colorbar_gen/SLICE_440
ROUTE         1     1.254     R22C25A.F0 to     R22C23A.B0 genblk1.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C23A.B0 to    R22C23A.FCO genblk1.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C23A.FCO to    R22C23B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C23B.FCI to    R22C23B.FCO genblk1.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C23B.FCO to    R22C23C.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C23C.FCI to    R22C23C.FCO genblk1.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C23C.FCO to    R22C23D.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R22C23D.FCI to    R22C23D.FCO genblk1.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R22C23D.FCO to    R22C24A.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R22C24A.FCI to    R22C24A.FCO genblk1.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R22C24B.FCI to     R22C24B.F1 genblk1.u_colorbar_gen/SLICE_0
ROUTE         1     0.882     R22C24B.F1 to     R21C24D.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R21C24D.B0 to     R21C24D.F0 genblk1.u_colorbar_gen/SLICE_216
ROUTE         1     0.000     R21C24D.F0 to    R21C24D.DI0 genblk1.u_colorbar_gen/un65_linecnt[10] (to PIXCLK)
                  --------
                   10.236   (40.7% logic, 59.3% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.693     RPLL.CLKOP to    R23C26C.CLK PIXCLK
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.693     RPLL.CLKOP to    R21C24D.CLK PIXCLK
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.355ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/linecnt[2]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[10]  (to PIXCLK +)

   Delay:              10.162ns  (46.5% logic, 53.5% route), 12 logic levels.

 Constraint Details:

     10.162ns physical path delay genblk1.u_colorbar_gen/SLICE_4 to genblk1.u_colorbar_gen/SLICE_216 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.355ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_4 to genblk1.u_colorbar_gen/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C23B.CLK to     R22C23B.Q1 genblk1.u_colorbar_gen/SLICE_4 (from PIXCLK)
ROUTE         5     1.175     R22C23B.Q1 to     R21C25A.A1 genblk1.u_colorbar_gen/linecnt[2]
CTOF_DEL    ---     0.452     R21C25A.A1 to     R21C25A.F1 genblk1.u_colorbar_gen/SLICE_506
ROUTE         1     0.904     R21C25A.F1 to     R22C25B.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_3
CTOF_DEL    ---     0.452     R22C25B.B0 to     R22C25B.F0 genblk1.u_colorbar_gen/SLICE_445
ROUTE         1     0.610     R22C25B.F0 to     R22C25A.B1 genblk1.u_colorbar_gen/N_8_0
CTOF_DEL    ---     0.452     R22C25A.B1 to     R22C25A.F1 genblk1.u_colorbar_gen/SLICE_440
ROUTE         1     0.610     R22C25A.F1 to     R22C25A.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_0_0_RNO_0
CTOF_DEL    ---     0.452     R22C25A.B0 to     R22C25A.F0 genblk1.u_colorbar_gen/SLICE_440
ROUTE         1     1.254     R22C25A.F0 to     R22C23A.B0 genblk1.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C23A.B0 to    R22C23A.FCO genblk1.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C23A.FCO to    R22C23B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C23B.FCI to    R22C23B.FCO genblk1.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C23B.FCO to    R22C23C.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C23C.FCI to    R22C23C.FCO genblk1.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C23C.FCO to    R22C23D.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R22C23D.FCI to    R22C23D.FCO genblk1.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R22C23D.FCO to    R22C24A.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R22C24A.FCI to    R22C24A.FCO genblk1.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R22C24A.FCO to    R22C24B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R22C24B.FCI to     R22C24B.F1 genblk1.u_colorbar_gen/SLICE_0
ROUTE         1     0.882     R22C24B.F1 to     R21C24D.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R21C24D.B0 to     R21C24D.F0 genblk1.u_colorbar_gen/SLICE_216
ROUTE         1     0.000     R21C24D.F0 to    R21C24D.DI0 genblk1.u_colorbar_gen/un65_linecnt[10] (to PIXCLK)
                  --------
                   10.162   (46.5% logic, 53.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.693     RPLL.CLKOP to    R22C23B.CLK PIXCLK
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.693     RPLL.CLKOP to    R21C24D.CLK PIXCLK
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/pixcnt_fast[8]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/linecnt[6]  (to PIXCLK +)

   Delay:              10.134ns  (41.4% logic, 58.6% route), 9 logic levels.

 Constraint Details:

     10.134ns physical path delay genblk1.u_colorbar_gen/SLICE_222 to genblk1.u_colorbar_gen/SLICE_215 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 31.383ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_222 to genblk1.u_colorbar_gen/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C27C.CLK to     R22C27C.Q1 genblk1.u_colorbar_gen/SLICE_222 (from PIXCLK)
ROUTE         1     1.223     R22C27C.Q1 to     R23C27B.A1 genblk1.u_colorbar_gen/pixcnt_fast[8]
CTOF_DEL    ---     0.452     R23C27B.A1 to     R23C27B.F1 genblk1.u_colorbar_gen/SLICE_541
ROUTE         2     0.392     R23C27B.F1 to     R23C27D.C1 genblk1.u_colorbar_gen/un5_pixcntlto9_0_a2_0_N_2L1
CTOOFX_DEL  ---     0.661     R23C27D.C1 to   R23C27D.OFX0 genblk1.u_colorbar_gen/un5_pixcntlto9_0_a2_0/SLICE_372
ROUTE        16     2.191   R23C27D.OFX0 to     R22C25A.A0 genblk1.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R22C25A.A0 to     R22C25A.F0 genblk1.u_colorbar_gen/SLICE_440
ROUTE         1     1.254     R22C25A.F0 to     R22C23A.B0 genblk1.u_colorbar_gen/un38_N_5_mux
C0TOFCO_DE  ---     0.905     R22C23A.B0 to    R22C23A.FCO genblk1.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R22C23A.FCO to    R22C23B.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R22C23B.FCI to    R22C23B.FCO genblk1.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R22C23B.FCO to    R22C23C.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R22C23C.FCI to    R22C23C.FCO genblk1.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R22C23C.FCO to    R22C23D.FCI genblk1.u_colorbar_gen/un2_linecnt_cry_4
FCITOF1_DE  ---     0.569    R22C23D.FCI to     R22C23D.F1 genblk1.u_colorbar_gen/SLICE_2
ROUTE         1     0.882     R22C23D.F1 to     R22C24C.B0 genblk1.u_colorbar_gen/un2_linecnt_cry_5_0_S1
CTOF_DEL    ---     0.452     R22C24C.B0 to     R22C24C.F0 genblk1.u_colorbar_gen/SLICE_215
ROUTE         1     0.000     R22C24C.F0 to    R22C24C.DI0 genblk1.u_colorbar_gen/un65_linecnt[6] (to PIXCLK)
                  --------
                   10.134   (41.4% logic, 58.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.693     RPLL.CLKOP to    R22C27C.CLK PIXCLK
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.693     RPLL.CLKOP to    R22C24C.CLK PIXCLK
                  --------
                    1.693   (0.0% logic, 100.0% route), 0 logic levels.

Warning:   7.770MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;
            616 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.098ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/eocd  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Comand/idle_start[4]  (to w_CLK_100MHZ +)
                   FF                        Comand/idle_start[5]

   Delay:               6.654ns  (26.5% logic, 73.5% route), 4 logic levels.

 Constraint Details:

      6.654ns physical path delay SLICE_355 to Comand/SLICE_49 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.248ns LSR_SET requirement (totaling 9.752ns) by 3.098ns

 Physical Path Details:

      Data path SLICE_355 to Comand/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C11A.CLK to     R15C11A.Q0 SLICE_355 (from w_CLK_20MHZ)
ROUTE         3     1.748     R15C11A.Q0 to     R17C16B.B0 w_eoc
CTOF_DEL    ---     0.452     R17C16B.B0 to     R17C16B.F0 Comand/SLICE_552
ROUTE         2     0.862     R17C16B.F0 to     R17C16D.A1 Comand/State_sd_2_f0_i_o2_5
CTOF_DEL    ---     0.452     R17C16D.A1 to     R17C16D.F1 Comand/SLICE_460
ROUTE         1     0.656     R17C16D.F1 to     R17C15A.C1 Comand/idle_m2_e_1
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 Comand/SLICE_461
ROUTE         5     1.623     R17C15A.F1 to    R18C14D.LSR Comand/State_sd_2_f0_i_o2_5_RNIH4Q13 (to w_CLK_100MHZ)
                  --------
                    6.654   (26.5% logic, 73.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to    R15C11A.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Comand/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R18C14D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.098ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/eocd  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Comand/idle_start[8]  (to w_CLK_100MHZ +)

   Delay:               6.654ns  (26.5% logic, 73.5% route), 4 logic levels.

 Constraint Details:

      6.654ns physical path delay SLICE_355 to Comand/SLICE_52 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.248ns LSR_SET requirement (totaling 9.752ns) by 3.098ns

 Physical Path Details:

      Data path SLICE_355 to Comand/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C11A.CLK to     R15C11A.Q0 SLICE_355 (from w_CLK_20MHZ)
ROUTE         3     1.748     R15C11A.Q0 to     R17C16B.B0 w_eoc
CTOF_DEL    ---     0.452     R17C16B.B0 to     R17C16B.F0 Comand/SLICE_552
ROUTE         2     0.862     R17C16B.F0 to     R17C16D.A1 Comand/State_sd_2_f0_i_o2_5
CTOF_DEL    ---     0.452     R17C16D.A1 to     R17C16D.F1 Comand/SLICE_460
ROUTE         1     0.656     R17C16D.F1 to     R17C15A.C1 Comand/idle_m2_e_1
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 Comand/SLICE_461
ROUTE         5     1.623     R17C15A.F1 to    R18C14A.LSR Comand/State_sd_2_f0_i_o2_5_RNIH4Q13 (to w_CLK_100MHZ)
                  --------
                    6.654   (26.5% logic, 73.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to    R15C11A.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Comand/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R18C14A.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.477ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/eocd  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Comand/idle_start[14]  (to w_CLK_100MHZ +)
                   FF                        Comand/idle_start[15]

   Delay:               6.275ns  (28.1% logic, 71.9% route), 4 logic levels.

 Constraint Details:

      6.275ns physical path delay SLICE_355 to Comand/SLICE_44 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.248ns LSR_SET requirement (totaling 9.752ns) by 3.477ns

 Physical Path Details:

      Data path SLICE_355 to Comand/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C11A.CLK to     R15C11A.Q0 SLICE_355 (from w_CLK_20MHZ)
ROUTE         3     1.748     R15C11A.Q0 to     R17C16B.B0 w_eoc
CTOF_DEL    ---     0.452     R17C16B.B0 to     R17C16B.F0 Comand/SLICE_552
ROUTE         2     0.862     R17C16B.F0 to     R17C16D.A1 Comand/State_sd_2_f0_i_o2_5
CTOF_DEL    ---     0.452     R17C16D.A1 to     R17C16D.F1 Comand/SLICE_460
ROUTE         1     0.656     R17C16D.F1 to     R17C15A.C1 Comand/idle_m2_e_1
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 Comand/SLICE_461
ROUTE         5     1.244     R17C15A.F1 to    R18C16A.LSR Comand/State_sd_2_f0_i_o2_5_RNIH4Q13 (to w_CLK_100MHZ)
                  --------
                    6.275   (28.1% logic, 71.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to    R15C11A.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Comand/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R18C16A.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.477ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/eocd  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Comand/idle_start[17]  (to w_CLK_100MHZ +)

   Delay:               6.275ns  (28.1% logic, 71.9% route), 4 logic levels.

 Constraint Details:

      6.275ns physical path delay SLICE_355 to Comand/SLICE_43 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.248ns LSR_SET requirement (totaling 9.752ns) by 3.477ns

 Physical Path Details:

      Data path SLICE_355 to Comand/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C11A.CLK to     R15C11A.Q0 SLICE_355 (from w_CLK_20MHZ)
ROUTE         3     1.748     R15C11A.Q0 to     R17C16B.B0 w_eoc
CTOF_DEL    ---     0.452     R17C16B.B0 to     R17C16B.F0 Comand/SLICE_552
ROUTE         2     0.862     R17C16B.F0 to     R17C16D.A1 Comand/State_sd_2_f0_i_o2_5
CTOF_DEL    ---     0.452     R17C16D.A1 to     R17C16D.F1 Comand/SLICE_460
ROUTE         1     0.656     R17C16D.F1 to     R17C15A.C1 Comand/idle_m2_e_1
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 Comand/SLICE_461
ROUTE         5     1.244     R17C15A.F1 to    R18C16B.LSR Comand/State_sd_2_f0_i_o2_5_RNIH4Q13 (to w_CLK_100MHZ)
                  --------
                    6.275   (28.1% logic, 71.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to    R15C11A.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Comand/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R18C16B.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.480ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[17]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[8]  (to w_CLK_100MHZ +)

   Delay:               6.272ns  (28.1% logic, 71.9% route), 4 logic levels.

 Constraint Details:

      6.272ns physical path delay Comand/SLICE_43 to Comand/SLICE_52 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 9.752ns) by 3.480ns

 Physical Path Details:

      Data path Comand/SLICE_43 to Comand/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C16B.CLK to     R18C16B.Q0 Comand/SLICE_43 (from w_CLK_100MHZ)
ROUTE         3     1.676     R18C16B.Q0 to     R17C16A.B1 Comand/idle_start[17]
CTOF_DEL    ---     0.452     R17C16A.B1 to     R17C16A.F1 Comand/SLICE_502
ROUTE         2     0.552     R17C16A.F1 to     R17C16D.D1 Comand/idle_start_RNIT8DJ[8]
CTOF_DEL    ---     0.452     R17C16D.D1 to     R17C16D.F1 Comand/SLICE_460
ROUTE         1     0.656     R17C16D.F1 to     R17C15A.C1 Comand/idle_m2_e_1
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 Comand/SLICE_461
ROUTE         5     1.623     R17C15A.F1 to    R18C14A.LSR Comand/State_sd_2_f0_i_o2_5_RNIH4Q13 (to w_CLK_100MHZ)
                  --------
                    6.272   (28.1% logic, 71.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R18C16B.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R18C14A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.480ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[17]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[4]  (to w_CLK_100MHZ +)
                   FF                        Comand/idle_start[5]

   Delay:               6.272ns  (28.1% logic, 71.9% route), 4 logic levels.

 Constraint Details:

      6.272ns physical path delay Comand/SLICE_43 to Comand/SLICE_49 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 9.752ns) by 3.480ns

 Physical Path Details:

      Data path Comand/SLICE_43 to Comand/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C16B.CLK to     R18C16B.Q0 Comand/SLICE_43 (from w_CLK_100MHZ)
ROUTE         3     1.676     R18C16B.Q0 to     R17C16A.B1 Comand/idle_start[17]
CTOF_DEL    ---     0.452     R17C16A.B1 to     R17C16A.F1 Comand/SLICE_502
ROUTE         2     0.552     R17C16A.F1 to     R17C16D.D1 Comand/idle_start_RNIT8DJ[8]
CTOF_DEL    ---     0.452     R17C16D.D1 to     R17C16D.F1 Comand/SLICE_460
ROUTE         1     0.656     R17C16D.F1 to     R17C15A.C1 Comand/idle_m2_e_1
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 Comand/SLICE_461
ROUTE         5     1.623     R17C15A.F1 to    R18C14D.LSR Comand/State_sd_2_f0_i_o2_5_RNIH4Q13 (to w_CLK_100MHZ)
                  --------
                    6.272   (28.1% logic, 71.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R18C16B.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R18C14D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.496ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/eocd  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Comand/Start_sd  (to w_CLK_100MHZ +)

   Delay:               6.354ns  (27.8% logic, 72.2% route), 4 logic levels.

 Constraint Details:

      6.354ns physical path delay SLICE_355 to Comand/SLICE_194 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 3.496ns

 Physical Path Details:

      Data path SLICE_355 to Comand/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C11A.CLK to     R15C11A.Q0 SLICE_355 (from w_CLK_20MHZ)
ROUTE         3     1.748     R15C11A.Q0 to     R17C16B.B0 w_eoc
CTOF_DEL    ---     0.452     R17C16B.B0 to     R17C16B.F0 Comand/SLICE_552
ROUTE         2     1.157     R17C16B.F0 to     R14C16D.A1 Comand/State_sd_2_f0_i_o2_5
CTOF_DEL    ---     0.452     R14C16D.A1 to     R14C16D.F1 Comand/SLICE_358
ROUTE         4     1.684     R14C16D.F1 to     R17C15C.B0 Comand/State_sd_2_f0_i_o2
CTOF_DEL    ---     0.452     R17C15C.B0 to     R17C15C.F0 Comand/SLICE_194
ROUTE         1     0.000     R17C15C.F0 to    R17C15C.DI0 Comand/N_82 (to w_CLK_100MHZ)
                  --------
                    6.354   (27.8% logic, 72.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to    R15C11A.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Comand/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R17C15C.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.496ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/eocd  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Comand/State_sd  (to w_CLK_100MHZ +)

   Delay:               6.354ns  (27.8% logic, 72.2% route), 4 logic levels.

 Constraint Details:

      6.354ns physical path delay SLICE_355 to Comand/SLICE_195 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.150ns DIN_SET requirement (totaling 9.850ns) by 3.496ns

 Physical Path Details:

      Data path SLICE_355 to Comand/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C11A.CLK to     R15C11A.Q0 SLICE_355 (from w_CLK_20MHZ)
ROUTE         3     1.748     R15C11A.Q0 to     R17C16B.B0 w_eoc
CTOF_DEL    ---     0.452     R17C16B.B0 to     R17C16B.F0 Comand/SLICE_552
ROUTE         2     1.157     R17C16B.F0 to     R14C16D.A1 Comand/State_sd_2_f0_i_o2_5
CTOF_DEL    ---     0.452     R14C16D.A1 to     R14C16D.F1 Comand/SLICE_358
ROUTE         4     1.684     R14C16D.F1 to     R17C15B.B0 Comand/State_sd_2_f0_i_o2
CTOF_DEL    ---     0.452     R17C15B.B0 to     R17C15B.F0 Comand/SLICE_195
ROUTE         1     0.000     R17C15B.F0 to    R17C15B.DI0 Comand/N_81_i (to w_CLK_100MHZ)
                  --------
                    6.354   (27.8% logic, 72.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS2_D  ---     0.000      RPLL.CLKI to    RPLL.CLKOS2 PLL_12_24_100_mod/PLLInst_0
ROUTE        19     1.729    RPLL.CLKOS2 to    R15C11A.CLK w_CLK_20MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to Comand/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R17C15B.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.607ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[8]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[4]  (to w_CLK_100MHZ +)
                   FF                        Comand/idle_start[5]

   Delay:               6.145ns  (28.7% logic, 71.3% route), 4 logic levels.

 Constraint Details:

      6.145ns physical path delay Comand/SLICE_52 to Comand/SLICE_49 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 9.752ns) by 3.607ns

 Physical Path Details:

      Data path Comand/SLICE_52 to Comand/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C14A.CLK to     R18C14A.Q0 Comand/SLICE_52 (from w_CLK_100MHZ)
ROUTE         3     1.549     R18C14A.Q0 to     R17C16A.A1 Comand/idle_start[8]
CTOF_DEL    ---     0.452     R17C16A.A1 to     R17C16A.F1 Comand/SLICE_502
ROUTE         2     0.552     R17C16A.F1 to     R17C16D.D1 Comand/idle_start_RNIT8DJ[8]
CTOF_DEL    ---     0.452     R17C16D.D1 to     R17C16D.F1 Comand/SLICE_460
ROUTE         1     0.656     R17C16D.F1 to     R17C15A.C1 Comand/idle_m2_e_1
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 Comand/SLICE_461
ROUTE         5     1.623     R17C15A.F1 to    R18C14D.LSR Comand/State_sd_2_f0_i_o2_5_RNIH4Q13 (to w_CLK_100MHZ)
                  --------
                    6.145   (28.7% logic, 71.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R18C14A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R18C14D.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.607ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[8]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[8]  (to w_CLK_100MHZ +)

   Delay:               6.145ns  (28.7% logic, 71.3% route), 4 logic levels.

 Constraint Details:

      6.145ns physical path delay Comand/SLICE_52 to Comand/SLICE_52 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 9.752ns) by 3.607ns

 Physical Path Details:

      Data path Comand/SLICE_52 to Comand/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C14A.CLK to     R18C14A.Q0 Comand/SLICE_52 (from w_CLK_100MHZ)
ROUTE         3     1.549     R18C14A.Q0 to     R17C16A.A1 Comand/idle_start[8]
CTOF_DEL    ---     0.452     R17C16A.A1 to     R17C16A.F1 Comand/SLICE_502
ROUTE         2     0.552     R17C16A.F1 to     R17C16D.D1 Comand/idle_start_RNIT8DJ[8]
CTOF_DEL    ---     0.452     R17C16D.D1 to     R17C16D.F1 Comand/SLICE_460
ROUTE         1     0.656     R17C16D.F1 to     R17C15A.C1 Comand/idle_m2_e_1
CTOF_DEL    ---     0.452     R17C15A.C1 to     R17C15A.F1 Comand/SLICE_461
ROUTE         5     1.623     R17C15A.F1 to    R18C14A.LSR Comand/State_sd_2_f0_i_o2_5_RNIH4Q13 (to w_CLK_100MHZ)
                  --------
                    6.145   (28.7% logic, 71.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R18C14A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     1.729     RPLL.CLKOS to    R18C14A.CLK w_CLK_100MHZ
                  --------
                    1.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:  144.886MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "i_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           D0_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           DCK_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.107ns (weighted slack = -8.428ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0(ASIC)  (to byte_clk +)

   Delay:               3.020ns  (13.5% logic, 86.5% route), 1 logic levels.

 Constraint Details:

      3.020ns physical path delay Comand/SLICE_358 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0 exceeds
      (delay constraint based on source clock period of 10.000ns and destination clock period of 13.333ns)
      3.333ns delay constraint less
     -2.017ns skew and
      0.886ns feedback compensation and
      3.551ns LSRREC_SET requirement (totaling 0.913ns) by 2.107ns

 Physical Path Details:

      Data path Comand/SLICE_358 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C16D.CLK to     R14C16D.Q0 Comand/SLICE_358 (from w_CLK_100MHZ)
ROUTE        25     2.611     R14C16D.Q0 to *_R13C13.RPRST w_init (to byte_clk)
                  --------
                    3.020   (13.5% logic, 86.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R14C16D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.864    LPLL.CLKOS2 to *R_R13C13.CLKR byte_clk
                  --------
                    6.039   (22.7% logic, 77.3% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.107ns (weighted slack = -8.428ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0(ASIC)  (to byte_clk +)

   Delay:               3.020ns  (13.5% logic, 86.5% route), 1 logic levels.

 Constraint Details:

      3.020ns physical path delay Comand/SLICE_358 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0 exceeds
      (delay constraint based on source clock period of 10.000ns and destination clock period of 13.333ns)
      3.333ns delay constraint less
     -2.017ns skew and
      0.886ns feedback compensation and
      3.551ns LSRREC_SET requirement (totaling 0.913ns) by 2.107ns

 Physical Path Details:

      Data path Comand/SLICE_358 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C16D.CLK to     R14C16D.Q0 Comand/SLICE_358 (from w_CLK_100MHZ)
ROUTE        25     2.611     R14C16D.Q0 to *_R13C16.RPRST w_init (to byte_clk)
                  --------
                    3.020   (13.5% logic, 86.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R14C16D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_23_16/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.864    LPLL.CLKOS2 to *R_R13C16.CLKR byte_clk
                  --------
                    6.039   (22.7% logic, 77.3% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 2.107ns (weighted slack = -8.428ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/r_init  (from w_CLK_100MHZ +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to byte_clk +)

   Delay:               3.020ns  (13.5% logic, 86.5% route), 1 logic levels.

 Constraint Details:

      3.020ns physical path delay Comand/SLICE_358 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 exceeds
      (delay constraint based on source clock period of 10.000ns and destination clock period of 13.333ns)
      3.333ns delay constraint less
     -2.017ns skew and
      0.886ns feedback compensation and
      3.551ns LSRREC_SET requirement (totaling 0.913ns) by 2.107ns

 Physical Path Details:

      Data path Comand/SLICE_358 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C16D.CLK to     R14C16D.Q0 Comand/SLICE_358 (from w_CLK_100MHZ)
ROUTE        25     2.611     R14C16D.Q0 to *_R13C10.RPRST w_init (to byte_clk)
                  --------
                    3.020   (13.5% logic, 86.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to Comand/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OS_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOS PLL_12_24_100_mod/PLLInst_0
ROUTE        17     1.729     RPLL.CLKOS to    R14C16D.CLK w_CLK_100MHZ
                  --------
                    4.022   (34.1% logic, 65.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.864    LPLL.CLKOS2 to *R_R13C10.CLKR byte_clk
                  --------
                    6.039   (22.7% logic, 77.3% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.550ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_wc[3]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/lpkt_cnt_En  (to byte_clk +)

   Delay:              10.534ns  (40.3% logic, 59.7% route), 12 logic levels.

 Constraint Details:

     10.534ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_515 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 13.084ns) by 2.550ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_515 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C22C.CLK to     R16C22C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_515 (from byte_clk)
ROUTE         4     1.651     R16C22C.Q1 to     R18C19B.A1 u_BYTE_PACKETIZER/u_packetheader/q_wc[3]
C1TOFCO_DE  ---     0.786     R18C19B.A1 to    R18C19B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_101
ROUTE         1     0.000    R18C19B.FCO to    R18C19C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_2
FCITOFCO_D  ---     0.146    R18C19C.FCI to    R18C19C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_100
ROUTE         1     0.000    R18C19C.FCO to    R18C19D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_4
FCITOFCO_D  ---     0.146    R18C19D.FCI to    R18C19D.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_99
ROUTE         1     0.000    R18C19D.FCO to    R18C20A.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_6
FCITOFCO_D  ---     0.146    R18C20A.FCI to    R18C20A.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_98
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_8
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_97
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_10
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO u_BYTE_PACKETIZER/u_packetheader/SLICE_96
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_a_4_cry_12
FCITOF0_DE  ---     0.517    R18C20D.FCI to     R18C20D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_95
ROUTE         1     1.703     R18C20D.F0 to     R16C19D.A1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_13
CTOF_DEL    ---     0.452     R16C19D.A1 to     R16C19D.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_494
ROUTE         1     0.384     R16C19D.F1 to     R16C19D.C0 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_8
CTOF_DEL    ---     0.452     R16C19D.C0 to     R16C19D.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_494
ROUTE         1     0.839     R16C19D.F0 to     R17C20B.D1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_12
CTOF_DEL    ---     0.452     R17C20B.D1 to     R17C20B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_243
ROUTE         2     1.137     R17C20B.F1 to     R18C23B.C1 u_BYTE_PACKETIZER/u_packetheader/un9_wc_end_flag_NE_14
CTOF_DEL    ---     0.452     R18C23B.C1 to     R18C23B.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_245
ROUTE         1     0.570     R18C23B.F1 to     R18C23B.CE u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i (to byte_clk)
                  --------
                   10.534   (40.3% logic, 59.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R16C22C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R18C23B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.554ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[4]  (to byte_clk +)

   Delay:              10.629ns  (31.3% logic, 68.7% route), 8 logic levels.

 Constraint Details:

     10.629ns physical path delay u_DCS_ROM/SLICE_22 to u_DCS_ROM/SLICE_321 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 2.554ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_22 to u_DCS_ROM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C32C.CLK to     R15C32C.Q0 u_DCS_ROM/SLICE_22 (from byte_clk)
ROUTE        87     2.610     R15C32C.Q0 to     R18C30B.B0 u_DCS_ROM/byte_cnt[3]
CTOOFX_DEL  ---     0.661     R18C30B.B0 to   R18C30B.OFX0 u_DCS_ROM/SLICE_415
ROUTE         1     0.000   R18C30B.OFX0 to    R18C30A.FXA u_DCS_ROM/current_data_20_4_1_0_f5a
FXTOOFX_DE  ---     0.223    R18C30A.FXA to   R18C30A.OFX1 u_DCS_ROM/SLICE_416
ROUTE         1     0.000   R18C30A.OFX1 to    R18C30B.FXB u_DCS_ROM/current_data_20_4_1_f5b
FXTOOFX_DE  ---     0.223    R18C30B.FXB to   R18C30B.OFX1 u_DCS_ROM/SLICE_415
ROUTE         1     0.839   R18C30B.OFX1 to     R17C29B.D0 u_DCS_ROM/current_data_20_4
CTOF_DEL    ---     0.452     R17C29B.D0 to     R17C29B.F0 u_DCS_ROM/SLICE_521
ROUTE         1     0.851     R17C29B.F0 to     R16C29A.A0 u_DCS_ROM/current_data_24mux_iv_1[0]
CTOF_DEL    ---     0.452     R16C29A.A0 to     R16C29A.F0 u_DCS_ROM/SLICE_207
ROUTE         2     0.859     R16C29A.F0 to     R16C28B.A0 u_DCS_ROM/current_data_2[4]
CTOF_DEL    ---     0.452     R16C28B.A0 to     R16C28B.F0 u_DCS_ROM/SLICE_447
ROUTE        12     2.146     R16C28B.F0 to     R12C26C.B0 u_DCS_ROM/un4_wait_cnt_6
CTOF_DEL    ---     0.452     R12C26C.B0 to     R12C26C.F0 u_DCS_ROM/SLICE_321
ROUTE         1     0.000     R12C26C.F0 to    R12C26C.DI0 u_DCS_ROM/wait_cnt_lm[4] (to byte_clk)
                  --------
                   10.629   (31.3% logic, 68.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_DCS_ROM/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R15C32C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_DCS_ROM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.554ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[5]  (to byte_clk +)

   Delay:              10.629ns  (31.3% logic, 68.7% route), 8 logic levels.

 Constraint Details:

     10.629ns physical path delay u_DCS_ROM/SLICE_22 to u_DCS_ROM/SLICE_321 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 2.554ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_22 to u_DCS_ROM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C32C.CLK to     R15C32C.Q0 u_DCS_ROM/SLICE_22 (from byte_clk)
ROUTE        87     2.610     R15C32C.Q0 to     R18C30B.B0 u_DCS_ROM/byte_cnt[3]
CTOOFX_DEL  ---     0.661     R18C30B.B0 to   R18C30B.OFX0 u_DCS_ROM/SLICE_415
ROUTE         1     0.000   R18C30B.OFX0 to    R18C30A.FXA u_DCS_ROM/current_data_20_4_1_0_f5a
FXTOOFX_DE  ---     0.223    R18C30A.FXA to   R18C30A.OFX1 u_DCS_ROM/SLICE_416
ROUTE         1     0.000   R18C30A.OFX1 to    R18C30B.FXB u_DCS_ROM/current_data_20_4_1_f5b
FXTOOFX_DE  ---     0.223    R18C30B.FXB to   R18C30B.OFX1 u_DCS_ROM/SLICE_415
ROUTE         1     0.839   R18C30B.OFX1 to     R17C29B.D0 u_DCS_ROM/current_data_20_4
CTOF_DEL    ---     0.452     R17C29B.D0 to     R17C29B.F0 u_DCS_ROM/SLICE_521
ROUTE         1     0.851     R17C29B.F0 to     R16C29A.A0 u_DCS_ROM/current_data_24mux_iv_1[0]
CTOF_DEL    ---     0.452     R16C29A.A0 to     R16C29A.F0 u_DCS_ROM/SLICE_207
ROUTE         2     0.859     R16C29A.F0 to     R16C28B.A0 u_DCS_ROM/current_data_2[4]
CTOF_DEL    ---     0.452     R16C28B.A0 to     R16C28B.F0 u_DCS_ROM/SLICE_447
ROUTE        12     2.146     R16C28B.F0 to     R12C26C.B1 u_DCS_ROM/un4_wait_cnt_6
CTOF_DEL    ---     0.452     R12C26C.B1 to     R12C26C.F1 u_DCS_ROM/SLICE_321
ROUTE         1     0.000     R12C26C.F1 to    R12C26C.DI1 u_DCS_ROM/wait_cnt_lm[5] (to byte_clk)
                  --------
                   10.629   (31.3% logic, 68.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_DCS_ROM/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R15C32C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_DCS_ROM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.554ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[4]  (to byte_clk +)

   Delay:              10.629ns  (31.3% logic, 68.7% route), 8 logic levels.

 Constraint Details:

     10.629ns physical path delay u_DCS_ROM/SLICE_22 to u_DCS_ROM/SLICE_321 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 2.554ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_22 to u_DCS_ROM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C32C.CLK to     R15C32C.Q0 u_DCS_ROM/SLICE_22 (from byte_clk)
ROUTE        87     2.610     R15C32C.Q0 to     R18C30B.B1 u_DCS_ROM/byte_cnt[3]
CTOOFX_DEL  ---     0.661     R18C30B.B1 to   R18C30B.OFX0 u_DCS_ROM/SLICE_415
ROUTE         1     0.000   R18C30B.OFX0 to    R18C30A.FXA u_DCS_ROM/current_data_20_4_1_0_f5a
FXTOOFX_DE  ---     0.223    R18C30A.FXA to   R18C30A.OFX1 u_DCS_ROM/SLICE_416
ROUTE         1     0.000   R18C30A.OFX1 to    R18C30B.FXB u_DCS_ROM/current_data_20_4_1_f5b
FXTOOFX_DE  ---     0.223    R18C30B.FXB to   R18C30B.OFX1 u_DCS_ROM/SLICE_415
ROUTE         1     0.839   R18C30B.OFX1 to     R17C29B.D0 u_DCS_ROM/current_data_20_4
CTOF_DEL    ---     0.452     R17C29B.D0 to     R17C29B.F0 u_DCS_ROM/SLICE_521
ROUTE         1     0.851     R17C29B.F0 to     R16C29A.A0 u_DCS_ROM/current_data_24mux_iv_1[0]
CTOF_DEL    ---     0.452     R16C29A.A0 to     R16C29A.F0 u_DCS_ROM/SLICE_207
ROUTE         2     0.859     R16C29A.F0 to     R16C28B.A0 u_DCS_ROM/current_data_2[4]
CTOF_DEL    ---     0.452     R16C28B.A0 to     R16C28B.F0 u_DCS_ROM/SLICE_447
ROUTE        12     2.146     R16C28B.F0 to     R12C26C.B0 u_DCS_ROM/un4_wait_cnt_6
CTOF_DEL    ---     0.452     R12C26C.B0 to     R12C26C.F0 u_DCS_ROM/SLICE_321
ROUTE         1     0.000     R12C26C.F0 to    R12C26C.DI0 u_DCS_ROM/wait_cnt_lm[4] (to byte_clk)
                  --------
                   10.629   (31.3% logic, 68.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_DCS_ROM/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R15C32C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_DCS_ROM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.554ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[4]  (to byte_clk +)

   Delay:              10.629ns  (31.3% logic, 68.7% route), 8 logic levels.

 Constraint Details:

     10.629ns physical path delay u_DCS_ROM/SLICE_22 to u_DCS_ROM/SLICE_321 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 2.554ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_22 to u_DCS_ROM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C32C.CLK to     R15C32C.Q0 u_DCS_ROM/SLICE_22 (from byte_clk)
ROUTE        87     2.610     R15C32C.Q0 to     R18C30A.B0 u_DCS_ROM/byte_cnt[3]
CTOOFX_DEL  ---     0.661     R18C30A.B0 to   R18C30A.OFX0 u_DCS_ROM/SLICE_416
ROUTE         1     0.000   R18C30A.OFX0 to    R18C30A.FXB u_DCS_ROM/current_data_20_4_1_1_f5b
FXTOOFX_DE  ---     0.223    R18C30A.FXB to   R18C30A.OFX1 u_DCS_ROM/SLICE_416
ROUTE         1     0.000   R18C30A.OFX1 to    R18C30B.FXB u_DCS_ROM/current_data_20_4_1_f5b
FXTOOFX_DE  ---     0.223    R18C30B.FXB to   R18C30B.OFX1 u_DCS_ROM/SLICE_415
ROUTE         1     0.839   R18C30B.OFX1 to     R17C29B.D0 u_DCS_ROM/current_data_20_4
CTOF_DEL    ---     0.452     R17C29B.D0 to     R17C29B.F0 u_DCS_ROM/SLICE_521
ROUTE         1     0.851     R17C29B.F0 to     R16C29A.A0 u_DCS_ROM/current_data_24mux_iv_1[0]
CTOF_DEL    ---     0.452     R16C29A.A0 to     R16C29A.F0 u_DCS_ROM/SLICE_207
ROUTE         2     0.859     R16C29A.F0 to     R16C28B.A0 u_DCS_ROM/current_data_2[4]
CTOF_DEL    ---     0.452     R16C28B.A0 to     R16C28B.F0 u_DCS_ROM/SLICE_447
ROUTE        12     2.146     R16C28B.F0 to     R12C26C.B0 u_DCS_ROM/un4_wait_cnt_6
CTOF_DEL    ---     0.452     R12C26C.B0 to     R12C26C.F0 u_DCS_ROM/SLICE_321
ROUTE         1     0.000     R12C26C.F0 to    R12C26C.DI0 u_DCS_ROM/wait_cnt_lm[4] (to byte_clk)
                  --------
                   10.629   (31.3% logic, 68.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_DCS_ROM/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R15C32C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_DCS_ROM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.554ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[5]  (to byte_clk +)

   Delay:              10.629ns  (31.3% logic, 68.7% route), 8 logic levels.

 Constraint Details:

     10.629ns physical path delay u_DCS_ROM/SLICE_22 to u_DCS_ROM/SLICE_321 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 2.554ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_22 to u_DCS_ROM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C32C.CLK to     R15C32C.Q0 u_DCS_ROM/SLICE_22 (from byte_clk)
ROUTE        87     2.610     R15C32C.Q0 to     R18C30A.B0 u_DCS_ROM/byte_cnt[3]
CTOOFX_DEL  ---     0.661     R18C30A.B0 to   R18C30A.OFX0 u_DCS_ROM/SLICE_416
ROUTE         1     0.000   R18C30A.OFX0 to    R18C30A.FXB u_DCS_ROM/current_data_20_4_1_1_f5b
FXTOOFX_DE  ---     0.223    R18C30A.FXB to   R18C30A.OFX1 u_DCS_ROM/SLICE_416
ROUTE         1     0.000   R18C30A.OFX1 to    R18C30B.FXB u_DCS_ROM/current_data_20_4_1_f5b
FXTOOFX_DE  ---     0.223    R18C30B.FXB to   R18C30B.OFX1 u_DCS_ROM/SLICE_415
ROUTE         1     0.839   R18C30B.OFX1 to     R17C29B.D0 u_DCS_ROM/current_data_20_4
CTOF_DEL    ---     0.452     R17C29B.D0 to     R17C29B.F0 u_DCS_ROM/SLICE_521
ROUTE         1     0.851     R17C29B.F0 to     R16C29A.A0 u_DCS_ROM/current_data_24mux_iv_1[0]
CTOF_DEL    ---     0.452     R16C29A.A0 to     R16C29A.F0 u_DCS_ROM/SLICE_207
ROUTE         2     0.859     R16C29A.F0 to     R16C28B.A0 u_DCS_ROM/current_data_2[4]
CTOF_DEL    ---     0.452     R16C28B.A0 to     R16C28B.F0 u_DCS_ROM/SLICE_447
ROUTE        12     2.146     R16C28B.F0 to     R12C26C.B1 u_DCS_ROM/un4_wait_cnt_6
CTOF_DEL    ---     0.452     R12C26C.B1 to     R12C26C.F1 u_DCS_ROM/SLICE_321
ROUTE         1     0.000     R12C26C.F1 to    R12C26C.DI1 u_DCS_ROM/wait_cnt_lm[5] (to byte_clk)
                  --------
                   10.629   (31.3% logic, 68.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_DCS_ROM/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R15C32C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_DCS_ROM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.554ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DCS_ROM/byte_cnt[3]  (from byte_clk +)
   Destination:    FF         Data in        u_DCS_ROM/wait_cnt[5]  (to byte_clk +)

   Delay:              10.629ns  (31.3% logic, 68.7% route), 8 logic levels.

 Constraint Details:

     10.629ns physical path delay u_DCS_ROM/SLICE_22 to u_DCS_ROM/SLICE_321 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 13.183ns) by 2.554ns

 Physical Path Details:

      Data path u_DCS_ROM/SLICE_22 to u_DCS_ROM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C32C.CLK to     R15C32C.Q0 u_DCS_ROM/SLICE_22 (from byte_clk)
ROUTE        87     2.610     R15C32C.Q0 to     R18C30A.B1 u_DCS_ROM/byte_cnt[3]
CTOOFX_DEL  ---     0.661     R18C30A.B1 to   R18C30A.OFX0 u_DCS_ROM/SLICE_416
ROUTE         1     0.000   R18C30A.OFX0 to    R18C30A.FXB u_DCS_ROM/current_data_20_4_1_1_f5b
FXTOOFX_DE  ---     0.223    R18C30A.FXB to   R18C30A.OFX1 u_DCS_ROM/SLICE_416
ROUTE         1     0.000   R18C30A.OFX1 to    R18C30B.FXB u_DCS_ROM/current_data_20_4_1_f5b
FXTOOFX_DE  ---     0.223    R18C30B.FXB to   R18C30B.OFX1 u_DCS_ROM/SLICE_415
ROUTE         1     0.839   R18C30B.OFX1 to     R17C29B.D0 u_DCS_ROM/current_data_20_4
CTOF_DEL    ---     0.452     R17C29B.D0 to     R17C29B.F0 u_DCS_ROM/SLICE_521
ROUTE         1     0.851     R17C29B.F0 to     R16C29A.A0 u_DCS_ROM/current_data_24mux_iv_1[0]
CTOF_DEL    ---     0.452     R16C29A.A0 to     R16C29A.F0 u_DCS_ROM/SLICE_207
ROUTE         2     0.859     R16C29A.F0 to     R16C28B.A0 u_DCS_ROM/current_data_2[4]
CTOF_DEL    ---     0.452     R16C28B.A0 to     R16C28B.F0 u_DCS_ROM/SLICE_447
ROUTE        12     2.146     R16C28B.F0 to     R12C26C.B1 u_DCS_ROM/un4_wait_cnt_6
CTOF_DEL    ---     0.452     R12C26C.B1 to     R12C26C.F1 u_DCS_ROM/SLICE_321
ROUTE         1     0.000     R12C26C.F1 to    R12C26C.DI1 u_DCS_ROM/wait_cnt_lm[5] (to byte_clk)
                  --------
                   10.629   (31.3% logic, 68.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_DCS_ROM/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R15C32C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_DCS_ROM/SLICE_321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     1.711    LPLL.CLKOS2 to    R12C26C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  45.956MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_7"></A>Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
This section of the Trace report will identify any inherent timing rule violations
in the design. These rules may be affected by other preferences.


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.061ns meets timing requirement of 6.691ns by 4.630ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.587   (24.0% logic, 76.0% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.526   (27.0% logic, 73.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.739   (25.4% logic, 74.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.907   (28.0% logic, 72.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.061ns meets timing requirement of 6.691ns by 4.630ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.587   (24.0% logic, 76.0% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.526   (27.0% logic, 73.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    6.739   (25.4% logic, 74.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    4.907   (28.0% logic, 72.0% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 1.254ns meets timing requirement of 6.691ns by 5.437ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    6.613   (23.9% logic, 76.1% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.884       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.517     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.169 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    5.359   (38.4% logic, 61.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.733     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.733   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.973ns meets timing requirement of -6.576ns by 7.549ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    6.713   (25.5% logic, 74.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.543     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.189 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    5.740   (38.4% logic, 61.6% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_0_8"></A>Internal Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            746 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.210ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              12.021ns  (20.2% logic, 79.8% route), 5 logic levels.

 Constraint Details:

     12.021ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_74 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 2.210ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_74 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C17B.CLK to      R8C17B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_74 (from byte_clk)
ROUTE        22     1.695      R8C17B.Q0 to     R10C19D.A1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R10C19D.A1 to     R10C19D.F1 u_LP_HS_DELAY_CNTRL/SLICE_333
ROUTE        64     2.583     R10C19D.F1 to     R10C16A.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R10C16A.B1 to     R10C16A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3/SLICE_148
ROUTE         1     1.180     R10C16A.F1 to     R11C17D.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_16
CTOOFX_DEL  ---     0.661     R11C17D.B1 to   R11C17D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_379
ROUTE         1     1.324   R11C17D.OFX0 to     R11C25A.A1 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R11C25A.A1 to     R11C25A.F1 SLICE_335
ROUTE         1     2.813     R11C25A.F1 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   12.021   (20.2% logic, 79.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to     R8C17B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.508ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              11.723ns  (20.7% logic, 79.3% route), 5 logic levels.

 Constraint Details:

     11.723ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_74 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 2.508ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_74 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C17B.CLK to      R8C17B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_74 (from byte_clk)
ROUTE        22     1.695      R8C17B.Q0 to     R10C19D.A1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R10C19D.A1 to     R10C19D.F1 u_LP_HS_DELAY_CNTRL/SLICE_333
ROUTE        64     2.583     R10C19D.F1 to     R10C17A.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R10C17A.B1 to     R10C17A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_7/SLICE_136
ROUTE         1     0.882     R10C17A.F1 to     R11C17D.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_32
CTOOFX_DEL  ---     0.661     R11C17D.B0 to   R11C17D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_379
ROUTE         1     1.324   R11C17D.OFX0 to     R11C25A.A1 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R11C25A.A1 to     R11C25A.F1 SLICE_335
ROUTE         1     2.813     R11C25A.F1 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   11.723   (20.7% logic, 79.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to     R8C17B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.906ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              11.325ns  (21.4% logic, 78.6% route), 5 logic levels.

 Constraint Details:

     11.325ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_74 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 2.906ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_74 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C17B.CLK to      R8C17B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_74 (from byte_clk)
ROUTE        22     2.118      R8C17B.Q0 to     R10C15A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R10C15A.B1 to     R10C15A.F1 SLICE_525
ROUTE        64     2.357     R10C15A.F1 to     R10C19B.C0 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452     R10C19B.C0 to     R10C19B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_131
ROUTE         1     1.149     R10C19B.F0 to     R11C18D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_41
CTOOFX_DEL  ---     0.661     R11C18D.A0 to   R11C18D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_1/SLICE_386
ROUTE         1     0.904   R11C18D.OFX0 to     R12C18A.B1 w_byte_D1_a[2]
CTOF_DEL    ---     0.452     R12C18A.B1 to     R12C18A.F1 DataSPDT/SLICE_544
ROUTE         1     2.371     R12C18A.F1 to  IOL_T14A.TXD2 byte_D1_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   11.325   (21.4% logic, 78.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to     R8C17B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.907ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              11.324ns  (21.4% logic, 78.6% route), 5 logic levels.

 Constraint Details:

     11.324ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_74 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 2.907ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_74 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C17B.CLK to      R8C17B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_74 (from byte_clk)
ROUTE        22     1.695      R8C17B.Q0 to     R10C19D.A1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R10C19D.A1 to     R10C19D.F1 u_LP_HS_DELAY_CNTRL/SLICE_333
ROUTE        64     2.525     R10C19D.F1 to     R11C16A.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R11C16A.B1 to     R11C16A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_124
ROUTE         1     0.541     R11C16A.F1 to     R11C17D.D1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_48
CTOOFX_DEL  ---     0.661     R11C17D.D1 to   R11C17D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_379
ROUTE         1     1.324   R11C17D.OFX0 to     R11C25A.A1 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R11C25A.A1 to     R11C25A.F1 SLICE_335
ROUTE         1     2.813     R11C25A.F1 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   11.324   (21.4% logic, 78.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to     R8C17B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 2.934ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              11.297ns  (21.5% logic, 78.5% route), 5 logic levels.

 Constraint Details:

     11.297ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_74 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 2.934ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_74 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C17B.CLK to      R8C17B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_74 (from byte_clk)
ROUTE        22     2.118      R8C17B.Q0 to     R10C15A.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R10C15A.B0 to     R10C15A.F0 SLICE_525
ROUTE        64     2.938     R10C15A.F0 to      R8C18A.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452      R8C18A.D0 to      R8C18A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_157
ROUTE         1     1.180      R8C18A.F0 to      R9C17A.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_3
CTOOFX_DEL  ---     0.661      R9C17A.B0 to    R9C17A.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNI7GHI4/SLICE_392
ROUTE         1     1.129    R9C17A.OFX0 to      R6C16A.C0 w_byte_D0_a[4]
CTOF_DEL    ---     0.452      R6C16A.C0 to      R6C16A.F0 DataSPDT/SLICE_548
ROUTE         1     1.506      R6C16A.F0 to  IOL_T16A.TXD4 byte_D0_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   11.297   (21.5% logic, 78.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to     R8C17B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.027ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              11.204ns  (21.7% logic, 78.3% route), 5 logic levels.

 Constraint Details:

     11.204ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_74 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.027ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_74 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C17B.CLK to      R8C17B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_74 (from byte_clk)
ROUTE        22     1.695      R8C17B.Q0 to     R10C19D.A1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R10C19D.A1 to     R10C19D.F1 u_LP_HS_DELAY_CNTRL/SLICE_333
ROUTE        64     3.318     R10C19D.F1 to      R8C16B.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452      R8C16B.B0 to      R8C16B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_10/SLICE_128
ROUTE         1     0.954      R8C16B.F0 to      R9C15D.C0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_45
CTOOFX_DEL  ---     0.661      R9C15D.C0 to    R9C15D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_1/SLICE_382
ROUTE         1     1.324    R9C15D.OFX0 to      R6C16A.A1 w_byte_D1_a[6]
CTOF_DEL    ---     0.452      R6C16A.A1 to      R6C16A.F1 DataSPDT/SLICE_548
ROUTE         1     1.487      R6C16A.F1 to  IOL_T14A.TXD6 byte_D1_out[6] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   11.204   (21.7% logic, 78.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to     R8C17B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.038ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              11.193ns  (21.7% logic, 78.3% route), 5 logic levels.

 Constraint Details:

     11.193ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_74 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.038ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_74 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C17B.CLK to      R8C17B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_74 (from byte_clk)
ROUTE        22     2.118      R8C17B.Q0 to     R10C15A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R10C15A.B1 to     R10C15A.F1 SLICE_525
ROUTE        64     2.391     R10C15A.F1 to     R10C18A.C1 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452     R10C18A.C1 to     R10C18A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_142
ROUTE         1     1.499     R10C18A.F1 to      R9C19D.A1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_24
CTOOFX_DEL  ---     0.661      R9C19D.A1 to    R9C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_0/SLICE_387
ROUTE         1     1.180    R9C19D.OFX0 to      R6C19A.B1 w_byte_D1_a[1]
CTOF_DEL    ---     0.452      R6C19A.B1 to      R6C19A.F1 DataSPDT/SLICE_543
ROUTE         1     1.579      R6C19A.F1 to  IOL_T14A.TXD1 byte_D1_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   11.193   (21.7% logic, 78.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to     R8C17B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.055ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              11.176ns  (21.7% logic, 78.3% route), 5 logic levels.

 Constraint Details:

     11.176ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_74 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.055ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_74 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C17B.CLK to      R8C17B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_74 (from byte_clk)
ROUTE        22     2.118      R8C17B.Q0 to     R10C15A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R10C15A.B1 to     R10C15A.F1 SLICE_525
ROUTE        64     2.755     R10C15A.F1 to      R8C19B.C0 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452      R8C19B.C0 to      R8C19B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_8/SLICE_134
ROUTE         1     1.149      R8C19B.F0 to      R9C18D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_37
CTOOFX_DEL  ---     0.661      R9C18D.A0 to    R9C18D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNI7GHI4_1/SLICE_390
ROUTE         1     1.324    R9C18D.OFX0 to      R6C16C.A0 w_byte_D0_a[6]
CTOF_DEL    ---     0.452      R6C16C.A0 to      R6C16C.F0 DataSPDT/SLICE_546
ROUTE         1     1.404      R6C16C.F0 to  IOL_T16A.TXD6 byte_D0_out[6] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   11.176   (21.7% logic, 78.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to     R8C17B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.083ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              11.148ns  (21.8% logic, 78.2% route), 5 logic levels.

 Constraint Details:

     11.148ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_74 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.083ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_74 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C17B.CLK to      R8C17B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_74 (from byte_clk)
ROUTE        22     2.118      R8C17B.Q0 to     R10C15A.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R10C15A.B1 to     R10C15A.F1 SLICE_525
ROUTE        64     2.789     R10C15A.F1 to      R8C18A.C0 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452      R8C18A.C0 to      R8C18A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_157
ROUTE         1     1.180      R8C18A.F0 to      R9C17A.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_3
CTOOFX_DEL  ---     0.661      R9C17A.B0 to    R9C17A.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNI7GHI4/SLICE_392
ROUTE         1     1.129    R9C17A.OFX0 to      R6C16A.C0 w_byte_D0_a[4]
CTOF_DEL    ---     0.452      R6C16A.C0 to      R6C16A.F0 DataSPDT/SLICE_548
ROUTE         1     1.506      R6C16A.F0 to  IOL_T16A.TXD4 byte_D0_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   11.148   (21.8% logic, 78.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to     R8C17B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.096ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              11.135ns  (21.8% logic, 78.2% route), 5 logic levels.

 Constraint Details:

     11.135ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_74 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.096ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_74 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C17B.CLK to      R8C17B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_74 (from byte_clk)
ROUTE        22     2.118      R8C17B.Q0 to     R10C15A.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R10C15A.B0 to     R10C15A.F0 SLICE_525
ROUTE        64     2.167     R10C15A.F0 to     R10C19B.D0 u_LP_HS_DELAY_CNTRL/tmp3[3]
CTOF_DEL    ---     0.452     R10C19B.D0 to     R10C19B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_131
ROUTE         1     1.149     R10C19B.F0 to     R11C18D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_41
CTOOFX_DEL  ---     0.661     R11C18D.A0 to   R11C18D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_1/SLICE_386
ROUTE         1     0.904   R11C18D.OFX0 to     R12C18A.B1 w_byte_D1_a[2]
CTOF_DEL    ---     0.452     R12C18A.B1 to     R12C18A.F1 DataSPDT/SLICE_544
ROUTE         1     2.371     R12C18A.F1 to  IOL_T14A.TXD2 byte_D1_out[2] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   11.135   (21.8% logic, 78.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     1.711    LPLL.CLKOS2 to     R8C17B.CLK byte_clk
                  --------
                    5.886   (23.3% logic, 76.7% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.921       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    6.948   (24.9% logic, 75.1% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     1.882     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    1.882   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

Report:   89.904MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_CLK_20MHZ" 20.000000   |             |             |
MHz ;                                   |   20.000 MHz|   10.752 MHz|   5 *
                                        |             |             |
FREQUENCY NET "PIXCLK" 24.000000 MHz ;  |   24.000 MHz|    7.770 MHz|   1 *
                                        |             |             |
FREQUENCY NET "w_CLK_100MHZ" 100.000000 |             |             |
MHz ;                                   |  100.000 MHz|  144.886 MHz|   4  
                                        |             |             |
FREQUENCY NET "i_clk_c" 12.000000 MHz ; |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |   75.000 MHz|   45.956 MHz|   1 *
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |   75.000 MHz|   89.904 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


3 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=w_init">w_init</a>                                  |      25|       6|     75.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=Serial_busP/o_3_00_1_1_f5b">Serial_busP/o_3_00_1_1_f5b</a>              |       1|       2|     25.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=Serial_busP/o_3_01mux_iv_0[0]">Serial_busP/o_3_01mux_iv_0[0]</a>           |       1|       2|     25.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=Serial_busP/N_603_a">Serial_busP/N_603_a</a>                     |       1|       2|     25.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=Serial_busP/o_3_00_1">Serial_busP/o_3_00_1</a>                    |       1|       2|     25.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DPHY_TX_INST/u_oDDRx4/opensync_1">u_DPHY_TX_INST/u_oDDRx4/opensync_1</a>      |       2|       1|     12.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=u_DPHY_TX_INST/u_oDDRx4/opensync_0">u_DPHY_TX_INST/u_oDDRx4/opensync_0</a>      |       2|       1|     12.50%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 10 clocks:

Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2   Loads: 19
   Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 2

   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 2

Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS   Loads: 17
   Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;   Transfers: 1

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: i_clk_c   Source: i_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 219
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 1

   Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP   Loads: 33
   Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;   Transfers: 1

Clock Domain: CLKOS   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 8  Score: 367366
Cumulative negative slack: 367366

Constraints cover 13363 paths, 10 nets, and 4313 connections (97.87% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Feb 16 17:53:42 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz (0 errors)</A></LI>            650 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "PIXCLK" 24.000000 MHz (0 errors)</A></LI>            1101 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz (0 errors)</A></LI>            616 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "i_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>FREQUENCY NET "CLKOP" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>FREQUENCY NET "CLKOS" 300.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_6' Target='right'>FREQUENCY NET "byte_clk" 75.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_7' Target='right'>FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz (0 errors)</A></LI>            746 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_8' Target='right'>Timing Rule Check(0 errors)</A></LI>            3 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;
            650 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/o_ret  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/o_ret  (to w_CLK_20MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_190 to SLICE_190 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_190 to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C10A.CLK to     R16C10A.Q0 SLICE_190 (from w_CLK_20MHZ)
ROUTE         2     0.132     R16C10A.Q0 to     R16C10A.A0 Serial_busP/o_ret
CTOF_DEL    ---     0.101     R16C10A.A0 to     R16C10A.F0 SLICE_190
ROUTE         1     0.000     R16C10A.F0 to    R16C10A.DI0 Serial_busP/N_77 (to w_CLK_20MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R16C10A.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R16C10A.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/eocd  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/eocd  (to w_CLK_20MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_355 to SLICE_355 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_355 to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C11A.CLK to     R15C11A.Q0 SLICE_355 (from w_CLK_20MHZ)
ROUTE         3     0.132     R15C11A.Q0 to     R15C11A.A0 w_eoc
CTOF_DEL    ---     0.101     R15C11A.A0 to     R15C11A.F0 SLICE_355
ROUTE         1     0.000     R15C11A.F0 to    R15C11A.DI0 Serial_busP/eocd_r_0 (to w_CLK_20MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R15C11A.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R15C11A.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars[6]  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars[6]  (to w_CLK_20MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Serial_busP/SLICE_36 to Serial_busP/SLICE_36 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Serial_busP/SLICE_36 to Serial_busP/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C10D.CLK to     R14C10D.Q1 Serial_busP/SLICE_36 (from w_CLK_20MHZ)
ROUTE         4     0.132     R14C10D.Q1 to     R14C10D.A1 Serial_busP/pars[6]
CTOF_DEL    ---     0.101     R14C10D.A1 to     R14C10D.F1 Serial_busP/SLICE_36
ROUTE         1     0.000     R14C10D.F1 to    R14C10D.DI1 Serial_busP/un1_pars_4_cry_5_0_S1 (to w_CLK_20MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R14C10D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R14C10D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars[6]  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars[6]  (to w_CLK_20MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Serial_busN/SLICE_32 to Serial_busN/SLICE_32 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Serial_busN/SLICE_32 to Serial_busN/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R16C9D.CLK to      R16C9D.Q1 Serial_busN/SLICE_32 (from w_CLK_20MHZ)
ROUTE         4     0.132      R16C9D.Q1 to      R16C9D.A1 Serial_busN/pars[6]
CTOF_DEL    ---     0.101      R16C9D.A1 to      R16C9D.F1 Serial_busN/SLICE_32
ROUTE         1     0.000      R16C9D.F1 to     R16C9D.DI1 Serial_busN/un1_pars_4_cry_5_0_S1_0 (to w_CLK_20MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to     R16C9D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to     R16C9D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars[5]  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars[5]  (to w_CLK_20MHZ +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay Serial_busP/SLICE_36 to Serial_busP/SLICE_36 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path Serial_busP/SLICE_36 to Serial_busP/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C10D.CLK to     R14C10D.Q0 Serial_busP/SLICE_36 (from w_CLK_20MHZ)
ROUTE         5     0.133     R14C10D.Q0 to     R14C10D.A0 Serial_busP/pars[5]
CTOF_DEL    ---     0.101     R14C10D.A0 to     R14C10D.F0 Serial_busP/SLICE_36
ROUTE         1     0.000     R14C10D.F0 to    R14C10D.DI0 Serial_busP/un1_pars_4_cry_5_0_S0 (to w_CLK_20MHZ)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R14C10D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R14C10D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/pars[5]  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/pars[5]  (to w_CLK_20MHZ +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay Serial_busN/SLICE_32 to Serial_busN/SLICE_32 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path Serial_busN/SLICE_32 to Serial_busN/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R16C9D.CLK to      R16C9D.Q0 Serial_busN/SLICE_32 (from w_CLK_20MHZ)
ROUTE         5     0.134      R16C9D.Q0 to      R16C9D.A0 Serial_busN/pars[5]
CTOF_DEL    ---     0.101      R16C9D.A0 to      R16C9D.F0 Serial_busN/SLICE_32
ROUTE         1     0.000      R16C9D.F0 to     R16C9D.DI0 Serial_busN/un1_pars_4_cry_5_0_S0_0 (to w_CLK_20MHZ)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to     R16C9D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to     R16C9D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.385ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/o_ret  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/o_ret  (to w_CLK_20MHZ +)

   Delay:               0.372ns  (62.9% logic, 37.1% route), 2 logic levels.

 Constraint Details:

      0.372ns physical path delay Serial_busN/SLICE_183 to Serial_busN/SLICE_183 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.385ns

 Physical Path Details:

      Data path Serial_busN/SLICE_183 to Serial_busN/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C10D.CLK to     R17C10D.Q0 Serial_busN/SLICE_183 (from w_CLK_20MHZ)
ROUTE         2     0.138     R17C10D.Q0 to     R17C10D.C0 Serial_busN/o_ret
CTOF_DEL    ---     0.101     R17C10D.C0 to     R17C10D.F0 Serial_busN/SLICE_183
ROUTE         1     0.000     R17C10D.F0 to    R17C10D.DI0 Serial_busN/N_75 (to w_CLK_20MHZ)
                  --------
                    0.372   (62.9% logic, 37.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R17C10D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R17C10D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.471ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busN/o_ret_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busN/o_ret  (to w_CLK_20MHZ +)

   Delay:               0.458ns  (51.1% logic, 48.9% route), 2 logic levels.

 Constraint Details:

      0.458ns physical path delay Serial_busN/SLICE_182 to Serial_busN/SLICE_183 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.471ns

 Physical Path Details:

      Data path Serial_busN/SLICE_182 to Serial_busN/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C10B.CLK to     R17C10B.Q0 Serial_busN/SLICE_182 (from w_CLK_20MHZ)
ROUTE         2     0.224     R17C10B.Q0 to     R17C10D.B0 Serial_busN/o_N_3_mux_reto
CTOF_DEL    ---     0.101     R17C10D.B0 to     R17C10D.F0 Serial_busN/SLICE_183
ROUTE         1     0.000     R17C10D.F0 to    R17C10D.DI0 Serial_busN/N_75 (to w_CLK_20MHZ)
                  --------
                    0.458   (51.1% logic, 48.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R17C10B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busN/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R17C10D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.490ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/o_ret_1  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/o_ret  (to w_CLK_20MHZ +)

   Delay:               0.477ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.477ns physical path delay SLICE_189 to SLICE_190 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.490ns

 Physical Path Details:

      Data path SLICE_189 to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C11B.CLK to     R15C11B.Q0 SLICE_189 (from w_CLK_20MHZ)
ROUTE         2     0.243     R15C11B.Q0 to     R16C10A.D0 Serial_busP/o_N_3_mux_reto
CTOF_DEL    ---     0.101     R16C10A.D0 to     R16C10A.F0 SLICE_190
ROUTE         1     0.000     R16C10A.F0 to    R16C10A.DI0 Serial_busP/N_77 (to w_CLK_20MHZ)
                  --------
                    0.477   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R15C11B.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R16C10A.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.504ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Serial_busP/pars[5]  (from w_CLK_20MHZ +)
   Destination:    FF         Data in        Serial_busP/pars[6]  (to w_CLK_20MHZ +)

   Delay:               0.491ns  (72.9% logic, 27.1% route), 2 logic levels.

 Constraint Details:

      0.491ns physical path delay Serial_busP/SLICE_36 to Serial_busP/SLICE_36 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.504ns

 Physical Path Details:

      Data path Serial_busP/SLICE_36 to Serial_busP/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C10D.CLK to     R14C10D.Q0 Serial_busP/SLICE_36 (from w_CLK_20MHZ)
ROUTE         5     0.133     R14C10D.Q0 to     R14C10D.A0 Serial_busP/pars[5]
CTOF1_DEL   ---     0.225     R14C10D.A0 to     R14C10D.F1 Serial_busP/SLICE_36
ROUTE         1     0.000     R14C10D.F1 to    R14C10D.DI1 Serial_busP/un1_pars_4_cry_5_0_S1 (to w_CLK_20MHZ)
                  --------
                    0.491   (72.9% logic, 27.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R14C10D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Serial_busP/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.707    RPLL.CLKOS2 to    R14C10D.CLK w_CLK_20MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "PIXCLK" 24.000000 MHz ;
            1101 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.221ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[0]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.326ns  (40.8% logic, 59.2% route), 1 logic levels.

 Constraint Details:

      0.326ns physical path delay genblk1.u_colorbar_gen/SLICE_18 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.221ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_18 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C12A.CLK to     R14C12A.Q1 genblk1.u_colorbar_gen/SLICE_18 (from PIXCLK)
ROUTE         2     0.193     R14C12A.Q1 to EBR_R13C10.DI0 w_pixdata[0] (to PIXCLK)
                  --------
                    0.326   (40.8% logic, 59.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R14C12A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R13C10.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.221ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[6]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.326ns  (40.8% logic, 59.2% route), 1 logic levels.

 Constraint Details:

      0.326ns physical path delay genblk1.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.221ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C12D.CLK to     R14C12D.Q1 genblk1.u_colorbar_gen/SLICE_15 (from PIXCLK)
ROUTE         2     0.193     R14C12D.Q1 to EBR_R13C10.DI6 w_pixdata[6] (to PIXCLK)
                  --------
                    0.326   (40.8% logic, 59.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R14C12D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R13C10.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[5]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.343ns  (38.8% logic, 61.2% route), 1 logic levels.

 Constraint Details:

      0.343ns physical path delay genblk1.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.238ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C12D.CLK to     R14C12D.Q0 genblk1.u_colorbar_gen/SLICE_15 (from PIXCLK)
ROUTE         2     0.210     R14C12D.Q0 to EBR_R13C10.DI5 w_pixdata[5] (to PIXCLK)
                  --------
                    0.343   (38.8% logic, 61.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R14C12D.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R13C10.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[4]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.343ns  (38.8% logic, 61.2% route), 1 logic levels.

 Constraint Details:

      0.343ns physical path delay genblk1.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.238ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C12C.CLK to     R14C12C.Q1 genblk1.u_colorbar_gen/SLICE_16 (from PIXCLK)
ROUTE         2     0.210     R14C12C.Q1 to EBR_R13C10.DI4 w_pixdata[4] (to PIXCLK)
                  --------
                    0.343   (38.8% logic, 61.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R14C12C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R13C10.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.305ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[10]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.410ns  (32.4% logic, 67.6% route), 1 logic levels.

 Constraint Details:

      0.410ns physical path delay genblk1.u_colorbar_gen/SLICE_13 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.305ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_13 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C13B.CLK to     R14C13B.Q1 genblk1.u_colorbar_gen/SLICE_13 (from PIXCLK)
ROUTE         2     0.277     R14C13B.Q1 to EBR_R13C13.DI2 w_pixdata[10] (to PIXCLK)
                  --------
                    0.410   (32.4% logic, 67.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R14C13B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R13C13.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.321ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[2]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.426ns  (31.2% logic, 68.8% route), 1 logic levels.

 Constraint Details:

      0.426ns physical path delay genblk1.u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.321ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C12B.CLK to     R14C12B.Q1 genblk1.u_colorbar_gen/SLICE_17 (from PIXCLK)
ROUTE         2     0.293     R14C12B.Q1 to EBR_R13C10.DI2 w_pixdata[2] (to PIXCLK)
                  --------
                    0.426   (31.2% logic, 68.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R14C12B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R13C10.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.321ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[9]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.426ns  (31.2% logic, 68.8% route), 1 logic levels.

 Constraint Details:

      0.426ns physical path delay genblk1.u_colorbar_gen/SLICE_13 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.321ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_13 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C13B.CLK to     R14C13B.Q0 genblk1.u_colorbar_gen/SLICE_13 (from PIXCLK)
ROUTE         2     0.293     R14C13B.Q0 to EBR_R13C13.DI1 w_pixdata[9] (to PIXCLK)
                  --------
                    0.426   (31.2% logic, 68.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R14C13B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R13C13.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.348ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[1]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.453ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.453ns physical path delay genblk1.u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.348ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C12B.CLK to     R14C12B.Q0 genblk1.u_colorbar_gen/SLICE_17 (from PIXCLK)
ROUTE         2     0.320     R14C12B.Q0 to EBR_R13C10.DI1 w_pixdata[1] (to PIXCLK)
                  --------
                    0.453   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R14C12B.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R13C10.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[3]  (from PIXCLK +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to PIXCLK +)

   Delay:               0.454ns  (29.3% logic, 70.7% route), 1 logic levels.

 Constraint Details:

      0.454ns physical path delay genblk1.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.349ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C12C.CLK to     R14C12C.Q0 genblk1.u_colorbar_gen/SLICE_16 (from PIXCLK)
ROUTE         2     0.321     R14C12C.Q0 to EBR_R13C10.DI3 w_pixdata[3] (to PIXCLK)
                  --------
                    0.454   (29.3% logic, 70.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R14C12C.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.761     RPLL.CLKOP to *R_R13C10.CLKW PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk1.u_colorbar_gen/color_cntr[7]  (from PIXCLK +)
   Destination:    FF         Data in        genblk1.u_colorbar_gen/color_cntr[7]  (to PIXCLK +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay genblk1.u_colorbar_gen/SLICE_14 to genblk1.u_colorbar_gen/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path genblk1.u_colorbar_gen/SLICE_14 to genblk1.u_colorbar_gen/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C13A.CLK to     R14C13A.Q0 genblk1.u_colorbar_gen/SLICE_14 (from PIXCLK)
ROUTE         2     0.132     R14C13A.Q0 to     R14C13A.A0 w_pixdata[7]
CTOF_DEL    ---     0.101     R14C13A.A0 to     R14C13A.F0 genblk1.u_colorbar_gen/SLICE_14
ROUTE         1     0.000     R14C13A.F0 to    R14C13A.DI0 genblk1.u_colorbar_gen/color_cntr_s[7] (to PIXCLK)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R14C13A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to genblk1.u_colorbar_gen/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.707     RPLL.CLKOP to    R14C13A.CLK PIXCLK
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;
            616 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[21]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[21]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_41 to Comand/SLICE_41 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_41 to Comand/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16D.CLK to     R18C16D.Q0 Comand/SLICE_41 (from w_CLK_100MHZ)
ROUTE         2     0.132     R18C16D.Q0 to     R18C16D.A0 Comand/idle_start[21]
CTOF_DEL    ---     0.101     R18C16D.A0 to     R18C16D.F0 Comand/SLICE_41
ROUTE         1     0.000     R18C16D.F0 to    R18C16D.DI0 Comand/idle_start_2[21] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C16D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C16D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[24]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[24]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_40 to Comand/SLICE_40 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_40 to Comand/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17A.CLK to     R18C17A.Q1 Comand/SLICE_40 (from w_CLK_100MHZ)
ROUTE         2     0.132     R18C17A.Q1 to     R18C17A.A1 Comand/idle_start[24]
CTOF_DEL    ---     0.101     R18C17A.A1 to     R18C17A.F1 Comand/SLICE_40
ROUTE         1     0.000     R18C17A.F1 to    R18C17A.DI1 Comand/idle_start_2[24] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C17A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C17A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[2]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[2]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_51 to Comand/SLICE_51 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_51 to Comand/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C14B.CLK to     R18C14B.Q1 Comand/SLICE_51 (from w_CLK_100MHZ)
ROUTE         3     0.132     R18C14B.Q1 to     R18C14B.A1 Comand/idle_start[2]
CTOF_DEL    ---     0.101     R18C14B.A1 to     R18C14B.F1 Comand/SLICE_51
ROUTE         1     0.000     R18C14B.F1 to    R18C14B.DI1 Comand/idle_start_2[2] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C14B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C14B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[20]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[20]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_42 to Comand/SLICE_42 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_42 to Comand/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16C.CLK to     R18C16C.Q1 Comand/SLICE_42 (from w_CLK_100MHZ)
ROUTE         2     0.132     R18C16C.Q1 to     R18C16C.A1 Comand/idle_start[20]
CTOF_DEL    ---     0.101     R18C16C.A1 to     R18C16C.F1 Comand/SLICE_42
ROUTE         1     0.000     R18C16C.F1 to    R18C16C.DI1 Comand/idle_start_2[20] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C16C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C16C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[22]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[22]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_41 to Comand/SLICE_41 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_41 to Comand/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16D.CLK to     R18C16D.Q1 Comand/SLICE_41 (from w_CLK_100MHZ)
ROUTE         2     0.132     R18C16D.Q1 to     R18C16D.A1 Comand/idle_start[22]
CTOF_DEL    ---     0.101     R18C16D.A1 to     R18C16D.F1 Comand/SLICE_41
ROUTE         1     0.000     R18C16D.F1 to    R18C16D.DI1 Comand/idle_start_2[22] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C16D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C16D.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[3]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[3]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_50 to Comand/SLICE_50 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_50 to Comand/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C14C.CLK to     R18C14C.Q0 Comand/SLICE_50 (from w_CLK_100MHZ)
ROUTE         3     0.132     R18C14C.Q0 to     R18C14C.A0 Comand/idle_start[3]
CTOF_DEL    ---     0.101     R18C14C.A0 to     R18C14C.F0 Comand/SLICE_50
ROUTE         1     0.000     R18C14C.F0 to    R18C14C.DI0 Comand/idle_start_2[3] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C14C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C14C.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[23]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[23]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_40 to Comand/SLICE_40 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_40 to Comand/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17A.CLK to     R18C17A.Q0 Comand/SLICE_40 (from w_CLK_100MHZ)
ROUTE         2     0.132     R18C17A.Q0 to     R18C17A.A0 Comand/idle_start[23]
CTOF_DEL    ---     0.101     R18C17A.A0 to     R18C17A.F0 Comand/SLICE_40
ROUTE         1     0.000     R18C17A.F0 to    R18C17A.DI0 Comand/idle_start_2[23] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C17A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C17A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[15]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[15]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_44 to Comand/SLICE_44 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_44 to Comand/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16A.CLK to     R18C16A.Q0 Comand/SLICE_44 (from w_CLK_100MHZ)
ROUTE         3     0.132     R18C16A.Q0 to     R18C16A.A0 Comand/idle_start[15]
CTOF_DEL    ---     0.101     R18C16A.A0 to     R18C16A.F0 Comand/SLICE_44
ROUTE         1     0.000     R18C16A.F0 to    R18C16A.DI0 Comand/idle_start_2[15] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C16A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C16A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[17]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[17]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_43 to Comand/SLICE_43 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_43 to Comand/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16B.CLK to     R18C16B.Q0 Comand/SLICE_43 (from w_CLK_100MHZ)
ROUTE         3     0.132     R18C16B.Q0 to     R18C16B.A0 Comand/idle_start[17]
CTOF_DEL    ---     0.101     R18C16B.A0 to     R18C16B.F0 Comand/SLICE_43
ROUTE         1     0.000     R18C16B.F0 to    R18C16B.DI0 Comand/idle_start_2[17] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C16B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C16B.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Comand/idle_start[7]  (from w_CLK_100MHZ +)
   Destination:    FF         Data in        Comand/idle_start[7]  (to w_CLK_100MHZ +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay Comand/SLICE_48 to Comand/SLICE_48 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path Comand/SLICE_48 to Comand/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C15A.CLK to     R18C15A.Q0 Comand/SLICE_48 (from w_CLK_100MHZ)
ROUTE         2     0.132     R18C15A.Q0 to     R18C15A.A0 Comand/idle_start[7]
CTOF_DEL    ---     0.101     R18C15A.A0 to     R18C15A.F0 Comand/SLICE_48
ROUTE         1     0.000     R18C15A.F0 to    R18C15A.DI0 Comand/idle_start_2[7] (to w_CLK_100MHZ)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C15A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_12_24_100_mod/PLLInst_0 to Comand/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        17     0.707     RPLL.CLKOS to    R18C15A.CLK w_CLK_100MHZ
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "i_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.137ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[11]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1

   Delay:               0.268ns  (49.6% logic, 50.4% route), 2 logic levels.

 Constraint Details:

      0.268ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_555 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.137ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_555 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C20D.CLK to     R17C20D.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_555 (from byte_clk)
ROUTE         1     0.135     R17C20D.Q1 to     R15C20C.D1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[11]
ZERO_DEL    ---     0.000     R15C20C.D1 to   R15C20C.WDO3 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5
ROUTE         1     0.000   R15C20C.WDO3 to    R15C20B.WD1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/WD3_INT (to byte_clk)
                  --------
                    0.268   (49.6% logic, 50.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R17C20D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R15C20B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.138ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][11]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/RAM1

   Delay:               0.269ns  (49.4% logic, 50.6% route), 2 logic levels.

 Constraint Details:

      0.269ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_333 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_131 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.138ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_333 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C19D.CLK to     R10C19D.Q1 u_LP_HS_DELAY_CNTRL/SLICE_333 (from byte_clk)
ROUTE         4     0.136     R10C19D.Q1 to     R10C19C.D1 u_LP_HS_DELAY_CNTRL/hold_data[0][11]
ZERO_DEL    ---     0.000     R10C19C.D1 to   R10C19C.WDO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_129
ROUTE         1     0.000   R10C19C.WDO3 to    R10C19B.WD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/WD3_INT (to byte_clk)
                  --------
                    0.269   (49.4% logic, 50.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R10C19D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R10C19B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.138ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[6]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM1

   Delay:               0.269ns  (49.4% logic, 50.6% route), 2 logic levels.

 Constraint Details:

      0.269ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_560 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.138ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_560 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19D.CLK to     R17C19D.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_560 (from byte_clk)
ROUTE         1     0.136     R17C19D.Q1 to     R17C19C.C1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[6]
ZERO_DEL    ---     0.000     R17C19C.C1 to   R17C19C.WDO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.4
ROUTE         1     0.000   R17C19C.WDO2 to    R17C19B.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/WD2_INT (to byte_clk)
                  --------
                    0.269   (49.4% logic, 50.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R17C19D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R17C19B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][11]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/RAM1

   Delay:               0.270ns  (49.3% logic, 50.7% route), 2 logic levels.

 Constraint Details:

      0.270ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_333 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_119 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.139ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_333 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C19D.CLK to     R10C19D.Q1 u_LP_HS_DELAY_CNTRL/SLICE_333 (from byte_clk)
ROUTE         4     0.137     R10C19D.Q1 to     R11C19C.D1 u_LP_HS_DELAY_CNTRL/hold_data[0][11]
ZERO_DEL    ---     0.000     R11C19C.D1 to   R11C19C.WDO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_117
ROUTE         1     0.000   R11C19C.WDO3 to    R11C19B.WD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/WD3_INT (to byte_clk)
                  --------
                    0.270   (49.3% logic, 50.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R10C19D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R11C19B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][10]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/RAM1

   Delay:               0.271ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_333 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_131 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.140ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_333 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C19D.CLK to     R10C19D.Q0 u_LP_HS_DELAY_CNTRL/SLICE_333 (from byte_clk)
ROUTE         4     0.138     R10C19D.Q0 to     R10C19C.C1 u_LP_HS_DELAY_CNTRL/hold_data[0][10]
ZERO_DEL    ---     0.000     R10C19C.C1 to   R10C19C.WDO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_129
ROUTE         1     0.000   R10C19C.WDO2 to    R10C19B.WD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/WD2_INT (to byte_clk)
                  --------
                    0.271   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R10C19D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_9/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R10C19B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[14]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM1

   Delay:               0.271ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_100 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.1 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.140ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_100 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19C.CLK to     R18C19C.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_100 (from byte_clk)
ROUTE         1     0.138     R18C19C.Q0 to     R16C19C.C1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[14]
ZERO_DEL    ---     0.000     R16C19C.C1 to   R16C19C.WDO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4
ROUTE         1     0.000   R16C19C.WDO2 to    R16C19B.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/WD2_INT (to byte_clk)
                  --------
                    0.271   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R18C19C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R16C19B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM0

   Delay:               0.273ns  (48.7% logic, 51.3% route), 2 logic levels.

 Constraint Details:

      0.273ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_74 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_157 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_74 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C17B.CLK to      R8C17B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_74 (from byte_clk)
ROUTE        21     0.140      R8C17B.Q1 to      R8C18C.C0 u_LP_HS_DELAY_CNTRL/tmp1[2]
ZERO_DEL    ---     0.000      R8C18C.C0 to   R8C18C.WADO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_156
ROUTE         2     0.000   R8C18C.WADO2 to    R8C18A.WAD2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/WAD2_INT (to byte_clk)
                  --------
                    0.273   (48.7% logic, 51.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to     R8C17B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_157:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to     R8C18A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/FF_73  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM0  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM0

   Delay:               0.273ns  (48.7% logic, 51.3% route), 2 logic levels.

 Constraint Details:

      0.273ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_557 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_557 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C21A.CLK to     R17C21A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_557 (from byte_clk)
ROUTE         4     0.140     R17C21A.Q1 to     R17C19C.C0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/wptr_2
ZERO_DEL    ---     0.000     R17C19C.C0 to  R17C19C.WADO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.4
ROUTE         2     0.000  R17C19C.WADO2 to   R17C19A.WAD2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/WAD2_INT (to byte_clk)
                  --------
                    0.273   (48.7% logic, 51.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_557:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R17C21A.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R17C19A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/RAM1

   Delay:               0.273ns  (48.7% logic, 51.3% route), 2 logic levels.

 Constraint Details:

      0.273ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_74 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_158 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_74 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C17B.CLK to      R8C17B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_74 (from byte_clk)
ROUTE        21     0.140      R8C17B.Q1 to      R8C18C.C0 u_LP_HS_DELAY_CNTRL/tmp1[2]
ZERO_DEL    ---     0.000      R8C18C.C0 to   R8C18C.WADO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_156
ROUTE         2     0.000   R8C18C.WADO2 to    R8C18B.WAD2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/WAD2_INT (to byte_clk)
                  --------
                    0.273   (48.7% logic, 51.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to     R8C17B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to     R8C18B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/FF_73  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM1

   Delay:               0.273ns  (48.7% logic, 51.3% route), 2 logic levels.

 Constraint Details:

      0.273ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_557 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.142ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_557 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C21A.CLK to     R17C21A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_557 (from byte_clk)
ROUTE         4     0.140     R17C21A.Q1 to     R17C19C.C0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/wptr_2
ZERO_DEL    ---     0.000     R17C19C.C0 to  R17C19C.WADO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.4
ROUTE         2     0.000  R17C19C.WADO2 to   R17C19B.WAD2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/WAD2_INT (to byte_clk)
                  --------
                    0.273   (48.7% logic, 51.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_557:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R17C21A.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       219     0.698    LPLL.CLKOS2 to    R17C19B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            746 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_1  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_525 to SLICE_525 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_525 to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15A.CLK to     R10C15A.Q1 SLICE_525 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         1     0.152     R10C15A.Q1 to     R10C15A.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_2 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R10C15A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R10C15A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_3  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_2  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_503 to SLICE_503 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_503 to SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15B.CLK to     R10C15B.Q1 SLICE_503 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R10C15B.Q1 to     R10C15B.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_0 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R10C15B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R10C15B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_2  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_503 to SLICE_525 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_503 to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15B.CLK to     R10C15B.Q0 SLICE_503 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R10C15B.Q0 to     R10C15A.M1 u_DPHY_TX_INST/u_oDDRx4/opensync_1 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R10C15B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R10C15A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_525 to SLICE_503 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_525 to SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15A.CLK to     R10C15A.Q0 SLICE_525 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.154     R10C15A.Q0 to     R10C15B.M1 u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R10C15A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R10C15B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_2

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_525 to SLICE_503 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_525 to SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15A.CLK to     R10C15A.Q0 SLICE_525 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.150     R10C15A.Q0 to     R10C15B.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R10C15A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R10C15B.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_0

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_525 to SLICE_525 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_525 to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C15A.CLK to     R10C15A.Q0 SLICE_525 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.150     R10C15A.Q0 to     R10C15A.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R10C15A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV1.CDIVX to    R10C15A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.607ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.004ns  (23.3% logic, 76.7% route), 2 logic levels.

 Constraint Details:

      1.004ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_356 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.607ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_356 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C21D.CLK to     R12C21D.Q0 u_LP_HS_DELAY_CNTRL/SLICE_356 (from byte_clk)
ROUTE         1     0.272     R12C21D.Q0 to      R6C19A.D0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R6C19A.D0 to      R6C19A.F0 DataSPDT/SLICE_543
ROUTE         4     0.498      R6C19A.F0 to  IOL_T21A.TXD4 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.004   (23.3% logic, 76.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.698    LPLL.CLKOS2 to    R12C21D.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.713   (22.6% logic, 77.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.612ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.009ns  (23.2% logic, 76.8% route), 2 logic levels.

 Constraint Details:

      1.009ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_356 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.612ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_356 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C21D.CLK to     R12C21D.Q0 u_LP_HS_DELAY_CNTRL/SLICE_356 (from byte_clk)
ROUTE         1     0.272     R12C21D.Q0 to      R6C19A.D0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R6C19A.D0 to      R6C19A.F0 DataSPDT/SLICE_543
ROUTE         4     0.503      R6C19A.F0 to  IOL_T21A.TXD2 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.009   (23.2% logic, 76.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.698    LPLL.CLKOS2 to    R12C21D.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.713   (22.6% logic, 77.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.612ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.009ns  (23.2% logic, 76.8% route), 2 logic levels.

 Constraint Details:

      1.009ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_356 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.612ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_356 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C21D.CLK to     R12C21D.Q0 u_LP_HS_DELAY_CNTRL/SLICE_356 (from byte_clk)
ROUTE         1     0.272     R12C21D.Q0 to      R6C19A.D0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R6C19A.D0 to      R6C19A.F0 DataSPDT/SLICE_543
ROUTE         4     0.503      R6C19A.F0 to  IOL_T21A.TXD6 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.009   (23.2% logic, 76.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.698    LPLL.CLKOS2 to    R12C21D.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.713   (22.6% logic, 77.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.612ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.009ns  (23.2% logic, 76.8% route), 2 logic levels.

 Constraint Details:

      1.009ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_356 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.612ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_356 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C21D.CLK to     R12C21D.Q0 u_LP_HS_DELAY_CNTRL/SLICE_356 (from byte_clk)
ROUTE         1     0.272     R12C21D.Q0 to      R6C19A.D0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R6C19A.D0 to      R6C19A.F0 DataSPDT/SLICE_543
ROUTE         4     0.503      R6C19A.F0 to  IOL_T21A.TXD0 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.009   (23.2% logic, 76.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk to u_LP_HS_DELAY_CNTRL/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       219     0.698    LPLL.CLKOS2 to    R12C21D.CLK byte_clk
                  --------
                    2.292   (21.0% logic, 79.0% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path i_clk to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.713   (22.6% logic, 77.4% route), 5 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
<A name="par_twr_pref_1_8"></A>Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.768ns meets timing requirement of 6.653ns by 5.885ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.585   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.817   (26.3% logic, 73.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV1.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.569   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC1.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.947   (24.8% logic, 75.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.768ns meets timing requirement of 6.653ns by 5.885ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.585   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.817   (26.3% logic, 73.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV1.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.569   (23.5% logic, 76.5% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC1.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    1.947   (24.8% logic, 75.2% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of -0.054ns meets timing requirement of 6.653ns by 6.707ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.596   (23.4% logic, 76.6% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.478         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.341       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.210     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.130 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.650   (49.5% logic, 50.5% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.658     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.658   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.222ns meets timing requirement of -6.625ns by 6.403ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC1.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC1.ECLKO to  TCLKDIV1.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV1.CLKI to TCLKDIV1.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV1.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.558   (23.6% logic, 76.4% route), 5 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C8.PAD to       C8.PADDI i_clk
ROUTE         1     0.351       C8.PADDI to      RPLL.CLKI i_clk_c
CLKI2OP_DE  ---     0.000      RPLL.CLKI to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to      LPLL.CLKI PIXCLK
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.221     LPLL.CLKOS to *LKSYNC0.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.132 *LKSYNC0.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    2.780   (47.3% logic, 52.7% route), 4 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     RPLL.CLKFB to     RPLL.CLKOP PLL_12_24_100_mod/PLLInst_0
ROUTE        33     0.761     RPLL.CLKOP to     RPLL.CLKFB PIXCLK
                  --------
                    0.761   (0.0% logic, 100.0% route), 1 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_CLK_20MHZ" 20.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "PIXCLK" 24.000000 MHz ;  |     0.000 ns|     0.221 ns|   1  
                                        |             |             |
FREQUENCY NET "w_CLK_100MHZ" 100.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "i_clk_c" 12.000000 MHz ; |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.137 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 10 clocks:

Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2   Loads: 19
   Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 2

   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: FREQUENCY NET "w_CLK_20MHZ" 20.000000 MHz ;   Transfers: 2

Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS   Loads: 17
   Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_20MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_CLK_100MHZ" 100.000000 MHz ;   Transfers: 1

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: i_clk_c   Source: i_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: byte_clk   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 219
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 1

   Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: PIXCLK   Source: PLL_12_24_100_mod/PLLInst_0.CLKOP   Loads: 33
   Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;

   Data transfers from:
   Clock Domain: w_CLK_100MHZ   Source: PLL_12_24_100_mod/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "PIXCLK" 24.000000 MHz ;   Transfers: 1

Clock Domain: CLKOS   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 13363 paths, 10 nets, and 4313 connections (97.87% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 8 (setup), 0 (hold)
Score: 367366 (setup), 0 (hold)
Cumulative negative slack: 367366 (367366+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
