<root><simulation><result_generated_time />2023-05-24 01:14:40<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 14, 'OX': 14, 'IY': 29, 'IX': 29, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 192}<im2col_enable />False<total_MAC_operation />338688<total_data_size_element />{'W': 1728, 'I': 161472, 'O': 37632}<total_data_reuse />{'W': 196, 'I': 2.097502972651605, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [8, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 16)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 1, 'C': 1, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('FX', 3), ('OX', 7), ('OY', 7)], [('FY', 3)], []]<I />[[('OY', 2), ('OX', 2), ('FX', 3), ('OX', 7)], [('OY', 7), ('FY', 3)], []]<O />[[('OY', 2), ('OX', 2), ('FX', 3)], [('OX', 7), ('OY', 7), ('FY', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 196, 1, 1], 'I': [1.0, 1.45, 1.45, 1.0], 'O': [1.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [464, 6728, 6728], 'O': [32, 1568, 1568], 'O_partial': [32, 1568, 0], 'O_final': [0, 0, 1568]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.91, 0.01, 0.0], 'O': [0.06, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.01, 0.0], 'I': [0.91, 0.01, 0.0], 'O': [0.06, 0.01, 0.0]}<effective_mem_size_bit />{'W': [24, 24, 72], 'I': [464, 6728, 6728], 'O': [32, 1568, 1568], 'O_partial': [32, 1568, 0], 'O_final': [0, 0, 1568]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 8, 1, 1], 'O': [128, 16, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [8, 8, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[84672, 1728], [221184, 1728], [1728, 0]]<I />[[338496, 233664], [1870656, 161472], [161472, 0]]<O />[[(301056, 338688), (112896, 75264)], [(1204224, 1806336), (37632, 0)], [(0, 37632), (0, 0)]]<O_partial />[[(301056, 338688), (112896, 75264)], [(1204224, 1806336), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (37632, 0)], [(0, 37632), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[10584, 216], [13824, 108], [7, 0]]<I />[[42312, 29208], [116916, 10092], [631, 0]]<O />[[(37632, 42336), (14112, 9408)], [(75264, 112896), (2352, 0)], [(0, 147), (0, 0)]]<O_partial />[([37632, 42336], [14112, 9408]), ([75264, 112896], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [2352, 0]), ([0, 147], [0, 0])]</mem_access_count_word><mac_count><active />338688<idle />43013376</mac_count></basic_info><energy><total_energy />2900493.4<mem_energy_breakdown><W />[0.0, 364.79999999999995, 0.0]<I />[19.200000000000003, 3302.3999999999996, 844.8000000000001]<O />[38.400000000000006, 4665.6, 192.0]</mem_energy_breakdown><MAC_energy><active_MAC />740372.0<idle_MAC />2150668.8<total />2891040.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.006<utilization_without_data_loading />0.0078<utilization_spatial />0.0078<utilization_temporal_with_data_loading />0.7733<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />437952<latency_cycle_without_data_loading />338688<ideal_computing_cycle />338688<data_loading><load_cycle_total />99264<load_cycle_individual />{'W': [4608, 13824, 0], 'I': [5568, 80832, 0]}<load_cycle_combined />{'W': 13824, 'I': 80832}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-338496], [-225792, -216576], [-338688, -338688]], 'I': [[-338496], [-295680, -211200], [-338688, -338688]], 'O': [[-338688], [-338688, -225792], [-301056, -336384]]}<mem_stall_cycle_shared />{'W': [[-338496], [-225792, 0], [0, 0]], 'I': [[-338496], [-295680, 0], [0, 0]], 'O': [[-338688], [-338688, -225792], [-301056, -336384]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [464, 6728, 6728], 'O': [32, 1568, 1568], 'O_partial': [32, 1568, 0], 'O_final': [0, 0, 1568]}<data_size_each_level_total />{'W': [3072, 72, 72], 'I': [3712, 6728, 6728], 'O': [512, 1568, 1568]}<loop_cycles_each_level />{'W': [588, 1764, 1764], 'I': [84, 1764, 1764], 'O': [12, 1764, 1764]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [1, 3, 1], 'O': [3, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [5.2, 5.2], [5.2, 5.2]], 'I': [[8.0, 5.5], [44.2, 30.5], [30.5, 30.5]], 'O': [[8.0, 2.7], [42.7, 14.2], [14.2, 14.2]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [256.0, 5.2], [5.2, 5.2]], 'I': [[8.0, 5.5], [44.2, 91.5], [91.5, 30.5]], 'O': [[8.0, 8.0], [128.0, 42.7], [42.7, 14.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [5.2, 5.2], [5.2, 0]], 'I': [[8.0, 5.5], [44.2, 30.5], [30.5, 0]], 'O': [[8.0, 2.7], [42.7, 14.2], [14.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [106.3, 78.4], [35.7, 14.2]], 'I': [[8.0, 5.5], [106.3, 78.4], [35.7, 14.2]], 'O': [[8.0, 2.7], [106.3, 78.4], [35.7, 14.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1764], [588, 588, 3], [1764, 1764, 1]], 'I': [[1, 1, 1764], [84, 84, 21], [1764, 1764, 1]], 'O': [[1, 1, 1764], [12, 12, 147], [1764, 1764, 1]]}<trans_time_real />{'W': [[0, 1, 1764], [[0, 588, 3], [24, 588, 3]], [[72, 1764, 1], [4, 1764, 1]]], 'I': [[0, 1, 1764], [[7, 84, 21], [29, 84, 21]], [[420, 1764, 1], [26, 1764, 1]]], 'O': [[0, 1, 1764], [[0, 12, 147], [4, 12, 147]], [[196, 1764, 1], [12, 1764, 1]]]}<single_stall_cycle />{'W': [[-1], [-588, -564], [-1692, -1760]], 'I': [[-1], [-77, -55], [-1344, -1738]], 'O': [[-1], [-12, -8], [-1568, -1752]]}<single_stall_count />{'W': [1763, 2, 0], 'I': [1763, 20, 0], 'O': [1764, 147, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [196, 0]}, 1: {'W': [48, 0], 'I': [580, 0], 'O': [588, 196]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1764, -1764], [-1568, -1764]], 1: [[-548, -1764], [-1176, -1568]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />113.5<mem_area />100.1<mem_area_percentage />88.2 %</area></results><elapsed_time_second />0</simulation></root>