Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/v/s/vsouyang/Documents/6.111/bobateam/basic_graphics/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/v/s/vsouyang/Documents/6.111/bobateam/basic_graphics/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: lab3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab3"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : lab3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : lab3.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "./tiger_red_rom.v" in library work
Compiling verilog file "tiger_image_rom.v" in library work
Module <tiger_red_rom> compiled
Compiling verilog file "./tiger_green_rom.v" in library work
Module <tiger_image_rom> compiled
Compiling verilog file "./tiger_blue_rom.v" in library work
Module <tiger_green_rom> compiled
Compiling verilog file "happy_red_rom.v" in library work
Module <tiger_blue_rom> compiled
Compiling verilog file "happy_image_rom.v" in library work
Module <happy_red_rom> compiled
Compiling verilog file "happy_green_rom.v" in library work
Module <happy_image_rom> compiled
Compiling verilog file "happy_blue_rom.v" in library work
Module <happy_green_rom> compiled
Compiling verilog file "dead_red_rom.v" in library work
Module <happy_blue_rom> compiled
Compiling verilog file "dead_image_rom.v" in library work
Module <dead_red_rom> compiled
Compiling verilog file "dead_green_rom.v" in library work
Module <dead_image_rom> compiled
Compiling verilog file "dead_blue_rom.v" in library work
Module <dead_green_rom> compiled
Compiling verilog file "lab3.v" in library work
Module <dead_blue_rom> compiled
Module <debounce> compiled
Module <lab3> compiled
Module <xvga> compiled
Module <normalmole> compiled
Module <deadmole> compiled
Module <happymole> compiled
Module <divider> compiled
No errors in compilation
Analysis of file <"lab3.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab3> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <xvga> in library <work>.

Analyzing hierarchy for module <normalmole> in library <work> with parameters.
	HEIGHT = "00000000000000000000000100000000"
	WIDTH = "00000000000000000000000011010100"

Analyzing hierarchy for module <deadmole> in library <work> with parameters.
	HEIGHT = "00000000000000000000000100000000"
	WIDTH = "00000000000000000000000010111111"

Analyzing hierarchy for module <happymole> in library <work> with parameters.
	HEIGHT = "00000000000000000000000100000000"
	WIDTH = "00000000000000000000000011001111"

Analyzing hierarchy for module <divider> in library <work>.

WARNING:Xst:2591 - "lab3.v" line 331: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "lab3.v" line 331: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "lab3.v" line 331: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "lab3.v" line 331: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab3>.
Module <lab3> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <lab3>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <lab3>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <lab3>.
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 
Analyzing module <xvga> in library <work>.
Module <xvga> is correct for synthesis.
 
Analyzing module <normalmole> in library <work>.
	HEIGHT = 32'sb00000000000000000000000100000000
	WIDTH = 32'sb00000000000000000000000011010100
Module <normalmole> is correct for synthesis.
 
Analyzing module <deadmole> in library <work>.
	HEIGHT = 32'sb00000000000000000000000100000000
	WIDTH = 32'sb00000000000000000000000010111111
Module <deadmole> is correct for synthesis.
 
Analyzing module <happymole> in library <work>.
	HEIGHT = 32'sb00000000000000000000000100000000
	WIDTH = 32'sb00000000000000000000000011001111
Module <happymole> is correct for synthesis.
 
Analyzing module <divider> in library <work>.
Module <divider> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <lab3> is removed.

Synthesizing Unit <debounce>.
    Related source file is "lab3.v".
    Found 1-bit register for signal <clean>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 15.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <xvga>.
    Related source file is "lab3.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 11-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga> synthesized.


Synthesizing Unit <divider>.
    Related source file is "lab3.v".
    Found 1-bit register for signal <mole_popup_clock>.
    Found 27-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divider> synthesized.


Synthesizing Unit <normalmole>.
    Related source file is "lab3.v".
WARNING:Xst:643 - "lab3.v" line 552: The result of a 11x10-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 24-bit register for signal <pixel>.
    Found 11-bit adder carry out for signal <add0000$addsub0000> created at line 547.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 547.
    Found 16-bit adder for signal <image_addr>.
    Found 11-bit subtractor for signal <image_addr$addsub0000> created at line 552.
    Found 11x10-bit multiplier for signal <image_addr$mult0001> created at line 552.
    Found 13-bit subtractor for signal <image_addr$sub0000> created at line 552.
    Found 11-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 547.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 547.
    Found 12-bit comparator less for signal <pixel$cmp_lt0000> created at line 547.
    Found 11-bit comparator less for signal <pixel$cmp_lt0001> created at line 547.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   4 Comparator(s).
Unit <normalmole> synthesized.


Synthesizing Unit <deadmole>.
    Related source file is "lab3.v".
WARNING:Xst:643 - "lab3.v" line 574: The result of a 11x10-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 24-bit register for signal <pixel>.
    Found 11-bit adder carry out for signal <add0000$addsub0000> created at line 569.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 569.
    Found 16-bit adder for signal <image_addr>.
    Found 11-bit subtractor for signal <image_addr$addsub0000> created at line 574.
    Found 11x10-bit multiplier for signal <image_addr$mult0001> created at line 574.
    Found 13-bit subtractor for signal <image_addr$sub0000> created at line 574.
    Found 11-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 569.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 569.
    Found 12-bit comparator less for signal <pixel$cmp_lt0000> created at line 569.
    Found 11-bit comparator less for signal <pixel$cmp_lt0001> created at line 569.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   4 Comparator(s).
Unit <deadmole> synthesized.


Synthesizing Unit <happymole>.
    Related source file is "lab3.v".
WARNING:Xst:647 - Input <height> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:643 - "lab3.v" line 597: The result of a 11x10-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 24-bit register for signal <pixel>.
    Found 16-bit adder for signal <image_addr>.
    Found 11-bit subtractor for signal <image_addr$addsub0000> created at line 597.
    Found 11x10-bit multiplier for signal <image_addr$mult0001> created at line 597.
    Found 13-bit subtractor for signal <image_addr$sub0000> created at line 597.
    Found 11-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 592.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 592.
    Found 12-bit comparator less for signal <pixel$cmp_lt0000> created at line 592.
    Found 10-bit comparator less for signal <pixel$cmp_lt0001> created at line 592.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   4 Comparator(s).
Unit <happymole> synthesized.


Synthesizing Unit <lab3>.
    Related source file is "lab3.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
WARNING:Xst:646 - Signal <y7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <y1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vsync8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vsync7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vsync6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vsync5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vsync4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vsync3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vsync2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vcount7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <right> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pvsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pixel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pblank> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mole8_pixel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mole7_pixel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mole6_pixel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mole5_pixel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mole4_pixel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mole3_pixel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mole2_pixel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <left> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hsync8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hsync7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hsync6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hsync5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hsync4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hsync3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hsync2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <height> is used but never assigned. This sourceless signal will be automatically connected to value 0100000000.
WARNING:Xst:646 - Signal <hcount7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <border> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <blank8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <blank7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <blank6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <blank5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <blank4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <blank3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <blank2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <b>.
    Found 1-bit register for signal <hs>.
    Found 24-bit register for signal <rgb>.
    Found 1-bit register for signal <vs>.
    Found 10-bit down counter for signal <y_change>.
    Found 10-bit comparator greater for signal <y_change$cmp_gt0000> created at line 461.
    Found 10-bit comparator less for signal <y_change$cmp_lt0000> created at line 461.
    Summary:
	inferred   1 Counter(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <lab3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 7
 11x10-bit multiplier                                  : 7
# Adders/Subtractors                                   : 33
 10-bit adder carry out                                : 6
 11-bit adder carry out                                : 6
 11-bit subtractor                                     : 7
 13-bit subtractor                                     : 7
 16-bit adder                                          : 7
# Counters                                             : 23
 10-bit down counter                                   : 1
 10-bit up counter                                     : 8
 11-bit up counter                                     : 8
 20-bit up counter                                     : 5
 27-bit up counter                                     : 1
# Registers                                            : 62
 1-bit register                                        : 54
 24-bit register                                       : 8
# Comparators                                          : 30
 10-bit comparator greatequal                          : 7
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 7
 11-bit comparator less                                : 6
 12-bit comparator less                                : 7
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
Reading core <tiger_image_rom.ngc>.
Reading core <tiger_red_rom.ngc>.
Reading core <tiger_green_rom.ngc>.
Reading core <tiger_blue_rom.ngc>.
Reading core <dead_image_rom.ngc>.
Reading core <dead_red_rom.ngc>.
Reading core <dead_green_rom.ngc>.
Reading core <dead_blue_rom.ngc>.
Reading core <happy_image_rom.ngc>.
Reading core <happy_red_rom.ngc>.
Reading core <happy_green_rom.ngc>.
Reading core <happy_blue_rom.ngc>.
Loading core <tiger_image_rom> for timing and area information for instance <rom1>.
Loading core <tiger_red_rom> for timing and area information for instance <rcm>.
Loading core <tiger_green_rom> for timing and area information for instance <gcm>.
Loading core <tiger_blue_rom> for timing and area information for instance <bcm>.
Loading core <dead_image_rom> for timing and area information for instance <rom1_dead>.
Loading core <dead_red_rom> for timing and area information for instance <rcm_dead>.
Loading core <dead_green_rom> for timing and area information for instance <gcm_dead>.
Loading core <dead_blue_rom> for timing and area information for instance <bcm_dead>.
Loading core <happy_image_rom> for timing and area information for instance <rom1_happy>.
Loading core <happy_red_rom> for timing and area information for instance <rcm_happy>.
Loading core <happy_green_rom> for timing and area information for instance <gcm_happy>.
Loading core <happy_blue_rom> for timing and area information for instance <bcm_happy>.

Synthesizing (advanced) Unit <deadmole>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
Unit <deadmole> synthesized (advanced).

Synthesizing (advanced) Unit <happymole>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
Unit <happymole> synthesized (advanced).

Synthesizing (advanced) Unit <normalmole>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
Unit <normalmole> synthesized (advanced).
WARNING:Xst:1710 - FF/Latch <pixel_0> (without init value) has a constant value of 0 in block <normalmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_1> (without init value) has a constant value of 0 in block <normalmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_2> (without init value) has a constant value of 0 in block <normalmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_3> (without init value) has a constant value of 0 in block <normalmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_8> (without init value) has a constant value of 0 in block <normalmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_9> (without init value) has a constant value of 0 in block <normalmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_10> (without init value) has a constant value of 0 in block <normalmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_11> (without init value) has a constant value of 0 in block <normalmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_16> (without init value) has a constant value of 0 in block <normalmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_17> (without init value) has a constant value of 0 in block <normalmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_18> (without init value) has a constant value of 0 in block <normalmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_19> (without init value) has a constant value of 0 in block <normalmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_0> (without init value) has a constant value of 0 in block <deadmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_1> (without init value) has a constant value of 0 in block <deadmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_2> (without init value) has a constant value of 0 in block <deadmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_3> (without init value) has a constant value of 0 in block <deadmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_8> (without init value) has a constant value of 0 in block <deadmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_9> (without init value) has a constant value of 0 in block <deadmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_10> (without init value) has a constant value of 0 in block <deadmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_11> (without init value) has a constant value of 0 in block <deadmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_16> (without init value) has a constant value of 0 in block <deadmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_17> (without init value) has a constant value of 0 in block <deadmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_18> (without init value) has a constant value of 0 in block <deadmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_19> (without init value) has a constant value of 0 in block <deadmole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pixel_0> (without init value) has a constant value of 0 in block <happymole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_1> (without init value) has a constant value of 0 in block <happymole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_2> (without init value) has a constant value of 0 in block <happymole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_3> (without init value) has a constant value of 0 in block <happymole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_8> (without init value) has a constant value of 0 in block <happymole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_9> (without init value) has a constant value of 0 in block <happymole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_10> (without init value) has a constant value of 0 in block <happymole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_11> (without init value) has a constant value of 0 in block <happymole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_16> (without init value) has a constant value of 0 in block <happymole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_17> (without init value) has a constant value of 0 in block <happymole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_18> (without init value) has a constant value of 0 in block <happymole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_19> (without init value) has a constant value of 0 in block <happymole>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_0> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_1> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_2> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_8> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_9> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_10> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_11> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_16> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_17> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_18> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_19> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <db4>.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <db5>.
WARNING:Xst:2677 - Node <hblank> of sequential type is unconnected in block <xvga2>.
WARNING:Xst:2677 - Node <hsync> of sequential type is unconnected in block <xvga2>.
WARNING:Xst:2677 - Node <blank> of sequential type is unconnected in block <xvga2>.
WARNING:Xst:2677 - Node <vblank> of sequential type is unconnected in block <xvga2>.
WARNING:Xst:2677 - Node <vsync> of sequential type is unconnected in block <xvga2>.
WARNING:Xst:2677 - Node <hblank> of sequential type is unconnected in block <xvga3>.
WARNING:Xst:2677 - Node <hsync> of sequential type is unconnected in block <xvga3>.
WARNING:Xst:2677 - Node <blank> of sequential type is unconnected in block <xvga3>.
WARNING:Xst:2677 - Node <vblank> of sequential type is unconnected in block <xvga3>.
WARNING:Xst:2677 - Node <vsync> of sequential type is unconnected in block <xvga3>.
WARNING:Xst:2677 - Node <hblank> of sequential type is unconnected in block <xvga4>.
WARNING:Xst:2677 - Node <hsync> of sequential type is unconnected in block <xvga4>.
WARNING:Xst:2677 - Node <blank> of sequential type is unconnected in block <xvga4>.
WARNING:Xst:2677 - Node <vblank> of sequential type is unconnected in block <xvga4>.
WARNING:Xst:2677 - Node <vsync> of sequential type is unconnected in block <xvga4>.
WARNING:Xst:2677 - Node <hblank> of sequential type is unconnected in block <xvga5>.
WARNING:Xst:2677 - Node <hsync> of sequential type is unconnected in block <xvga5>.
WARNING:Xst:2677 - Node <blank> of sequential type is unconnected in block <xvga5>.
WARNING:Xst:2677 - Node <vblank> of sequential type is unconnected in block <xvga5>.
WARNING:Xst:2677 - Node <vsync> of sequential type is unconnected in block <xvga5>.
WARNING:Xst:2677 - Node <hblank> of sequential type is unconnected in block <xvga6>.
WARNING:Xst:2677 - Node <hsync> of sequential type is unconnected in block <xvga6>.
WARNING:Xst:2677 - Node <blank> of sequential type is unconnected in block <xvga6>.
WARNING:Xst:2677 - Node <vblank> of sequential type is unconnected in block <xvga6>.
WARNING:Xst:2677 - Node <vsync> of sequential type is unconnected in block <xvga6>.
WARNING:Xst:2677 - Node <hblank> of sequential type is unconnected in block <xvga7>.
WARNING:Xst:2677 - Node <hsync> of sequential type is unconnected in block <xvga7>.
WARNING:Xst:2677 - Node <blank> of sequential type is unconnected in block <xvga7>.
WARNING:Xst:2677 - Node <vblank> of sequential type is unconnected in block <xvga7>.
WARNING:Xst:2677 - Node <vsync> of sequential type is unconnected in block <xvga7>.
WARNING:Xst:2677 - Node <hblank> of sequential type is unconnected in block <xvga8>.
WARNING:Xst:2677 - Node <hsync> of sequential type is unconnected in block <xvga8>.
WARNING:Xst:2677 - Node <blank> of sequential type is unconnected in block <xvga8>.
WARNING:Xst:2677 - Node <vblank> of sequential type is unconnected in block <xvga8>.
WARNING:Xst:2677 - Node <vsync> of sequential type is unconnected in block <xvga8>.
WARNING:Xst:2677 - Node <pixel_4> of sequential type is unconnected in block <mole2>.
WARNING:Xst:2677 - Node <pixel_5> of sequential type is unconnected in block <mole2>.
WARNING:Xst:2677 - Node <pixel_6> of sequential type is unconnected in block <mole2>.
WARNING:Xst:2677 - Node <pixel_7> of sequential type is unconnected in block <mole2>.
WARNING:Xst:2677 - Node <pixel_12> of sequential type is unconnected in block <mole2>.
WARNING:Xst:2677 - Node <pixel_13> of sequential type is unconnected in block <mole2>.
WARNING:Xst:2677 - Node <pixel_14> of sequential type is unconnected in block <mole2>.
WARNING:Xst:2677 - Node <pixel_15> of sequential type is unconnected in block <mole2>.
WARNING:Xst:2677 - Node <pixel_20> of sequential type is unconnected in block <mole2>.
WARNING:Xst:2677 - Node <pixel_21> of sequential type is unconnected in block <mole2>.
WARNING:Xst:2677 - Node <pixel_22> of sequential type is unconnected in block <mole2>.
WARNING:Xst:2677 - Node <pixel_23> of sequential type is unconnected in block <mole2>.
WARNING:Xst:2677 - Node <pixel_4> of sequential type is unconnected in block <mole3>.
WARNING:Xst:2677 - Node <pixel_5> of sequential type is unconnected in block <mole3>.
WARNING:Xst:2677 - Node <pixel_6> of sequential type is unconnected in block <mole3>.
WARNING:Xst:2677 - Node <pixel_7> of sequential type is unconnected in block <mole3>.
WARNING:Xst:2677 - Node <pixel_12> of sequential type is unconnected in block <mole3>.
WARNING:Xst:2677 - Node <pixel_13> of sequential type is unconnected in block <mole3>.
WARNING:Xst:2677 - Node <pixel_14> of sequential type is unconnected in block <mole3>.
WARNING:Xst:2677 - Node <pixel_15> of sequential type is unconnected in block <mole3>.
WARNING:Xst:2677 - Node <pixel_20> of sequential type is unconnected in block <mole3>.
WARNING:Xst:2677 - Node <pixel_21> of sequential type is unconnected in block <mole3>.
WARNING:Xst:2677 - Node <pixel_22> of sequential type is unconnected in block <mole3>.
WARNING:Xst:2677 - Node <pixel_23> of sequential type is unconnected in block <mole3>.
WARNING:Xst:2677 - Node <pixel_4> of sequential type is unconnected in block <mole4>.
WARNING:Xst:2677 - Node <pixel_5> of sequential type is unconnected in block <mole4>.
WARNING:Xst:2677 - Node <pixel_6> of sequential type is unconnected in block <mole4>.
WARNING:Xst:2677 - Node <pixel_7> of sequential type is unconnected in block <mole4>.
WARNING:Xst:2677 - Node <pixel_12> of sequential type is unconnected in block <mole4>.
WARNING:Xst:2677 - Node <pixel_13> of sequential type is unconnected in block <mole4>.
WARNING:Xst:2677 - Node <pixel_14> of sequential type is unconnected in block <mole4>.
WARNING:Xst:2677 - Node <pixel_15> of sequential type is unconnected in block <mole4>.
WARNING:Xst:2677 - Node <pixel_20> of sequential type is unconnected in block <mole4>.
WARNING:Xst:2677 - Node <pixel_21> of sequential type is unconnected in block <mole4>.
WARNING:Xst:2677 - Node <pixel_22> of sequential type is unconnected in block <mole4>.
WARNING:Xst:2677 - Node <pixel_23> of sequential type is unconnected in block <mole4>.
WARNING:Xst:2677 - Node <pixel_4> of sequential type is unconnected in block <mole5>.
WARNING:Xst:2677 - Node <pixel_5> of sequential type is unconnected in block <mole5>.
WARNING:Xst:2677 - Node <pixel_6> of sequential type is unconnected in block <mole5>.
WARNING:Xst:2677 - Node <pixel_7> of sequential type is unconnected in block <mole5>.
WARNING:Xst:2677 - Node <pixel_12> of sequential type is unconnected in block <mole5>.
WARNING:Xst:2677 - Node <pixel_13> of sequential type is unconnected in block <mole5>.
WARNING:Xst:2677 - Node <pixel_14> of sequential type is unconnected in block <mole5>.
WARNING:Xst:2677 - Node <pixel_15> of sequential type is unconnected in block <mole5>.
WARNING:Xst:2677 - Node <pixel_20> of sequential type is unconnected in block <mole5>.
WARNING:Xst:2677 - Node <pixel_21> of sequential type is unconnected in block <mole5>.
WARNING:Xst:2677 - Node <pixel_22> of sequential type is unconnected in block <mole5>.
WARNING:Xst:2677 - Node <pixel_23> of sequential type is unconnected in block <mole5>.
WARNING:Xst:2677 - Node <pixel_4> of sequential type is unconnected in block <mole6>.
WARNING:Xst:2677 - Node <pixel_5> of sequential type is unconnected in block <mole6>.
WARNING:Xst:2677 - Node <pixel_6> of sequential type is unconnected in block <mole6>.
WARNING:Xst:2677 - Node <pixel_7> of sequential type is unconnected in block <mole6>.
WARNING:Xst:2677 - Node <pixel_12> of sequential type is unconnected in block <mole6>.
WARNING:Xst:2677 - Node <pixel_13> of sequential type is unconnected in block <mole6>.
WARNING:Xst:2677 - Node <pixel_14> of sequential type is unconnected in block <mole6>.
WARNING:Xst:2677 - Node <pixel_15> of sequential type is unconnected in block <mole6>.
WARNING:Xst:2677 - Node <pixel_20> of sequential type is unconnected in block <mole6>.
WARNING:Xst:2677 - Node <pixel_21> of sequential type is unconnected in block <mole6>.
WARNING:Xst:2677 - Node <pixel_22> of sequential type is unconnected in block <mole6>.
WARNING:Xst:2677 - Node <pixel_23> of sequential type is unconnected in block <mole6>.
WARNING:Xst:2677 - Node <pixel_4> of sequential type is unconnected in block <mole8>.
WARNING:Xst:2677 - Node <pixel_5> of sequential type is unconnected in block <mole8>.
WARNING:Xst:2677 - Node <pixel_6> of sequential type is unconnected in block <mole8>.
WARNING:Xst:2677 - Node <pixel_7> of sequential type is unconnected in block <mole8>.
WARNING:Xst:2677 - Node <pixel_12> of sequential type is unconnected in block <mole8>.
WARNING:Xst:2677 - Node <pixel_13> of sequential type is unconnected in block <mole8>.
WARNING:Xst:2677 - Node <pixel_14> of sequential type is unconnected in block <mole8>.
WARNING:Xst:2677 - Node <pixel_15> of sequential type is unconnected in block <mole8>.
WARNING:Xst:2677 - Node <pixel_20> of sequential type is unconnected in block <mole8>.
WARNING:Xst:2677 - Node <pixel_21> of sequential type is unconnected in block <mole8>.
WARNING:Xst:2677 - Node <pixel_22> of sequential type is unconnected in block <mole8>.
WARNING:Xst:2677 - Node <pixel_23> of sequential type is unconnected in block <mole8>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 7
 11x10-bit multiplier                                  : 7
# Adders/Subtractors                                   : 33
 10-bit adder carry out                                : 6
 11-bit adder carry out                                : 6
 11-bit subtractor                                     : 7
 13-bit subtractor                                     : 7
 16-bit adder                                          : 7
# Counters                                             : 23
 10-bit down counter                                   : 1
 10-bit up counter                                     : 8
 11-bit up counter                                     : 8
 20-bit up counter                                     : 5
 27-bit up counter                                     : 1
# Registers                                            : 162
 Flip-Flops                                            : 162
# Comparators                                          : 30
 10-bit comparator greatequal                          : 7
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 7
 11-bit comparator less                                : 6
 12-bit comparator less                                : 7
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <lab3>: instances <xvga2>, <xvga3> of unit <xvga> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <lab3>: instances <xvga2>, <xvga4> of unit <xvga> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <lab3>: instances <xvga2>, <xvga5> of unit <xvga> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <lab3>: instances <xvga2>, <xvga6> of unit <xvga> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <lab3>: instances <xvga2>, <xvga8> of unit <xvga> are equivalent, second instance is removed
WARNING:Xst:2677 - Node <db5/clean> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <db5/new> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <db4/clean> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <db4/new> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <xvga7/vsync> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <xvga7/vblank> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <xvga7/blank> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <xvga7/hsync> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <xvga7/hblank> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <xvga2/vsync> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <xvga2/vblank> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <xvga2/blank> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <xvga2/hsync> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <xvga2/hblank> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole8/pixel_23> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole8/pixel_22> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole8/pixel_21> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole8/pixel_20> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole8/pixel_15> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole8/pixel_14> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole8/pixel_13> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole8/pixel_12> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole8/pixel_7> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole8/pixel_6> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole8/pixel_5> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole8/pixel_4> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole6/pixel_23> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole6/pixel_22> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole6/pixel_21> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole6/pixel_20> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole6/pixel_15> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole6/pixel_14> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole6/pixel_13> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole6/pixel_12> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole6/pixel_7> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole6/pixel_6> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole6/pixel_5> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole6/pixel_4> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole5/pixel_23> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole5/pixel_22> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole5/pixel_21> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole5/pixel_20> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole5/pixel_15> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole5/pixel_14> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole5/pixel_13> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole5/pixel_12> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole5/pixel_7> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole5/pixel_6> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole5/pixel_5> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole5/pixel_4> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole2/pixel_23> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole2/pixel_22> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole2/pixel_21> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole2/pixel_20> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole2/pixel_15> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole2/pixel_14> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole2/pixel_13> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole2/pixel_12> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole2/pixel_7> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole2/pixel_6> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole2/pixel_5> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole2/pixel_4> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole4/pixel_23> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole4/pixel_22> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole4/pixel_21> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole4/pixel_20> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole4/pixel_15> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole4/pixel_14> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole4/pixel_13> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole4/pixel_12> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole4/pixel_7> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole4/pixel_6> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole4/pixel_5> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole4/pixel_4> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole3/pixel_23> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole3/pixel_22> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole3/pixel_21> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole3/pixel_20> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole3/pixel_15> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole3/pixel_14> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole3/pixel_13> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole3/pixel_12> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole3/pixel_7> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole3/pixel_6> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole3/pixel_5> of sequential type is unconnected in block <lab3>.
WARNING:Xst:2677 - Node <mole3/pixel_4> of sequential type is unconnected in block <lab3>.

Optimizing unit <lab3> ...

Optimizing unit <happymole> ...
WARNING:Xst:1710 - FF/Latch <rgb_0> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_1> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_2> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_3> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_8> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_9> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_10> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_11> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_16> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_17> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_18> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rgb_19> (without init value) has a constant value of 0 in block <lab3>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab3, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 178
 Flip-Flops                                            : 178

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab3.ngr
Top Level Output File Name         : lab3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 1131
#      GND                         : 29
#      INV                         : 33
#      LUT1                        : 124
#      LUT2                        : 117
#      LUT3                        : 66
#      LUT3_D                      : 2
#      LUT4                        : 146
#      LUT4_D                      : 8
#      MUXCY                       : 282
#      MUXF5                       : 33
#      VCC                         : 29
#      XORCY                       : 262
# FlipFlops/Latches                : 198
#      FD                          : 17
#      FDE                         : 26
#      FDR                         : 62
#      FDRE                        : 84
#      FDS                         : 1
#      FDSE                        : 8
# RAMS                             : 114
#      RAMB16_S1_S1                : 84
#      RAMB16_S2_S2                : 8
#      RAMB16_S36_S36              : 21
#      RAMB16_S4_S4                : 1
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 246
#      IBUF                        : 5
#      IBUFG                       : 1
#      OBUF                        : 240
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 7
#      MULT18X18                   : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      277  out of  33792     0%  
 Number of Slice Flip Flops:            198  out of  67584     0%  
 Number of 4 input LUTs:                497  out of  67584     0%  
    Number used as logic:               496
    Number used as Shift registers:       1
 Number of IOs:                         576
 Number of bonded IOBs:                 246  out of    684    35%  
 Number of BRAMs:                       114  out of    144    79%  
 Number of MULT18X18s:                    7  out of    144     4%  
 Number of GCLKs:                         2  out of     16    12%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                   | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------+-------+
clock_27mhz                        | vclk1:CLKFX                                                                                             | 275   |
clock_27mhz                        | IBUFG+BUFG                                                                                              | 28    |
mole8/rom1/BU2/dbiterr             | NONE(mole8/rom1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v2_init.ram/dpram.dp1x1.ram)      | 14    |
mole6/rom1/BU2/dbiterr             | NONE(mole6/rom1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v2_init.ram/dpram.dp1x1.ram)      | 14    |
mole5/rom1/BU2/dbiterr             | NONE(mole5/rom1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v2_init.ram/dpram.dp1x1.ram)      | 14    |
mole2/rom1/BU2/dbiterr             | NONE(mole2/rom1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v2_init.ram/dpram.dp1x1.ram)      | 14    |
mole4/rom1_dead/BU2/dbiterr        | NONE(mole4/rom1_dead/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v2_init.ram/dpram.dp1x1.ram) | 12    |
mole3/rom1_dead/BU2/dbiterr        | NONE(mole3/rom1_dead/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v2_init.ram/dpram.dp1x1.ram) | 12    |
divider1/mole_popup_clock          | NONE(y_change_0)                                                                                        | 10    |
mole1/rom1_happy/BU2/dbiterr       | NONE(mole1/rom1_happy/BU2/U0/blk_mem_generator/valid.cstr/ramloop[12].ram.r/v2_init.ram/dpram.dp1x1.ram)| 13    |
-----------------------------------+---------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 38.984ns (Maximum Frequency: 25.651MHz)
   Minimum input arrival time before clock: 3.623ns
   Maximum output required time after clock: 9.366ns
   Maximum combinational path delay: 6.660ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 38.984ns (frequency: 25.651MHz)
  Total number of paths / destination ports: 381091 / 1968
-------------------------------------------------------------------------
Delay:               16.243ns (Levels of Logic = 18)
  Source:            xvga1/vcount_0 (FF)
  Destination:       mole1/rom1_happy/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v2_init.ram/dpram.dp1x1.ram (RAM)
  Source Clock:      clock_27mhz rising 2.4X
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: xvga1/vcount_0 to mole1/rom1_happy/BU2/U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v2_init.ram/dpram.dp1x1.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.568   1.002  xvga1/vcount_0 (xvga1/vcount_0)
     LUT2:I1->O            1   0.439   0.000  mole1/Msub_image_addr_addsub0000_lut<0> (mole1/Msub_image_addr_addsub0000_lut<0>)
     MUXCY:S->O            1   0.298   0.000  mole1/Msub_image_addr_addsub0000_cy<0> (mole1/Msub_image_addr_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  mole1/Msub_image_addr_addsub0000_cy<1> (mole1/Msub_image_addr_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  mole1/Msub_image_addr_addsub0000_cy<2> (mole1/Msub_image_addr_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  mole1/Msub_image_addr_addsub0000_cy<3> (mole1/Msub_image_addr_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  mole1/Msub_image_addr_addsub0000_cy<4> (mole1/Msub_image_addr_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  mole1/Msub_image_addr_addsub0000_cy<5> (mole1/Msub_image_addr_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  mole1/Msub_image_addr_addsub0000_cy<6> (mole1/Msub_image_addr_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  mole1/Msub_image_addr_addsub0000_cy<7> (mole1/Msub_image_addr_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.053   0.000  mole1/Msub_image_addr_addsub0000_cy<8> (mole1/Msub_image_addr_addsub0000_cy<8>)
     MUXCY:CI->O           0   0.053   0.000  mole1/Msub_image_addr_addsub0000_cy<9> (mole1/Msub_image_addr_addsub0000_cy<9>)
     XORCY:CI->O           8   1.274   0.840  mole1/Msub_image_addr_addsub0000_xor<10> (mole1/image_addr_addsub0000<10>)
     MULT18X18:A10->P14    1   6.009   0.726  mole1/Mmult_image_addr_mult0001 (mole1/image_addr_mult0001<14>)
     LUT2:I1->O            1   0.439   0.000  mole1/Madd_image_addr_lut<14> (mole1/Madd_image_addr_lut<14>)
     MUXCY:S->O            0   0.298   0.000  mole1/Madd_image_addr_cy<14> (mole1/Madd_image_addr_cy<14>)
     XORCY:CI->O           5   1.274   1.055  mole1/Madd_image_addr_xor<15> (mole1/image_addr<15>)
     begin scope: 'mole1/rom1_happy'
     begin scope: 'BU2'
     LUT2:I0->O            4   0.439   0.747  U0/blk_mem_generator/valid.cstr/ram_ena01 (U0/blk_mem_generator/valid.cstr/ram_ena0)
     RAMB16_S1_S1:ENA          0.359          U0/blk_mem_generator/valid.cstr/ramloop[11].ram.r/v2_init.ram/dpram.dp1x1.ram
    ----------------------------------------
    Total                     16.243ns (11.874ns logic, 4.370ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divider1/mole_popup_clock'
  Clock period: 4.428ns (frequency: 225.810MHz)
  Total number of paths / destination ports: 255 / 30
-------------------------------------------------------------------------
Delay:               4.428ns (Levels of Logic = 11)
  Source:            y_change_0 (FF)
  Destination:       y_change_9 (FF)
  Source Clock:      divider1/mole_popup_clock rising
  Destination Clock: divider1/mole_popup_clock rising

  Data Path: y_change_0 to y_change_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             5   0.568   1.056  y_change_0 (y_change_0)
     LUT1:I0->O            1   0.439   0.000  Mcount_y_change_cy<0>_rt (Mcount_y_change_cy<0>_rt)
     MUXCY:S->O            1   0.298   0.000  Mcount_y_change_cy<0> (Mcount_y_change_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_y_change_cy<1> (Mcount_y_change_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_y_change_cy<2> (Mcount_y_change_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_y_change_cy<3> (Mcount_y_change_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_y_change_cy<4> (Mcount_y_change_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_y_change_cy<5> (Mcount_y_change_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_y_change_cy<6> (Mcount_y_change_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_y_change_cy<7> (Mcount_y_change_cy<7>)
     MUXCY:CI->O           0   0.053   0.000  Mcount_y_change_cy<8> (Mcount_y_change_cy<8>)
     XORCY:CI->O           1   1.274   0.000  Mcount_y_change_xor<9> (Result<9>)
     FDRE:D                    0.370          y_change_9
    ----------------------------------------
    Total                      4.428ns (3.373ns logic, 1.056ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Offset:              3.623ns (Levels of Logic = 2)
  Source:            button_down (PAD)
  Destination:       db3/count_0 (FF)
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: button_down to db3/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.825   1.032  button_down_IBUF (button_down_IBUF)
     LUT4:I0->O           21   0.439   1.046  db3/count_or00001 (db3/count_or0000)
     FDRE:R                    0.280          db3/count_0
    ----------------------------------------
    Total                      3.623ns (1.544ns logic, 2.079ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 19 / 18
-------------------------------------------------------------------------
Offset:              9.366ns (Levels of Logic = 2)
  Source:            reset_sr (FF)
  Destination:       led<2> (PAD)
  Source Clock:      clock_27mhz rising 2.4X

  Data Path: reset_sr to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          9   2.901   1.148  reset_sr (power_on_reset)
     LUT2:I0->O            1   0.439   0.517  led<2>1 (led_2_OBUF)
     OBUF:I->O                 4.361          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      9.366ns (7.701ns logic, 1.665ns route)
                                       (82.2% logic, 17.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.660ns (Levels of Logic = 3)
  Source:            switch<1> (PAD)
  Destination:       led<1> (PAD)

  Data Path: switch<1> to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.825   0.517  switch_1_IBUF (switch_1_IBUF)
     INV:I->O              1   0.439   0.517  led<1>1_INV_0 (led_1_OBUF)
     OBUF:I->O                 4.361          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      6.660ns (5.625ns logic, 1.035ns route)
                                       (84.5% logic, 15.5% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.25 secs
 
--> 


Total memory usage is 507976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  613 (   0 filtered)
Number of infos    :   18 (   0 filtered)

