# SoC Physical Design Interview Prep

This repo is part of my prep for upcoming Physical Design Engineering (PDE) interviewsâ€”especially focused on SoC-level layout, integration workflows, and key sanity checks. These notes reflect my background in full-chip layout and my transition from analog to top-level physical design environments.

---

## ðŸ“‚ Contents

- [Top-Level Integration](./top-level-integration.md)
- [Power Planning & IR Drop](./power-planning.md)
- [LVS & DRC Strategy](./lvs-drc-checks.md)
- [ECO Flows & Last-Minute Fixes](./eco-flow-notes.md)
- [Hard IP & Analog Block Integration](./hard-ip-alignment.md)
