Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 22 23:23:12 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: fdivTarget2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[25].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[26].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[27].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: isSelect_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: newpic_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: onScene_menu_reg_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: onScene_menu_reg_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: onScene_menu_reg_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: selectedMenu_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: selectedMenu_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 202 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.165       -8.741                      5                  556        0.176        0.000                      0                  556        4.500        0.000                       0                   208  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.165       -8.741                      5                  556        0.176        0.000                      0                  556        4.500        0.000                       0                   208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            5  Failing Endpoints,  Worst Slack       -4.165ns,  Total Violation       -8.741ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.165ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec1/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.118ns  (logic 9.856ns (69.812%)  route 4.262ns (30.188%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=119, routed)         0.581     6.114    ats/ec1/Q[1]
    SLICE_X10Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.634 r  ats/ec1/hitEnemy6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.634    ats/ec1/hitEnemy6_inferred__0/i__carry_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.751 r  ats/ec1/hitEnemy6_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.751    ats/ec1/hitEnemy6_inferred__0/i__carry__0_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.074 r  ats/ec1/hitEnemy6_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.772     7.846    ats/ec1/hitEnemy6_inferred__0/i__carry__1_n_6
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    12.064 r  ats/ec1/hitEnemy5__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.066    ats/ec1/hitEnemy5__3_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.584 r  ats/ec1/hitEnemy5__4/P[0]
                         net (fo=2, routed)           0.961    14.545    ats/ec1/hitEnemy5__4_n_105
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.124    14.669 r  ats/ec1/hitEnemy4_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.669    ats/ec1/hitEnemy4_carry_i_3__0_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.219 r  ats/ec1/hitEnemy4_carry/CO[3]
                         net (fo=1, routed)           0.000    15.219    ats/ec1/hitEnemy4_carry_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.333 r  ats/ec1/hitEnemy4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.333    ats/ec1/hitEnemy4_carry__0_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.667 r  ats/ec1/hitEnemy4_carry__1/O[1]
                         net (fo=2, routed)           0.759    16.426    ats/ec1/hitEnemy50_in[25]
    SLICE_X10Y26         LUT2 (Prop_lut2_I0_O)        0.303    16.729 r  ats/ec1/hitEnemy4__89_carry__5_i_3__0/O
                         net (fo=1, routed)           0.000    16.729    ats/ec1/hitEnemy4__89_carry__5_i_3__0_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.262 r  ats/ec1/hitEnemy4__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.262    ats/ec1/hitEnemy4__89_carry__5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.577 f  ats/ec1/hitEnemy4__89_carry__6/O[3]
                         net (fo=1, routed)           0.767    18.344    ats/ec1/rgb_reg33_out[31]
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.307    18.651 r  ats/ec1/hitEnemy_i_2__0/O
                         net (fo=4, routed)           0.419    19.070    ats/ec1/hitEnemy_i_5__0_0
    SLICE_X11Y24         LUT5 (Prop_lut5_I0_O)        0.124    19.194 r  ats/ec1/hitEnemy_i_1__0/O
                         net (fo=1, routed)           0.000    19.194    ats/ec1/hitEnemy_i_1__0_n_0
    SLICE_X11Y24         FDRE                                         r  ats/ec1/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.434    14.775    ats/ec1/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  ats/ec1/hitEnemy_reg/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)        0.029    15.029    ats/ec1/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -19.194    
  -------------------------------------------------------------------
                         slack                                 -4.165    

Slack (VIOLATED) :        -4.014ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec2/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.957ns  (logic 9.661ns (69.218%)  route 4.296ns (30.781%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.565     5.086    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga_sync_unit/v_count_reg_reg[1]_replica/Q
                         net (fo=12, routed)          0.651     6.193    vga_sync_unit/Q[1]_repN
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.124     6.317 r  vga_sync_unit/hitEnemy6_carry_i_3/O
                         net (fo=1, routed)           0.000     6.317    ats/ec2/hitEnemy5__1_0[1]
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.850 r  ats/ec2/hitEnemy6_carry/CO[3]
                         net (fo=1, routed)           0.000     6.850    ats/ec2/hitEnemy6_carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.967 r  ats/ec2/hitEnemy6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.967    ats/ec2/hitEnemy6_carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.206 r  ats/ec2/hitEnemy6_carry__1/O[2]
                         net (fo=71, routed)          0.752     7.958    ats/ec2/hitEnemy6_carry__1_n_5
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    12.171 r  ats/ec2/hitEnemy5__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.173    ats/ec2/hitEnemy5__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    13.691 r  ats/ec2/hitEnemy5__1/P[3]
                         net (fo=2, routed)           0.985    14.676    ats/ec2/hitEnemy5__1_n_102
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.124    14.800 r  ats/ec2/hitEnemy4__44_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.800    ats/ec2/hitEnemy4__44_carry__0_i_4_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.313 r  ats/ec2/hitEnemy4__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.313    ats/ec2/hitEnemy4__44_carry__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.636 r  ats/ec2/hitEnemy4__44_carry__1/O[1]
                         net (fo=1, routed)           0.610    16.246    ats/ec2/hitEnemy5__5[25]
    SLICE_X13Y27         LUT2 (Prop_lut2_I1_O)        0.306    16.552 r  ats/ec2/hitEnemy4__89_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.552    ats/ec2/hitEnemy4__89_carry__5_i_3_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.102 r  ats/ec2/hitEnemy4__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.102    ats/ec2/hitEnemy4__89_carry__5_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.324 f  ats/ec2/hitEnemy4__89_carry__6/O[0]
                         net (fo=1, routed)           0.876    18.200    ats/ec2/rgb_reg3__0[28]
    SLICE_X12Y25         LUT6 (Prop_lut6_I3_O)        0.299    18.499 r  ats/ec2/hitEnemy_i_2/O
                         net (fo=4, routed)           0.420    18.920    ats/ec2/hitEnemy_i_2_n_0
    SLICE_X15Y26         LUT5 (Prop_lut5_I0_O)        0.124    19.044 r  ats/ec2/hitEnemy_i_1/O
                         net (fo=1, routed)           0.000    19.044    ats/ec2/hitEnemy_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  ats/ec2/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.435    14.776    ats/ec2/clk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  ats/ec2/hitEnemy_reg/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)        0.029    15.030    ats/ec2/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -19.044    
  -------------------------------------------------------------------
                         slack                                 -4.014    

Slack (VIOLATED) :        -0.300ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/h4/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 2.436ns (25.571%)  route 7.090ns (74.429%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=119, routed)         4.454     9.987    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    10.689 f  vga_sync_unit/pixel_reg_i_4/O[2]
                         net (fo=4, routed)           0.970    11.658    vga_sync_unit/O[2]
    SLICE_X4Y27          LUT4 (Prop_lut4_I3_O)        0.329    11.987 r  vga_sync_unit/fontRow_reg_i_22/O
                         net (fo=4, routed)           0.826    12.813    vga_sync_unit/fontRow_reg_i_22_n_0
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.326    13.139 r  vga_sync_unit/fontRow_reg_i_16__0/O
                         net (fo=1, routed)           0.000    13.139    vga_sync_unit/fontRow_reg_i_16__0_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.540 r  vga_sync_unit/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    13.540    vga_sync_unit/fontRow_reg_i_5__1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.762 r  vga_sync_unit/fontRow_reg_i_4__0/O[0]
                         net (fo=1, routed)           0.840    14.603    menu/h4/FontRom/fontRow_reg_4[9]
    RAMB18_X0Y11         RAMB18E1                                     r  menu/h4/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.478    14.819    menu/h4/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  menu/h4/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.741    14.302    menu/h4/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -14.603    
  -------------------------------------------------------------------
                         slack                                 -0.300    

Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/h4/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 2.548ns (26.906%)  route 6.922ns (73.094%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=119, routed)         4.454     9.987    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    10.689 f  vga_sync_unit/pixel_reg_i_4/O[2]
                         net (fo=4, routed)           0.970    11.658    vga_sync_unit/O[2]
    SLICE_X4Y27          LUT4 (Prop_lut4_I3_O)        0.329    11.987 r  vga_sync_unit/fontRow_reg_i_22/O
                         net (fo=4, routed)           0.826    12.813    vga_sync_unit/fontRow_reg_i_22_n_0
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.326    13.139 r  vga_sync_unit/fontRow_reg_i_16__0/O
                         net (fo=1, routed)           0.000    13.139    vga_sync_unit/fontRow_reg_i_16__0_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.540 r  vga_sync_unit/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    13.540    vga_sync_unit/fontRow_reg_i_5__1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.874 r  vga_sync_unit/fontRow_reg_i_4__0/O[1]
                         net (fo=1, routed)           0.672    14.546    menu/h4/FontRom/fontRow_reg_4[10]
    RAMB18_X0Y11         RAMB18E1                                     r  menu/h4/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.478    14.819    menu/h4/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  menu/h4/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.745    14.298    menu/h4/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -14.546    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/h4/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 2.165ns (23.448%)  route 7.068ns (76.552%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=119, routed)         4.454     9.987    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    10.689 f  vga_sync_unit/pixel_reg_i_4/O[2]
                         net (fo=4, routed)           0.970    11.658    vga_sync_unit/O[2]
    SLICE_X4Y27          LUT4 (Prop_lut4_I3_O)        0.329    11.987 r  vga_sync_unit/fontRow_reg_i_22/O
                         net (fo=4, routed)           0.824    12.811    vga_sync_unit/fontRow_reg_i_22_n_0
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.326    13.137 r  vga_sync_unit/fontRow_reg_i_17__0/O
                         net (fo=1, routed)           0.000    13.137    vga_sync_unit/fontRow_reg_i_17__0_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.489 r  vga_sync_unit/fontRow_reg_i_5__1/O[3]
                         net (fo=1, routed)           0.820    14.309    menu/h4/FontRom/fontRow_reg_4[8]
    RAMB18_X0Y11         RAMB18E1                                     r  menu/h4/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.478    14.819    menu/h4/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  menu/h4/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.748    14.295    menu/h4/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/t2/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 2.875ns (31.866%)  route 6.147ns (68.134%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=119, routed)         2.713     8.246    ats/t2/Q[1]
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.753 r  ats/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.753    ats/t2/charPosition3_carry_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.867 r  ats/t2/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.867    ats/t2/charPosition3_carry__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.024 r  ats/t2/charPosition3_carry__1/CO[1]
                         net (fo=11, routed)          0.633     9.656    ats/t2/FontRom/CO[0]
    SLICE_X5Y44          LUT4 (Prop_lut4_I0_O)        0.355    10.011 r  ats/t2/FontRom/fontAddress__0_carry_i_8/O
                         net (fo=9, routed)           1.053    11.064    ats/t2/FontRom/fontAddress__0_carry_i_8_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I2_O)        0.354    11.418 r  ats/t2/FontRom/fontAddress__0_carry_i_10/O
                         net (fo=3, routed)           0.860    12.278    ats/t2/FontRom/fontAddress__0_carry_i_10_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I2_O)        0.326    12.604 r  ats/t2/FontRom/fontAddress__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.604    ats/t2/FontRom_n_12
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.210 r  ats/t2/fontAddress__0_carry__0/O[3]
                         net (fo=1, routed)           0.889    14.098    ats/t2/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y17         RAMB18E1                                     r  ats/t2/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.493    14.834    ats/t2/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y17         RAMB18E1                                     r  ats/t2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    14.310    ats/t2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -14.098    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/h4/FontRom/fontRow_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 2.061ns (22.928%)  route 6.928ns (77.072%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=119, routed)         4.454     9.987    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    10.689 f  vga_sync_unit/pixel_reg_i_4/O[2]
                         net (fo=4, routed)           0.970    11.658    vga_sync_unit/O[2]
    SLICE_X4Y27          LUT4 (Prop_lut4_I3_O)        0.329    11.987 r  vga_sync_unit/fontRow_reg_i_22/O
                         net (fo=4, routed)           0.824    12.811    vga_sync_unit/fontRow_reg_i_22_n_0
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.326    13.137 r  vga_sync_unit/fontRow_reg_i_17__0/O
                         net (fo=1, routed)           0.000    13.137    vga_sync_unit/fontRow_reg_i_17__0_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    13.385 r  vga_sync_unit/fontRow_reg_i_5__1/O[2]
                         net (fo=1, routed)           0.680    14.065    menu/h4/FontRom/fontRow_reg_4[7]
    RAMB18_X0Y11         RAMB18E1                                     r  menu/h4/FontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.478    14.819    menu/h4/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  menu/h4/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.744    14.299    menu/h4/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/t2/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 3.004ns (33.459%)  route 5.974ns (66.541%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=119, routed)         2.713     8.246    ats/t2/Q[1]
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.753 r  ats/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.753    ats/t2/charPosition3_carry_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.867 r  ats/t2/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.867    ats/t2/charPosition3_carry__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.024 r  ats/t2/charPosition3_carry__1/CO[1]
                         net (fo=11, routed)          0.633     9.656    ats/t2/FontRom/CO[0]
    SLICE_X5Y44          LUT4 (Prop_lut4_I0_O)        0.355    10.011 r  ats/t2/FontRom/fontAddress__0_carry_i_8/O
                         net (fo=9, routed)           1.053    11.064    ats/t2/FontRom/fontAddress__0_carry_i_8_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I2_O)        0.354    11.418 r  ats/t2/FontRom/fontAddress__0_carry_i_10/O
                         net (fo=3, routed)           0.748    12.166    ats/t2/FontRom/fontAddress__0_carry_i_10_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.326    12.492 r  ats/t2/FontRom/fontAddress__0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.492    ats/t2/FontRom_n_7
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.893 r  ats/t2/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.893    ats/t2/fontAddress__0_carry_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.227 r  ats/t2/fontAddress__0_carry__0/O[1]
                         net (fo=1, routed)           0.827    14.054    ats/t2/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y17         RAMB18E1                                     r  ats/t2/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.493    14.834    ats/t2/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y17         RAMB18E1                                     r  ats/t2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.745    14.313    ats/t2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -14.054    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/t2/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 2.892ns (32.645%)  route 5.967ns (67.355%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=119, routed)         2.713     8.246    ats/t2/Q[1]
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.753 r  ats/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.753    ats/t2/charPosition3_carry_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.867 r  ats/t2/charPosition3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.867    ats/t2/charPosition3_carry__0_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.024 r  ats/t2/charPosition3_carry__1/CO[1]
                         net (fo=11, routed)          0.633     9.656    ats/t2/FontRom/CO[0]
    SLICE_X5Y44          LUT4 (Prop_lut4_I0_O)        0.355    10.011 r  ats/t2/FontRom/fontAddress__0_carry_i_8/O
                         net (fo=9, routed)           1.053    11.064    ats/t2/FontRom/fontAddress__0_carry_i_8_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I2_O)        0.354    11.418 r  ats/t2/FontRom/fontAddress__0_carry_i_10/O
                         net (fo=3, routed)           0.748    12.166    ats/t2/FontRom/fontAddress__0_carry_i_10_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.326    12.492 r  ats/t2/FontRom/fontAddress__0_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.492    ats/t2/FontRom_n_7
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.893 r  ats/t2/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.893    ats/t2/fontAddress__0_carry_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.115 r  ats/t2/fontAddress__0_carry__0/O[0]
                         net (fo=1, routed)           0.820    13.935    ats/t2/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y17         RAMB18E1                                     r  ats/t2/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.493    14.834    ats/t2/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y17         RAMB18E1                                     r  ats/t2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.741    14.317    ats/t2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t2/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 1.762ns (20.058%)  route 7.023ns (79.942%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.556     5.077    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=124, routed)         2.223     7.756    vga_sync_unit/h_count_reg_reg[9]_0[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I3_O)        0.124     7.880 r  vga_sync_unit/g0_b0_i_7/O
                         net (fo=31, routed)          1.600     9.480    vga_sync_unit/g0_b0_i_7_n_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I1_O)        0.150     9.630 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=14, routed)          1.621    11.251    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.328    11.579 r  vga_sync_unit/g0_b4/O
                         net (fo=4, routed)           0.797    12.376    vga_sync_unit/cred/t2/fontAddress0[8]
    SLICE_X13Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.500 r  vga_sync_unit/fontAddress_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    12.500    cred/t2/fontRow_reg_4[1]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.080 r  cred/t2/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.782    13.862    cred/t2/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y15         RAMB18E1                                     r  cred/t2/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.490    14.831    cred/t2/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  cred/t2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB18_X0Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    14.311    cred/t2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -13.862    
  -------------------------------------------------------------------
                         slack                                  0.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 TxData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  TxData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  TxData_reg[6]/Q
                         net (fo=1, routed)           0.095     1.708    nolabel_line66/Q[4]
    SLICE_X4Y15          LUT3 (Prop_lut3_I2_O)        0.045     1.753 r  nolabel_line66/rightshiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.753    nolabel_line66/rightshiftreg[7]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  nolabel_line66/rightshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.858     1.985    nolabel_line66/clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  nolabel_line66/rightshiftreg_reg[7]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.092     1.577    nolabel_line66/rightshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 nolabel_line66/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.663%)  route 0.142ns (43.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.591     1.474    nolabel_line66/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  nolabel_line66/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  nolabel_line66/counter_reg[12]/Q
                         net (fo=6, routed)           0.142     1.757    nolabel_line66/counter_reg[12]
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  nolabel_line66/state_i_1__0/O
                         net (fo=1, routed)           0.000     1.802    nolabel_line66/state_i_1__0_n_0
    SLICE_X2Y14          FDRE                                         r  nolabel_line66/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.861     1.988    nolabel_line66/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  nolabel_line66/state_reg/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.120     1.609    nolabel_line66/state_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ats/oldHitEnemy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/oldHitEnemy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.561     1.444    ats/clk_IBUF_BUFG
    SLICE_X14Y16         FDRE                                         r  ats/oldHitEnemy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  ats/oldHitEnemy_reg[1]/Q
                         net (fo=2, routed)           0.074     1.666    ats/ec2/oldHitEnemy_reg[1]__0
    SLICE_X14Y16         LUT4 (Prop_lut4_I1_O)        0.098     1.764 r  ats/ec2/oldHitEnemy[0]_i_1/O
                         net (fo=1, routed)           0.000     1.764    ats/ec2_n_12
    SLICE_X14Y16         FDRE                                         r  ats/oldHitEnemy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.829     1.956    ats/clk_IBUF_BUFG
    SLICE_X14Y16         FDRE                                         r  ats/oldHitEnemy_reg[0]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X14Y16         FDRE (Hold_fdre_C_D)         0.120     1.564    ats/oldHitEnemy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.562     1.445    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=3, routed)           0.086     1.679    vga_sync_unit/Q[1]
    SLICE_X14Y13         LUT6 (Prop_lut6_I5_O)        0.098     1.777 r  vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=5, routed)           0.000     1.777    vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.831     1.958    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.121     1.566    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.562     1.445    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=3, routed)           0.088     1.681    vga_sync_unit/Q[1]
    SLICE_X14Y13         LUT6 (Prop_lut6_I4_O)        0.098     1.779 r  vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=6, routed)           0.000     1.779    vga_sync_unit/v_count_reg[2]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.831     1.958    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.120     1.565    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.137%)  route 0.164ns (46.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.559     1.442    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=147, routed)         0.164     1.747    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X10Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.792 r  vga_sync_unit/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.792    vga_sync_unit/h_count_reg[9]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.827     1.954    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X10Y31         FDRE (Hold_fdre_C_D)         0.121     1.576    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 newEnemyHealth_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newEnemyHealth_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X11Y1          FDRE                                         r  newEnemyHealth_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.128     1.578 r  newEnemyHealth_reg[7]/Q
                         net (fo=6, routed)           0.083     1.661    newEnemyHealth_reg__0[7]
    SLICE_X11Y1          LUT6 (Prop_lut6_I0_O)        0.099     1.760 r  newEnemyHealth[8]_i_1/O
                         net (fo=1, routed)           0.000     1.760    newEnemyHealth0[8]
    SLICE_X11Y1          FDRE                                         r  newEnemyHealth_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X11Y1          FDRE                                         r  newEnemyHealth_reg[8]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.092     1.542    newEnemyHealth_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 newEnemyHealth_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            newEnemyHealth_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X10Y1          FDRE                                         r  newEnemyHealth_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  newEnemyHealth_reg[4]/Q
                         net (fo=9, routed)           0.128     1.742    newEnemyHealth_reg__0[4]
    SLICE_X11Y1          LUT5 (Prop_lut5_I1_O)        0.048     1.790 r  newEnemyHealth[7]_i_1/O
                         net (fo=1, routed)           0.000     1.790    newEnemyHealth0[7]
    SLICE_X11Y1          FDRE                                         r  newEnemyHealth_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X11Y1          FDRE                                         r  newEnemyHealth_reg[7]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.107     1.570    newEnemyHealth_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 TxData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.112%)  route 0.154ns (44.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  TxData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  TxData_reg[2]/Q
                         net (fo=1, routed)           0.154     1.767    nolabel_line66/Q[2]
    SLICE_X4Y15          LUT3 (Prop_lut3_I2_O)        0.048     1.815 r  nolabel_line66/rightshiftreg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    nolabel_line66/rightshiftreg[3]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  nolabel_line66/rightshiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.858     1.985    nolabel_line66/clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  nolabel_line66/rightshiftreg_reg[3]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.107     1.592    nolabel_line66/rightshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line66/rightshiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.589     1.472    nolabel_line66/clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  nolabel_line66/rightshiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  nolabel_line66/rightshiftreg_reg[6]/Q
                         net (fo=1, routed)           0.101     1.701    nolabel_line66/rightshiftreg_reg_n_0_[6]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.102     1.803 r  nolabel_line66/rightshiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.803    nolabel_line66/rightshiftreg[5]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  nolabel_line66/rightshiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.858     1.985    nolabel_line66/clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  nolabel_line66/rightshiftreg_reg[5]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.107     1.579    nolabel_line66/rightshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  cred/t4/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  cred/t4/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  cred/t6/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  cred/t6/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  menu/act/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  menu/act/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3   menu/spare/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18  menu/t2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18  menu/t2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   menu/h2/FontRom/fontRow_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y1   ats/newHealth_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y1   ats/newHealth_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y1   ats/newHealth_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y1   ats/newHealth_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y1   ats/newHealth_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y1   ats/newHealth_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y2   ats/newHealth_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y2   ats/newHealth_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y2   ats/newHealth_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y2   ats/newHealth_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y15   TxData_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y15   TxData_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y15   TxData_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y15   TxData_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y15   TxData_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y33  cred/t2/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y24  ats/ec1/hitEnemy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y24   cred/t3/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y24   cred/t4/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y16  ats/oldHitEnemy_reg[0]/C



