
testcpp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097d8  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000028b  08009a10  08009a10  0000aa10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  08009c9c  08009c9c  0000ac9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000008  08009ca4  08009ca4  0000aca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000078  20000000  08009cac  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000040e  20000078  08009d24  0000b078  2**2
                  ALLOC
  7 ._user_heap_stack 00000602  20000486  08009d24  0000b486  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000b078  2**0
                  CONTENTS, READONLY
  9 .debug_info   00022189  00000000  00000000  0000b0ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003ef4  00000000  00000000  0002d237  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001b38  00000000  00000000  00031130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001504  00000000  00000000  00032c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00037044  00000000  00000000  0003416c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0002136b  00000000  00000000  0006b1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0013cef7  00000000  00000000  0008c51b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001c9412  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00007de4  00000000  00000000  001c9458  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000054  00000000  00000000  001d123c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000078 	.word	0x20000078
 8000254:	00000000 	.word	0x00000000
 8000258:	080099f8 	.word	0x080099f8

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	2000007c 	.word	0x2000007c
 8000274:	080099f8 	.word	0x080099f8

08000278 <_ZN4GpioC1EP12GPIO_TypeDeft>:
#include <Gpio.hpp>

Gpio::Gpio(GPIO_TypeDef* _port, uint16_t _pin) {
 8000278:	b480      	push	{r7}
 800027a:	b085      	sub	sp, #20
 800027c:	af00      	add	r7, sp, #0
 800027e:	60f8      	str	r0, [r7, #12]
 8000280:	60b9      	str	r1, [r7, #8]
 8000282:	4613      	mov	r3, r2
 8000284:	80fb      	strh	r3, [r7, #6]
	port = _port;
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	68ba      	ldr	r2, [r7, #8]
 800028a:	601a      	str	r2, [r3, #0]
	pin = _pin;
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	88fa      	ldrh	r2, [r7, #6]
 8000290:	809a      	strh	r2, [r3, #4]
}
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	4618      	mov	r0, r3
 8000296:	3714      	adds	r7, #20
 8000298:	46bd      	mov	sp, r7
 800029a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029e:	4770      	bx	lr

080002a0 <_ZN4Gpio8get_portEv>:

GPIO_TypeDef* Gpio::get_port(){
 80002a0:	b480      	push	{r7}
 80002a2:	b083      	sub	sp, #12
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
	return(port);
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	681b      	ldr	r3, [r3, #0]
}
 80002ac:	4618      	mov	r0, r3
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b6:	4770      	bx	lr

080002b8 <_ZN4Gpio7get_pinEv>:

uint16_t Gpio::get_pin(){
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
	return(pin);
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	889b      	ldrh	r3, [r3, #4]
}
 80002c4:	4618      	mov	r0, r3
 80002c6:	370c      	adds	r7, #12
 80002c8:	46bd      	mov	sp, r7
 80002ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ce:	4770      	bx	lr

080002d0 <_ZN11GpioHandlerC1Ev>:
 */

#include "GpioHandler.hpp"


GpioHandler::GpioHandler(){
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
 80002d8:	4a04      	ldr	r2, [pc, #16]	@ (80002ec <_ZN11GpioHandlerC1Ev+0x1c>)
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	601a      	str	r2, [r3, #0]
}
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	4618      	mov	r0, r3
 80002e2:	370c      	adds	r7, #12
 80002e4:	46bd      	mov	sp, r7
 80002e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ea:	4770      	bx	lr
 80002ec:	08009b44 	.word	0x08009b44

080002f0 <_ZN11GpioHandlerD1Ev>:



GpioHandler::~GpioHandler() {
 80002f0:	b480      	push	{r7}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
 80002f8:	4a04      	ldr	r2, [pc, #16]	@ (800030c <_ZN11GpioHandlerD1Ev+0x1c>)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	4618      	mov	r0, r3
 8000302:	370c      	adds	r7, #12
 8000304:	46bd      	mov	sp, r7
 8000306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030a:	4770      	bx	lr
 800030c:	08009b44 	.word	0x08009b44

08000310 <_ZN11GpioHandlerD0Ev>:
GpioHandler::~GpioHandler() {
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
}
 8000318:	6878      	ldr	r0, [r7, #4]
 800031a:	f7ff ffe9 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
 800031e:	2108      	movs	r1, #8
 8000320:	6878      	ldr	r0, [r7, #4]
 8000322:	f008 fbab 	bl	8008a7c <_ZdlPvj>
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	4618      	mov	r0, r3
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>:


void GpioHandler::switch_state(Gpio gpio, GPIO_PinState state){
 8000330:	b590      	push	{r4, r7, lr}
 8000332:	b085      	sub	sp, #20
 8000334:	af00      	add	r7, sp, #0
 8000336:	60f8      	str	r0, [r7, #12]
 8000338:	1d38      	adds	r0, r7, #4
 800033a:	e880 0006 	stmia.w	r0, {r1, r2}
 800033e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(gpio.get_port(), gpio.get_pin(), state);
 8000340:	1d3b      	adds	r3, r7, #4
 8000342:	4618      	mov	r0, r3
 8000344:	f7ff ffac 	bl	80002a0 <_ZN4Gpio8get_portEv>
 8000348:	4604      	mov	r4, r0
 800034a:	1d3b      	adds	r3, r7, #4
 800034c:	4618      	mov	r0, r3
 800034e:	f7ff ffb3 	bl	80002b8 <_ZN4Gpio7get_pinEv>
 8000352:	4603      	mov	r3, r0
 8000354:	4619      	mov	r1, r3
 8000356:	78fb      	ldrb	r3, [r7, #3]
 8000358:	461a      	mov	r2, r3
 800035a:	4620      	mov	r0, r4
 800035c:	f003 ff42 	bl	80041e4 <HAL_GPIO_WritePin>
}
 8000360:	bf00      	nop
 8000362:	3714      	adds	r7, #20
 8000364:	46bd      	mov	sp, r7
 8000366:	bd90      	pop	{r4, r7, pc}

08000368 <_ZN11GpioHandler6turnOnE4Gpio>:

void GpioHandler::turnOn(Gpio gpio){
 8000368:	b580      	push	{r7, lr}
 800036a:	b084      	sub	sp, #16
 800036c:	af00      	add	r7, sp, #0
 800036e:	60f8      	str	r0, [r7, #12]
 8000370:	1d3b      	adds	r3, r7, #4
 8000372:	e883 0006 	stmia.w	r3, {r1, r2}
	this->switch_state(gpio, GPIO_PIN_SET);
 8000376:	2301      	movs	r3, #1
 8000378:	1d3a      	adds	r2, r7, #4
 800037a:	ca06      	ldmia	r2, {r1, r2}
 800037c:	68f8      	ldr	r0, [r7, #12]
 800037e:	f7ff ffd7 	bl	8000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>
}
 8000382:	bf00      	nop
 8000384:	3710      	adds	r7, #16
 8000386:	46bd      	mov	sp, r7
 8000388:	bd80      	pop	{r7, pc}

0800038a <_ZN11GpioHandler7turnOffE4Gpio>:

void GpioHandler::turnOff(Gpio gpio){
 800038a:	b580      	push	{r7, lr}
 800038c:	b084      	sub	sp, #16
 800038e:	af00      	add	r7, sp, #0
 8000390:	60f8      	str	r0, [r7, #12]
 8000392:	1d3b      	adds	r3, r7, #4
 8000394:	e883 0006 	stmia.w	r3, {r1, r2}
	this->switch_state(gpio, GPIO_PIN_RESET);
 8000398:	2300      	movs	r3, #0
 800039a:	1d3a      	adds	r2, r7, #4
 800039c:	ca06      	ldmia	r2, {r1, r2}
 800039e:	68f8      	ldr	r0, [r7, #12]
 80003a0:	f7ff ffc6 	bl	8000330 <_ZN11GpioHandler12switch_stateE4Gpio13GPIO_PinState>
}
 80003a4:	bf00      	nop
 80003a6:	3710      	adds	r7, #16
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bd80      	pop	{r7, pc}

080003ac <_ZN7Bq25155C1E4GpioS0_S0_P19__I2C_HandleTypeDef>:





Bq25155::Bq25155(Gpio rst, Gpio lp, Gpio ce,I2C_HandleTypeDef* _i2c){
 80003ac:	b082      	sub	sp, #8
 80003ae:	b580      	push	{r7, lr}
 80003b0:	b084      	sub	sp, #16
 80003b2:	af00      	add	r7, sp, #0
 80003b4:	60f8      	str	r0, [r7, #12]
 80003b6:	1d38      	adds	r0, r7, #4
 80003b8:	e880 0006 	stmia.w	r0, {r1, r2}
 80003bc:	61fb      	str	r3, [r7, #28]
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	3308      	adds	r3, #8
 80003c2:	2200      	movs	r2, #0
 80003c4:	2100      	movs	r1, #0
 80003c6:	4618      	mov	r0, r3
 80003c8:	f7ff ff56 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	3310      	adds	r3, #16
 80003d0:	2200      	movs	r2, #0
 80003d2:	2100      	movs	r1, #0
 80003d4:	4618      	mov	r0, r3
 80003d6:	f7ff ff4f 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 80003da:	68fb      	ldr	r3, [r7, #12]
 80003dc:	3318      	adds	r3, #24
 80003de:	2200      	movs	r2, #0
 80003e0:	2100      	movs	r1, #0
 80003e2:	4618      	mov	r0, r3
 80003e4:	f7ff ff48 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
 80003e8:	68fb      	ldr	r3, [r7, #12]
 80003ea:	3320      	adds	r3, #32
 80003ec:	4618      	mov	r0, r3
 80003ee:	f7ff ff6f 	bl	80002d0 <_ZN11GpioHandlerC1Ev>
	reset = rst;
 80003f2:	68fb      	ldr	r3, [r7, #12]
 80003f4:	3308      	adds	r3, #8
 80003f6:	1d3a      	adds	r2, r7, #4
 80003f8:	6810      	ldr	r0, [r2, #0]
 80003fa:	6018      	str	r0, [r3, #0]
 80003fc:	8892      	ldrh	r2, [r2, #4]
 80003fe:	809a      	strh	r2, [r3, #4]
	low_power = lp;
 8000400:	68fb      	ldr	r3, [r7, #12]
 8000402:	3310      	adds	r3, #16
 8000404:	f107 021c 	add.w	r2, r7, #28
 8000408:	6810      	ldr	r0, [r2, #0]
 800040a:	6018      	str	r0, [r3, #0]
 800040c:	8892      	ldrh	r2, [r2, #4]
 800040e:	809a      	strh	r2, [r3, #4]
	charge_en = ce;
 8000410:	68fb      	ldr	r3, [r7, #12]
 8000412:	3318      	adds	r3, #24
 8000414:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000418:	6810      	ldr	r0, [r2, #0]
 800041a:	6018      	str	r0, [r3, #0]
 800041c:	8892      	ldrh	r2, [r2, #4]
 800041e:	809a      	strh	r2, [r3, #4]
	i2c = _i2c;
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000424:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000426:	68fb      	ldr	r3, [r7, #12]
 8000428:	4618      	mov	r0, r3
 800042a:	3710      	adds	r7, #16
 800042c:	46bd      	mov	sp, r7
 800042e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000432:	b002      	add	sp, #8
 8000434:	4770      	bx	lr

08000436 <_ZN7Bq251556mr_setEv>:
void Bq25155::mr_set(){
 8000436:	b580      	push	{r7, lr}
 8000438:	b082      	sub	sp, #8
 800043a:	af00      	add	r7, sp, #0
 800043c:	6078      	str	r0, [r7, #4]
	_gpio.turnOn(reset);
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	f103 0020 	add.w	r0, r3, #32
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	3308      	adds	r3, #8
 8000448:	e893 0006 	ldmia.w	r3, {r1, r2}
 800044c:	f7ff ff8c 	bl	8000368 <_ZN11GpioHandler6turnOnE4Gpio>
}
 8000450:	bf00      	nop
 8000452:	3708      	adds	r7, #8
 8000454:	46bd      	mov	sp, r7
 8000456:	bd80      	pop	{r7, pc}

08000458 <_ZN7Bq251558mr_resetEv>:
void Bq25155::mr_reset(){
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
	_gpio.turnOff(reset);
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	f103 0020 	add.w	r0, r3, #32
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	3308      	adds	r3, #8
 800046a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800046e:	f7ff ff8c 	bl	800038a <_ZN11GpioHandler7turnOffE4Gpio>
}
 8000472:	bf00      	nop
 8000474:	3708      	adds	r7, #8
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}

0800047a <_ZN7Bq2515519manual_read_adc_batEv>:
void Bq25155::manual_read_adc_bat(){
 800047a:	b580      	push	{r7, lr}
 800047c:	b084      	sub	sp, #16
 800047e:	af02      	add	r7, sp, #8
 8000480:	6078      	str	r0, [r7, #4]
	this->mr_reset();
 8000482:	6878      	ldr	r0, [r7, #4]
 8000484:	f7ff ffe8 	bl	8000458 <_ZN7Bq251558mr_resetEv>

	I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x00, i2c); //manual read
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800048c:	9300      	str	r3, [sp, #0]
 800048e:	2300      	movs	r3, #0
 8000490:	2240      	movs	r2, #64	@ 0x40
 8000492:	216b      	movs	r1, #107	@ 0x6b
 8000494:	6878      	ldr	r0, [r7, #4]
 8000496:	f000 f878 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	I2C_write(BQ25155_ADDR, BQ25155_ADC_READ_EN, 0x08, i2c); // enable adc_bat
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800049e:	9300      	str	r3, [sp, #0]
 80004a0:	2308      	movs	r3, #8
 80004a2:	2258      	movs	r2, #88	@ 0x58
 80004a4:	216b      	movs	r1, #107	@ 0x6b
 80004a6:	6878      	ldr	r0, [r7, #4]
 80004a8:	f000 f86f 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x20, i2c); //read adc
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80004b0:	9300      	str	r3, [sp, #0]
 80004b2:	2320      	movs	r3, #32
 80004b4:	2240      	movs	r2, #64	@ 0x40
 80004b6:	216b      	movs	r1, #107	@ 0x6b
 80004b8:	6878      	ldr	r0, [r7, #4]
 80004ba:	f000 f866 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>

	this->mr_set();
 80004be:	6878      	ldr	r0, [r7, #4]
 80004c0:	f7ff ffb9 	bl	8000436 <_ZN7Bq251556mr_setEv>
}
 80004c4:	bf00      	nop
 80004c6:	3708      	adds	r7, #8
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}

080004cc <_ZN7Bq251559adc_flagsEv>:

uint8_t Bq25155::adc_flags(){
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b088      	sub	sp, #32
 80004d0:	af04      	add	r7, sp, #16
 80004d2:	6078      	str	r0, [r7, #4]
	this->mr_reset();
 80004d4:	6878      	ldr	r0, [r7, #4]
 80004d6:	f7ff ffbf 	bl	8000458 <_ZN7Bq251558mr_resetEv>
	HAL_StatusTypeDef wr = HAL_I2C_Mem_Read(i2c, (BQ25155_ADDR<<1), BQ25155_FLAG2, 1, &data[2], 1, 1000);
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	3302      	adds	r3, #2
 80004e2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80004e6:	9202      	str	r2, [sp, #8]
 80004e8:	2201      	movs	r2, #1
 80004ea:	9201      	str	r2, [sp, #4]
 80004ec:	9300      	str	r3, [sp, #0]
 80004ee:	2301      	movs	r3, #1
 80004f0:	2205      	movs	r2, #5
 80004f2:	21d6      	movs	r1, #214	@ 0xd6
 80004f4:	f004 f84e 	bl	8004594 <HAL_I2C_Mem_Read>
 80004f8:	4603      	mov	r3, r0
 80004fa:	73fb      	strb	r3, [r7, #15]
	this->mr_set();
 80004fc:	6878      	ldr	r0, [r7, #4]
 80004fe:	f7ff ff9a 	bl	8000436 <_ZN7Bq251556mr_setEv>
	if(wr == HAL_OK){
 8000502:	7bfb      	ldrb	r3, [r7, #15]
 8000504:	2b00      	cmp	r3, #0
 8000506:	d102      	bne.n	800050e <_ZN7Bq251559adc_flagsEv+0x42>
		return data[2];
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	789b      	ldrb	r3, [r3, #2]
 800050c:	e000      	b.n	8000510 <_ZN7Bq251559adc_flagsEv+0x44>
	}
	else{
		return 1;
 800050e:	2301      	movs	r3, #1
	}

}
 8000510:	4618      	mov	r0, r3
 8000512:	3710      	adds	r7, #16
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}

08000518 <_ZN7Bq2515516register_adc_batEv>:

uint16_t Bq25155::register_adc_bat(){
 8000518:	b580      	push	{r7, lr}
 800051a:	b088      	sub	sp, #32
 800051c:	af04      	add	r7, sp, #16
 800051e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rw;
	this->mr_reset();
 8000520:	6878      	ldr	r0, [r7, #4]
 8000522:	f7ff ff99 	bl	8000458 <_ZN7Bq251558mr_resetEv>
	for(uint8_t i=BQ25155_ADCDATA_VBAT_M; i<=BQ25155_ADCDATA_VBAT_L; i++){
 8000526:	2342      	movs	r3, #66	@ 0x42
 8000528:	73bb      	strb	r3, [r7, #14]
 800052a:	e017      	b.n	800055c <_ZN7Bq2515516register_adc_batEv+0x44>
		rw = HAL_I2C_Mem_Read(i2c, (BQ25155_ADDR<<1), i, 1, &data[i-BQ25155_ADCDATA_VBAT_M], 1, 1000);
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8000530:	7bbb      	ldrb	r3, [r7, #14]
 8000532:	b299      	uxth	r1, r3
 8000534:	7bbb      	ldrb	r3, [r7, #14]
 8000536:	3b42      	subs	r3, #66	@ 0x42
 8000538:	687a      	ldr	r2, [r7, #4]
 800053a:	4413      	add	r3, r2
 800053c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000540:	9202      	str	r2, [sp, #8]
 8000542:	2201      	movs	r2, #1
 8000544:	9201      	str	r2, [sp, #4]
 8000546:	9300      	str	r3, [sp, #0]
 8000548:	2301      	movs	r3, #1
 800054a:	460a      	mov	r2, r1
 800054c:	21d6      	movs	r1, #214	@ 0xd6
 800054e:	f004 f821 	bl	8004594 <HAL_I2C_Mem_Read>
 8000552:	4603      	mov	r3, r0
 8000554:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i=BQ25155_ADCDATA_VBAT_M; i<=BQ25155_ADCDATA_VBAT_L; i++){
 8000556:	7bbb      	ldrb	r3, [r7, #14]
 8000558:	3301      	adds	r3, #1
 800055a:	73bb      	strb	r3, [r7, #14]
 800055c:	7bbb      	ldrb	r3, [r7, #14]
 800055e:	2b43      	cmp	r3, #67	@ 0x43
 8000560:	d9e4      	bls.n	800052c <_ZN7Bq2515516register_adc_batEv+0x14>
	}
	this->mr_set();
 8000562:	6878      	ldr	r0, [r7, #4]
 8000564:	f7ff ff67 	bl	8000436 <_ZN7Bq251556mr_setEv>
	if(rw == HAL_OK){
 8000568:	7bfb      	ldrb	r3, [r7, #15]
 800056a:	2b00      	cmp	r3, #0
 800056c:	d108      	bne.n	8000580 <_ZN7Bq2515516register_adc_batEv+0x68>
		return (data[0]<<8) + data[1];
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	021b      	lsls	r3, r3, #8
 8000574:	b29b      	uxth	r3, r3
 8000576:	687a      	ldr	r2, [r7, #4]
 8000578:	7852      	ldrb	r2, [r2, #1]
 800057a:	4413      	add	r3, r2
 800057c:	b29b      	uxth	r3, r3
 800057e:	e000      	b.n	8000582 <_ZN7Bq2515516register_adc_batEv+0x6a>
	}
	else{
		  return 1;
 8000580:	2301      	movs	r3, #1
	  }
}
 8000582:	4618      	mov	r0, r3
 8000584:	3710      	adds	r7, #16
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}

0800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>:

HAL_StatusTypeDef Bq25155::I2C_write(uint8_t deviceAddress, uint8_t registerAddress, uint8_t registerData, I2C_HandleTypeDef* i2c){
 800058a:	b580      	push	{r7, lr}
 800058c:	b086      	sub	sp, #24
 800058e:	af02      	add	r7, sp, #8
 8000590:	6078      	str	r0, [r7, #4]
 8000592:	4608      	mov	r0, r1
 8000594:	4611      	mov	r1, r2
 8000596:	461a      	mov	r2, r3
 8000598:	4603      	mov	r3, r0
 800059a:	70fb      	strb	r3, [r7, #3]
 800059c:	460b      	mov	r3, r1
 800059e:	70bb      	strb	r3, [r7, #2]
 80005a0:	4613      	mov	r3, r2
 80005a2:	707b      	strb	r3, [r7, #1]
	  uint8_t buffer[2] = {registerAddress, registerData};
 80005a4:	78bb      	ldrb	r3, [r7, #2]
 80005a6:	733b      	strb	r3, [r7, #12]
 80005a8:	787b      	ldrb	r3, [r7, #1]
 80005aa:	737b      	strb	r3, [r7, #13]
	  return HAL_I2C_Master_Transmit(i2c, (uint16_t)(deviceAddress<<1), buffer , 2, 1000);
 80005ac:	78fb      	ldrb	r3, [r7, #3]
 80005ae:	b29b      	uxth	r3, r3
 80005b0:	005b      	lsls	r3, r3, #1
 80005b2:	b299      	uxth	r1, r3
 80005b4:	f107 020c 	add.w	r2, r7, #12
 80005b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005bc:	9300      	str	r3, [sp, #0]
 80005be:	2302      	movs	r3, #2
 80005c0:	69b8      	ldr	r0, [r7, #24]
 80005c2:	f003 fef3 	bl	80043ac <HAL_I2C_Master_Transmit>
 80005c6:	4603      	mov	r3, r0
}
 80005c8:	4618      	mov	r0, r3
 80005ca:	3710      	adds	r7, #16
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}

080005d0 <_ZN7Bq2515519register_init_all_2Ev>:
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_WARM, 0x39, i2c);
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_HOT, 0x29, i2c);
}
*/

void Bq25155::register_init_all_2(){
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b084      	sub	sp, #16
 80005d4:	af02      	add	r7, sp, #8
 80005d6:	6078      	str	r0, [r7, #4]
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK0, 0x00, i2c);	//Modificado 0x20
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	2300      	movs	r3, #0
 80005e0:	2207      	movs	r2, #7
 80005e2:	216b      	movs	r1, #107	@ 0x6b
 80005e4:	6878      	ldr	r0, [r7, #4]
 80005e6:	f7ff ffd0 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK1, 0x00, i2c);
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80005ee:	9300      	str	r3, [sp, #0]
 80005f0:	2300      	movs	r3, #0
 80005f2:	2208      	movs	r2, #8
 80005f4:	216b      	movs	r1, #107	@ 0x6b
 80005f6:	6878      	ldr	r0, [r7, #4]
 80005f8:	f7ff ffc7 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK2, 0x71, i2c);	//Modificado 0x80
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000600:	9300      	str	r3, [sp, #0]
 8000602:	2371      	movs	r3, #113	@ 0x71
 8000604:	2209      	movs	r2, #9
 8000606:	216b      	movs	r1, #107	@ 0x6b
 8000608:	6878      	ldr	r0, [r7, #4]
 800060a:	f7ff ffbe 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MASK3, 0x00, i2c);
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000612:	9300      	str	r3, [sp, #0]
 8000614:	2300      	movs	r3, #0
 8000616:	220a      	movs	r2, #10
 8000618:	216b      	movs	r1, #107	@ 0x6b
 800061a:	6878      	ldr	r0, [r7, #4]
 800061c:	f7ff ffb5 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_VBAT_CTRL, 0x3C, i2c);
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000624:	9300      	str	r3, [sp, #0]
 8000626:	233c      	movs	r3, #60	@ 0x3c
 8000628:	2212      	movs	r2, #18
 800062a:	216b      	movs	r1, #107	@ 0x6b
 800062c:	6878      	ldr	r0, [r7, #4]
 800062e:	f7ff ffac 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICHG_CTRL, 0xFF, i2c);
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000636:	9300      	str	r3, [sp, #0]
 8000638:	23ff      	movs	r3, #255	@ 0xff
 800063a:	2213      	movs	r2, #19
 800063c:	216b      	movs	r1, #107	@ 0x6b
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f7ff ffa3 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_PCHRGCTRL, 0x9E, i2c);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000648:	9300      	str	r3, [sp, #0]
 800064a:	239e      	movs	r3, #158	@ 0x9e
 800064c:	2214      	movs	r2, #20
 800064e:	216b      	movs	r1, #107	@ 0x6b
 8000650:	6878      	ldr	r0, [r7, #4]
 8000652:	f7ff ff9a 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TERMCTRL, 0x14, i2c);
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800065a:	9300      	str	r3, [sp, #0]
 800065c:	2314      	movs	r3, #20
 800065e:	2215      	movs	r2, #21
 8000660:	216b      	movs	r1, #107	@ 0x6b
 8000662:	6878      	ldr	r0, [r7, #4]
 8000664:	f7ff ff91 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_BUVLO, 0x06, i2c);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	2306      	movs	r3, #6
 8000670:	2216      	movs	r2, #22
 8000672:	216b      	movs	r1, #107	@ 0x6b
 8000674:	6878      	ldr	r0, [r7, #4]
 8000676:	f7ff ff88 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_CHARGERCTRL0, 0x42, i2c); //se dehabilita TS function y se deshabilita charging on HOT/COLD Only
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800067e:	9300      	str	r3, [sp, #0]
 8000680:	2342      	movs	r3, #66	@ 0x42
 8000682:	2217      	movs	r2, #23
 8000684:	216b      	movs	r1, #107	@ 0x6b
 8000686:	6878      	ldr	r0, [r7, #4]
 8000688:	f7ff ff7f 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_CHARGERCTRL1, 0xC8, i2c);
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	23c8      	movs	r3, #200	@ 0xc8
 8000694:	2218      	movs	r2, #24
 8000696:	216b      	movs	r1, #107	@ 0x6b
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f7ff ff76 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ILIMCTRL, 0x06, i2c);
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80006a2:	9300      	str	r3, [sp, #0]
 80006a4:	2306      	movs	r3, #6
 80006a6:	2219      	movs	r2, #25
 80006a8:	216b      	movs	r1, #107	@ 0x6b
 80006aa:	6878      	ldr	r0, [r7, #4]
 80006ac:	f7ff ff6d 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_LDOCTRL, 0xB0, i2c);
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80006b4:	9300      	str	r3, [sp, #0]
 80006b6:	23b0      	movs	r3, #176	@ 0xb0
 80006b8:	221d      	movs	r2, #29
 80006ba:	216b      	movs	r1, #107	@ 0x6b
 80006bc:	6878      	ldr	r0, [r7, #4]
 80006be:	f7ff ff64 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_MRCTRL, 0x2A, i2c);	//Revisar
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80006c6:	9300      	str	r3, [sp, #0]
 80006c8:	232a      	movs	r3, #42	@ 0x2a
 80006ca:	2230      	movs	r2, #48	@ 0x30
 80006cc:	216b      	movs	r1, #107	@ 0x6b
 80006ce:	6878      	ldr	r0, [r7, #4]
 80006d0:	f7ff ff5b 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL0, 0x10, i2c);	//No se habilita mask all interrupts
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80006d8:	9300      	str	r3, [sp, #0]
 80006da:	2310      	movs	r3, #16
 80006dc:	2235      	movs	r2, #53	@ 0x35
 80006de:	216b      	movs	r1, #107	@ 0x6b
 80006e0:	6878      	ldr	r0, [r7, #4]
 80006e2:	f7ff ff52 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL1, 0x00, i2c);	//Revisar PIN NTC 0x40
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80006ea:	9300      	str	r3, [sp, #0]
 80006ec:	2300      	movs	r3, #0
 80006ee:	2236      	movs	r2, #54	@ 0x36
 80006f0:	216b      	movs	r1, #107	@ 0x6b
 80006f2:	6878      	ldr	r0, [r7, #4]
 80006f4:	f7ff ff49 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ICCTRL2, 0x40, i2c);
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	2340      	movs	r3, #64	@ 0x40
 8000700:	2237      	movs	r2, #55	@ 0x37
 8000702:	216b      	movs	r1, #107	@ 0x6b
 8000704:	6878      	ldr	r0, [r7, #4]
 8000706:	f7ff ff40 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL0, 0x00, i2c); //Se deja en lectura manual de ADC y el comparador 1 se dehabilita
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800070e:	9300      	str	r3, [sp, #0]
 8000710:	2300      	movs	r3, #0
 8000712:	2240      	movs	r2, #64	@ 0x40
 8000714:	216b      	movs	r1, #107	@ 0x6b
 8000716:	6878      	ldr	r0, [r7, #4]
 8000718:	f7ff ff37 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCCTRL1, 0x00, i2c);	//Se deshabilita comparador 3 (compara con TS)
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000720:	9300      	str	r3, [sp, #0]
 8000722:	2300      	movs	r3, #0
 8000724:	2241      	movs	r2, #65	@ 0x41
 8000726:	216b      	movs	r1, #107	@ 0x6b
 8000728:	6878      	ldr	r0, [r7, #4]
 800072a:	f7ff ff2e 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP1_M, 0x23, i2c);
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000732:	9300      	str	r3, [sp, #0]
 8000734:	2323      	movs	r3, #35	@ 0x23
 8000736:	2252      	movs	r2, #82	@ 0x52
 8000738:	216b      	movs	r1, #107	@ 0x6b
 800073a:	6878      	ldr	r0, [r7, #4]
 800073c:	f7ff ff25 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP1_L, 0x20, i2c);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000744:	9300      	str	r3, [sp, #0]
 8000746:	2320      	movs	r3, #32
 8000748:	2253      	movs	r2, #83	@ 0x53
 800074a:	216b      	movs	r1, #107	@ 0x6b
 800074c:	6878      	ldr	r0, [r7, #4]
 800074e:	f7ff ff1c 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP2_M, 0x38, i2c);
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000756:	9300      	str	r3, [sp, #0]
 8000758:	2338      	movs	r3, #56	@ 0x38
 800075a:	2254      	movs	r2, #84	@ 0x54
 800075c:	216b      	movs	r1, #107	@ 0x6b
 800075e:	6878      	ldr	r0, [r7, #4]
 8000760:	f7ff ff13 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP2_L, 0x90, i2c);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000768:	9300      	str	r3, [sp, #0]
 800076a:	2390      	movs	r3, #144	@ 0x90
 800076c:	2255      	movs	r2, #85	@ 0x55
 800076e:	216b      	movs	r1, #107	@ 0x6b
 8000770:	6878      	ldr	r0, [r7, #4]
 8000772:	f7ff ff0a 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP3_M, 0x00, i2c);
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800077a:	9300      	str	r3, [sp, #0]
 800077c:	2300      	movs	r3, #0
 800077e:	2256      	movs	r2, #86	@ 0x56
 8000780:	216b      	movs	r1, #107	@ 0x6b
 8000782:	6878      	ldr	r0, [r7, #4]
 8000784:	f7ff ff01 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADCALARM_COMP3_L, 0x00, i2c);
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800078c:	9300      	str	r3, [sp, #0]
 800078e:	2300      	movs	r3, #0
 8000790:	2257      	movs	r2, #87	@ 0x57
 8000792:	216b      	movs	r1, #107	@ 0x6b
 8000794:	6878      	ldr	r0, [r7, #4]
 8000796:	f7ff fef8 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_ADC_READ_EN, 0x08, i2c);	//Con todo deshabilitado se puede medir la bateria
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800079e:	9300      	str	r3, [sp, #0]
 80007a0:	2308      	movs	r3, #8
 80007a2:	2258      	movs	r2, #88	@ 0x58
 80007a4:	216b      	movs	r1, #107	@ 0x6b
 80007a6:	6878      	ldr	r0, [r7, #4]
 80007a8:	f7ff feef 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_FASTCHGCTRL, 0x34, i2c);	//Los parametros de TS, son para cuando se usa la funcionalidad de TS
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007b0:	9300      	str	r3, [sp, #0]
 80007b2:	2334      	movs	r3, #52	@ 0x34
 80007b4:	2261      	movs	r2, #97	@ 0x61
 80007b6:	216b      	movs	r1, #107	@ 0x6b
 80007b8:	6878      	ldr	r0, [r7, #4]
 80007ba:	f7ff fee6 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_COLD, 0x7C, i2c);
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007c2:	9300      	str	r3, [sp, #0]
 80007c4:	237c      	movs	r3, #124	@ 0x7c
 80007c6:	2262      	movs	r2, #98	@ 0x62
 80007c8:	216b      	movs	r1, #107	@ 0x6b
 80007ca:	6878      	ldr	r0, [r7, #4]
 80007cc:	f7ff fedd 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_COOL, 0x6D, i2c);
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007d4:	9300      	str	r3, [sp, #0]
 80007d6:	236d      	movs	r3, #109	@ 0x6d
 80007d8:	2263      	movs	r2, #99	@ 0x63
 80007da:	216b      	movs	r1, #107	@ 0x6b
 80007dc:	6878      	ldr	r0, [r7, #4]
 80007de:	f7ff fed4 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_WARM, 0x38, i2c);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007e6:	9300      	str	r3, [sp, #0]
 80007e8:	2338      	movs	r3, #56	@ 0x38
 80007ea:	2264      	movs	r2, #100	@ 0x64
 80007ec:	216b      	movs	r1, #107	@ 0x6b
 80007ee:	6878      	ldr	r0, [r7, #4]
 80007f0:	f7ff fecb 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
	this->I2C_write(BQ25155_ADDR, BQ25155_TS_HOT, 0x27, i2c);
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80007f8:	9300      	str	r3, [sp, #0]
 80007fa:	2327      	movs	r3, #39	@ 0x27
 80007fc:	2265      	movs	r2, #101	@ 0x65
 80007fe:	216b      	movs	r1, #107	@ 0x6b
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f7ff fec2 	bl	800058a <_ZN7Bq251559I2C_writeEhhhP19__I2C_HandleTypeDef>
}
 8000806:	bf00      	nop
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
	...

08000810 <process_first_tag_information>:
		"RX_CRC_VALID", "RX_ERROR", "RX_DATA_ZERO", "RX_COMMAND_ERROR",
		"TX_ERROR", "SLEEP", "WAKE_UP", "WAIT_FOR_FIRST_DETECTION",
		"WAIT_FOR_TIMESTAMP_QUERY",	"TAG_TX_SUCCESS",
		"TAG_WRONG_ID_MATCH" };

TAG_STATUS_t process_first_tag_information(TAG_t *tag) {
 8000810:	b580      	push	{r7, lr}
 8000812:	b08e      	sub	sp, #56	@ 0x38
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
	TAG_STATUS_t status_reg = 0;
 8000818:	2300      	movs	r3, #0
 800081a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	tag->command = TAG_ID_QUERY;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	2213      	movs	r2, #19
 8000822:	741a      	strb	r2, [r3, #16]

	start_tag_reception_inmediate(0, 0);
 8000824:	2100      	movs	r1, #0
 8000826:	2000      	movs	r0, #0
 8000828:	f000 f9a2 	bl	8000b70 <start_tag_reception_inmediate>
	status_reg = wait_rx_data();
 800082c:	f000 f9b8 	bl	8000ba0 <wait_rx_data>
 8000830:	4603      	mov	r3, r0
 8000832:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (status_reg != TAG_RX_CRC_VALID)
 8000836:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800083a:	2b03      	cmp	r3, #3
 800083c:	d002      	beq.n	8000844 <process_first_tag_information+0x34>
		return (status_reg);
 800083e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000842:	e098      	b.n	8000976 <process_first_tag_information+0x166>

	uint32_t rx_buffer_size = dwt_read32bitreg(RX_FINFO_ID) & FRAME_LEN_MAX_EX;
 8000844:	2100      	movs	r1, #0
 8000846:	204c      	movs	r0, #76	@ 0x4c
 8000848:	f001 fe53 	bl	80024f2 <dwt_read32bitoffsetreg>
 800084c:	4603      	mov	r3, r0
 800084e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000852:	633b      	str	r3, [r7, #48]	@ 0x30
	if (rx_buffer_size == 0)
 8000854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000856:	2b00      	cmp	r3, #0
 8000858:	d101      	bne.n	800085e <process_first_tag_information+0x4e>
		return (TAG_RX_DATA_ZERO);
 800085a:	2305      	movs	r3, #5
 800085c:	e08b      	b.n	8000976 <process_first_tag_information+0x166>

	uint8_t rx_buffer[3];
	dwt_readrxdata(rx_buffer, (uint16_t) rx_buffer_size, 0);
 800085e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000860:	b299      	uxth	r1, r3
 8000862:	f107 031c 	add.w	r3, r7, #28
 8000866:	2200      	movs	r2, #0
 8000868:	4618      	mov	r0, r3
 800086a:	f002 fa81 	bl	8002d70 <dwt_readrxdata>

	uint8_t received_command = rx_buffer[0];
 800086e:	7f3b      	ldrb	r3, [r7, #28]
 8000870:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (tag->command != received_command)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	7c1b      	ldrb	r3, [r3, #16]
 8000878:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800087c:	429a      	cmp	r2, r3
 800087e:	d001      	beq.n	8000884 <process_first_tag_information+0x74>
		return (TAG_RX_COMMAND_ERROR);
 8000880:	2306      	movs	r3, #6
 8000882:	e078      	b.n	8000976 <process_first_tag_information+0x166>

	tag->poll_rx_timestamp = get_rx_timestamp_u64();
 8000884:	f002 ff4c 	bl	8003720 <get_rx_timestamp_u64>
 8000888:	4602      	mov	r2, r0
 800088a:	460b      	mov	r3, r1
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	619a      	str	r2, [r3, #24]
	/** Set send time for response */
	uint32_t resp_tx_time = (uint32_t) ((tag->poll_rx_timestamp
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	699a      	ldr	r2, [r3, #24]
			+ ((POLL_RX_TO_RESP_TX_DLY_UUS_6M8) * UUS_TO_DWT_TIME))
 8000894:	4b3a      	ldr	r3, [pc, #232]	@ (8000980 <process_first_tag_information+0x170>)
 8000896:	4413      	add	r3, r2
	uint32_t resp_tx_time = (uint32_t) ((tag->poll_rx_timestamp
 8000898:	0a1b      	lsrs	r3, r3, #8
 800089a:	62bb      	str	r3, [r7, #40]	@ 0x28
			>> RESPONSE_TX_TIME_SHIFT_AMOUNT);
	dwt_setdelayedtrxtime(resp_tx_time);
 800089c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800089e:	f002 fc3b 	bl	8003118 <dwt_setdelayedtrxtime>

	/** Calculate the response TX timestamp */
	tag->resp_tx_timestamp = (((uint64_t) (resp_tx_time
			& RESPONSE_TX_TIME_MASK_VALUE)) << RESPONSE_TX_TIME_SHIFT_AMOUNT)
 80008a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008a4:	021b      	lsls	r3, r3, #8
 80008a6:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 80008aa:	f023 0301 	bic.w	r3, r3, #1
			+ TX_ANT_DLY_LP;
 80008ae:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80008b2:	3332      	adds	r3, #50	@ 0x32
	tag->resp_tx_timestamp = (((uint64_t) (resp_tx_time
 80008b4:	687a      	ldr	r2, [r7, #4]
 80008b6:	6153      	str	r3, [r2, #20]

	/** Calculate the size needed for the response message buffer */
	uint8_t tx_buffer_size = TX_BUFFER_SIZE;
 80008b8:	2311      	movs	r3, #17
 80008ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t tx_buffer[TX_BUFFER_SIZE] = { 0 };
 80008be:	2300      	movs	r3, #0
 80008c0:	60bb      	str	r3, [r7, #8]
 80008c2:	f107 030c 	add.w	r3, r7, #12
 80008c6:	2200      	movs	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]
 80008ca:	605a      	str	r2, [r3, #4]
 80008cc:	609a      	str	r2, [r3, #8]
 80008ce:	731a      	strb	r2, [r3, #12]
	int index = 0;
 80008d0:	2300      	movs	r3, #0
 80008d2:	623b      	str	r3, [r7, #32]
	tx_buffer[index++] = tag->command;
 80008d4:	6a3b      	ldr	r3, [r7, #32]
 80008d6:	1c5a      	adds	r2, r3, #1
 80008d8:	623a      	str	r2, [r7, #32]
 80008da:	687a      	ldr	r2, [r7, #4]
 80008dc:	7c12      	ldrb	r2, [r2, #16]
 80008de:	3338      	adds	r3, #56	@ 0x38
 80008e0:	443b      	add	r3, r7
 80008e2:	f803 2c30 	strb.w	r2, [r3, #-48]
	*(uint32_t*) (tx_buffer + index) = tag->id;
 80008e6:	6a3b      	ldr	r3, [r7, #32]
 80008e8:	f107 0208 	add.w	r2, r7, #8
 80008ec:	4413      	add	r3, r2
 80008ee:	687a      	ldr	r2, [r7, #4]
 80008f0:	6812      	ldr	r2, [r2, #0]
 80008f2:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 80008f4:	6a3b      	ldr	r3, [r7, #32]
 80008f6:	3304      	adds	r3, #4
 80008f8:	623b      	str	r3, [r7, #32]
	*(uint32_t*) (tx_buffer + index) = tag->poll_rx_timestamp;
 80008fa:	6a3b      	ldr	r3, [r7, #32]
 80008fc:	f107 0208 	add.w	r2, r7, #8
 8000900:	4413      	add	r3, r2
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	6992      	ldr	r2, [r2, #24]
 8000906:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000908:	6a3b      	ldr	r3, [r7, #32]
 800090a:	3304      	adds	r3, #4
 800090c:	623b      	str	r3, [r7, #32]
	*(uint32_t*) (tx_buffer + index) = tag->resp_tx_timestamp;
 800090e:	6a3b      	ldr	r3, [r7, #32]
 8000910:	f107 0208 	add.w	r2, r7, #8
 8000914:	4413      	add	r3, r2
 8000916:	687a      	ldr	r2, [r7, #4]
 8000918:	6952      	ldr	r2, [r2, #20]
 800091a:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 800091c:	6a3b      	ldr	r3, [r7, #32]
 800091e:	3304      	adds	r3, #4
 8000920:	623b      	str	r3, [r7, #32]
	*(uint16_t*) (tx_buffer + index) = tag->Voltaje_Bat;
 8000922:	6a3b      	ldr	r3, [r7, #32]
 8000924:	f107 0208 	add.w	r2, r7, #8
 8000928:	4413      	add	r3, r2
 800092a:	687a      	ldr	r2, [r7, #4]
 800092c:	8a52      	ldrh	r2, [r2, #18]
 800092e:	801a      	strh	r2, [r3, #0]
//	tx_buffer[index++] = tag->raw_battery_voltage;
//	tx_buffer[index++] = tag->calibrated_battery_voltage;
//	tx_buffer[index++] = tag->raw_temperature;
//	tx_buffer[index++] = tag->calibrateds_temperature;

	if (dwt_writetxdata(tx_buffer_size, tx_buffer, 0) == DWT_ERROR) /* Zero offset in TX buffer. */ //MODIFICAR TAMAÃ‘O DE BUFFER
 8000930:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000934:	b29b      	uxth	r3, r3
 8000936:	f107 0108 	add.w	r1, r7, #8
 800093a:	2200      	movs	r2, #0
 800093c:	4618      	mov	r0, r3
 800093e:	f002 f991 	bl	8002c64 <dwt_writetxdata>
 8000942:	4603      	mov	r3, r0
 8000944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000948:	d101      	bne.n	800094e <process_first_tag_information+0x13e>
		return (TAG_TX_ERROR);
 800094a:	2307      	movs	r3, #7
 800094c:	e013      	b.n	8000976 <process_first_tag_information+0x166>
	dwt_writetxfctrl(tx_buffer_size + 2, 0, 1);
 800094e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000952:	b29b      	uxth	r3, r3
 8000954:	3302      	adds	r3, #2
 8000956:	b29b      	uxth	r3, r3
 8000958:	2201      	movs	r2, #1
 800095a:	2100      	movs	r1, #0
 800095c:	4618      	mov	r0, r3
 800095e:	f002 f9bf 	bl	8002ce0 <dwt_writetxfctrl>
	/*DWT_START_TX_DELAYED DWT_START_TX_IMMEDIATE*/
	if (dwt_starttx(DWT_START_TX_DELAYED) == DWT_ERROR)
 8000962:	2001      	movs	r0, #1
 8000964:	f002 fbe6 	bl	8003134 <dwt_starttx>
 8000968:	4603      	mov	r3, r0
 800096a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800096e:	d101      	bne.n	8000974 <process_first_tag_information+0x164>
		return (TAG_TX_ERROR);
 8000970:	2307      	movs	r3, #7
 8000972:	e000      	b.n	8000976 <process_first_tag_information+0x166>
	//return (TAG_WAIT_FOR_FIRST_DETECTION);
	return (TAG_WAIT_FOR_TIMESTAMPT_QUERY);
 8000974:	230b      	movs	r3, #11
}
 8000976:	4618      	mov	r0, r3
 8000978:	3738      	adds	r7, #56	@ 0x38
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	036d8168 	.word	0x036d8168

08000984 <process_queried_tag_information>:

TAG_STATUS_t process_queried_tag_information(TAG_t *tag) {
 8000984:	b580      	push	{r7, lr}
 8000986:	b088      	sub	sp, #32
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
	TAG_STATUS_t status_reg = 0;
 800098c:	2300      	movs	r3, #0
 800098e:	77fb      	strb	r3, [r7, #31]


	start_tag_reception_inmediate(0, 0);
 8000990:	2100      	movs	r1, #0
 8000992:	2000      	movs	r0, #0
 8000994:	f000 f8ec 	bl	8000b70 <start_tag_reception_inmediate>
	status_reg = wait_rx_data();
 8000998:	f000 f902 	bl	8000ba0 <wait_rx_data>
 800099c:	4603      	mov	r3, r0
 800099e:	77fb      	strb	r3, [r7, #31]
	if (status_reg != TAG_RX_CRC_VALID)
 80009a0:	7ffb      	ldrb	r3, [r7, #31]
 80009a2:	2b03      	cmp	r3, #3
 80009a4:	d001      	beq.n	80009aa <process_queried_tag_information+0x26>
		return (status_reg);
 80009a6:	7ffb      	ldrb	r3, [r7, #31]
 80009a8:	e03d      	b.n	8000a26 <process_queried_tag_information+0xa2>

	uint32_t rx_buffer_size = dwt_read32bitreg(RX_FINFO_ID) & FRAME_LEN_MAX_EX;
 80009aa:	2100      	movs	r1, #0
 80009ac:	204c      	movs	r0, #76	@ 0x4c
 80009ae:	f001 fda0 	bl	80024f2 <dwt_read32bitoffsetreg>
 80009b2:	4603      	mov	r3, r0
 80009b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80009b8:	61bb      	str	r3, [r7, #24]
	uint8_t rx_buffer[5];
	if (rx_buffer_size == 0)
 80009ba:	69bb      	ldr	r3, [r7, #24]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d101      	bne.n	80009c4 <process_queried_tag_information+0x40>
		return (TAG_RX_DATA_ZERO);
 80009c0:	2305      	movs	r3, #5
 80009c2:	e030      	b.n	8000a26 <process_queried_tag_information+0xa2>
	if ((rx_buffer_size < 5) && (tag->command != TAG_SET_SLEEP_MODE)) //Revisar
 80009c4:	69bb      	ldr	r3, [r7, #24]
 80009c6:	2b04      	cmp	r3, #4
 80009c8:	d805      	bhi.n	80009d6 <process_queried_tag_information+0x52>
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	7c1b      	ldrb	r3, [r3, #16]
 80009ce:	2b12      	cmp	r3, #18
 80009d0:	d001      	beq.n	80009d6 <process_queried_tag_information+0x52>
		return (TAG_WAIT_FOR_TIMESTAMPT_QUERY);
 80009d2:	230b      	movs	r3, #11
 80009d4:	e027      	b.n	8000a26 <process_queried_tag_information+0xa2>

	dwt_readrxdata(rx_buffer, (uint16_t) rx_buffer_size, 0);
 80009d6:	69bb      	ldr	r3, [r7, #24]
 80009d8:	b299      	uxth	r1, r3
 80009da:	f107 030c 	add.w	r3, r7, #12
 80009de:	2200      	movs	r2, #0
 80009e0:	4618      	mov	r0, r3
 80009e2:	f002 f9c5 	bl	8002d70 <dwt_readrxdata>

	tag->command = rx_buffer[0];
 80009e6:	7b3a      	ldrb	r2, [r7, #12]
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	741a      	strb	r2, [r3, #16]
	uint32_t received_id = *(uint32_t*) (rx_buffer + 1);
 80009ec:	f8d7 300d 	ldr.w	r3, [r7, #13]
 80009f0:	617b      	str	r3, [r7, #20]
	if (tag->id != received_id)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	697a      	ldr	r2, [r7, #20]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	d001      	beq.n	8000a00 <process_queried_tag_information+0x7c>
		return (TAG_RX_COMMAND_ERROR);
 80009fc:	2306      	movs	r3, #6
 80009fe:	e012      	b.n	8000a26 <process_queried_tag_information+0xa2>
	if (tag->command == TAG_TIMESTAMP_QUERY)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	7c1b      	ldrb	r3, [r3, #16]
 8000a04:	2b11      	cmp	r3, #17
 8000a06:	d104      	bne.n	8000a12 <process_queried_tag_information+0x8e>
		return (process_response(tag));
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f000 f811 	bl	8000a30 <process_response>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	e009      	b.n	8000a26 <process_queried_tag_information+0xa2>
	else if(tag->command == TAG_SET_SLEEP_MODE)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	7c1b      	ldrb	r3, [r3, #16]
 8000a16:	2b12      	cmp	r3, #18
 8000a18:	d104      	bne.n	8000a24 <process_queried_tag_information+0xa0>
		return (process_response(tag));
 8000a1a:	6878      	ldr	r0, [r7, #4]
 8000a1c:	f000 f808 	bl	8000a30 <process_response>
 8000a20:	4603      	mov	r3, r0
 8000a22:	e000      	b.n	8000a26 <process_queried_tag_information+0xa2>

	return(TAG_RX_COMMAND_ERROR);
 8000a24:	2306      	movs	r3, #6

}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3720      	adds	r7, #32
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
	...

08000a30 <process_response>:

TAG_STATUS_t process_response(TAG_t *tag) {
 8000a30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000a34:	b094      	sub	sp, #80	@ 0x50
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	6178      	str	r0, [r7, #20]
	uint8_t tx_buffer_size = TX_BUFFER_SIZE;
 8000a3a:	2311      	movs	r3, #17
 8000a3c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	uint8_t tx_buffer[TX_BUFFER_SIZE] = { 0 };
 8000a40:	2300      	movs	r3, #0
 8000a42:	61fb      	str	r3, [r7, #28]
 8000a44:	f107 0320 	add.w	r3, r7, #32
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]
 8000a50:	731a      	strb	r2, [r3, #12]
	int index = 0;
 8000a52:	2300      	movs	r3, #0
 8000a54:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint64_t poll_rx_timestamp = get_rx_timestamp_u64();
 8000a56:	f002 fe63 	bl	8003720 <get_rx_timestamp_u64>
 8000a5a:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40

	/** Set send time for response */
	uint32_t resp_tx_time = (uint32_t) ((poll_rx_timestamp
			+ ((POLL_RX_TO_RESP_TX_DLY_UUS_6M8) * UUS_TO_DWT_TIME))
 8000a5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8000a62:	4942      	ldr	r1, [pc, #264]	@ (8000b6c <process_response+0x13c>)
 8000a64:	eb12 0801 	adds.w	r8, r2, r1
 8000a68:	f143 0900 	adc.w	r9, r3, #0
			>> RESPONSE_TX_TIME_SHIFT_AMOUNT);
 8000a6c:	f04f 0200 	mov.w	r2, #0
 8000a70:	f04f 0300 	mov.w	r3, #0
 8000a74:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8000a78:	ea42 6209 	orr.w	r2, r2, r9, lsl #24
 8000a7c:	ea4f 2319 	mov.w	r3, r9, lsr #8
	uint32_t resp_tx_time = (uint32_t) ((poll_rx_timestamp
 8000a80:	4613      	mov	r3, r2
 8000a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
	dwt_setdelayedtrxtime(resp_tx_time);
 8000a84:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000a86:	f002 fb47 	bl	8003118 <dwt_setdelayedtrxtime>

	/** Calculate the response TX timestamp */
	uint64_t resp_tx_timestamp = (((uint64_t) (resp_tx_time
			& RESPONSE_TX_TIME_MASK_VALUE)) << RESPONSE_TX_TIME_SHIFT_AMOUNT)
 8000a8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	60bb      	str	r3, [r7, #8]
 8000a90:	60fa      	str	r2, [r7, #12]
 8000a92:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000a96:	460b      	mov	r3, r1
 8000a98:	ea4f 6b13 	mov.w	fp, r3, lsr #24
 8000a9c:	460b      	mov	r3, r1
 8000a9e:	ea4f 2a03 	mov.w	sl, r3, lsl #8
 8000aa2:	f42a 74ff 	bic.w	r4, sl, #510	@ 0x1fe
 8000aa6:	f024 0401 	bic.w	r4, r4, #1
 8000aaa:	f00b 05ff 	and.w	r5, fp, #255	@ 0xff
	uint64_t resp_tx_timestamp = (((uint64_t) (resp_tx_time
 8000aae:	f643 73f2 	movw	r3, #16370	@ 0x3ff2
 8000ab2:	18e3      	adds	r3, r4, r3
 8000ab4:	603b      	str	r3, [r7, #0]
 8000ab6:	f145 0300 	adc.w	r3, r5, #0
 8000aba:	607b      	str	r3, [r7, #4]
 8000abc:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000ac0:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
			+ TX_ANT_DLY_LP;
	/** Calculate the size needed for the response message buffer */
	index = 0;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	64bb      	str	r3, [r7, #72]	@ 0x48
	tx_buffer[index++] = tag->command;
 8000ac8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000aca:	1c5a      	adds	r2, r3, #1
 8000acc:	64ba      	str	r2, [r7, #72]	@ 0x48
 8000ace:	697a      	ldr	r2, [r7, #20]
 8000ad0:	7c12      	ldrb	r2, [r2, #16]
 8000ad2:	3340      	adds	r3, #64	@ 0x40
 8000ad4:	f107 0110 	add.w	r1, r7, #16
 8000ad8:	440b      	add	r3, r1
 8000ada:	f803 2c34 	strb.w	r2, [r3, #-52]
	*(uint32_t*) (tx_buffer + index) = poll_rx_timestamp;
 8000ade:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ae0:	f107 021c 	add.w	r2, r7, #28
 8000ae4:	4413      	add	r3, r2
 8000ae6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000ae8:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000aea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000aec:	3304      	adds	r3, #4
 8000aee:	64bb      	str	r3, [r7, #72]	@ 0x48
	*(uint32_t*) (tx_buffer + index) = resp_tx_timestamp;
 8000af0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000af2:	f107 021c 	add.w	r2, r7, #28
 8000af6:	4413      	add	r3, r2
 8000af8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000afa:	601a      	str	r2, [r3, #0]
	index += sizeof(uint32_t);
 8000afc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000afe:	3304      	adds	r3, #4
 8000b00:	64bb      	str	r3, [r7, #72]	@ 0x48
	*(uint16_t*) (tx_buffer + index) = tag->Voltaje_Bat;
 8000b02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000b04:	f107 021c 	add.w	r2, r7, #28
 8000b08:	4413      	add	r3, r2
 8000b0a:	697a      	ldr	r2, [r7, #20]
 8000b0c:	8a52      	ldrh	r2, [r2, #18]
 8000b0e:	801a      	strh	r2, [r3, #0]

	tag->poll_rx_timestamp = poll_rx_timestamp;
 8000b10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	619a      	str	r2, [r3, #24]
	tag->resp_tx_timestamp = resp_tx_timestamp;
 8000b16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	615a      	str	r2, [r3, #20]

	if (dwt_writetxdata(tx_buffer_size, tx_buffer, 0) == DWT_ERROR) /* Zero offset in TX buffer. */
 8000b1c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000b20:	b29b      	uxth	r3, r3
 8000b22:	f107 011c 	add.w	r1, r7, #28
 8000b26:	2200      	movs	r2, #0
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f002 f89b 	bl	8002c64 <dwt_writetxdata>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b34:	d101      	bne.n	8000b3a <process_response+0x10a>
		return (TAG_TX_ERROR);
 8000b36:	2307      	movs	r3, #7
 8000b38:	e013      	b.n	8000b62 <process_response+0x132>
	dwt_writetxfctrl(tx_buffer_size + 2, 0, 1);
 8000b3a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000b3e:	b29b      	uxth	r3, r3
 8000b40:	3302      	adds	r3, #2
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	2201      	movs	r2, #1
 8000b46:	2100      	movs	r1, #0
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f002 f8c9 	bl	8002ce0 <dwt_writetxfctrl>
	/*DWT_START_TX_DELAYED DWT_START_TX_IMMEDIATE*/
	if (dwt_starttx(DWT_START_TX_DELAYED) == DWT_ERROR)
 8000b4e:	2001      	movs	r0, #1
 8000b50:	f002 faf0 	bl	8003134 <dwt_starttx>
 8000b54:	4603      	mov	r3, r0
 8000b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b5a:	d101      	bne.n	8000b60 <process_response+0x130>
		return (TAG_TX_ERROR);
 8000b5c:	2307      	movs	r3, #7
 8000b5e:	e000      	b.n	8000b62 <process_response+0x132>

	return (TAG_TX_SUCCESS);
 8000b60:	230c      	movs	r3, #12
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3750      	adds	r7, #80	@ 0x50
 8000b66:	46bd      	mov	sp, r7
 8000b68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000b6c:	036d8168 	.word	0x036d8168

08000b70 <start_tag_reception_inmediate>:
	tx->resp_tx_timestamp = resp_tx_timestamp;

	return (tx->buffer_size);
}

void start_tag_reception_inmediate(uint8_t preamble_timeout, uint8_t rx_timeout) {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	460a      	mov	r2, r1
 8000b7a:	71fb      	strb	r3, [r7, #7]
 8000b7c:	4613      	mov	r3, r2
 8000b7e:	71bb      	strb	r3, [r7, #6]

	/* Loop forever responding to ranging requests. */
	dwt_setpreambledetecttimeout(preamble_timeout);
 8000b80:	79fb      	ldrb	r3, [r7, #7]
 8000b82:	b29b      	uxth	r3, r3
 8000b84:	4618      	mov	r0, r3
 8000b86:	f002 fc45 	bl	8003414 <dwt_setpreambledetecttimeout>
	/* Clear reception timeout to start next ranging process. */
	dwt_setrxtimeout(rx_timeout);
 8000b8a:	79bb      	ldrb	r3, [r7, #6]
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f002 fc21 	bl	80033d4 <dwt_setrxtimeout>
	/* Activate reception immediately. */
	dwt_rxenable(DWT_START_RX_IMMEDIATE);
 8000b92:	2000      	movs	r0, #0
 8000b94:	f002 fba2 	bl	80032dc <dwt_rxenable>
	/* Poll for reception of a frame or error/timeout. See NOTE 8 below. */
}
 8000b98:	bf00      	nop
 8000b9a:	3708      	adds	r7, #8
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <wait_rx_data>:

#define RX_DATA_TIMEOUT_MS 1000 // Timeout in milliseconds

TAG_STATUS_t wait_rx_data() {
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
	uint32_t status_reg;
	uint32_t start_time = HAL_GetTick(); // Get the current time in milliseconds
 8000ba6:	f002 ff45 	bl	8003a34 <HAL_GetTick>
 8000baa:	6078      	str	r0, [r7, #4]
	uint8_t timeout_reached = 0;
 8000bac:	2300      	movs	r3, #0
 8000bae:	72fb      	strb	r3, [r7, #11]

	while (!timeout_reached) {
 8000bb0:	e013      	b.n	8000bda <wait_rx_data+0x3a>
		if (((status_reg = dwt_read32bitreg(SYS_STATUS_ID))
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	2044      	movs	r0, #68	@ 0x44
 8000bb6:	f001 fc9c 	bl	80024f2 <dwt_read32bitoffsetreg>
 8000bba:	60f8      	str	r0, [r7, #12]
				& (SYS_STATUS_RXFCG_BIT_MASK | SYS_STATUS_ALL_RX_TO
 8000bbc:	68fa      	ldr	r2, [r7, #12]
 8000bbe:	4b24      	ldr	r3, [pc, #144]	@ (8000c50 <wait_rx_data+0xb0>)
 8000bc0:	4013      	ands	r3, r2
		if (((status_reg = dwt_read32bitreg(SYS_STATUS_ID))
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d10d      	bne.n	8000be2 <wait_rx_data+0x42>
						| SYS_STATUS_ALL_RX_ERR))) {
			break; // Exit the loop if one of the conditions is met
		}

		// Check for timeout
		if ((HAL_GetTick() - start_time) >= RX_DATA_TIMEOUT_MS) {
 8000bc6:	f002 ff35 	bl	8003a34 <HAL_GetTick>
 8000bca:	4602      	mov	r2, r0
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	1ad3      	subs	r3, r2, r3
 8000bd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000bd4:	d301      	bcc.n	8000bda <wait_rx_data+0x3a>
			timeout_reached = 1;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	72fb      	strb	r3, [r7, #11]
	while (!timeout_reached) {
 8000bda:	7afb      	ldrb	r3, [r7, #11]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d0e8      	beq.n	8000bb2 <wait_rx_data+0x12>
 8000be0:	e000      	b.n	8000be4 <wait_rx_data+0x44>
			break; // Exit the loop if one of the conditions is met
 8000be2:	bf00      	nop
		}
	}

	if (timeout_reached) {
 8000be4:	7afb      	ldrb	r3, [r7, #11]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <wait_rx_data+0x4e>
		// Handle timeout
		return TAG_RX_TIMEOUT;
 8000bea:	2302      	movs	r3, #2
 8000bec:	e02b      	b.n	8000c46 <wait_rx_data+0xa6>
	}

	// Check for receive errors
	if ((status_reg & SYS_STATUS_ALL_RX_ERR)) {
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	4b18      	ldr	r3, [pc, #96]	@ (8000c54 <wait_rx_data+0xb4>)
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d006      	beq.n	8000c06 <wait_rx_data+0x66>
		dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_ERR);
 8000bf8:	4a16      	ldr	r2, [pc, #88]	@ (8000c54 <wait_rx_data+0xb4>)
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	2044      	movs	r0, #68	@ 0x44
 8000bfe:	f001 fcca 	bl	8002596 <dwt_write32bitoffsetreg>
		return TAG_RX_ERROR;
 8000c02:	2304      	movs	r3, #4
 8000c04:	e01f      	b.n	8000c46 <wait_rx_data+0xa6>
	}

	// Check for receive timeouts
	if ((status_reg & SYS_STATUS_ALL_RX_TO)) {
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	f403 1308 	and.w	r3, r3, #2228224	@ 0x220000
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d007      	beq.n	8000c20 <wait_rx_data+0x80>
		dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO);
 8000c10:	f44f 1208 	mov.w	r2, #2228224	@ 0x220000
 8000c14:	2100      	movs	r1, #0
 8000c16:	2044      	movs	r0, #68	@ 0x44
 8000c18:	f001 fcbd 	bl	8002596 <dwt_write32bitoffsetreg>
		return TAG_RX_TIMEOUT;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	e012      	b.n	8000c46 <wait_rx_data+0xa6>
	}

	if ((status_reg & SYS_STATUS_RXFCG_BIT_MASK)) {
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d006      	beq.n	8000c38 <wait_rx_data+0x98>
		// Clear RX error/timeout events in the DW IC status register
		dwt_write32bitreg(SYS_STATUS_ID,
 8000c2a:	4a0b      	ldr	r2, [pc, #44]	@ (8000c58 <wait_rx_data+0xb8>)
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	2044      	movs	r0, #68	@ 0x44
 8000c30:	f001 fcb1 	bl	8002596 <dwt_write32bitoffsetreg>
				SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
		return TAG_RX_CRC_VALID;
 8000c34:	2303      	movs	r3, #3
 8000c36:	e006      	b.n	8000c46 <wait_rx_data+0xa6>
	}

	// Clear good RX frame event in the DW IC status register
	dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG_BIT_MASK);
 8000c38:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	2044      	movs	r0, #68	@ 0x44
 8000c40:	f001 fca9 	bl	8002596 <dwt_write32bitoffsetreg>

	return TAG_NO_RXCG_DETECTED;
 8000c44:	2301      	movs	r3, #1
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3710      	adds	r7, #16
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	2427d000 	.word	0x2427d000
 8000c54:	24059000 	.word	0x24059000
 8000c58:	24279000 	.word	0x24279000

08000c5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c5e:	b099      	sub	sp, #100	@ 0x64
 8000c60:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	HAL_DeInit();
 8000c62:	f002 fe15 	bl	8003890 <HAL_DeInit>
	HAL_RCC_DeInit();
 8000c66:	f004 f941 	bl	8004eec <HAL_RCC_DeInit>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c6a:	f002 fde1 	bl	8003830 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c6e:	f000 f9c7 	bl	8001000 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c72:	f000 fb73 	bl	800135c <_ZL12MX_GPIO_Initv>
  MX_FLASH_Init();
 8000c76:	f000 fa2e 	bl	80010d6 <_ZL13MX_FLASH_Initv>
  MX_I2C1_Init();
 8000c7a:	f000 fa49 	bl	8001110 <_ZL12MX_I2C1_Initv>
  MX_SPI2_Init();
 8000c7e:	f000 fa95 	bl	80011ac <_ZL12MX_SPI2_Initv>
  MX_TIM2_Init();
 8000c82:	f000 fb0b 	bl	800129c <_ZL12MX_TIM2_Initv>
  /* USER CODE BEGIN 2 */
  pins.turnOn(NLP);
 8000c86:	4b9b      	ldr	r3, [pc, #620]	@ (8000ef4 <main+0x298>)
 8000c88:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000c8c:	489a      	ldr	r0, [pc, #616]	@ (8000ef8 <main+0x29c>)
 8000c8e:	f7ff fb6b 	bl	8000368 <_ZN11GpioHandler6turnOnE4Gpio>
  pins.turnOff(NCE);
 8000c92:	4b9a      	ldr	r3, [pc, #616]	@ (8000efc <main+0x2a0>)
 8000c94:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000c98:	4897      	ldr	r0, [pc, #604]	@ (8000ef8 <main+0x29c>)
 8000c9a:	f7ff fb76 	bl	800038a <_ZN11GpioHandler7turnOffE4Gpio>

  //battery_charger.register_init_all();
  battery_charger.register_init_all_2();
 8000c9e:	4898      	ldr	r0, [pc, #608]	@ (8000f00 <main+0x2a4>)
 8000ca0:	f7ff fc96 	bl	80005d0 <_ZN7Bq2515519register_init_all_2Ev>

	//HAL_GPIO_WritePin(GPIOA, DW3000_RST_Pin, GPIO_PIN_SET);
	/*Local device data, can be an array to support multiple DW3000 testing applications/platforms */

	dwt_local_data_t dwt_local_data;
	pdw3000local = &dwt_local_data;
 8000ca4:	4a97      	ldr	r2, [pc, #604]	@ (8000f04 <main+0x2a8>)
 8000ca6:	f107 0310 	add.w	r3, r7, #16
 8000caa:	6013      	str	r3, [r2, #0]
	/* Default communication configuration. We use default non-STS DW mode. */
	dwt_config_t defatult_dwt_config = { 5, /* Channel number. */
 8000cac:	4b96      	ldr	r3, [pc, #600]	@ (8000f08 <main+0x2ac>)
 8000cae:	463e      	mov	r6, r7
 8000cb0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cb2:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	static dwt_txconfig_t defatult_dwt_txconfig = { 0x34, /* PG delay. */
	0xfdfdfdfd, /* TX power. */
	0x0 /*PG count*/
	};

	hw.spi = &hspi2;
 8000cb6:	4b95      	ldr	r3, [pc, #596]	@ (8000f0c <main+0x2b0>)
 8000cb8:	4a95      	ldr	r2, [pc, #596]	@ (8000f10 <main+0x2b4>)
 8000cba:	601a      	str	r2, [r3, #0]
	hw.nrstPin = DW3000_RST_RCV_Pin;
 8000cbc:	4b93      	ldr	r3, [pc, #588]	@ (8000f0c <main+0x2b0>)
 8000cbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cc2:	821a      	strh	r2, [r3, #16]
	hw.nrstPort = DW3000_RST_RCV_GPIO_Port;
 8000cc4:	4b91      	ldr	r3, [pc, #580]	@ (8000f0c <main+0x2b0>)
 8000cc6:	4a93      	ldr	r2, [pc, #588]	@ (8000f14 <main+0x2b8>)
 8000cc8:	60da      	str	r2, [r3, #12]
	hw.nssPin = SPI2_CS_Pin;
 8000cca:	4b90      	ldr	r3, [pc, #576]	@ (8000f0c <main+0x2b0>)
 8000ccc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000cd0:	811a      	strh	r2, [r3, #8]
	hw.nssPort = SPI2_CS_GPIO_Port;
 8000cd2:	4b8e      	ldr	r3, [pc, #568]	@ (8000f0c <main+0x2b0>)
 8000cd4:	4a90      	ldr	r2, [pc, #576]	@ (8000f18 <main+0x2bc>)
 8000cd6:	605a      	str	r2, [r3, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) "\n\rDEV_UWB3000F00 init\n\r", //este micro no tiene conexion UART
			(uint16_t) strlen("\n\rDEV_UWB3000F00 init\n\r"),
			HAL_MAX_DELAY);
	*/

	HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 8000cd8:	4b8c      	ldr	r3, [pc, #560]	@ (8000f0c <main+0x2b0>)
 8000cda:	68db      	ldr	r3, [r3, #12]
 8000cdc:	4a8b      	ldr	r2, [pc, #556]	@ (8000f0c <main+0x2b0>)
 8000cde:	8a11      	ldrh	r1, [r2, #16]
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f003 fa7e 	bl	80041e4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000ce8:	2001      	movs	r0, #1
 8000cea:	f002 feaf 	bl	8003a4c <HAL_Delay>
	HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 8000cee:	4b87      	ldr	r3, [pc, #540]	@ (8000f0c <main+0x2b0>)
 8000cf0:	68db      	ldr	r3, [r3, #12]
 8000cf2:	4a86      	ldr	r2, [pc, #536]	@ (8000f0c <main+0x2b0>)
 8000cf4:	8a11      	ldrh	r1, [r2, #16]
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f003 fa73 	bl	80041e4 <HAL_GPIO_WritePin>
	if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig, &dwt_local_data,running_device, RATE_6M8) == 1)
 8000cfe:	4b87      	ldr	r3, [pc, #540]	@ (8000f1c <main+0x2c0>)
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	f107 0210 	add.w	r2, r7, #16
 8000d06:	4638      	mov	r0, r7
 8000d08:	2100      	movs	r1, #0
 8000d0a:	9100      	str	r1, [sp, #0]
 8000d0c:	4984      	ldr	r1, [pc, #528]	@ (8000f20 <main+0x2c4>)
 8000d0e:	f000 ffcd 	bl	8001cac <tag_init>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	bf0c      	ite	eq
 8000d18:	2301      	moveq	r3, #1
 8000d1a:	2300      	movne	r3, #0
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <main+0xca>
		Error_Handler();
 8000d22:	f000 fc25 	bl	8001570 <Error_Handler>

	/* Frames used in the ranging process. See NOTE 2 below. */

	/* Hold copy of status register state here for reference so that it can be examined at a debug breakpoint. */
	tag = (TAG_t *) malloc(sizeof(TAG_t));
 8000d26:	2020      	movs	r0, #32
 8000d28:	f007 feca 	bl	8008ac0 <malloc>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	461a      	mov	r2, r3
 8000d30:	4b7c      	ldr	r3, [pc, #496]	@ (8000f24 <main+0x2c8>)
 8000d32:	601a      	str	r2, [r3, #0]
	if (tag == NULL)
 8000d34:	4b7b      	ldr	r3, [pc, #492]	@ (8000f24 <main+0x2c8>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d101      	bne.n	8000d40 <main+0xe4>
		Error_Handler();
 8000d3c:	f000 fc18 	bl	8001570 <Error_Handler>

	tag->readings = 0;
 8000d40:	4b78      	ldr	r3, [pc, #480]	@ (8000f24 <main+0x2c8>)
 8000d42:	6819      	ldr	r1, [r3, #0]
 8000d44:	f04f 0200 	mov.w	r2, #0
 8000d48:	f04f 0300 	mov.w	r3, #0
 8000d4c:	e9c1 2302 	strd	r2, r3, [r1, #8]
	tag->id = 0;
 8000d50:	4b74      	ldr	r3, [pc, #464]	@ (8000f24 <main+0x2c8>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
	tag->resp_tx_time = 0;
 8000d58:	4b72      	ldr	r3, [pc, #456]	@ (8000f24 <main+0x2c8>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	61da      	str	r2, [r3, #28]
	tag->resp_tx_timestamp = 0;
 8000d60:	4b70      	ldr	r3, [pc, #448]	@ (8000f24 <main+0x2c8>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2200      	movs	r2, #0
 8000d66:	615a      	str	r2, [r3, #20]
	tag->poll_rx_timestamp = 0;
 8000d68:	4b6e      	ldr	r3, [pc, #440]	@ (8000f24 <main+0x2c8>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	619a      	str	r2, [r3, #24]
	tag->Voltaje_Bat = 0;
 8000d70:	4b6c      	ldr	r3, [pc, #432]	@ (8000f24 <main+0x2c8>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	2200      	movs	r2, #0
 8000d76:	825a      	strh	r2, [r3, #18]

	tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 8000d78:	4b6b      	ldr	r3, [pc, #428]	@ (8000f28 <main+0x2cc>)
 8000d7a:	220a      	movs	r2, #10
 8000d7c:	701a      	strb	r2, [r3, #0]
	tag->id = _dwt_otpread(PARTID_ADDRESS);
 8000d7e:	4b69      	ldr	r3, [pc, #420]	@ (8000f24 <main+0x2c8>)
 8000d80:	681e      	ldr	r6, [r3, #0]
 8000d82:	2006      	movs	r0, #6
 8000d84:	f002 f894 	bl	8002eb0 <_dwt_otpread>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	6033      	str	r3, [r6, #0]
//	tag->calibrateds_temperature = _dwt_otpread(VTEMP_ADDRESS);
//	tag->calibrated_battery_voltage = _dwt_otpread(VBAT_ADDRESS);
//	uint16_t read_temp_vbat = dwt_readtempvbat();
//	tag->raw_temperature = (uint8_t) (read_temp_vbat >> 8);
//	tag->raw_battery_voltage = (uint8_t) (read_temp_vbat);
	dwt_configuresleep(DWT_RUNSAR, DWT_WAKE_WUP);
 8000d8c:	2110      	movs	r1, #16
 8000d8e:	2002      	movs	r0, #2
 8000d90:	f002 f8d0 	bl	8002f34 <dwt_configuresleep>
	dwt_configuresleepcnt(4095);
 8000d94:	f640 70ff 	movw	r0, #4095	@ 0xfff
 8000d98:	f002 f8b2 	bl	8002f00 <dwt_configuresleepcnt>
	//dwt_setsniffmode(1, 2, 200);

	uint32_t query_timeout = 10000;
 8000d9c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000da0:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t query_ticks;
	HAL_TIM_Base_Start_IT(&htim2);
 8000da2:	4862      	ldr	r0, [pc, #392]	@ (8000f2c <main+0x2d0>)
 8000da4:	f007 f8a6 	bl	8007ef4 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	if (tag_status == TAG_WAIT_FOR_FIRST_DETECTION) {
 8000da8:	4b5f      	ldr	r3, [pc, #380]	@ (8000f28 <main+0x2cc>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	2b0a      	cmp	r3, #10
 8000dae:	d13f      	bne.n	8000e30 <main+0x1d4>
		//debug(tag, tag_status);

		tag_status = process_first_tag_information(tag);
 8000db0:	4b5c      	ldr	r3, [pc, #368]	@ (8000f24 <main+0x2c8>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4618      	mov	r0, r3
 8000db6:	f7ff fd2b 	bl	8000810 <process_first_tag_information>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4b5a      	ldr	r3, [pc, #360]	@ (8000f28 <main+0x2cc>)
 8000dc0:	701a      	strb	r2, [r3, #0]
		//debug(tag, tag_status);
		if (tag_status != TAG_WAIT_FOR_TIMESTAMPT_QUERY){
 8000dc2:	4b59      	ldr	r3, [pc, #356]	@ (8000f28 <main+0x2cc>)
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	2b0b      	cmp	r3, #11
 8000dc8:	d02a      	beq.n	8000e20 <main+0x1c4>
			tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 8000dca:	4b57      	ldr	r3, [pc, #348]	@ (8000f28 <main+0x2cc>)
 8000dcc:	220a      	movs	r2, #10
 8000dce:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 8000dd0:	4b4e      	ldr	r3, [pc, #312]	@ (8000f0c <main+0x2b0>)
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	4a4d      	ldr	r2, [pc, #308]	@ (8000f0c <main+0x2b0>)
 8000dd6:	8a11      	ldrh	r1, [r2, #16]
 8000dd8:	2200      	movs	r2, #0
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f003 fa02 	bl	80041e4 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8000de0:	2001      	movs	r0, #1
 8000de2:	f002 fe33 	bl	8003a4c <HAL_Delay>
			HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 8000de6:	4b49      	ldr	r3, [pc, #292]	@ (8000f0c <main+0x2b0>)
 8000de8:	68db      	ldr	r3, [r3, #12]
 8000dea:	4a48      	ldr	r2, [pc, #288]	@ (8000f0c <main+0x2b0>)
 8000dec:	8a11      	ldrh	r1, [r2, #16]
 8000dee:	2201      	movs	r2, #1
 8000df0:	4618      	mov	r0, r3
 8000df2:	f003 f9f7 	bl	80041e4 <HAL_GPIO_WritePin>
			if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 8000df6:	4b49      	ldr	r3, [pc, #292]	@ (8000f1c <main+0x2c0>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	f107 0210 	add.w	r2, r7, #16
 8000dfe:	4638      	mov	r0, r7
 8000e00:	2100      	movs	r1, #0
 8000e02:	9100      	str	r1, [sp, #0]
 8000e04:	4946      	ldr	r1, [pc, #280]	@ (8000f20 <main+0x2c4>)
 8000e06:	f000 ff51 	bl	8001cac <tag_init>
 8000e0a:	4603      	mov	r3, r0
					&dwt_local_data, running_device, RATE_6M8) == 1)
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	bf0c      	ite	eq
 8000e10:	2301      	moveq	r3, #1
 8000e12:	2300      	movne	r3, #0
 8000e14:	b2db      	uxtb	r3, r3
			if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d0c6      	beq.n	8000da8 <main+0x14c>
				Error_Handler();
 8000e1a:	f000 fba9 	bl	8001570 <Error_Handler>
 8000e1e:	e7c3      	b.n	8000da8 <main+0x14c>
		}
		else if (tag_status == TAG_WAIT_FOR_TIMESTAMPT_QUERY)
 8000e20:	4b41      	ldr	r3, [pc, #260]	@ (8000f28 <main+0x2cc>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	2b0b      	cmp	r3, #11
 8000e26:	d1bf      	bne.n	8000da8 <main+0x14c>
			query_ticks = HAL_GetTick();
 8000e28:	f002 fe04 	bl	8003a34 <HAL_GetTick>
 8000e2c:	6578      	str	r0, [r7, #84]	@ 0x54
 8000e2e:	e7bb      	b.n	8000da8 <main+0x14c>

	}
	else if (tag_status == TAG_WAIT_FOR_TIMESTAMPT_QUERY) {
 8000e30:	4b3d      	ldr	r3, [pc, #244]	@ (8000f28 <main+0x2cc>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b0b      	cmp	r3, #11
 8000e36:	f040 8096 	bne.w	8000f66 <main+0x30a>

		if(flags == 0x80){
 8000e3a:	4b3d      	ldr	r3, [pc, #244]	@ (8000f30 <main+0x2d4>)
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	2b80      	cmp	r3, #128	@ 0x80
 8000e40:	d109      	bne.n	8000e56 <main+0x1fa>
			flags = 0;
 8000e42:	4b3b      	ldr	r3, [pc, #236]	@ (8000f30 <main+0x2d4>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	701a      	strb	r2, [r3, #0]
			tag->Voltaje_Bat = battery_charger.register_adc_bat();//register_adc_bat(0x42, 0x43);
 8000e48:	4b36      	ldr	r3, [pc, #216]	@ (8000f24 <main+0x2c8>)
 8000e4a:	681e      	ldr	r6, [r3, #0]
 8000e4c:	482c      	ldr	r0, [pc, #176]	@ (8000f00 <main+0x2a4>)
 8000e4e:	f7ff fb63 	bl	8000518 <_ZN7Bq2515516register_adc_batEv>
 8000e52:	4603      	mov	r3, r0
 8000e54:	8273      	strh	r3, [r6, #18]
		}

		tag_status = process_queried_tag_information(tag);
 8000e56:	4b33      	ldr	r3, [pc, #204]	@ (8000f24 <main+0x2c8>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f7ff fd92 	bl	8000984 <process_queried_tag_information>
 8000e60:	4603      	mov	r3, r0
 8000e62:	461a      	mov	r2, r3
 8000e64:	4b30      	ldr	r3, [pc, #192]	@ (8000f28 <main+0x2cc>)
 8000e66:	701a      	strb	r2, [r3, #0]

		if (tag_status == TAG_TX_SUCCESS) {
 8000e68:	4b2f      	ldr	r3, [pc, #188]	@ (8000f28 <main+0x2cc>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	2b0c      	cmp	r3, #12
 8000e6e:	d111      	bne.n	8000e94 <main+0x238>
			if (tag->command == TAG_TIMESTAMP_QUERY)
 8000e70:	4b2c      	ldr	r3, [pc, #176]	@ (8000f24 <main+0x2c8>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	7c1b      	ldrb	r3, [r3, #16]
 8000e76:	2b11      	cmp	r3, #17
 8000e78:	d103      	bne.n	8000e82 <main+0x226>
				tag_status = TAG_WAIT_FOR_TIMESTAMPT_QUERY;
 8000e7a:	4b2b      	ldr	r3, [pc, #172]	@ (8000f28 <main+0x2cc>)
 8000e7c:	220b      	movs	r2, #11
 8000e7e:	701a      	strb	r2, [r3, #0]
 8000e80:	e05f      	b.n	8000f42 <main+0x2e6>
			else if (tag->command == TAG_SET_SLEEP_MODE)
 8000e82:	4b28      	ldr	r3, [pc, #160]	@ (8000f24 <main+0x2c8>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	7c1b      	ldrb	r3, [r3, #16]
 8000e88:	2b12      	cmp	r3, #18
 8000e8a:	d15a      	bne.n	8000f42 <main+0x2e6>
				tag_status = TAG_SLEEP;
 8000e8c:	4b26      	ldr	r3, [pc, #152]	@ (8000f28 <main+0x2cc>)
 8000e8e:	2208      	movs	r2, #8
 8000e90:	701a      	strb	r2, [r3, #0]
 8000e92:	e056      	b.n	8000f42 <main+0x2e6>
		}
		else if (tag_status == TAG_RX_COMMAND_ERROR){
 8000e94:	4b24      	ldr	r3, [pc, #144]	@ (8000f28 <main+0x2cc>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	2b06      	cmp	r3, #6
 8000e9a:	d14b      	bne.n	8000f34 <main+0x2d8>
			HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 8000e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f0c <main+0x2b0>)
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	4a1a      	ldr	r2, [pc, #104]	@ (8000f0c <main+0x2b0>)
 8000ea2:	8a11      	ldrh	r1, [r2, #16]
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f003 f99c 	bl	80041e4 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8000eac:	2001      	movs	r0, #1
 8000eae:	f002 fdcd 	bl	8003a4c <HAL_Delay>
			HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 8000eb2:	4b16      	ldr	r3, [pc, #88]	@ (8000f0c <main+0x2b0>)
 8000eb4:	68db      	ldr	r3, [r3, #12]
 8000eb6:	4a15      	ldr	r2, [pc, #84]	@ (8000f0c <main+0x2b0>)
 8000eb8:	8a11      	ldrh	r1, [r2, #16]
 8000eba:	2201      	movs	r2, #1
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f003 f991 	bl	80041e4 <HAL_GPIO_WritePin>
			if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 8000ec2:	4b16      	ldr	r3, [pc, #88]	@ (8000f1c <main+0x2c0>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	f107 0210 	add.w	r2, r7, #16
 8000eca:	4638      	mov	r0, r7
 8000ecc:	2100      	movs	r1, #0
 8000ece:	9100      	str	r1, [sp, #0]
 8000ed0:	4913      	ldr	r1, [pc, #76]	@ (8000f20 <main+0x2c4>)
 8000ed2:	f000 feeb 	bl	8001cac <tag_init>
 8000ed6:	4603      	mov	r3, r0
					&dwt_local_data, running_device, RATE_6M8) == 1)
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	bf0c      	ite	eq
 8000edc:	2301      	moveq	r3, #1
 8000ede:	2300      	movne	r3, #0
 8000ee0:	b2db      	uxtb	r3, r3
			if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <main+0x28e>
				Error_Handler();
 8000ee6:	f000 fb43 	bl	8001570 <Error_Handler>
			tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 8000eea:	4b0f      	ldr	r3, [pc, #60]	@ (8000f28 <main+0x2cc>)
 8000eec:	220a      	movs	r2, #10
 8000eee:	701a      	strb	r2, [r3, #0]
 8000ef0:	e027      	b.n	8000f42 <main+0x2e6>
 8000ef2:	bf00      	nop
 8000ef4:	200002f0 	.word	0x200002f0
 8000ef8:	20000300 	.word	0x20000300
 8000efc:	200002e8 	.word	0x200002e8
 8000f00:	20000308 	.word	0x20000308
 8000f04:	200000ac 	.word	0x200000ac
 8000f08:	08009a10 	.word	0x08009a10
 8000f0c:	20000098 	.word	0x20000098
 8000f10:	20000208 	.word	0x20000208
 8000f14:	42021000 	.word	0x42021000
 8000f18:	42020c00 	.word	0x42020c00
 8000f1c:	20000000 	.word	0x20000000
 8000f20:	20000004 	.word	0x20000004
 8000f24:	20000094 	.word	0x20000094
 8000f28:	200001b0 	.word	0x200001b0
 8000f2c:	20000298 	.word	0x20000298
 8000f30:	200002e4 	.word	0x200002e4
		}

		else if (tag_status != TAG_SLEEP)
 8000f34:	4b2d      	ldr	r3, [pc, #180]	@ (8000fec <main+0x390>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	2b08      	cmp	r3, #8
 8000f3a:	d002      	beq.n	8000f42 <main+0x2e6>
			tag_status = TAG_WAIT_FOR_TIMESTAMPT_QUERY;
 8000f3c:	4b2b      	ldr	r3, [pc, #172]	@ (8000fec <main+0x390>)
 8000f3e:	220b      	movs	r2, #11
 8000f40:	701a      	strb	r2, [r3, #0]

		//debug(tag, tag_status);

		if (HAL_GetTick() - query_ticks > query_timeout) {
 8000f42:	f002 fd77 	bl	8003a34 <HAL_GetTick>
 8000f46:	4602      	mov	r2, r0
 8000f48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f4a:	1ad3      	subs	r3, r2, r3
 8000f4c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000f4e:	429a      	cmp	r2, r3
 8000f50:	bf34      	ite	cc
 8000f52:	2301      	movcc	r3, #1
 8000f54:	2300      	movcs	r3, #0
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	f43f af25 	beq.w	8000da8 <main+0x14c>
			tag_status = TAG_SLEEP;
 8000f5e:	4b23      	ldr	r3, [pc, #140]	@ (8000fec <main+0x390>)
 8000f60:	2208      	movs	r2, #8
 8000f62:	701a      	strb	r2, [r3, #0]
 8000f64:	e720      	b.n	8000da8 <main+0x14c>
		}

	}
	else if (tag_status == TAG_SLEEP) {
 8000f66:	4b21      	ldr	r3, [pc, #132]	@ (8000fec <main+0x390>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	2b08      	cmp	r3, #8
 8000f6c:	f47f af1c 	bne.w	8000da8 <main+0x14c>

		tag->readings++;
 8000f70:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff0 <main+0x394>)
 8000f72:	6819      	ldr	r1, [r3, #0]
 8000f74:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8000f78:	1c54      	adds	r4, r2, #1
 8000f7a:	f143 0500 	adc.w	r5, r3, #0
 8000f7e:	e9c1 4502 	strd	r4, r5, [r1, #8]
		//debug(tag, tag_status);
		tag->readings = 0;
 8000f82:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff0 <main+0x394>)
 8000f84:	6819      	ldr	r1, [r3, #0]
 8000f86:	f04f 0200 	mov.w	r2, #0
 8000f8a:	f04f 0300 	mov.w	r3, #0
 8000f8e:	e9c1 2302 	strd	r2, r3, [r1, #8]
		HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_RESET);/* Target specific drive of RSTn line into DW IC low for a period. */
 8000f92:	4b18      	ldr	r3, [pc, #96]	@ (8000ff4 <main+0x398>)
 8000f94:	68db      	ldr	r3, [r3, #12]
 8000f96:	4a17      	ldr	r2, [pc, #92]	@ (8000ff4 <main+0x398>)
 8000f98:	8a11      	ldrh	r1, [r2, #16]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f003 f921 	bl	80041e4 <HAL_GPIO_WritePin>
		HAL_Delay(3000);
 8000fa2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000fa6:	f002 fd51 	bl	8003a4c <HAL_Delay>
		HAL_GPIO_WritePin(hw.nrstPort, hw.nrstPin, GPIO_PIN_SET);
 8000faa:	4b12      	ldr	r3, [pc, #72]	@ (8000ff4 <main+0x398>)
 8000fac:	68db      	ldr	r3, [r3, #12]
 8000fae:	4a11      	ldr	r2, [pc, #68]	@ (8000ff4 <main+0x398>)
 8000fb0:	8a11      	ldrh	r1, [r2, #16]
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f003 f915 	bl	80041e4 <HAL_GPIO_WritePin>
		if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 8000fba:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff8 <main+0x39c>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	f107 0210 	add.w	r2, r7, #16
 8000fc2:	4638      	mov	r0, r7
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	9100      	str	r1, [sp, #0]
 8000fc8:	490c      	ldr	r1, [pc, #48]	@ (8000ffc <main+0x3a0>)
 8000fca:	f000 fe6f 	bl	8001cac <tag_init>
 8000fce:	4603      	mov	r3, r0
				&dwt_local_data, running_device, RATE_6M8) == 1)
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	bf0c      	ite	eq
 8000fd4:	2301      	moveq	r3, #1
 8000fd6:	2300      	movne	r3, #0
 8000fd8:	b2db      	uxtb	r3, r3
		if (tag_init(&defatult_dwt_config, &defatult_dwt_txconfig,
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <main+0x386>
			Error_Handler();
 8000fde:	f000 fac7 	bl	8001570 <Error_Handler>
		//dwt_setsniffmode(1, 2, 200);
		tag_status = TAG_WAIT_FOR_FIRST_DETECTION;
 8000fe2:	4b02      	ldr	r3, [pc, #8]	@ (8000fec <main+0x390>)
 8000fe4:	220a      	movs	r2, #10
 8000fe6:	701a      	strb	r2, [r3, #0]
	if (tag_status == TAG_WAIT_FOR_FIRST_DETECTION) {
 8000fe8:	e6de      	b.n	8000da8 <main+0x14c>
 8000fea:	bf00      	nop
 8000fec:	200001b0 	.word	0x200001b0
 8000ff0:	20000094 	.word	0x20000094
 8000ff4:	20000098 	.word	0x20000098
 8000ff8:	20000000 	.word	0x20000000
 8000ffc:	20000004 	.word	0x20000004

08001000 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b09e      	sub	sp, #120	@ 0x78
 8001004:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001006:	f107 0318 	add.w	r3, r7, #24
 800100a:	2260      	movs	r2, #96	@ 0x60
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f007 ff2b 	bl	8008e6a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001014:	463b      	mov	r3, r7
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	605a      	str	r2, [r3, #4]
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	60da      	str	r2, [r3, #12]
 8001020:	611a      	str	r2, [r3, #16]
 8001022:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001024:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8001028:	f003 fed4 	bl	8004dd4 <HAL_PWREx_ControlVoltageScaling>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	bf14      	ite	ne
 8001032:	2301      	movne	r3, #1
 8001034:	2300      	moveq	r3, #0
 8001036:	b2db      	uxtb	r3, r3
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <_Z18SystemClock_Configv+0x40>
  {
    Error_Handler();
 800103c:	f000 fa98 	bl	8001570 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001040:	2310      	movs	r3, #16
 8001042:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001044:	2301      	movs	r3, #1
 8001046:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001048:	2310      	movs	r3, #16
 800104a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 800104c:	2300      	movs	r3, #0
 800104e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001050:	2302      	movs	r3, #2
 8001052:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001054:	2301      	movs	r3, #1
 8001056:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8001058:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800105c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 800105e:	2303      	movs	r3, #3
 8001060:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001062:	2308      	movs	r3, #8
 8001064:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001066:	2302      	movs	r3, #2
 8001068:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800106a:	2302      	movs	r3, #2
 800106c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 800106e:	2301      	movs	r3, #1
 8001070:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8001072:	230c      	movs	r3, #12
 8001074:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800107a:	f107 0318 	add.w	r3, r7, #24
 800107e:	4618      	mov	r0, r3
 8001080:	f004 f82c 	bl	80050dc <HAL_RCC_OscConfig>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	bf14      	ite	ne
 800108a:	2301      	movne	r3, #1
 800108c:	2300      	moveq	r3, #0
 800108e:	b2db      	uxtb	r3, r3
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <_Z18SystemClock_Configv+0x98>
  {
    Error_Handler();
 8001094:	f000 fa6c 	bl	8001570 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001098:	231f      	movs	r3, #31
 800109a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800109c:	2303      	movs	r3, #3
 800109e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 80010a0:	2309      	movs	r3, #9
 80010a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010a4:	2340      	movs	r3, #64	@ 0x40
 80010a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010a8:	2300      	movs	r3, #0
 80010aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010b0:	463b      	mov	r3, r7
 80010b2:	2100      	movs	r1, #0
 80010b4:	4618      	mov	r0, r3
 80010b6:	f004 feed 	bl	8005e94 <HAL_RCC_ClockConfig>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	bf14      	ite	ne
 80010c0:	2301      	movne	r3, #1
 80010c2:	2300      	moveq	r3, #0
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <_Z18SystemClock_Configv+0xce>
  {
    Error_Handler();
 80010ca:	f000 fa51 	bl	8001570 <Error_Handler>
  }
}
 80010ce:	bf00      	nop
 80010d0:	3778      	adds	r7, #120	@ 0x78
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <_ZL13MX_FLASH_Initv>:
  * @brief FLASH Initialization Function
  * @param None
  * @retval None
  */
static void MX_FLASH_Init(void)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	af00      	add	r7, sp, #0
  /* USER CODE END FLASH_Init 0 */

  /* USER CODE BEGIN FLASH_Init 1 */

  /* USER CODE END FLASH_Init 1 */
  if (HAL_FLASH_Unlock() != HAL_OK)
 80010da:	f002 fe6f 	bl	8003dbc <HAL_FLASH_Unlock>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	bf14      	ite	ne
 80010e4:	2301      	movne	r3, #1
 80010e6:	2300      	moveq	r3, #0
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <_ZL13MX_FLASH_Initv+0x1c>
  {
    Error_Handler();
 80010ee:	f000 fa3f 	bl	8001570 <Error_Handler>
  }
  if (HAL_FLASH_Lock() != HAL_OK)
 80010f2:	f002 fe85 	bl	8003e00 <HAL_FLASH_Lock>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	bf14      	ite	ne
 80010fc:	2301      	movne	r3, #1
 80010fe:	2300      	moveq	r3, #0
 8001100:	b2db      	uxtb	r3, r3
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <_ZL13MX_FLASH_Initv+0x34>
  {
    Error_Handler();
 8001106:	f000 fa33 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN FLASH_Init 2 */

  /* USER CODE END FLASH_Init 2 */

}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
	...

08001110 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
	  hi2c1.Instance = I2C1;
 8001114:	4b22      	ldr	r3, [pc, #136]	@ (80011a0 <_ZL12MX_I2C1_Initv+0x90>)
 8001116:	4a23      	ldr	r2, [pc, #140]	@ (80011a4 <_ZL12MX_I2C1_Initv+0x94>)
 8001118:	601a      	str	r2, [r3, #0]
	  hi2c1.Init.Timing = 0x00303D5B;
 800111a:	4b21      	ldr	r3, [pc, #132]	@ (80011a0 <_ZL12MX_I2C1_Initv+0x90>)
 800111c:	4a22      	ldr	r2, [pc, #136]	@ (80011a8 <_ZL12MX_I2C1_Initv+0x98>)
 800111e:	605a      	str	r2, [r3, #4]
	  hi2c1.Init.OwnAddress1 = 0;
 8001120:	4b1f      	ldr	r3, [pc, #124]	@ (80011a0 <_ZL12MX_I2C1_Initv+0x90>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
	  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001126:	4b1e      	ldr	r3, [pc, #120]	@ (80011a0 <_ZL12MX_I2C1_Initv+0x90>)
 8001128:	2201      	movs	r2, #1
 800112a:	60da      	str	r2, [r3, #12]
	  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800112c:	4b1c      	ldr	r3, [pc, #112]	@ (80011a0 <_ZL12MX_I2C1_Initv+0x90>)
 800112e:	2200      	movs	r2, #0
 8001130:	611a      	str	r2, [r3, #16]
	  hi2c1.Init.OwnAddress2 = 0;
 8001132:	4b1b      	ldr	r3, [pc, #108]	@ (80011a0 <_ZL12MX_I2C1_Initv+0x90>)
 8001134:	2200      	movs	r2, #0
 8001136:	615a      	str	r2, [r3, #20]
	  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001138:	4b19      	ldr	r3, [pc, #100]	@ (80011a0 <_ZL12MX_I2C1_Initv+0x90>)
 800113a:	2200      	movs	r2, #0
 800113c:	619a      	str	r2, [r3, #24]
	  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800113e:	4b18      	ldr	r3, [pc, #96]	@ (80011a0 <_ZL12MX_I2C1_Initv+0x90>)
 8001140:	2200      	movs	r2, #0
 8001142:	61da      	str	r2, [r3, #28]
	  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001144:	4b16      	ldr	r3, [pc, #88]	@ (80011a0 <_ZL12MX_I2C1_Initv+0x90>)
 8001146:	2200      	movs	r2, #0
 8001148:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800114a:	4815      	ldr	r0, [pc, #84]	@ (80011a0 <_ZL12MX_I2C1_Initv+0x90>)
 800114c:	f003 f893 	bl	8004276 <HAL_I2C_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	bf14      	ite	ne
 8001156:	2301      	movne	r3, #1
 8001158:	2300      	moveq	r3, #0
 800115a:	b2db      	uxtb	r3, r3
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <_ZL12MX_I2C1_Initv+0x54>
	  {
	    Error_Handler();
 8001160:	f000 fa06 	bl	8001570 <Error_Handler>
	  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001164:	2100      	movs	r1, #0
 8001166:	480e      	ldr	r0, [pc, #56]	@ (80011a0 <_ZL12MX_I2C1_Initv+0x90>)
 8001168:	f003 fd9c 	bl	8004ca4 <HAL_I2CEx_ConfigAnalogFilter>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	bf14      	ite	ne
 8001172:	2301      	movne	r3, #1
 8001174:	2300      	moveq	r3, #0
 8001176:	b2db      	uxtb	r3, r3
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 800117c:	f000 f9f8 	bl	8001570 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001180:	2100      	movs	r1, #0
 8001182:	4807      	ldr	r0, [pc, #28]	@ (80011a0 <_ZL12MX_I2C1_Initv+0x90>)
 8001184:	f003 fdd9 	bl	8004d3a <HAL_I2CEx_ConfigDigitalFilter>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	bf14      	ite	ne
 800118e:	2301      	movne	r3, #1
 8001190:	2300      	moveq	r3, #0
 8001192:	b2db      	uxtb	r3, r3
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 8001198:	f000 f9ea 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800119c:	bf00      	nop
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	200001b4 	.word	0x200001b4
 80011a4:	40005400 	.word	0x40005400
 80011a8:	00303d5b 	.word	0x00303d5b

080011ac <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80011bc:	4b35      	ldr	r3, [pc, #212]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 80011be:	4a36      	ldr	r2, [pc, #216]	@ (8001298 <_ZL12MX_SPI2_Initv+0xec>)
 80011c0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011c2:	4b34      	ldr	r3, [pc, #208]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 80011c4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80011c8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011ca:	4b32      	ldr	r3, [pc, #200]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80011d0:	4b30      	ldr	r3, [pc, #192]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 80011d2:	2207      	movs	r2, #7
 80011d4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 80011d8:	2200      	movs	r2, #0
 80011da:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 80011de:	2200      	movs	r2, #0
 80011e0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 80011e4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80011e8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011f0:	4b28      	ldr	r3, [pc, #160]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011f6:	4b27      	ldr	r3, [pc, #156]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011fc:	4b25      	ldr	r3, [pc, #148]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 80011fe:	2200      	movs	r2, #0
 8001200:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8001202:	4b24      	ldr	r3, [pc, #144]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 8001204:	2207      	movs	r2, #7
 8001206:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001208:	4b22      	ldr	r3, [pc, #136]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 800120a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800120e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001210:	4b20      	ldr	r3, [pc, #128]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 8001212:	2200      	movs	r2, #0
 8001214:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001216:	4b1f      	ldr	r3, [pc, #124]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 8001218:	2200      	movs	r2, #0
 800121a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800121c:	4b1d      	ldr	r3, [pc, #116]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 800121e:	2200      	movs	r2, #0
 8001220:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001222:	4b1c      	ldr	r3, [pc, #112]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 8001224:	2200      	movs	r2, #0
 8001226:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001228:	4b1a      	ldr	r3, [pc, #104]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 800122a:	2200      	movs	r2, #0
 800122c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800122e:	4b19      	ldr	r3, [pc, #100]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 8001230:	2200      	movs	r2, #0
 8001232:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001234:	4b17      	ldr	r3, [pc, #92]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 8001236:	2200      	movs	r2, #0
 8001238:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 800123a:	4b16      	ldr	r3, [pc, #88]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 800123c:	2200      	movs	r2, #0
 800123e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001240:	4b14      	ldr	r3, [pc, #80]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 8001242:	2200      	movs	r2, #0
 8001244:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001246:	4813      	ldr	r0, [pc, #76]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 8001248:	f006 f80a 	bl	8007260 <HAL_SPI_Init>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	bf14      	ite	ne
 8001252:	2301      	movne	r3, #1
 8001254:	2300      	moveq	r3, #0
 8001256:	b2db      	uxtb	r3, r3
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <_ZL12MX_SPI2_Initv+0xb4>
  {
    Error_Handler();
 800125c:	f000 f988 	bl	8001570 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8001260:	2300      	movs	r3, #0
 8001262:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8001264:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001268:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 800126e:	1d3b      	adds	r3, r7, #4
 8001270:	4619      	mov	r1, r3
 8001272:	4808      	ldr	r0, [pc, #32]	@ (8001294 <_ZL12MX_SPI2_Initv+0xe8>)
 8001274:	f006 fda5 	bl	8007dc2 <HAL_SPIEx_SetConfigAutonomousMode>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	bf14      	ite	ne
 800127e:	2301      	movne	r3, #1
 8001280:	2300      	moveq	r3, #0
 8001282:	b2db      	uxtb	r3, r3
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <_ZL12MX_SPI2_Initv+0xe0>
  {
    Error_Handler();
 8001288:	f000 f972 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800128c:	bf00      	nop
 800128e:	3710      	adds	r7, #16
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	20000208 	.word	0x20000208
 8001298:	40003800 	.word	0x40003800

0800129c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b088      	sub	sp, #32
 80012a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012a2:	f107 0310 	add.w	r3, r7, #16
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b0:	1d3b      	adds	r3, r7, #4
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]
 80012b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012ba:	4b27      	ldr	r3, [pc, #156]	@ (8001358 <_ZL12MX_TIM2_Initv+0xbc>)
 80012bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012c0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200-1;
 80012c2:	4b25      	ldr	r3, [pc, #148]	@ (8001358 <_ZL12MX_TIM2_Initv+0xbc>)
 80012c4:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80012c8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ca:	4b23      	ldr	r3, [pc, #140]	@ (8001358 <_ZL12MX_TIM2_Initv+0xbc>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80012d0:	4b21      	ldr	r3, [pc, #132]	@ (8001358 <_ZL12MX_TIM2_Initv+0xbc>)
 80012d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001358 <_ZL12MX_TIM2_Initv+0xbc>)
 80012da:	2200      	movs	r2, #0
 80012dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012de:	4b1e      	ldr	r3, [pc, #120]	@ (8001358 <_ZL12MX_TIM2_Initv+0xbc>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012e4:	481c      	ldr	r0, [pc, #112]	@ (8001358 <_ZL12MX_TIM2_Initv+0xbc>)
 80012e6:	f006 fdad 	bl	8007e44 <HAL_TIM_Base_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	bf14      	ite	ne
 80012f0:	2301      	movne	r3, #1
 80012f2:	2300      	moveq	r3, #0
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <_ZL12MX_TIM2_Initv+0x62>
  {
    Error_Handler();
 80012fa:	f000 f939 	bl	8001570 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001302:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001304:	f107 0310 	add.w	r3, r7, #16
 8001308:	4619      	mov	r1, r3
 800130a:	4813      	ldr	r0, [pc, #76]	@ (8001358 <_ZL12MX_TIM2_Initv+0xbc>)
 800130c:	f006 ffe2 	bl	80082d4 <HAL_TIM_ConfigClockSource>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	bf14      	ite	ne
 8001316:	2301      	movne	r3, #1
 8001318:	2300      	moveq	r3, #0
 800131a:	b2db      	uxtb	r3, r3
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <_ZL12MX_TIM2_Initv+0x88>
  {
    Error_Handler();
 8001320:	f000 f926 	bl	8001570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001324:	2300      	movs	r3, #0
 8001326:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001328:	2300      	movs	r3, #0
 800132a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800132c:	1d3b      	adds	r3, r7, #4
 800132e:	4619      	mov	r1, r3
 8001330:	4809      	ldr	r0, [pc, #36]	@ (8001358 <_ZL12MX_TIM2_Initv+0xbc>)
 8001332:	f007 fa9b 	bl	800886c <HAL_TIMEx_MasterConfigSynchronization>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	bf14      	ite	ne
 800133c:	2301      	movne	r3, #1
 800133e:	2300      	moveq	r3, #0
 8001340:	b2db      	uxtb	r3, r3
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <_ZL12MX_TIM2_Initv+0xae>
  {
    Error_Handler();
 8001346:	f000 f913 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 800134a:	4803      	ldr	r0, [pc, #12]	@ (8001358 <_ZL12MX_TIM2_Initv+0xbc>)
 800134c:	f006 fdd2 	bl	8007ef4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 8001350:	bf00      	nop
 8001352:	3720      	adds	r7, #32
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000298 	.word	0x20000298

0800135c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b08a      	sub	sp, #40	@ 0x28
 8001360:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001362:	f107 0314 	add.w	r3, r7, #20
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]
 8001370:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001372:	4b60      	ldr	r3, [pc, #384]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 8001374:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001378:	4a5e      	ldr	r2, [pc, #376]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 800137a:	f043 0310 	orr.w	r3, r3, #16
 800137e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001382:	4b5c      	ldr	r3, [pc, #368]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 8001384:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001388:	f003 0310 	and.w	r3, r3, #16
 800138c:	613b      	str	r3, [r7, #16]
 800138e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001390:	4b58      	ldr	r3, [pc, #352]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 8001392:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001396:	4a57      	ldr	r2, [pc, #348]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013a0:	4b54      	ldr	r3, [pc, #336]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 80013a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ae:	4b51      	ldr	r3, [pc, #324]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 80013b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013b4:	4a4f      	ldr	r2, [pc, #316]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 80013b6:	f043 0302 	orr.w	r3, r3, #2
 80013ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013be:	4b4d      	ldr	r3, [pc, #308]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 80013c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	60bb      	str	r3, [r7, #8]
 80013ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013cc:	4b49      	ldr	r3, [pc, #292]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 80013ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013d2:	4a48      	ldr	r2, [pc, #288]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 80013d4:	f043 0308 	orr.w	r3, r3, #8
 80013d8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013dc:	4b45      	ldr	r3, [pc, #276]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 80013de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013e2:	f003 0308 	and.w	r3, r3, #8
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ea:	4b42      	ldr	r3, [pc, #264]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 80013ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013f0:	4a40      	ldr	r2, [pc, #256]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 80013f2:	f043 0304 	orr.w	r3, r3, #4
 80013f6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013fa:	4b3e      	ldr	r3, [pc, #248]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x198>)
 80013fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001400:	f003 0304 	and.w	r3, r3, #4
 8001404:	603b      	str	r3, [r7, #0]
 8001406:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_Pin|DW3000_RST_RCV_Pin|LED_C_Pin, GPIO_PIN_RESET);
 8001408:	2200      	movs	r2, #0
 800140a:	f240 6104 	movw	r1, #1540	@ 0x604
 800140e:	483a      	ldr	r0, [pc, #232]	@ (80014f8 <_ZL12MX_GPIO_Initv+0x19c>)
 8001410:	f002 fee8 	bl	80041e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CE_Pin|LP_Pin, GPIO_PIN_RESET);
 8001414:	2200      	movs	r2, #0
 8001416:	21a0      	movs	r1, #160	@ 0xa0
 8001418:	4838      	ldr	r0, [pc, #224]	@ (80014fc <_ZL12MX_GPIO_Initv+0x1a0>)
 800141a:	f002 fee3 	bl	80041e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MR_GPIO_Port, MR_Pin, GPIO_PIN_RESET);
 800141e:	2200      	movs	r2, #0
 8001420:	2101      	movs	r1, #1
 8001422:	4837      	ldr	r0, [pc, #220]	@ (8001500 <_ZL12MX_GPIO_Initv+0x1a4>)
 8001424:	f002 fede 	bl	80041e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001428:	2201      	movs	r2, #1
 800142a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800142e:	4835      	ldr	r0, [pc, #212]	@ (8001504 <_ZL12MX_GPIO_Initv+0x1a8>)
 8001430:	f002 fed8 	bl	80041e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin DW3000_RST_RCV_Pin LED_C_Pin */
  GPIO_InitStruct.Pin = LED_Pin|DW3000_RST_RCV_Pin|LED_C_Pin;
 8001434:	f240 6304 	movw	r3, #1540	@ 0x604
 8001438:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800143a:	2301      	movs	r3, #1
 800143c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143e:	2300      	movs	r3, #0
 8001440:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001442:	2300      	movs	r3, #0
 8001444:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001446:	f107 0314 	add.w	r3, r7, #20
 800144a:	4619      	mov	r1, r3
 800144c:	482a      	ldr	r0, [pc, #168]	@ (80014f8 <_ZL12MX_GPIO_Initv+0x19c>)
 800144e:	f002 fcf1 	bl	8003e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : CE_Pin LP_Pin */
  GPIO_InitStruct.Pin = CE_Pin|LP_Pin;
 8001452:	23a0      	movs	r3, #160	@ 0xa0
 8001454:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001456:	2301      	movs	r3, #1
 8001458:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145e:	2300      	movs	r3, #0
 8001460:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001462:	f107 0314 	add.w	r3, r7, #20
 8001466:	4619      	mov	r1, r3
 8001468:	4824      	ldr	r0, [pc, #144]	@ (80014fc <_ZL12MX_GPIO_Initv+0x1a0>)
 800146a:	f002 fce3 	bl	8003e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG_Pin */
  GPIO_InitStruct.Pin = PG_Pin;
 800146e:	2340      	movs	r3, #64	@ 0x40
 8001470:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001472:	2300      	movs	r3, #0
 8001474:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PG_GPIO_Port, &GPIO_InitStruct);
 800147a:	f107 0314 	add.w	r3, r7, #20
 800147e:	4619      	mov	r1, r3
 8001480:	481e      	ldr	r0, [pc, #120]	@ (80014fc <_ZL12MX_GPIO_Initv+0x1a0>)
 8001482:	f002 fcd7 	bl	8003e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : MR_Pin */
  GPIO_InitStruct.Pin = MR_Pin;
 8001486:	2301      	movs	r3, #1
 8001488:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800148a:	2301      	movs	r3, #1
 800148c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001492:	2300      	movs	r3, #0
 8001494:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MR_GPIO_Port, &GPIO_InitStruct);
 8001496:	f107 0314 	add.w	r3, r7, #20
 800149a:	4619      	mov	r1, r3
 800149c:	4818      	ldr	r0, [pc, #96]	@ (8001500 <_ZL12MX_GPIO_Initv+0x1a4>)
 800149e:	f002 fcc9 	bl	8003e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_Pin */
  GPIO_InitStruct.Pin = INT_Pin;
 80014a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014a8:	4b17      	ldr	r3, [pc, #92]	@ (8001508 <_ZL12MX_GPIO_Initv+0x1ac>)
 80014aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	4619      	mov	r1, r3
 80014b6:	4810      	ldr	r0, [pc, #64]	@ (80014f8 <_ZL12MX_GPIO_Initv+0x19c>)
 80014b8:	f002 fcbc 	bl	8003e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80014bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c2:	2301      	movs	r3, #1
 80014c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014c6:	2301      	movs	r3, #1
 80014c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014ca:	2302      	movs	r3, #2
 80014cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	4619      	mov	r1, r3
 80014d4:	480b      	ldr	r0, [pc, #44]	@ (8001504 <_ZL12MX_GPIO_Initv+0x1a8>)
 80014d6:	f002 fcad 	bl	8003e34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI8_IRQn, 0, 0);
 80014da:	2200      	movs	r2, #0
 80014dc:	2100      	movs	r1, #0
 80014de:	2013      	movs	r0, #19
 80014e0:	f002 fb90 	bl	8003c04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI8_IRQn);
 80014e4:	2013      	movs	r0, #19
 80014e6:	f002 fba7 	bl	8003c38 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014ea:	bf00      	nop
 80014ec:	3728      	adds	r7, #40	@ 0x28
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	46020c00 	.word	0x46020c00
 80014f8:	42021000 	.word	0x42021000
 80014fc:	42020000 	.word	0x42020000
 8001500:	42020400 	.word	0x42020400
 8001504:	42020c00 	.word	0x42020c00
 8001508:	10210000 	.word	0x10210000

0800150c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]

	if(NPG > 0){
 8001514:	4b08      	ldr	r3, [pc, #32]	@ (8001538 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d002      	beq.n	8001522 <HAL_TIM_PeriodElapsedCallback+0x16>
		//ADC CONV START
		battery_charger.manual_read_adc_bat();//manual_read_adc_bat();
 800151c:	4807      	ldr	r0, [pc, #28]	@ (800153c <HAL_TIM_PeriodElapsedCallback+0x30>)
 800151e:	f7fe ffac 	bl	800047a <_ZN7Bq2515519manual_read_adc_batEv>
	}
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim2 )
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4a06      	ldr	r2, [pc, #24]	@ (8001540 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d102      	bne.n	8001530 <HAL_TIM_PeriodElapsedCallback+0x24>
  {
	  tag_status = TAG_SLEEP;
 800152a:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800152c:	2208      	movs	r2, #8
 800152e:	701a      	strb	r2, [r3, #0]

  }
}
 8001530:	bf00      	nop
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000001 	.word	0x20000001
 800153c:	20000308 	.word	0x20000308
 8001540:	20000298 	.word	0x20000298
 8001544:	200001b0 	.word	0x200001b0

08001548 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	80fb      	strh	r3, [r7, #6]

	flags = battery_charger.adc_flags();//adc_flags(0x05);
 8001552:	4805      	ldr	r0, [pc, #20]	@ (8001568 <HAL_GPIO_EXTI_Falling_Callback+0x20>)
 8001554:	f7fe ffba 	bl	80004cc <_ZN7Bq251559adc_flagsEv>
 8001558:	4603      	mov	r3, r0
 800155a:	461a      	mov	r2, r3
 800155c:	4b03      	ldr	r3, [pc, #12]	@ (800156c <HAL_GPIO_EXTI_Falling_Callback+0x24>)
 800155e:	701a      	strb	r2, [r3, #0]

}
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000308 	.word	0x20000308
 800156c:	200002e4 	.word	0x200002e4

08001570 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001574:	b672      	cpsid	i
}
 8001576:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <Error_Handler+0x8>

0800157c <_ZN7Bq25155D1Ev>:


#endif /* INC_BQ25150_H_ */
HAL_StatusTypeDef I2C_write(uint8_t, uint8_t, uint8_t, I2C_HandleTypeDef*);

class Bq25155{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	3320      	adds	r3, #32
 8001588:	4618      	mov	r0, r3
 800158a:	f7fe feb1 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4618      	mov	r0, r3
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001598:	b590      	push	{r4, r7, lr}
 800159a:	b087      	sub	sp, #28
 800159c:	af04      	add	r7, sp, #16
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d127      	bne.n	80015f8 <_Z41__static_initialization_and_destruction_0ii+0x60>
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d122      	bne.n	80015f8 <_Z41__static_initialization_and_destruction_0ii+0x60>
Gpio NCE(CE_GPIO_Port,CE_Pin);
 80015b2:	2220      	movs	r2, #32
 80015b4:	4919      	ldr	r1, [pc, #100]	@ (800161c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 80015b6:	481a      	ldr	r0, [pc, #104]	@ (8001620 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80015b8:	f7fe fe5e 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
Gpio NLP(LP_GPIO_Port,LP_Pin);
 80015bc:	2280      	movs	r2, #128	@ 0x80
 80015be:	4917      	ldr	r1, [pc, #92]	@ (800161c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 80015c0:	4818      	ldr	r0, [pc, #96]	@ (8001624 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 80015c2:	f7fe fe59 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
Gpio MR(MR_GPIO_Port,MR_Pin);
 80015c6:	2201      	movs	r2, #1
 80015c8:	4917      	ldr	r1, [pc, #92]	@ (8001628 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80015ca:	4818      	ldr	r0, [pc, #96]	@ (800162c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80015cc:	f7fe fe54 	bl	8000278 <_ZN4GpioC1EP12GPIO_TypeDeft>
GpioHandler pins;
 80015d0:	4817      	ldr	r0, [pc, #92]	@ (8001630 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 80015d2:	f7fe fe7d 	bl	80002d0 <_ZN11GpioHandlerC1Ev>
Bq25155 battery_charger(MR, NLP, NCE, &hi2c1);
 80015d6:	4b13      	ldr	r3, [pc, #76]	@ (8001624 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 80015d8:	4c14      	ldr	r4, [pc, #80]	@ (800162c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80015da:	4a16      	ldr	r2, [pc, #88]	@ (8001634 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80015dc:	9203      	str	r2, [sp, #12]
 80015de:	4910      	ldr	r1, [pc, #64]	@ (8001620 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80015e0:	aa01      	add	r2, sp, #4
 80015e2:	c903      	ldmia	r1, {r0, r1}
 80015e4:	e882 0003 	stmia.w	r2, {r0, r1}
 80015e8:	685a      	ldr	r2, [r3, #4]
 80015ea:	9200      	str	r2, [sp, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	e894 0006 	ldmia.w	r4, {r1, r2}
 80015f2:	4811      	ldr	r0, [pc, #68]	@ (8001638 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 80015f4:	f7fe feda 	bl	80003ac <_ZN7Bq25155C1E4GpioS0_S0_P19__I2C_HandleTypeDef>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d10a      	bne.n	8001614 <_Z41__static_initialization_and_destruction_0ii+0x7c>
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001604:	4293      	cmp	r3, r2
 8001606:	d105      	bne.n	8001614 <_Z41__static_initialization_and_destruction_0ii+0x7c>
 8001608:	480b      	ldr	r0, [pc, #44]	@ (8001638 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 800160a:	f7ff ffb7 	bl	800157c <_ZN7Bq25155D1Ev>
GpioHandler pins;
 800160e:	4808      	ldr	r0, [pc, #32]	@ (8001630 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8001610:	f7fe fe6e 	bl	80002f0 <_ZN11GpioHandlerD1Ev>
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	bd90      	pop	{r4, r7, pc}
 800161c:	42020000 	.word	0x42020000
 8001620:	200002e8 	.word	0x200002e8
 8001624:	200002f0 	.word	0x200002f0
 8001628:	42020400 	.word	0x42020400
 800162c:	200002f8 	.word	0x200002f8
 8001630:	20000300 	.word	0x20000300
 8001634:	200001b4 	.word	0x200001b4
 8001638:	20000308 	.word	0x20000308

0800163c <_GLOBAL__sub_I_tag>:
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
 8001640:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001644:	2001      	movs	r0, #1
 8001646:	f7ff ffa7 	bl	8001598 <_Z41__static_initialization_and_destruction_0ii>
 800164a:	bd80      	pop	{r7, pc}

0800164c <_GLOBAL__sub_D_tag>:
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
 8001650:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001654:	2000      	movs	r0, #0
 8001656:	f7ff ff9f 	bl	8001598 <_Z41__static_initialization_and_destruction_0ii>
 800165a:	bd80      	pop	{r7, pc}

0800165c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001662:	4b0a      	ldr	r3, [pc, #40]	@ (800168c <HAL_MspInit+0x30>)
 8001664:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001668:	4a08      	ldr	r2, [pc, #32]	@ (800168c <HAL_MspInit+0x30>)
 800166a:	f043 0304 	orr.w	r3, r3, #4
 800166e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001672:	4b06      	ldr	r3, [pc, #24]	@ (800168c <HAL_MspInit+0x30>)
 8001674:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001678:	f003 0304 	and.w	r3, r3, #4
 800167c:	607b      	str	r3, [r7, #4]
 800167e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001680:	bf00      	nop
 8001682:	370c      	adds	r7, #12
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	46020c00 	.word	0x46020c00

08001690 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b0b8      	sub	sp, #224	@ 0xe0
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001698:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
 80016a2:	609a      	str	r2, [r3, #8]
 80016a4:	60da      	str	r2, [r3, #12]
 80016a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016a8:	f107 0310 	add.w	r3, r7, #16
 80016ac:	22b8      	movs	r2, #184	@ 0xb8
 80016ae:	2100      	movs	r1, #0
 80016b0:	4618      	mov	r0, r3
 80016b2:	f007 fbda 	bl	8008e6a <memset>
  if(hi2c->Instance==I2C1)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a26      	ldr	r2, [pc, #152]	@ (8001754 <HAL_I2C_MspInit+0xc4>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d144      	bne.n	800174a <HAL_I2C_MspInit+0xba>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80016c0:	f04f 0240 	mov.w	r2, #64	@ 0x40
 80016c4:	f04f 0300 	mov.w	r3, #0
 80016c8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80016cc:	2300      	movs	r3, #0
 80016ce:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016d0:	f107 0310 	add.w	r3, r7, #16
 80016d4:	4618      	mov	r0, r3
 80016d6:	f004 ff71 	bl	80065bc <HAL_RCCEx_PeriphCLKConfig>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 80016e0:	f7ff ff46 	bl	8001570 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001758 <HAL_I2C_MspInit+0xc8>)
 80016e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016ea:	4a1b      	ldr	r2, [pc, #108]	@ (8001758 <HAL_I2C_MspInit+0xc8>)
 80016ec:	f043 0302 	orr.w	r3, r3, #2
 80016f0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80016f4:	4b18      	ldr	r3, [pc, #96]	@ (8001758 <HAL_I2C_MspInit+0xc8>)
 80016f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001702:	2348      	movs	r3, #72	@ 0x48
 8001704:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001708:	2312      	movs	r3, #18
 800170a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001714:	2300      	movs	r3, #0
 8001716:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800171a:	2304      	movs	r3, #4
 800171c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001720:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001724:	4619      	mov	r1, r3
 8001726:	480d      	ldr	r0, [pc, #52]	@ (800175c <HAL_I2C_MspInit+0xcc>)
 8001728:	f002 fb84 	bl	8003e34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800172c:	4b0a      	ldr	r3, [pc, #40]	@ (8001758 <HAL_I2C_MspInit+0xc8>)
 800172e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001732:	4a09      	ldr	r2, [pc, #36]	@ (8001758 <HAL_I2C_MspInit+0xc8>)
 8001734:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001738:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800173c:	4b06      	ldr	r3, [pc, #24]	@ (8001758 <HAL_I2C_MspInit+0xc8>)
 800173e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001742:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001746:	60bb      	str	r3, [r7, #8]
 8001748:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800174a:	bf00      	nop
 800174c:	37e0      	adds	r7, #224	@ 0xe0
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40005400 	.word	0x40005400
 8001758:	46020c00 	.word	0x46020c00
 800175c:	42020400 	.word	0x42020400

08001760 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b0b8      	sub	sp, #224	@ 0xe0
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001768:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	60da      	str	r2, [r3, #12]
 8001776:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001778:	f107 0310 	add.w	r3, r7, #16
 800177c:	22b8      	movs	r2, #184	@ 0xb8
 800177e:	2100      	movs	r1, #0
 8001780:	4618      	mov	r0, r3
 8001782:	f007 fb72 	bl	8008e6a <memset>
  if(hspi->Instance==SPI2)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a32      	ldr	r2, [pc, #200]	@ (8001854 <HAL_SPI_MspInit+0xf4>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d15c      	bne.n	800184a <HAL_SPI_MspInit+0xea>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001790:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001794:	f04f 0300 	mov.w	r3, #0
 8001798:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_PCLK1;
 800179c:	2300      	movs	r3, #0
 800179e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017a2:	f107 0310 	add.w	r3, r7, #16
 80017a6:	4618      	mov	r0, r3
 80017a8:	f004 ff08 	bl	80065bc <HAL_RCCEx_PeriphCLKConfig>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 80017b2:	f7ff fedd 	bl	8001570 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017b6:	4b28      	ldr	r3, [pc, #160]	@ (8001858 <HAL_SPI_MspInit+0xf8>)
 80017b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80017bc:	4a26      	ldr	r2, [pc, #152]	@ (8001858 <HAL_SPI_MspInit+0xf8>)
 80017be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017c2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80017c6:	4b24      	ldr	r3, [pc, #144]	@ (8001858 <HAL_SPI_MspInit+0xf8>)
 80017c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80017cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017d0:	60fb      	str	r3, [r7, #12]
 80017d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d4:	4b20      	ldr	r3, [pc, #128]	@ (8001858 <HAL_SPI_MspInit+0xf8>)
 80017d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017da:	4a1f      	ldr	r2, [pc, #124]	@ (8001858 <HAL_SPI_MspInit+0xf8>)
 80017dc:	f043 0302 	orr.w	r3, r3, #2
 80017e0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80017e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001858 <HAL_SPI_MspInit+0xf8>)
 80017e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017ea:	f003 0302 	and.w	r3, r3, #2
 80017ee:	60bb      	str	r3, [r7, #8]
 80017f0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80017f2:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80017f6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fa:	2302      	movs	r3, #2
 80017fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001800:	2300      	movs	r3, #0
 8001802:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001806:	2302      	movs	r3, #2
 8001808:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800180c:	2305      	movs	r3, #5
 800180e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001812:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001816:	4619      	mov	r1, r3
 8001818:	4810      	ldr	r0, [pc, #64]	@ (800185c <HAL_SPI_MspInit+0xfc>)
 800181a:	f002 fb0b 	bl	8003e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800181e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001822:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001826:	2302      	movs	r3, #2
 8001828:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001832:	2300      	movs	r3, #0
 8001834:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001838:	2305      	movs	r3, #5
 800183a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001842:	4619      	mov	r1, r3
 8001844:	4805      	ldr	r0, [pc, #20]	@ (800185c <HAL_SPI_MspInit+0xfc>)
 8001846:	f002 faf5 	bl	8003e34 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 800184a:	bf00      	nop
 800184c:	37e0      	adds	r7, #224	@ 0xe0
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40003800 	.word	0x40003800
 8001858:	46020c00 	.word	0x46020c00
 800185c:	42020400 	.word	0x42020400

08001860 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001870:	d116      	bne.n	80018a0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001872:	4b0d      	ldr	r3, [pc, #52]	@ (80018a8 <HAL_TIM_Base_MspInit+0x48>)
 8001874:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001878:	4a0b      	ldr	r2, [pc, #44]	@ (80018a8 <HAL_TIM_Base_MspInit+0x48>)
 800187a:	f043 0301 	orr.w	r3, r3, #1
 800187e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001882:	4b09      	ldr	r3, [pc, #36]	@ (80018a8 <HAL_TIM_Base_MspInit+0x48>)
 8001884:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001888:	f003 0301 	and.w	r3, r3, #1
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001890:	2200      	movs	r2, #0
 8001892:	2100      	movs	r1, #0
 8001894:	202d      	movs	r0, #45	@ 0x2d
 8001896:	f002 f9b5 	bl	8003c04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800189a:	202d      	movs	r0, #45	@ 0x2d
 800189c:	f002 f9cc 	bl	8003c38 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80018a0:	bf00      	nop
 80018a2:	3710      	adds	r7, #16
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	46020c00 	.word	0x46020c00

080018ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <NMI_Handler+0x4>

080018b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018b8:	bf00      	nop
 80018ba:	e7fd      	b.n	80018b8 <HardFault_Handler+0x4>

080018bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018c0:	bf00      	nop
 80018c2:	e7fd      	b.n	80018c0 <MemManage_Handler+0x4>

080018c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018c8:	bf00      	nop
 80018ca:	e7fd      	b.n	80018c8 <BusFault_Handler+0x4>

080018cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018d0:	bf00      	nop
 80018d2:	e7fd      	b.n	80018d0 <UsageFault_Handler+0x4>

080018d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr

080018e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018e2:	b480      	push	{r7}
 80018e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018e6:	bf00      	nop
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018fe:	b580      	push	{r7, lr}
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001902:	f002 f883 	bl	8003a0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}

0800190a <EXTI8_IRQHandler>:

/**
  * @brief This function handles EXTI Line8 interrupt.
  */
void EXTI8_IRQHandler(void)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI8_IRQn 0 */

  /* USER CODE END EXTI8_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_Pin);
 800190e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001912:	f002 fc7f 	bl	8004214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI8_IRQn 1 */

  /* USER CODE END EXTI8_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
	...

0800191c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001920:	4802      	ldr	r0, [pc, #8]	@ (800192c <TIM2_IRQHandler+0x10>)
 8001922:	f006 fb87 	bl	8008034 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	20000298 	.word	0x20000298

08001930 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  return 1;
 8001934:	2301      	movs	r3, #1
}
 8001936:	4618      	mov	r0, r3
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr

08001940 <_kill>:

int _kill(int pid, int sig)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800194a:	f007 faed 	bl	8008f28 <__errno>
 800194e:	4603      	mov	r3, r0
 8001950:	2216      	movs	r2, #22
 8001952:	601a      	str	r2, [r3, #0]
  return -1;
 8001954:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001958:	4618      	mov	r0, r3
 800195a:	3708      	adds	r7, #8
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <_exit>:

void _exit (int status)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001968:	f04f 31ff 	mov.w	r1, #4294967295
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7ff ffe7 	bl	8001940 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001972:	bf00      	nop
 8001974:	e7fd      	b.n	8001972 <_exit+0x12>

08001976 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b086      	sub	sp, #24
 800197a:	af00      	add	r7, sp, #0
 800197c:	60f8      	str	r0, [r7, #12]
 800197e:	60b9      	str	r1, [r7, #8]
 8001980:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001982:	2300      	movs	r3, #0
 8001984:	617b      	str	r3, [r7, #20]
 8001986:	e00a      	b.n	800199e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001988:	f3af 8000 	nop.w
 800198c:	4601      	mov	r1, r0
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	1c5a      	adds	r2, r3, #1
 8001992:	60ba      	str	r2, [r7, #8]
 8001994:	b2ca      	uxtb	r2, r1
 8001996:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	3301      	adds	r3, #1
 800199c:	617b      	str	r3, [r7, #20]
 800199e:	697a      	ldr	r2, [r7, #20]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	429a      	cmp	r2, r3
 80019a4:	dbf0      	blt.n	8001988 <_read+0x12>
  }

  return len;
 80019a6:	687b      	ldr	r3, [r7, #4]
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3718      	adds	r7, #24
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b086      	sub	sp, #24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]
 80019c0:	e009      	b.n	80019d6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	1c5a      	adds	r2, r3, #1
 80019c6:	60ba      	str	r2, [r7, #8]
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	4618      	mov	r0, r3
 80019cc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	3301      	adds	r3, #1
 80019d4:	617b      	str	r3, [r7, #20]
 80019d6:	697a      	ldr	r2, [r7, #20]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	429a      	cmp	r2, r3
 80019dc:	dbf1      	blt.n	80019c2 <_write+0x12>
  }
  return len;
 80019de:	687b      	ldr	r3, [r7, #4]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3718      	adds	r7, #24
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <_close>:

int _close(int file)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a10:	605a      	str	r2, [r3, #4]
  return 0;
 8001a12:	2300      	movs	r3, #0
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <_isatty>:

int _isatty(int file)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a28:	2301      	movs	r3, #1
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr

08001a36 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a36:	b480      	push	{r7}
 8001a38:	b085      	sub	sp, #20
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	60f8      	str	r0, [r7, #12]
 8001a3e:	60b9      	str	r1, [r7, #8]
 8001a40:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a42:	2300      	movs	r3, #0
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3714      	adds	r7, #20
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a58:	4a14      	ldr	r2, [pc, #80]	@ (8001aac <_sbrk+0x5c>)
 8001a5a:	4b15      	ldr	r3, [pc, #84]	@ (8001ab0 <_sbrk+0x60>)
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a64:	4b13      	ldr	r3, [pc, #76]	@ (8001ab4 <_sbrk+0x64>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d102      	bne.n	8001a72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a6c:	4b11      	ldr	r3, [pc, #68]	@ (8001ab4 <_sbrk+0x64>)
 8001a6e:	4a12      	ldr	r2, [pc, #72]	@ (8001ab8 <_sbrk+0x68>)
 8001a70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a72:	4b10      	ldr	r3, [pc, #64]	@ (8001ab4 <_sbrk+0x64>)
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4413      	add	r3, r2
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d207      	bcs.n	8001a90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a80:	f007 fa52 	bl	8008f28 <__errno>
 8001a84:	4603      	mov	r3, r0
 8001a86:	220c      	movs	r2, #12
 8001a88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8e:	e009      	b.n	8001aa4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a90:	4b08      	ldr	r3, [pc, #32]	@ (8001ab4 <_sbrk+0x64>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a96:	4b07      	ldr	r3, [pc, #28]	@ (8001ab4 <_sbrk+0x64>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	4a05      	ldr	r2, [pc, #20]	@ (8001ab4 <_sbrk+0x64>)
 8001aa0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3718      	adds	r7, #24
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	20040000 	.word	0x20040000
 8001ab0:	00000400 	.word	0x00000400
 8001ab4:	20000334 	.word	0x20000334
 8001ab8:	20000488 	.word	0x20000488

08001abc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ac0:	4b18      	ldr	r3, [pc, #96]	@ (8001b24 <SystemInit+0x68>)
 8001ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ac6:	4a17      	ldr	r2, [pc, #92]	@ (8001b24 <SystemInit+0x68>)
 8001ac8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001acc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8001ad0:	4b15      	ldr	r3, [pc, #84]	@ (8001b28 <SystemInit+0x6c>)
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001ad6:	4b14      	ldr	r3, [pc, #80]	@ (8001b28 <SystemInit+0x6c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001adc:	4b12      	ldr	r3, [pc, #72]	@ (8001b28 <SystemInit+0x6c>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8001ae2:	4b11      	ldr	r3, [pc, #68]	@ (8001b28 <SystemInit+0x6c>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8001ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b28 <SystemInit+0x6c>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a0e      	ldr	r2, [pc, #56]	@ (8001b28 <SystemInit+0x6c>)
 8001aee:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001af2:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001af6:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8001af8:	4b0b      	ldr	r3, [pc, #44]	@ (8001b28 <SystemInit+0x6c>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001afe:	4b0a      	ldr	r3, [pc, #40]	@ (8001b28 <SystemInit+0x6c>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a09      	ldr	r2, [pc, #36]	@ (8001b28 <SystemInit+0x6c>)
 8001b04:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b08:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001b0a:	4b07      	ldr	r3, [pc, #28]	@ (8001b28 <SystemInit+0x6c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b10:	4b04      	ldr	r3, [pc, #16]	@ (8001b24 <SystemInit+0x68>)
 8001b12:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001b16:	609a      	str	r2, [r3, #8]
  #endif
}
 8001b18:	bf00      	nop
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop
 8001b24:	e000ed00 	.word	0xe000ed00
 8001b28:	46020c00 	.word	0x46020c00

08001b2c <dwt_local_data_init>:
#include <stdio.h>
#include <math.h>
#include <uwb3000Fxx.h>
#include "deca_regs.h"

int dwt_local_data_init(dwt_local_data_t *dwt_local_data) {
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
	//uint16_t otp_addr;
	//uint32_t devid; // @suppress("Line comments")
	uint32_t ldo_tune_lo;
	uint32_t ldo_tune_hi;

	dwt_local_data->dblbuffon = DBL_BUFF_OFF; // Double buffer mode off by default / clear the flag
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2200      	movs	r2, #0
 8001b38:	73da      	strb	r2, [r3, #15]
	dwt_local_data->sleep_mode = DWT_RUNSAR; // Configure RUN_SAR on wake by default as it is needed when running PGF_CAL
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2202      	movs	r2, #2
 8001b3e:	821a      	strh	r2, [r3, #16]
	dwt_local_data->spicrc = 0;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	751a      	strb	r2, [r3, #20]
	dwt_local_data->stsconfig = 0; //STS off
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	755a      	strb	r2, [r3, #21]
	dwt_local_data->vBatP = 0;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	729a      	strb	r2, [r3, #10]
	dwt_local_data->tempP = 0;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2200      	movs	r2, #0
 8001b56:	72da      	strb	r2, [r3, #11]

	dwt_local_data->cbTxDone = NULL;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	629a      	str	r2, [r3, #40]	@ 0x28
	dwt_local_data->cbRxOk = NULL;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2200      	movs	r2, #0
 8001b62:	62da      	str	r2, [r3, #44]	@ 0x2c
	dwt_local_data->cbRxTo = NULL;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	631a      	str	r2, [r3, #48]	@ 0x30
	dwt_local_data->cbRxErr = NULL;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	635a      	str	r2, [r3, #52]	@ 0x34
	dwt_local_data->cbSPIRdy = NULL;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2200      	movs	r2, #0
 8001b74:	63da      	str	r2, [r3, #60]	@ 0x3c
	dwt_local_data->cbSPIErr = NULL;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	639a      	str	r2, [r3, #56]	@ 0x38

	// Read and validate device ID return -1 if not recognised
	if (dwt_check_dev_id() != DWT_SUCCESS) {
 8001b7c:	f001 fa02 	bl	8002f84 <dwt_check_dev_id>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d002      	beq.n	8001b8c <dwt_local_data_init+0x60>
		return DWT_ERROR;
 8001b86:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8a:	e082      	b.n	8001c92 <dwt_local_data_init+0x166>
	}

	ldo_tune_lo = dwt_otp_read(LDOTUNELO_ADDRESS);
 8001b8c:	2004      	movs	r0, #4
 8001b8e:	f000 fb45 	bl	800221c <dwt_otp_read>
 8001b92:	60f8      	str	r0, [r7, #12]
	ldo_tune_hi = dwt_otp_read(LDOTUNEHI_ADDRESS);
 8001b94:	2005      	movs	r0, #5
 8001b96:	f000 fb41 	bl	800221c <dwt_otp_read>
 8001b9a:	60b8      	str	r0, [r7, #8]

	dwt_local_data->bias_tune = (dwt_otp_read(BIAS_TUNE_ADDRESS) >> 16)
 8001b9c:	200a      	movs	r0, #10
 8001b9e:	f000 fb3d 	bl	800221c <dwt_otp_read>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	0c1b      	lsrs	r3, r3, #16
			& BIAS_CTRL_BIAS_MASK;
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	f003 031f 	and.w	r3, r3, #31
 8001bac:	b2da      	uxtb	r2, r3
	dwt_local_data->bias_tune = (dwt_otp_read(BIAS_TUNE_ADDRESS) >> 16)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	721a      	strb	r2, [r3, #8]

	if ((ldo_tune_lo != 0) && (ldo_tune_hi != 0)
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d016      	beq.n	8001be6 <dwt_local_data_init+0xba>
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d013      	beq.n	8001be6 <dwt_local_data_init+0xba>
			&& (dwt_local_data->bias_tune != 0)) {
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	7a1b      	ldrb	r3, [r3, #8]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d00f      	beq.n	8001be6 <dwt_local_data_init+0xba>
		dwt_or16bitoffsetreg(OTP_CFG_ID, 0, LDO_BIAS_KICK);
 8001bc6:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001bca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bce:	2100      	movs	r1, #0
 8001bd0:	4832      	ldr	r0, [pc, #200]	@ (8001c9c <dwt_local_data_init+0x170>)
 8001bd2:	f000 fd67 	bl	80026a4 <dwt_modify16bitoffsetreg>
		dwt_and_or16bitoffsetreg(BIAS_CTRL_ID, 0,
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	7a1b      	ldrb	r3, [r3, #8]
 8001bda:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001bde:	2100      	movs	r1, #0
 8001be0:	482f      	ldr	r0, [pc, #188]	@ (8001ca0 <dwt_local_data_init+0x174>)
 8001be2:	f000 fd5f 	bl	80026a4 <dwt_modify16bitoffsetreg>
				(uint16_t)~BIAS_CTRL_BIAS_MASK, dwt_local_data->bias_tune);
	}

	// Read DGC_CFG from OTP
	if (dwt_otp_read(DGC_TUNE_ADDRESS) == DWT_DGC_CFG0) {
 8001be6:	2020      	movs	r0, #32
 8001be8:	f000 fb18 	bl	800221c <dwt_otp_read>
 8001bec:	4603      	mov	r3, r0
 8001bee:	4a2d      	ldr	r2, [pc, #180]	@ (8001ca4 <dwt_local_data_init+0x178>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d103      	bne.n	8001bfc <dwt_local_data_init+0xd0>
		dwt_local_data->dgc_otp_set = DWT_DGC_LOAD_FROM_OTP;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	725a      	strb	r2, [r3, #9]
 8001bfa:	e002      	b.n	8001c02 <dwt_local_data_init+0xd6>
	} else {
		dwt_local_data->dgc_otp_set = DWT_DGC_LOAD_FROM_SW;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	725a      	strb	r2, [r3, #9]
	}

	// Load Part and Lot ID from OTP
	dwt_local_data->partID = dwt_otp_read(PARTID_ADDRESS);
 8001c02:	2006      	movs	r0, #6
 8001c04:	f000 fb0a 	bl	800221c <dwt_otp_read>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	601a      	str	r2, [r3, #0]
	dwt_local_data->lotID = dwt_otp_read(LOTID_ADDRESS);
 8001c0e:	2007      	movs	r0, #7
 8001c10:	f000 fb04 	bl	800221c <dwt_otp_read>
 8001c14:	4602      	mov	r2, r0
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	605a      	str	r2, [r3, #4]
	dwt_local_data->vBatP = (uint8_t) dwt_otp_read(VBAT_ADDRESS);
 8001c1a:	2008      	movs	r0, #8
 8001c1c:	f000 fafe 	bl	800221c <dwt_otp_read>
 8001c20:	4603      	mov	r3, r0
 8001c22:	b2da      	uxtb	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	729a      	strb	r2, [r3, #10]
	dwt_local_data->tempP = (uint8_t) dwt_otp_read(VTEMP_ADDRESS);
 8001c28:	2009      	movs	r0, #9
 8001c2a:	f000 faf7 	bl	800221c <dwt_otp_read>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	b2da      	uxtb	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	72da      	strb	r2, [r3, #11]
	if (dwt_local_data->tempP == 0) { //if the reference temperature has not been programmed in OTP (early eng samples) set to default value
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	7adb      	ldrb	r3, [r3, #11]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d102      	bne.n	8001c44 <dwt_local_data_init+0x118>

		dwt_local_data->tempP = 0x85; //@temp of 20 deg
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2285      	movs	r2, #133	@ 0x85
 8001c42:	72da      	strb	r2, [r3, #11]
	}

	if (dwt_local_data->vBatP == 0) { //if the reference voltage has not been programmed in OTP (early eng samples) set to default value
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	7a9b      	ldrb	r3, [r3, #10]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d102      	bne.n	8001c52 <dwt_local_data_init+0x126>

		dwt_local_data->vBatP = 0x74;  //@Vref of 3.0V
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2274      	movs	r2, #116	@ 0x74
 8001c50:	729a      	strb	r2, [r3, #10]
	}
	dwt_local_data->otprev = (uint8_t) dwt_otp_read(OTPREV_ADDRESS);
 8001c52:	201f      	movs	r0, #31
 8001c54:	f000 fae2 	bl	800221c <dwt_otp_read>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	b2da      	uxtb	r2, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	735a      	strb	r2, [r3, #13]
	dwt_local_data->init_xtrim = dwt_otp_read(XTRIM_ADDRESS) & 0x7f;
 8001c60:	201e      	movs	r0, #30
 8001c62:	f000 fadb 	bl	800221c <dwt_otp_read>
 8001c66:	4603      	mov	r3, r0
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001c6e:	b2da      	uxtb	r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	739a      	strb	r2, [r3, #14]
	if (dwt_local_data->init_xtrim == 0) {
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	7b9b      	ldrb	r3, [r3, #14]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d102      	bne.n	8001c82 <dwt_local_data_init+0x156>
		dwt_local_data->init_xtrim = 0x2E; //set default value
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	222e      	movs	r2, #46	@ 0x2e
 8001c80:	739a      	strb	r2, [r3, #14]
	}
	dwt_write8bitoffsetreg(XTAL_ID, 0, dwt_local_data->init_xtrim);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	7b9b      	ldrb	r3, [r3, #14]
 8001c86:	461a      	mov	r2, r3
 8001c88:	2100      	movs	r1, #0
 8001c8a:	4807      	ldr	r0, [pc, #28]	@ (8001ca8 <dwt_local_data_init+0x17c>)
 8001c8c:	f000 fcc4 	bl	8002618 <dwt_write8bitoffsetreg>

	return DWT_SUCCESS;
 8001c90:	2300      	movs	r3, #0

} // end dwt_initialise()
 8001c92:	4618      	mov	r0, r3
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	000b0008 	.word	0x000b0008
 8001ca0:	0011001f 	.word	0x0011001f
 8001ca4:	10000240 	.word	0x10000240
 8001ca8:	00090014 	.word	0x00090014

08001cac <tag_init>:

uint8_t tag_init(dwt_config_t *dwt_config, dwt_txconfig_t *dwt_txconfig,
		dwt_local_data_t *dwt_local_data, uint8_t device, uint8_t rate) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
 8001cb8:	70fb      	strb	r3, [r7, #3]
	uint32_t check_idle_rc_ticks;
	uint16_t check_idle_rc_timeout = 300;
 8001cba:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001cbe:	82fb      	strh	r3, [r7, #22]

	HAL_Delay(2); // Time needed for DW3000 to start up (transition from INIT_RC to IDLE_RC
 8001cc0:	2002      	movs	r0, #2
 8001cc2:	f001 fec3 	bl	8003a4c <HAL_Delay>
	check_idle_rc_ticks = HAL_GetTick();
 8001cc6:	f001 feb5 	bl	8003a34 <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]
	while (!dwt_checkidlerc()) /* Need to make sure DW IC is in IDLE_RC before proceeding */
 8001ccc:	e009      	b.n	8001ce2 <tag_init+0x36>
		if (HAL_GetTick() - check_idle_rc_ticks > check_idle_rc_timeout)
 8001cce:	f001 feb1 	bl	8003a34 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad2      	subs	r2, r2, r3
 8001cd8:	8afb      	ldrh	r3, [r7, #22]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d901      	bls.n	8001ce2 <tag_init+0x36>
			return (1);
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e05d      	b.n	8001d9e <tag_init+0xf2>
	while (!dwt_checkidlerc()) /* Need to make sure DW IC is in IDLE_RC before proceeding */
 8001ce2:	f001 f987 	bl	8002ff4 <dwt_checkidlerc>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d0f0      	beq.n	8001cce <tag_init+0x22>

	if (dwt_local_data_init(dwt_local_data) == DWT_ERROR) {
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f7ff ff1d 	bl	8001b2c <dwt_local_data_init>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cf8:	d105      	bne.n	8001d06 <tag_init+0x5a>
		HAL_Delay(1000);
 8001cfa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cfe:	f001 fea5 	bl	8003a4c <HAL_Delay>
		return (1);
 8001d02:	2301      	movs	r3, #1
 8001d04:	e04b      	b.n	8001d9e <tag_init+0xf2>
	}

	dwt_txconfig->power = GAIN_30DB;
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	f04f 32ff 	mov.w	r2, #4294967295
 8001d0c:	605a      	str	r2, [r3, #4]

	if (dwt_config2(dwt_config, dwt_local_data)) /* if the dwt_configure returns DWT_ERROR either the PLL or RX calibration has failed the host should reset the device */
 8001d0e:	6879      	ldr	r1, [r7, #4]
 8001d10:	68f8      	ldr	r0, [r7, #12]
 8001d12:	f000 f849 	bl	8001da8 <dwt_config2>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d005      	beq.n	8001d28 <tag_init+0x7c>
	{
		HAL_Delay(1000);
 8001d1c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d20:	f001 fe94 	bl	8003a4c <HAL_Delay>
		return (1);
 8001d24:	2301      	movs	r3, #1
 8001d26:	e03a      	b.n	8001d9e <tag_init+0xf2>
	}
	dwt_configuretxrf(dwt_txconfig);
 8001d28:	68b8      	ldr	r0, [r7, #8]
 8001d2a:	f000 fdf3 	bl	8002914 <dwt_configuretxrf>
	/* Set the antenna delay. Modify the parameters to adjust the distance error */
	if (device == DEV_UWB3000F27) {
 8001d2e:	78fb      	ldrb	r3, [r7, #3]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d108      	bne.n	8001d46 <tag_init+0x9a>
		dwt_settxantennadelay(TX_ANT_DLY_HP);
 8001d34:	f244 001a 	movw	r0, #16410	@ 0x401a
 8001d38:	f000 ff82 	bl	8002c40 <dwt_settxantennadelay>
		dwt_setrxantennadelay(RX_ANT_DLY_HP);
 8001d3c:	f244 001a 	movw	r0, #16410	@ 0x401a
 8001d40:	f000 ff6e 	bl	8002c20 <dwt_setrxantennadelay>
 8001d44:	e007      	b.n	8001d56 <tag_init+0xaa>
	} else {
		dwt_settxantennadelay(TX_ANT_DLY_LP);
 8001d46:	f643 70f2 	movw	r0, #16370	@ 0x3ff2
 8001d4a:	f000 ff79 	bl	8002c40 <dwt_settxantennadelay>
		dwt_setrxantennadelay(RX_ANT_DLY_LP);
 8001d4e:	f643 70f2 	movw	r0, #16370	@ 0x3ff2
 8001d52:	f000 ff65 	bl	8002c20 <dwt_setrxantennadelay>
	}

	if (rate == RATE_6M8) {
 8001d56:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d10b      	bne.n	8001d76 <tag_init+0xca>
		dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS_6M8);
 8001d5e:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001d62:	f001 f929 	bl	8002fb8 <dwt_setrxaftertxdelay>
		dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS_6M8);
 8001d66:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001d6a:	f001 fb33 	bl	80033d4 <dwt_setrxtimeout>
		dwt_setpreambledetecttimeout(PRE_TIMEOUT_6M8);
 8001d6e:	2005      	movs	r0, #5
 8001d70:	f001 fb50 	bl	8003414 <dwt_setpreambledetecttimeout>
 8001d74:	e009      	b.n	8001d8a <tag_init+0xde>
	} else {
		dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS_850K);
 8001d76:	203c      	movs	r0, #60	@ 0x3c
 8001d78:	f001 f91e 	bl	8002fb8 <dwt_setrxaftertxdelay>
		dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS_850K);
 8001d7c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001d80:	f001 fb28 	bl	80033d4 <dwt_setrxtimeout>
		dwt_setpreambledetecttimeout(PRE_TIMEOUT_850K);
 8001d84:	2000      	movs	r0, #0
 8001d86:	f001 fb45 	bl	8003414 <dwt_setpreambledetecttimeout>
	}

	/* If the UWB3000F27 module is used, DWT_LNA_ENABLE and DWT_PA_ENABLE must be enabled; otherwise, the power amplifier circuit cannot be started */
	dwt_setlnapamode(DWT_LNA_ENABLE | DWT_PA_ENABLE | DWT_TXRX_EN);
 8001d8a:	2007      	movs	r0, #7
 8001d8c:	f000 fd82 	bl	8002894 <dwt_setlnapamode>
	dwt_setfinegraintxseq(0);
 8001d90:	2000      	movs	r0, #0
 8001d92:	f000 fd63 	bl	800285c <dwt_setfinegraintxseq>

	dwt_setleds(DWT_LEDS_ENABLE | DWT_LEDS_INIT_BLINK);
 8001d96:	2003      	movs	r0, #3
 8001d98:	f001 f944 	bl	8003024 <dwt_setleds>

	return 0;
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3718      	adds	r7, #24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <dwt_config2>:
 * return DWT_SUCCESS or DWT_ERROR
 * Note: If the RX calibration routine fails the device receiver performance will be severely affected,
 * the application should reset device and try again
 *
 */
int dwt_config2(dwt_config_t *config, dwt_local_data_t *dwt_local_data) {
 8001da8:	b590      	push	{r4, r7, lr}
 8001daa:	b08d      	sub	sp, #52	@ 0x34
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]

	uint8_t channel = config->chan, cnt, flag;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	uint32_t temp;
	uint8_t scp = ((config->rxCode > 24) || (config->txCode > 24)) ? 1 : 0;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	791b      	ldrb	r3, [r3, #4]
 8001dbe:	2b18      	cmp	r3, #24
 8001dc0:	d803      	bhi.n	8001dca <dwt_config2+0x22>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	78db      	ldrb	r3, [r3, #3]
 8001dc6:	2b18      	cmp	r3, #24
 8001dc8:	d901      	bls.n	8001dce <dwt_config2+0x26>
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e000      	b.n	8001dd0 <dwt_config2+0x28>
 8001dce:	2300      	movs	r3, #0
 8001dd0:	f887 3020 	strb.w	r3, [r7, #32]
	uint8_t mode = (config->phrMode == DWT_PHRMODE_EXT) ?
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	79db      	ldrb	r3, [r3, #7]
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d101      	bne.n	8001de0 <dwt_config2+0x38>
 8001ddc:	2310      	movs	r3, #16
 8001dde:	e000      	b.n	8001de2 <dwt_config2+0x3a>
 8001de0:	2300      	movs	r3, #0
 8001de2:	77fb      	strb	r3, [r7, #31]
	SYS_CFG_PHR_MODE_BIT_MASK :
															0;
	uint16_t sts_len;
	int error = DWT_SUCCESS;
 8001de4:	2300      	movs	r3, #0
 8001de6:	61bb      	str	r3, [r7, #24]
	uint16_t sts_length_factors[STS_LEN_SUPPORTED] = { 1024, 1448, 2048, 2896,
 8001de8:	4b86      	ldr	r3, [pc, #536]	@ (8002004 <dwt_config2+0x25c>)
 8001dea:	f107 0408 	add.w	r4, r7, #8
 8001dee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001df0:	c407      	stmia	r4!, {r0, r1, r2}
 8001df2:	8023      	strh	r3, [r4, #0]
			4096, 5793, 8192 };

	int preamble_len;

	switch (config->txPreambLength) {
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	785b      	ldrb	r3, [r3, #1]
 8001df8:	3b01      	subs	r3, #1
 8001dfa:	2b06      	cmp	r3, #6
 8001dfc:	d81c      	bhi.n	8001e38 <dwt_config2+0x90>
 8001dfe:	a201      	add	r2, pc, #4	@ (adr r2, 8001e04 <dwt_config2+0x5c>)
 8001e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e04:	08001e27 	.word	0x08001e27
 8001e08:	08001e39 	.word	0x08001e39
 8001e0c:	08001e39 	.word	0x08001e39
 8001e10:	08001e21 	.word	0x08001e21
 8001e14:	08001e33 	.word	0x08001e33
 8001e18:	08001e39 	.word	0x08001e39
 8001e1c:	08001e2d 	.word	0x08001e2d
	case DWT_PLEN_32:
		preamble_len = 32;
 8001e20:	2320      	movs	r3, #32
 8001e22:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8001e24:	e00c      	b.n	8001e40 <dwt_config2+0x98>
	case DWT_PLEN_64:
		preamble_len = 64;
 8001e26:	2340      	movs	r3, #64	@ 0x40
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8001e2a:	e009      	b.n	8001e40 <dwt_config2+0x98>
	case DWT_PLEN_72:
		preamble_len = 72;
 8001e2c:	2348      	movs	r3, #72	@ 0x48
 8001e2e:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8001e30:	e006      	b.n	8001e40 <dwt_config2+0x98>
	case DWT_PLEN_128:
		preamble_len = 128;
 8001e32:	2380      	movs	r3, #128	@ 0x80
 8001e34:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8001e36:	e003      	b.n	8001e40 <dwt_config2+0x98>
	default:
		preamble_len = 256;
 8001e38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e3c:	627b      	str	r3, [r7, #36]	@ 0x24
		break;
 8001e3e:	bf00      	nop
	}

	dwt_local_data->sleep_mode &= (~(DWT_ALT_OPS | DWT_SEL_OPS3)); //clear the sleep mode ALT_OPS bit
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	8a1b      	ldrh	r3, [r3, #16]
 8001e44:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	821a      	strh	r2, [r3, #16]
	dwt_local_data->longFrames = config->phrMode;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	79da      	ldrb	r2, [r3, #7]
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	731a      	strb	r2, [r3, #12]
	sts_len = (uint16_t) GET_STS_REG_SET_VALUE((uint16_t )(config->stsLength));
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	7b5b      	ldrb	r3, [r3, #13]
 8001e5a:	3302      	adds	r3, #2
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e62:	82fb      	strh	r3, [r7, #22]
	dwt_local_data->ststhreshold = (int16_t) ((((uint32_t) sts_len) * 8)
 8001e64:	8afb      	ldrh	r3, [r7, #22]
 8001e66:	00db      	lsls	r3, r3, #3
			* STSQUAL_THRESH_64);
 8001e68:	ee07 3a90 	vmov	s15, r3
 8001e6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e70:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8002008 <dwt_config2+0x260>
 8001e74:	ee67 7a87 	vmul.f32	s15, s15, s14
	dwt_local_data->ststhreshold = (int16_t) ((((uint32_t) sts_len) * 8)
 8001e78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e7c:	ee17 3a90 	vmov	r3, s15
 8001e80:	b21a      	sxth	r2, r3
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	825a      	strh	r2, [r3, #18]
	dwt_local_data->stsconfig = config->stsMode;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	7b1a      	ldrb	r2, [r3, #12]
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	755a      	strb	r2, [r3, #21]
	//then set the relevant bits according to configuration of the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
	dwt_modify32bitoffsetreg(SYS_CFG_ID, 0,
			~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK
					| SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK
					| SYS_CFG_CP_SDC_BIT_MASK),
			((uint32_t) config->pdoaMode) << SYS_CFG_PDOA_MODE_BIT_OFFSET
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	7b9b      	ldrb	r3, [r3, #14]
 8001e92:	041a      	lsls	r2, r3, #16
					| ((uint16_t) config->stsMode & DWT_STS_CONFIG_MASK)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	7b1b      	ldrb	r3, [r3, #12]
							<< SYS_CFG_CP_SPC_BIT_OFFSET
 8001e98:	031b      	lsls	r3, r3, #12
 8001e9a:	f403 4330 	and.w	r3, r3, #45056	@ 0xb000
					| ((uint16_t) config->stsMode & DWT_STS_CONFIG_MASK)
 8001e9e:	431a      	orrs	r2, r3
					| (SYS_CFG_PHR_6M8_BIT_MASK
							& ((uint32_t) config->phrRate
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	7a1b      	ldrb	r3, [r3, #8]
									<< SYS_CFG_PHR_6M8_BIT_OFFSET)) | mode);
 8001ea4:	015b      	lsls	r3, r3, #5
							& ((uint32_t) config->phrRate
 8001ea6:	f003 0320 	and.w	r3, r3, #32
					| (SYS_CFG_PHR_6M8_BIT_MASK
 8001eaa:	431a      	orrs	r2, r3
	dwt_modify32bitoffsetreg(SYS_CFG_ID, 0,
 8001eac:	7ffb      	ldrb	r3, [r7, #31]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	4a56      	ldr	r2, [pc, #344]	@ (800200c <dwt_config2+0x264>)
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	2010      	movs	r0, #16
 8001eb6:	f000 fbc1 	bl	800263c <dwt_modify32bitoffsetreg>

	if (scp) {
 8001eba:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d025      	beq.n	8001f0e <dwt_config2+0x166>
		//configure OPS tables for SCP mode
		dwt_local_data->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS1; //configure correct OPS table is kicked on wakeup
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	8a1b      	ldrh	r3, [r3, #16]
 8001ec6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001eca:	b29a      	uxth	r2, r3
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	821a      	strh	r2, [r3, #16]
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 8001ed0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ed4:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8001ed8:	2100      	movs	r1, #0
 8001eda:	484d      	ldr	r0, [pc, #308]	@ (8002010 <dwt_config2+0x268>)
 8001edc:	f000 fbae 	bl	800263c <dwt_modify32bitoffsetreg>
		DWT_OPSET_SCP | OTP_CFG_OPS_KICK_BIT_MASK);

		dwt_write32bitoffsetreg(IP_CONFIG_LO_ID, 0, IP_CONFIG_LO_SCP); //Set this if Ipatov analysis is used in SCP mode
 8001ee0:	f240 3206 	movw	r2, #774	@ 0x306
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	484b      	ldr	r0, [pc, #300]	@ (8002014 <dwt_config2+0x26c>)
 8001ee8:	f000 fb55 	bl	8002596 <dwt_write32bitoffsetreg>
		dwt_write32bitoffsetreg(IP_CONFIG_HI_ID, 0, IP_CONFIG_HI_SCP);
 8001eec:	2200      	movs	r2, #0
 8001eee:	2100      	movs	r1, #0
 8001ef0:	f04f 100e 	mov.w	r0, #917518	@ 0xe000e
 8001ef4:	f000 fb4f 	bl	8002596 <dwt_write32bitoffsetreg>

		dwt_write32bitoffsetreg(STS_CONFIG_LO_ID, 0, STS_CONFIG_LO_SCP);
 8001ef8:	4a47      	ldr	r2, [pc, #284]	@ (8002018 <dwt_config2+0x270>)
 8001efa:	2100      	movs	r1, #0
 8001efc:	4847      	ldr	r0, [pc, #284]	@ (800201c <dwt_config2+0x274>)
 8001efe:	f000 fb4a 	bl	8002596 <dwt_write32bitoffsetreg>
		dwt_write8bitoffsetreg(STS_CONFIG_HI_ID, 0, STS_CONFIG_HI_SCP);
 8001f02:	227d      	movs	r2, #125	@ 0x7d
 8001f04:	2100      	movs	r1, #0
 8001f06:	4846      	ldr	r0, [pc, #280]	@ (8002020 <dwt_config2+0x278>)
 8001f08:	f000 fb86 	bl	8002618 <dwt_write8bitoffsetreg>
 8001f0c:	e051      	b.n	8001fb2 <dwt_config2+0x20a>
	} else //
	{
		uint16_t sts_mnth;
		if (config->stsMode != DWT_STS_MODE_OFF) {
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	7b1b      	ldrb	r3, [r3, #12]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d032      	beq.n	8001f7c <dwt_config2+0x1d4>

			//configure CIA STS lower bound
			if ((config->pdoaMode == DWT_PDOA_M1)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	7b9b      	ldrb	r3, [r3, #14]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d003      	beq.n	8001f26 <dwt_config2+0x17e>
					|| (config->pdoaMode == DWT_PDOA_M0)) {
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	7b9b      	ldrb	r3, [r3, #14]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d10e      	bne.n	8001f44 <dwt_config2+0x19c>
				//In PDOA mode 1, number of accumulated symbols is the whole length of the STS
				sts_mnth = get_sts_mnth(
						sts_length_factors[(uint8_t) (config->stsLength)],
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	7b5b      	ldrb	r3, [r3, #13]
				sts_mnth = get_sts_mnth(
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	3330      	adds	r3, #48	@ 0x30
 8001f2e:	443b      	add	r3, r7
 8001f30:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8001f34:	2203      	movs	r2, #3
 8001f36:	2110      	movs	r1, #16
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f000 fd21 	bl	8002980 <get_sts_mnth>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	847b      	strh	r3, [r7, #34]	@ 0x22
 8001f42:	e00d      	b.n	8001f60 <dwt_config2+0x1b8>
						CIA_MANUALLOWERBOUND_TH_64, 3);
			} else {
				//In PDOA mode 3 number of accumulated symbols is half of the length of STS symbols
				sts_mnth = get_sts_mnth(
						sts_length_factors[(uint8_t) (config->stsLength)],
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	7b5b      	ldrb	r3, [r3, #13]
				sts_mnth = get_sts_mnth(
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	3330      	adds	r3, #48	@ 0x30
 8001f4c:	443b      	add	r3, r7
 8001f4e:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8001f52:	2204      	movs	r2, #4
 8001f54:	2110      	movs	r1, #16
 8001f56:	4618      	mov	r0, r3
 8001f58:	f000 fd12 	bl	8002980 <get_sts_mnth>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	847b      	strh	r3, [r7, #34]	@ 0x22
						CIA_MANUALLOWERBOUND_TH_64, 4);
			}

			preamble_len += (sts_len) * 8;
 8001f60:	8afb      	ldrh	r3, [r7, #22]
 8001f62:	00db      	lsls	r3, r3, #3
 8001f64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f66:	4413      	add	r3, r2
 8001f68:	627b      	str	r3, [r7, #36]	@ 0x24

			dwt_modify16bitoffsetreg(STS_CONFIG_LO_ID, 2,
 8001f6a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001f6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f70:	f64f 7280 	movw	r2, #65408	@ 0xff80
 8001f74:	2102      	movs	r1, #2
 8001f76:	4829      	ldr	r0, [pc, #164]	@ (800201c <dwt_config2+0x274>)
 8001f78:	f000 fb94 	bl	80026a4 <dwt_modify16bitoffsetreg>
					sts_mnth & 0x7F);

		}

		//configure OPS tables for non-SCP mode
		if (preamble_len >= 256) {
 8001f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7e:	2bff      	cmp	r3, #255	@ 0xff
 8001f80:	dd0f      	ble.n	8001fa2 <dwt_config2+0x1fa>
			dwt_local_data->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS0;
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	8a1b      	ldrh	r3, [r3, #16]
 8001f86:	f043 0320 	orr.w	r3, r3, #32
 8001f8a:	b29a      	uxth	r2, r3
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	821a      	strh	r2, [r3, #16]
			dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 8001f90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f94:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8001f98:	2100      	movs	r1, #0
 8001f9a:	481d      	ldr	r0, [pc, #116]	@ (8002010 <dwt_config2+0x268>)
 8001f9c:	f000 fb4e 	bl	800263c <dwt_modify32bitoffsetreg>
 8001fa0:	e007      	b.n	8001fb2 <dwt_config2+0x20a>
			DWT_OPSET_LONG | OTP_CFG_OPS_KICK_BIT_MASK);
		} else {
			dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK),
 8001fa2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001fa6:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8001faa:	2100      	movs	r1, #0
 8001fac:	4818      	ldr	r0, [pc, #96]	@ (8002010 <dwt_config2+0x268>)
 8001fae:	f000 fb45 	bl	800263c <dwt_modify32bitoffsetreg>
		}

	}

	dwt_modify8bitoffsetreg(DTUNE0_ID, 0,
			(uint8_t) ~DTUNE0_PRE_PAC_SYM_BIT_MASK, config->rxPAC);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	789b      	ldrb	r3, [r3, #2]
	dwt_modify8bitoffsetreg(DTUNE0_ID, 0,
 8001fb6:	22fc      	movs	r2, #252	@ 0xfc
 8001fb8:	2100      	movs	r1, #0
 8001fba:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 8001fbe:	f000 fb9c 	bl	80026fa <dwt_modify8bitoffsetreg>

	dwt_write8bitoffsetreg(STS_CFG0_ID, 0, (uint8_t) (sts_len - 1)); /*Starts from 0 that is why -1*/
 8001fc2:	8afb      	ldrh	r3, [r7, #22]
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	3b01      	subs	r3, #1
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	461a      	mov	r2, r3
 8001fcc:	2100      	movs	r1, #0
 8001fce:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001fd2:	f000 fb21 	bl	8002618 <dwt_write8bitoffsetreg>

	if (config->txPreambLength == DWT_PLEN_72) {
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	785b      	ldrb	r3, [r3, #1]
 8001fda:	2b07      	cmp	r3, #7
 8001fdc:	d103      	bne.n	8001fe6 <dwt_config2+0x23e>
		dwt_setplenfine(8); //value 8 sets fine preamble length to 72 symbols - this is needed to set 72 length.
 8001fde:	2008      	movs	r0, #8
 8001fe0:	f000 feb6 	bl	8002d50 <dwt_setplenfine>
 8001fe4:	e002      	b.n	8001fec <dwt_config2+0x244>
	} else {
		dwt_setplenfine(0); //clear the setting in the FINE_PLEN register.
 8001fe6:	2000      	movs	r0, #0
 8001fe8:	f000 feb2 	bl	8002d50 <dwt_setplenfine>
	}

	if ((config->stsMode & DWT_STS_MODE_ND) == DWT_STS_MODE_ND) {
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	7b1b      	ldrb	r3, [r3, #12]
 8001ff0:	f003 0303 	and.w	r3, r3, #3
 8001ff4:	2b03      	cmp	r3, #3
 8001ff6:	d119      	bne.n	800202c <dwt_config2+0x284>
		//configure lower preamble detection threshold for no data STS mode
		dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_NO_DATA);
 8001ff8:	4a0a      	ldr	r2, [pc, #40]	@ (8002024 <dwt_config2+0x27c>)
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	480a      	ldr	r0, [pc, #40]	@ (8002028 <dwt_config2+0x280>)
 8001ffe:	f000 faca 	bl	8002596 <dwt_write32bitoffsetreg>
 8002002:	e018      	b.n	8002036 <dwt_config2+0x28e>
 8002004:	08009a20 	.word	0x08009a20
 8002008:	3f666666 	.word	0x3f666666
 800200c:	fffc4fcf 	.word	0xfffc4fcf
 8002010:	000b0008 	.word	0x000b0008
 8002014:	000e000c 	.word	0x000e000c
 8002018:	000c5a0a 	.word	0x000c5a0a
 800201c:	000e0012 	.word	0x000e0012
 8002020:	000e0016 	.word	0x000e0016
 8002024:	af5f35cc 	.word	0xaf5f35cc
 8002028:	0006000c 	.word	0x0006000c
	} else {
		//configure default preamble detection threshold for other modes
		dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_DEFAULT);
 800202c:	4a6f      	ldr	r2, [pc, #444]	@ (80021ec <dwt_config2+0x444>)
 800202e:	2100      	movs	r1, #0
 8002030:	486f      	ldr	r0, [pc, #444]	@ (80021f0 <dwt_config2+0x448>)
 8002032:	f000 fab0 	bl	8002596 <dwt_write32bitoffsetreg>
	}

	/////////////////////////////////////////////////////////////////////////
	//CHAN_CTRL
	temp = dwt_read32bitoffsetreg(CHAN_CTRL_ID, 0);
 8002036:	2100      	movs	r1, #0
 8002038:	486e      	ldr	r0, [pc, #440]	@ (80021f4 <dwt_config2+0x44c>)
 800203a:	f000 fa5a 	bl	80024f2 <dwt_read32bitoffsetreg>
 800203e:	62b8      	str	r0, [r7, #40]	@ 0x28
	temp &= (~(CHAN_CTRL_RX_PCODE_BIT_MASK | CHAN_CTRL_TX_PCODE_BIT_MASK
 8002040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002042:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8002046:	f023 031f 	bic.w	r3, r3, #31
 800204a:	62bb      	str	r3, [r7, #40]	@ 0x28
			| CHAN_CTRL_SFD_TYPE_BIT_MASK | CHAN_CTRL_RF_CHAN_BIT_MASK));

	if (channel == 9)
 800204c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002050:	2b09      	cmp	r3, #9
 8002052:	d103      	bne.n	800205c <dwt_config2+0x2b4>
		temp |= CHAN_CTRL_RF_CHAN_BIT_MASK;
 8002054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002056:	f043 0301 	orr.w	r3, r3, #1
 800205a:	62bb      	str	r3, [r7, #40]	@ 0x28

	temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK
			& ((uint32_t) config->rxCode << CHAN_CTRL_RX_PCODE_BIT_OFFSET));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	791b      	ldrb	r3, [r3, #4]
 8002060:	021b      	lsls	r3, r3, #8
 8002062:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
	temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK
 8002066:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002068:	4313      	orrs	r3, r2
 800206a:	62bb      	str	r3, [r7, #40]	@ 0x28
	temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK
			& ((uint32_t) config->txCode << CHAN_CTRL_TX_PCODE_BIT_OFFSET));
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	78db      	ldrb	r3, [r3, #3]
 8002070:	00db      	lsls	r3, r3, #3
 8002072:	b2db      	uxtb	r3, r3
	temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK
 8002074:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002076:	4313      	orrs	r3, r2
 8002078:	62bb      	str	r3, [r7, #40]	@ 0x28
	temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK
			& ((uint32_t) config->sfdType << CHAN_CTRL_SFD_TYPE_BIT_OFFSET));
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	795b      	ldrb	r3, [r3, #5]
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	f003 0306 	and.w	r3, r3, #6
	temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK
 8002084:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002086:	4313      	orrs	r3, r2
 8002088:	62bb      	str	r3, [r7, #40]	@ 0x28

	dwt_write32bitoffsetreg(CHAN_CTRL_ID, 0, temp);
 800208a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800208c:	2100      	movs	r1, #0
 800208e:	4859      	ldr	r0, [pc, #356]	@ (80021f4 <dwt_config2+0x44c>)
 8002090:	f000 fa81 	bl	8002596 <dwt_write32bitoffsetreg>
	/////////////////////////////////////////////////////////////////////////
	//TX_FCTRL
	// Set up TX Preamble Size, PRF and Data Rate
	dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
			~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
			((uint32_t) config->dataRate << TX_FCTRL_TXBR_BIT_OFFSET)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	799b      	ldrb	r3, [r3, #6]
 8002098:	029a      	lsls	r2, r3, #10
					| ((uint32_t) config->txPreambLength)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	785b      	ldrb	r3, [r3, #1]
							<< TX_FCTRL_TXPSR_BIT_OFFSET);
 800209e:	031b      	lsls	r3, r3, #12
	dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 80020a0:	4313      	orrs	r3, r2
 80020a2:	f46f 4274 	mvn.w	r2, #62464	@ 0xf400
 80020a6:	2100      	movs	r1, #0
 80020a8:	2024      	movs	r0, #36	@ 0x24
 80020aa:	f000 fac7 	bl	800263c <dwt_modify32bitoffsetreg>

	//DTUNE (SFD timeout)
	// Don't allow 0 - SFD timeout will always be enabled
	if (config->sfdTO == 0) {
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	895b      	ldrh	r3, [r3, #10]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d102      	bne.n	80020bc <dwt_config2+0x314>
		config->sfdTO = DWT_SFDTOC_DEF;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2281      	movs	r2, #129	@ 0x81
 80020ba:	815a      	strh	r2, [r3, #10]
	}
	dwt_write16bitoffsetreg(DTUNE0_ID, 2, config->sfdTO);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	895b      	ldrh	r3, [r3, #10]
 80020c0:	461a      	mov	r2, r3
 80020c2:	2102      	movs	r1, #2
 80020c4:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 80020c8:	f000 fa8b 	bl	80025e2 <dwt_write16bitoffsetreg>

	///////////////////////
	// RF
	if (channel == 9) {
 80020cc:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80020d0:	2b09      	cmp	r3, #9
 80020d2:	d111      	bne.n	80020f8 <dwt_config2+0x350>
		// Setup TX analog for ch9
		dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH9);
 80020d4:	4a48      	ldr	r2, [pc, #288]	@ (80021f8 <dwt_config2+0x450>)
 80020d6:	2100      	movs	r1, #0
 80020d8:	4848      	ldr	r0, [pc, #288]	@ (80021fc <dwt_config2+0x454>)
 80020da:	f000 fa5c 	bl	8002596 <dwt_write32bitoffsetreg>
		dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH9);
 80020de:	f640 723c 	movw	r2, #3900	@ 0xf3c
 80020e2:	2100      	movs	r1, #0
 80020e4:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 80020e8:	f000 fa7b 	bl	80025e2 <dwt_write16bitoffsetreg>
		// Setup RX analog for ch9
		dwt_write32bitoffsetreg(RX_CTRL_HI_ID, 0, RF_RXCTRL_CH9);
 80020ec:	4a44      	ldr	r2, [pc, #272]	@ (8002200 <dwt_config2+0x458>)
 80020ee:	2100      	movs	r1, #0
 80020f0:	4844      	ldr	r0, [pc, #272]	@ (8002204 <dwt_config2+0x45c>)
 80020f2:	f000 fa50 	bl	8002596 <dwt_write32bitoffsetreg>
 80020f6:	e00b      	b.n	8002110 <dwt_config2+0x368>
	} else {
		// Setup TX analog for ch5
		dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH5);
 80020f8:	4a43      	ldr	r2, [pc, #268]	@ (8002208 <dwt_config2+0x460>)
 80020fa:	2100      	movs	r1, #0
 80020fc:	483f      	ldr	r0, [pc, #252]	@ (80021fc <dwt_config2+0x454>)
 80020fe:	f000 fa4a 	bl	8002596 <dwt_write32bitoffsetreg>
		dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH5);
 8002102:	f641 723c 	movw	r2, #7996	@ 0x1f3c
 8002106:	2100      	movs	r1, #0
 8002108:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 800210c:	f000 fa69 	bl	80025e2 <dwt_write16bitoffsetreg>
	}

	dwt_write8bitoffsetreg(LDO_RLOAD_ID, 1, LDO_RLOAD_VAL_B1);
 8002110:	2214      	movs	r2, #20
 8002112:	2101      	movs	r1, #1
 8002114:	483d      	ldr	r0, [pc, #244]	@ (800220c <dwt_config2+0x464>)
 8002116:	f000 fa7f 	bl	8002618 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(TX_CTRL_LO_ID, 2, RF_TXCTRL_LO_B2);
 800211a:	220e      	movs	r2, #14
 800211c:	2102      	movs	r1, #2
 800211e:	483c      	ldr	r0, [pc, #240]	@ (8002210 <dwt_config2+0x468>)
 8002120:	f000 fa7a 	bl	8002618 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(PLL_CAL_ID, 0, RF_PLL_CFG_LD); // Extend the lock delay
 8002124:	2281      	movs	r2, #129	@ 0x81
 8002126:	2100      	movs	r1, #0
 8002128:	483a      	ldr	r0, [pc, #232]	@ (8002214 <dwt_config2+0x46c>)
 800212a:	f000 fa75 	bl	8002618 <dwt_write8bitoffsetreg>

	//Verify PLL lock bit is cleared
	dwt_write8bitoffsetreg(SYS_STATUS_ID, 0, SYS_STATUS_CP_LOCK_BIT_MASK);
 800212e:	2202      	movs	r2, #2
 8002130:	2100      	movs	r1, #0
 8002132:	2044      	movs	r0, #68	@ 0x44
 8002134:	f000 fa70 	bl	8002618 <dwt_write8bitoffsetreg>

	///////////////////////
	// auto cal the PLL and change to IDLE_PLL state
	dwt_setdwstate(DWT_DW_IDLE);
 8002138:	2001      	movs	r0, #1
 800213a:	f000 fb47 	bl	80027cc <dwt_setdwstate>

	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PLL; cnt++) {
 800213e:	2301      	movs	r3, #1
 8002140:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002144:	2300      	movs	r3, #0
 8002146:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800214a:	e014      	b.n	8002176 <dwt_config2+0x3ce>
		//deca_usleep(DELAY_20uUSec);
		HAL_Delay(1);
 800214c:	2001      	movs	r0, #1
 800214e:	f001 fc7d 	bl	8003a4c <HAL_Delay>
		if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0)
 8002152:	2100      	movs	r1, #0
 8002154:	2044      	movs	r0, #68	@ 0x44
 8002156:	f000 fa0c 	bl	8002572 <dwt_read8bitoffsetreg>
 800215a:	4603      	mov	r3, r0
				& SYS_STATUS_CP_LOCK_BIT_MASK)) {    //PLL is locked
 800215c:	f003 0302 	and.w	r3, r3, #2
		if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0)
 8002160:	2b00      	cmp	r3, #0
 8002162:	d003      	beq.n	800216c <dwt_config2+0x3c4>
			flag = 0;
 8002164:	2300      	movs	r3, #0
 8002166:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
			break;
 800216a:	e008      	b.n	800217e <dwt_config2+0x3d6>
	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PLL; cnt++) {
 800216c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002170:	3301      	adds	r3, #1
 8002172:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002176:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800217a:	2b05      	cmp	r3, #5
 800217c:	d9e6      	bls.n	800214c <dwt_config2+0x3a4>
		}
	}

	if (flag) {
 800217e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002182:	2b00      	cmp	r3, #0
 8002184:	d002      	beq.n	800218c <dwt_config2+0x3e4>
		return DWT_ERROR;
 8002186:	f04f 33ff 	mov.w	r3, #4294967295
 800218a:	e02a      	b.n	80021e2 <dwt_config2+0x43a>
	}

	if ((config->rxCode >= 9) && (config->rxCode <= 24)) //only enable DGC for PRF 64
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	791b      	ldrb	r3, [r3, #4]
 8002190:	2b08      	cmp	r3, #8
 8002192:	d91b      	bls.n	80021cc <dwt_config2+0x424>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	791b      	ldrb	r3, [r3, #4]
 8002198:	2b18      	cmp	r3, #24
 800219a:	d817      	bhi.n	80021cc <dwt_config2+0x424>
			{
		//load RX LUTs
		/* If the OTP has DGC info programmed into it, do a manual kick from OTP. */
		if (dwt_local_data->dgc_otp_set == DWT_DGC_LOAD_FROM_OTP) {
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	7a5b      	ldrb	r3, [r3, #9]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d105      	bne.n	80021b0 <dwt_config2+0x408>
			_dwt_kick_dgc_on_wakeup((int8_t) channel);
 80021a4:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 80021a8:	4618      	mov	r0, r3
 80021aa:	f000 faeb 	bl	8002784 <_dwt_kick_dgc_on_wakeup>
 80021ae:	e004      	b.n	80021ba <dwt_config2+0x412>
		}
		/* Else we manually program hard-coded values into the DGC registers. */
		else {
			dwt_configmrxlut(channel);
 80021b0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80021b4:	4618      	mov	r0, r3
 80021b6:	f000 fc17 	bl	80029e8 <dwt_configmrxlut>
		}
		dwt_modify16bitoffsetreg(DGC_CFG_ID, 0x0,
 80021ba:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 80021be:	f248 12ff 	movw	r2, #33279	@ 0x81ff
 80021c2:	2100      	movs	r1, #0
 80021c4:	4814      	ldr	r0, [pc, #80]	@ (8002218 <dwt_config2+0x470>)
 80021c6:	f000 fa6d 	bl	80026a4 <dwt_modify16bitoffsetreg>
			{
 80021ca:	e005      	b.n	80021d8 <dwt_config2+0x430>
				(uint16_t) ~DGC_CFG_THR_64_BIT_MASK,
				DWT_DGC_CFG << DGC_CFG_THR_64_BIT_OFFSET);
	} else {
		dwt_and8bitoffsetreg(DGC_CFG_ID, 0x0,
 80021cc:	2300      	movs	r3, #0
 80021ce:	22fe      	movs	r2, #254	@ 0xfe
 80021d0:	2100      	movs	r1, #0
 80021d2:	4811      	ldr	r0, [pc, #68]	@ (8002218 <dwt_config2+0x470>)
 80021d4:	f000 fa91 	bl	80026fa <dwt_modify8bitoffsetreg>
				(uint8_t)~DGC_CFG_RX_TUNE_EN_BIT_MASK);
	}

	///////////////////////
	// PGF
	error = dwt_pgf_cal(1); //if the RX calibration routine fails the device receiver performance will be severely affected, the application should reset and try again
 80021d8:	2001      	movs	r0, #1
 80021da:	f000 fc8d 	bl	8002af8 <dwt_pgf_cal>
 80021de:	61b8      	str	r0, [r7, #24]

	return error;
 80021e0:	69bb      	ldr	r3, [r7, #24]
} // end dwt_configure()
 80021e2:	4618      	mov	r0, r3
 80021e4:	3734      	adds	r7, #52	@ 0x34
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd90      	pop	{r4, r7, pc}
 80021ea:	bf00      	nop
 80021ec:	af5f584c 	.word	0xaf5f584c
 80021f0:	0006000c 	.word	0x0006000c
 80021f4:	00010014 	.word	0x00010014
 80021f8:	1c010034 	.word	0x1c010034
 80021fc:	0007001c 	.word	0x0007001c
 8002200:	08b5a833 	.word	0x08b5a833
 8002204:	00070010 	.word	0x00070010
 8002208:	1c071134 	.word	0x1c071134
 800220c:	00070050 	.word	0x00070050
 8002210:	00070018 	.word	0x00070018
 8002214:	00090008 	.word	0x00090008
 8002218:	00030018 	.word	0x00030018

0800221c <dwt_otp_read>:
 *
 * output parameters
 *tx
 * returns the 32bit of read data
 */
uint32_t dwt_otp_read(uint16_t address) {
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	80fb      	strh	r3, [r7, #6]
	uint32_t ret_data = 0;
 8002226:	2300      	movs	r3, #0
 8002228:	60fb      	str	r3, [r7, #12]

	// Set manual access mode
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 800222a:	2201      	movs	r2, #1
 800222c:	2100      	movs	r1, #0
 800222e:	480c      	ldr	r0, [pc, #48]	@ (8002260 <dwt_otp_read+0x44>)
 8002230:	f000 f9d7 	bl	80025e2 <dwt_write16bitoffsetreg>
	// set the address
	dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 8002234:	88fb      	ldrh	r3, [r7, #6]
 8002236:	461a      	mov	r2, r3
 8002238:	2100      	movs	r1, #0
 800223a:	480a      	ldr	r0, [pc, #40]	@ (8002264 <dwt_otp_read+0x48>)
 800223c:	f000 f9d1 	bl	80025e2 <dwt_write16bitoffsetreg>
	// Assert the read strobe
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 8002240:	2202      	movs	r2, #2
 8002242:	2100      	movs	r1, #0
 8002244:	4806      	ldr	r0, [pc, #24]	@ (8002260 <dwt_otp_read+0x44>)
 8002246:	f000 f9cc 	bl	80025e2 <dwt_write16bitoffsetreg>
	// attempt a read from OTP address
	ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 800224a:	2100      	movs	r1, #0
 800224c:	4806      	ldr	r0, [pc, #24]	@ (8002268 <dwt_otp_read+0x4c>)
 800224e:	f000 f950 	bl	80024f2 <dwt_read32bitoffsetreg>
 8002252:	60f8      	str	r0, [r7, #12]

	// Return the 32bit of read data
	return ret_data;
 8002254:	68fb      	ldr	r3, [r7, #12]
}
 8002256:	4618      	mov	r0, r3
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	000b0008 	.word	0x000b0008
 8002264:	000b0004 	.word	0x000b0004
 8002268:	000b0010 	.word	0x000b0010

0800226c <dwt_xfer3000>:
 *
 * no return value
 */
void dwt_xfer3000(const uint32_t regFileID, //0x0, 0x04-0x7F ; 0x10000, 0x10004, 0x10008-0x1007F; 0x20000 etc
		const uint16_t indx,     //sub-index, calculated from regFileID 0..0x7F,
		const uint16_t length, uint8_t *buffer, const spi_modes_e mode) {
 800226c:	b580      	push	{r7, lr}
 800226e:	b088      	sub	sp, #32
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	607b      	str	r3, [r7, #4]
 8002276:	460b      	mov	r3, r1
 8002278:	817b      	strh	r3, [r7, #10]
 800227a:	4613      	mov	r3, r2
 800227c:	813b      	strh	r3, [r7, #8]
	 sprintf(str, "%x, %x\r\n", regFileID, indx);
	 uart_transmit(str, strlen(str));
	 Sleep(10);
	 */
	uint8_t header[2];           // Buffer to compose header in
	uint16_t cnt = 0;             // Counter for length of a header
 800227e:	2300      	movs	r3, #0
 8002280:	83fb      	strh	r3, [r7, #30]

	uint16_t reg_file = 0x1F & ((regFileID + indx) >> 16);
 8002282:	897a      	ldrh	r2, [r7, #10]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	4413      	add	r3, r2
 8002288:	0c1b      	lsrs	r3, r3, #16
 800228a:	b29b      	uxth	r3, r3
 800228c:	f003 031f 	and.w	r3, r3, #31
 8002290:	83bb      	strh	r3, [r7, #28]
	uint16_t reg_offset = 0x7F & (regFileID + indx);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	b29a      	uxth	r2, r3
 8002296:	897b      	ldrh	r3, [r7, #10]
 8002298:	4413      	add	r3, r2
 800229a:	b29b      	uxth	r3, r3
 800229c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022a0:	837b      	strh	r3, [r7, #26]

	assert(reg_file <= 0x1F);
 80022a2:	8bbb      	ldrh	r3, [r7, #28]
 80022a4:	2b1f      	cmp	r3, #31
 80022a6:	d906      	bls.n	80022b6 <dwt_xfer3000+0x4a>
 80022a8:	4b74      	ldr	r3, [pc, #464]	@ (800247c <dwt_xfer3000+0x210>)
 80022aa:	4a75      	ldr	r2, [pc, #468]	@ (8002480 <dwt_xfer3000+0x214>)
 80022ac:	f240 11a7 	movw	r1, #423	@ 0x1a7
 80022b0:	4874      	ldr	r0, [pc, #464]	@ (8002484 <dwt_xfer3000+0x218>)
 80022b2:	f006 fbe7 	bl	8008a84 <__assert_func>
	assert(reg_offset <= 0x7F);
 80022b6:	8b7b      	ldrh	r3, [r7, #26]
 80022b8:	2b7f      	cmp	r3, #127	@ 0x7f
 80022ba:	d906      	bls.n	80022ca <dwt_xfer3000+0x5e>
 80022bc:	4b72      	ldr	r3, [pc, #456]	@ (8002488 <dwt_xfer3000+0x21c>)
 80022be:	4a70      	ldr	r2, [pc, #448]	@ (8002480 <dwt_xfer3000+0x214>)
 80022c0:	f44f 71d4 	mov.w	r1, #424	@ 0x1a8
 80022c4:	486f      	ldr	r0, [pc, #444]	@ (8002484 <dwt_xfer3000+0x218>)
 80022c6:	f006 fbdd 	bl	8008a84 <__assert_func>
	assert(length < 0x3100);
 80022ca:	893b      	ldrh	r3, [r7, #8]
 80022cc:	f5b3 5f44 	cmp.w	r3, #12544	@ 0x3100
 80022d0:	d306      	bcc.n	80022e0 <dwt_xfer3000+0x74>
 80022d2:	4b6e      	ldr	r3, [pc, #440]	@ (800248c <dwt_xfer3000+0x220>)
 80022d4:	4a6a      	ldr	r2, [pc, #424]	@ (8002480 <dwt_xfer3000+0x214>)
 80022d6:	f240 11a9 	movw	r1, #425	@ 0x1a9
 80022da:	486a      	ldr	r0, [pc, #424]	@ (8002484 <dwt_xfer3000+0x218>)
 80022dc:	f006 fbd2 	bl	8008a84 <__assert_func>
	assert(
 80022e0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80022e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80022e6:	d018      	beq.n	800231a <dwt_xfer3000+0xae>
 80022e8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d015      	beq.n	800231a <dwt_xfer3000+0xae>
 80022ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80022f0:	f248 0201 	movw	r2, #32769	@ 0x8001
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d010      	beq.n	800231a <dwt_xfer3000+0xae>
 80022f8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80022fa:	f248 0202 	movw	r2, #32770	@ 0x8002
 80022fe:	4293      	cmp	r3, r2
 8002300:	d00b      	beq.n	800231a <dwt_xfer3000+0xae>
 8002302:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002304:	f248 0203 	movw	r2, #32771	@ 0x8003
 8002308:	4293      	cmp	r3, r2
 800230a:	d006      	beq.n	800231a <dwt_xfer3000+0xae>
 800230c:	4b60      	ldr	r3, [pc, #384]	@ (8002490 <dwt_xfer3000+0x224>)
 800230e:	4a5c      	ldr	r2, [pc, #368]	@ (8002480 <dwt_xfer3000+0x214>)
 8002310:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8002314:	485b      	ldr	r0, [pc, #364]	@ (8002484 <dwt_xfer3000+0x218>)
 8002316:	f006 fbb5 	bl	8008a84 <__assert_func>
					|| mode == DW3000_SPI_AND_OR_16
					|| mode == DW3000_SPI_AND_OR_32);

	// Write message header selecting WRITE operation and addresses as appropriate
	uint16_t addr;
	addr = (uint16_t) ((reg_file << 9) | (reg_offset << 2));
 800231a:	8bbb      	ldrh	r3, [r7, #28]
 800231c:	025b      	lsls	r3, r3, #9
 800231e:	b21a      	sxth	r2, r3
 8002320:	8b7b      	ldrh	r3, [r7, #26]
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	b21b      	sxth	r3, r3
 8002326:	4313      	orrs	r3, r2
 8002328:	b21b      	sxth	r3, r3
 800232a:	833b      	strh	r3, [r7, #24]

	header[0] = (uint8_t) ((mode | addr) >> 8); //  & 0xFF; //bit7 + addr[4:0] + sub_addr[6:6]
 800232c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800232e:	8b3b      	ldrh	r3, [r7, #24]
 8002330:	4313      	orrs	r3, r2
 8002332:	b29b      	uxth	r3, r3
 8002334:	0a1b      	lsrs	r3, r3, #8
 8002336:	b29b      	uxth	r3, r3
 8002338:	b2db      	uxtb	r3, r3
 800233a:	743b      	strb	r3, [r7, #16]
	header[1] = (uint8_t) (addr | (mode & 0x03)); // & 0xFF; //EAM: subaddr[5:0]+ R/W/AND_OR
 800233c:	8b3b      	ldrh	r3, [r7, #24]
 800233e:	b25a      	sxtb	r2, r3
 8002340:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002342:	b25b      	sxtb	r3, r3
 8002344:	f003 0303 	and.w	r3, r3, #3
 8002348:	b25b      	sxtb	r3, r3
 800234a:	4313      	orrs	r3, r2
 800234c:	b25b      	sxtb	r3, r3
 800234e:	b2db      	uxtb	r3, r3
 8002350:	747b      	strb	r3, [r7, #17]

	if (/*reg_offset == 0 && */length == 0) { /* Fast Access Commands (FAC)
 8002352:	893b      	ldrh	r3, [r7, #8]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d115      	bne.n	8002384 <dwt_xfer3000+0x118>
	 * only write operation is possible for this mode
	 * bit_7=one is W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=one: MODE of FastAccess
	 */
		assert(mode == DW3000_SPI_WR_BIT);
 8002358:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800235a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800235e:	d006      	beq.n	800236e <dwt_xfer3000+0x102>
 8002360:	4b4c      	ldr	r3, [pc, #304]	@ (8002494 <dwt_xfer3000+0x228>)
 8002362:	4a47      	ldr	r2, [pc, #284]	@ (8002480 <dwt_xfer3000+0x214>)
 8002364:	f240 11bb 	movw	r1, #443	@ 0x1bb
 8002368:	4846      	ldr	r0, [pc, #280]	@ (8002484 <dwt_xfer3000+0x218>)
 800236a:	f006 fb8b 	bl	8008a84 <__assert_func>

		header[0] = (uint8_t) ((DW3000_SPI_WR_BIT >> 8) | (regFileID << 1)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	b2db      	uxtb	r3, r3
 8002372:	005b      	lsls	r3, r3, #1
 8002374:	b2db      	uxtb	r3, r3
 8002376:	f063 037e 	orn	r3, r3, #126	@ 0x7e
 800237a:	b2db      	uxtb	r3, r3
 800237c:	743b      	strb	r3, [r7, #16]
				| DW3000_SPI_FAC);
		cnt = 1;
 800237e:	2301      	movs	r3, #1
 8002380:	83fb      	strh	r3, [r7, #30]
 8002382:	e015      	b.n	80023b0 <dwt_xfer3000+0x144>
	} else if (reg_offset == 0 /*&& length > 0*/
 8002384:	8b7b      	ldrh	r3, [r7, #26]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10b      	bne.n	80023a2 <dwt_xfer3000+0x136>
			&& (mode == DW3000_SPI_WR_BIT || mode == DW3000_SPI_RD_BIT)) { /* Fast Access Commands with Read/Write support (FACRW)
 800238a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800238c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002390:	d002      	beq.n	8002398 <dwt_xfer3000+0x12c>
 8002392:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002394:	2b00      	cmp	r3, #0
 8002396:	d104      	bne.n	80023a2 <dwt_xfer3000+0x136>
			 * bit_7 is R/W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=zero: MODE of FastAccess
			 */
		header[0] |= DW3000_SPI_FARW;
 8002398:	7c3b      	ldrb	r3, [r7, #16]
 800239a:	743b      	strb	r3, [r7, #16]
		cnt = 1;
 800239c:	2301      	movs	r3, #1
 800239e:	83fb      	strh	r3, [r7, #30]
 80023a0:	e006      	b.n	80023b0 <dwt_xfer3000+0x144>
	} else { /* Extended Address Mode with Read/Write support (EAMRW)
	 * b[0] = bit_7 is R/W operation, bit_6 one = ExtendedAddressMode;
	 * b[1] = addr<<2 | (mode&0x3)
	 */
		header[0] |= DW3000_SPI_EAMRW;
 80023a2:	7c3b      	ldrb	r3, [r7, #16]
 80023a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	743b      	strb	r3, [r7, #16]
		cnt = 2;
 80023ac:	2302      	movs	r3, #2
 80023ae:	83fb      	strh	r3, [r7, #30]
	}

	switch (mode) {
 80023b0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d026      	beq.n	8002404 <dwt_xfer3000+0x198>
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	db59      	blt.n	800246e <dwt_xfer3000+0x202>
 80023ba:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 80023be:	2b03      	cmp	r3, #3
 80023c0:	d855      	bhi.n	800246e <dwt_xfer3000+0x202>
	case DW3000_SPI_AND_OR_8:
	case DW3000_SPI_AND_OR_16:
	case DW3000_SPI_AND_OR_32:
	case DW3000_SPI_WR_BIT: {
		uint8_t crc8 = 0;
 80023c2:	2300      	movs	r3, #0
 80023c4:	75fb      	strb	r3, [r7, #23]
		if (pdw3000local->spicrc != DWT_SPI_CRC_MODE_NO) {
 80023c6:	4b34      	ldr	r3, [pc, #208]	@ (8002498 <dwt_xfer3000+0x22c>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	7d1b      	ldrb	r3, [r3, #20]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d011      	beq.n	80023f4 <dwt_xfer3000+0x188>
			//generate 8 bit CRC
			crc8 = dwt_generatecrc8(header, cnt, 0);
 80023d0:	8bf9      	ldrh	r1, [r7, #30]
 80023d2:	f107 0310 	add.w	r3, r7, #16
 80023d6:	2200      	movs	r2, #0
 80023d8:	4618      	mov	r0, r3
 80023da:	f000 f9ad 	bl	8002738 <dwt_generatecrc8>
 80023de:	4603      	mov	r3, r0
 80023e0:	75fb      	strb	r3, [r7, #23]
			crc8 = dwt_generatecrc8(buffer, length, crc8);
 80023e2:	893b      	ldrh	r3, [r7, #8]
 80023e4:	7dfa      	ldrb	r2, [r7, #23]
 80023e6:	4619      	mov	r1, r3
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	f000 f9a5 	bl	8002738 <dwt_generatecrc8>
 80023ee:	4603      	mov	r3, r0
 80023f0:	75fb      	strb	r3, [r7, #23]
		} else {

			// Write it to the SPI
			write(cnt, header, length, buffer);
		}
		break;
 80023f2:	e03e      	b.n	8002472 <dwt_xfer3000+0x206>
			write(cnt, header, length, buffer);
 80023f4:	893a      	ldrh	r2, [r7, #8]
 80023f6:	f107 0110 	add.w	r1, r7, #16
 80023fa:	8bf8      	ldrh	r0, [r7, #30]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f001 f8f3 	bl	80035e8 <write>
		break;
 8002402:	e036      	b.n	8002472 <dwt_xfer3000+0x206>
	}
	case DW3000_SPI_RD_BIT: {
		read(cnt, header, length, buffer);
 8002404:	893a      	ldrh	r2, [r7, #8]
 8002406:	f107 0110 	add.w	r1, r7, #16
 800240a:	8bf8      	ldrh	r0, [r7, #30]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f001 f94f 	bl	80036b0 <read>

		//check that the SPI read has correct CRC-8 byte
		//also don't do for SPICRC_CFG_ID register itself to prevent infinite recursion
		if ((pdw3000local->spicrc == DWT_SPI_CRC_MODE_WRRD)
 8002412:	4b21      	ldr	r3, [pc, #132]	@ (8002498 <dwt_xfer3000+0x22c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	7d1b      	ldrb	r3, [r3, #20]
 8002418:	2b02      	cmp	r3, #2
 800241a:	d129      	bne.n	8002470 <dwt_xfer3000+0x204>
				&& (regFileID != SPICRC_CFG_ID)) {
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2b18      	cmp	r3, #24
 8002420:	d026      	beq.n	8002470 <dwt_xfer3000+0x204>
			uint8_t crc8, dwcrc8;
			//generate 8 bit CRC from the read data
			crc8 = dwt_generatecrc8(header, cnt, 0);
 8002422:	8bf9      	ldrh	r1, [r7, #30]
 8002424:	f107 0310 	add.w	r3, r7, #16
 8002428:	2200      	movs	r2, #0
 800242a:	4618      	mov	r0, r3
 800242c:	f000 f984 	bl	8002738 <dwt_generatecrc8>
 8002430:	4603      	mov	r3, r0
 8002432:	75bb      	strb	r3, [r7, #22]
			crc8 = dwt_generatecrc8(buffer, length, crc8);
 8002434:	893b      	ldrh	r3, [r7, #8]
 8002436:	7dba      	ldrb	r2, [r7, #22]
 8002438:	4619      	mov	r1, r3
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f000 f97c 	bl	8002738 <dwt_generatecrc8>
 8002440:	4603      	mov	r3, r0
 8002442:	75bb      	strb	r3, [r7, #22]

			//read the CRC that was generated in the DW3000 for the read transaction
			dwcrc8 = dwt_read8bitoffsetreg(SPICRC_CFG_ID, 0);
 8002444:	2100      	movs	r1, #0
 8002446:	2018      	movs	r0, #24
 8002448:	f000 f893 	bl	8002572 <dwt_read8bitoffsetreg>
 800244c:	4603      	mov	r3, r0
 800244e:	757b      	strb	r3, [r7, #21]

			//if the two CRC don't match report SPI read error
			//potential problem in callback if it will try to read/write SPI with CRC again.
			if (crc8 != dwcrc8) {
 8002450:	7dba      	ldrb	r2, [r7, #22]
 8002452:	7d7b      	ldrb	r3, [r7, #21]
 8002454:	429a      	cmp	r2, r3
 8002456:	d00b      	beq.n	8002470 <dwt_xfer3000+0x204>
				if (pdw3000local->cbSPIRDErr != NULL)
 8002458:	4b0f      	ldr	r3, [pc, #60]	@ (8002498 <dwt_xfer3000+0x22c>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800245e:	2b00      	cmp	r3, #0
 8002460:	d006      	beq.n	8002470 <dwt_xfer3000+0x204>
					pdw3000local->cbSPIRDErr();
 8002462:	4b0d      	ldr	r3, [pc, #52]	@ (8002498 <dwt_xfer3000+0x22c>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002468:	4798      	blx	r3
			}

		}
		break;
 800246a:	e001      	b.n	8002470 <dwt_xfer3000+0x204>
 800246c:	e7ff      	b.n	800246e <dwt_xfer3000+0x202>
	}
	default:
		while (1)
 800246e:	e7fd      	b.n	800246c <dwt_xfer3000+0x200>
		break;
 8002470:	bf00      	nop
			;
		break;
	}

} // end dwt_xfer3000()
 8002472:	bf00      	nop
 8002474:	3720      	adds	r7, #32
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	08009a30 	.word	0x08009a30
 8002480:	08009b9c 	.word	0x08009b9c
 8002484:	08009a44 	.word	0x08009a44
 8002488:	08009a60 	.word	0x08009a60
 800248c:	08009a74 	.word	0x08009a74
 8002490:	08009a84 	.word	0x08009a84
 8002494:	08009b1c 	.word	0x08009b1c
 8002498:	200000ac 	.word	0x200000ac

0800249c <dwt_writetodevice>:
 *
 * no return value
 */
//static
void dwt_writetodevice(uint32_t regFileID, uint16_t index, uint16_t length,
		uint8_t *buffer) {
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af02      	add	r7, sp, #8
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	607b      	str	r3, [r7, #4]
 80024a6:	460b      	mov	r3, r1
 80024a8:	817b      	strh	r3, [r7, #10]
 80024aa:	4613      	mov	r3, r2
 80024ac:	813b      	strh	r3, [r7, #8]
	dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_WR_BIT);
 80024ae:	893a      	ldrh	r2, [r7, #8]
 80024b0:	8979      	ldrh	r1, [r7, #10]
 80024b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024b6:	9300      	str	r3, [sp, #0]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	68f8      	ldr	r0, [r7, #12]
 80024bc:	f7ff fed6 	bl	800226c <dwt_xfer3000>
}
 80024c0:	bf00      	nop
 80024c2:	3710      	adds	r7, #16
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <dwt_readfromdevice>:
 *
 * no return value
 */
//static
void dwt_readfromdevice(uint32_t regFileID, uint16_t index, uint16_t length,
		uint8_t *buffer) {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af02      	add	r7, sp, #8
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	607b      	str	r3, [r7, #4]
 80024d2:	460b      	mov	r3, r1
 80024d4:	817b      	strh	r3, [r7, #10]
 80024d6:	4613      	mov	r3, r2
 80024d8:	813b      	strh	r3, [r7, #8]
	dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_RD_BIT);
 80024da:	893a      	ldrh	r2, [r7, #8]
 80024dc:	8979      	ldrh	r1, [r7, #10]
 80024de:	2300      	movs	r3, #0
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68f8      	ldr	r0, [r7, #12]
 80024e6:	f7ff fec1 	bl	800226c <dwt_xfer3000>
}
 80024ea:	bf00      	nop
 80024ec:	3710      	adds	r7, #16
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <dwt_read32bitoffsetreg>:
 *
 * output parameters
 *
 * returns 32 bit register value
 */
uint32_t dwt_read32bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b086      	sub	sp, #24
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
 80024fa:	460b      	mov	r3, r1
 80024fc:	807b      	strh	r3, [r7, #2]
	int j;
	uint32_t regval = 0;
 80024fe:	2300      	movs	r3, #0
 8002500:	613b      	str	r3, [r7, #16]
	uint8_t buffer[4];

	dwt_readfromdevice(regFileID, regOffset, 4, buffer); // Read 4 bytes (32-bits) register into buffer
 8002502:	f107 030c 	add.w	r3, r7, #12
 8002506:	8879      	ldrh	r1, [r7, #2]
 8002508:	2204      	movs	r2, #4
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f7ff ffdc 	bl	80024c8 <dwt_readfromdevice>

	for (j = 3; j >= 0; j--) {
 8002510:	2303      	movs	r3, #3
 8002512:	617b      	str	r3, [r7, #20]
 8002514:	e00b      	b.n	800252e <dwt_read32bitoffsetreg+0x3c>
		regval = (regval << 8) + buffer[j];
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	021b      	lsls	r3, r3, #8
 800251a:	f107 010c 	add.w	r1, r7, #12
 800251e:	697a      	ldr	r2, [r7, #20]
 8002520:	440a      	add	r2, r1
 8002522:	7812      	ldrb	r2, [r2, #0]
 8002524:	4413      	add	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
	for (j = 3; j >= 0; j--) {
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	3b01      	subs	r3, #1
 800252c:	617b      	str	r3, [r7, #20]
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	2b00      	cmp	r3, #0
 8002532:	daf0      	bge.n	8002516 <dwt_read32bitoffsetreg+0x24>
	}

	return (regval);
 8002534:	693b      	ldr	r3, [r7, #16]

} // end dwt_read32bitoffsetreg()
 8002536:	4618      	mov	r0, r3
 8002538:	3718      	adds	r7, #24
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <dwt_read16bitoffsetreg>:
 *
 * output parameters
 *
 * returns 16 bit register value
 */
uint16_t dwt_read16bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 800253e:	b580      	push	{r7, lr}
 8002540:	b084      	sub	sp, #16
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
 8002546:	460b      	mov	r3, r1
 8002548:	807b      	strh	r3, [r7, #2]
	uint16_t regval = 0;
 800254a:	2300      	movs	r3, #0
 800254c:	81fb      	strh	r3, [r7, #14]
	uint8_t buffer[2];

	dwt_readfromdevice(regFileID, regOffset, 2, buffer); // Read 2 bytes (16-bits) register into buffer
 800254e:	f107 030c 	add.w	r3, r7, #12
 8002552:	8879      	ldrh	r1, [r7, #2]
 8002554:	2202      	movs	r2, #2
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f7ff ffb6 	bl	80024c8 <dwt_readfromdevice>

	regval = (uint16_t) ((uint16_t) buffer[1] << 8) + buffer[0];
 800255c:	7b7b      	ldrb	r3, [r7, #13]
 800255e:	021b      	lsls	r3, r3, #8
 8002560:	b29b      	uxth	r3, r3
 8002562:	7b3a      	ldrb	r2, [r7, #12]
 8002564:	4413      	add	r3, r2
 8002566:	81fb      	strh	r3, [r7, #14]
	return regval;
 8002568:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 800256a:	4618      	mov	r0, r3
 800256c:	3710      	adds	r7, #16
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <dwt_read8bitoffsetreg>:
 *
 * output parameters
 *
 * returns 8-bit register value
 */
uint8_t dwt_read8bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8002572:	b580      	push	{r7, lr}
 8002574:	b084      	sub	sp, #16
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
 800257a:	460b      	mov	r3, r1
 800257c:	807b      	strh	r3, [r7, #2]
	uint8_t regval;

	dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 800257e:	f107 030f 	add.w	r3, r7, #15
 8002582:	8879      	ldrh	r1, [r7, #2]
 8002584:	2201      	movs	r2, #1
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f7ff ff9e 	bl	80024c8 <dwt_readfromdevice>

	return regval;
 800258c:	7bfb      	ldrb	r3, [r7, #15]
}
 800258e:	4618      	mov	r0, r3
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint32_t regval) {
 8002596:	b580      	push	{r7, lr}
 8002598:	b086      	sub	sp, #24
 800259a:	af00      	add	r7, sp, #0
 800259c:	60f8      	str	r0, [r7, #12]
 800259e:	460b      	mov	r3, r1
 80025a0:	607a      	str	r2, [r7, #4]
 80025a2:	817b      	strh	r3, [r7, #10]
	int j;
	uint8_t buffer[4];

	for (j = 0; j < 4; j++) {
 80025a4:	2300      	movs	r3, #0
 80025a6:	617b      	str	r3, [r7, #20]
 80025a8:	e00d      	b.n	80025c6 <dwt_write32bitoffsetreg+0x30>
		buffer[j] = (uint8_t) regval;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	b2d9      	uxtb	r1, r3
 80025ae:	f107 0210 	add.w	r2, r7, #16
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	4413      	add	r3, r2
 80025b6:	460a      	mov	r2, r1
 80025b8:	701a      	strb	r2, [r3, #0]
		regval >>= 8;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	0a1b      	lsrs	r3, r3, #8
 80025be:	607b      	str	r3, [r7, #4]
	for (j = 0; j < 4; j++) {
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	3301      	adds	r3, #1
 80025c4:	617b      	str	r3, [r7, #20]
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	2b03      	cmp	r3, #3
 80025ca:	ddee      	ble.n	80025aa <dwt_write32bitoffsetreg+0x14>
	}

	dwt_writetodevice(regFileID, regOffset, 4, buffer);
 80025cc:	f107 0310 	add.w	r3, r7, #16
 80025d0:	8979      	ldrh	r1, [r7, #10]
 80025d2:	2204      	movs	r2, #4
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f7ff ff61 	bl	800249c <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 80025da:	bf00      	nop
 80025dc:	3718      	adds	r7, #24
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}

080025e2 <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint16_t regval) {
 80025e2:	b580      	push	{r7, lr}
 80025e4:	b084      	sub	sp, #16
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
 80025ea:	460b      	mov	r3, r1
 80025ec:	807b      	strh	r3, [r7, #2]
 80025ee:	4613      	mov	r3, r2
 80025f0:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[2];

	buffer[0] = (uint8_t) regval;
 80025f2:	883b      	ldrh	r3, [r7, #0]
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	733b      	strb	r3, [r7, #12]
	buffer[1] = regval >> 8;
 80025f8:	883b      	ldrh	r3, [r7, #0]
 80025fa:	0a1b      	lsrs	r3, r3, #8
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	737b      	strb	r3, [r7, #13]

	dwt_writetodevice(regFileID, regOffset, 2, buffer);
 8002602:	f107 030c 	add.w	r3, r7, #12
 8002606:	8879      	ldrh	r1, [r7, #2]
 8002608:	2202      	movs	r2, #2
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff ff46 	bl	800249c <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8002610:	bf00      	nop
 8002612:	3710      	adds	r7, #16
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(uint32_t regFileID, uint16_t regOffset,
		uint8_t regval) {
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	460b      	mov	r3, r1
 8002622:	807b      	strh	r3, [r7, #2]
 8002624:	4613      	mov	r3, r2
 8002626:	707b      	strb	r3, [r7, #1]
	//uint8_t   buf[1];
	//buf[0] = regval;
	dwt_writetodevice(regFileID, regOffset, 1, &regval);
 8002628:	1c7b      	adds	r3, r7, #1
 800262a:	8879      	ldrh	r1, [r7, #2]
 800262c:	2201      	movs	r2, #1
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f7ff ff34 	bl	800249c <dwt_writetodevice>
}
 8002634:	bf00      	nop
 8002636:	3708      	adds	r7, #8
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}

0800263c <dwt_modify32bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify32bitoffsetreg(const uint32_t regFileID,
		const uint16_t regOffset, const uint32_t _and, const uint32_t _or) {
 800263c:	b580      	push	{r7, lr}
 800263e:	b088      	sub	sp, #32
 8002640:	af02      	add	r7, sp, #8
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	607a      	str	r2, [r7, #4]
 8002646:	603b      	str	r3, [r7, #0]
 8002648:	460b      	mov	r3, r1
 800264a:	817b      	strh	r3, [r7, #10]
	uint8_t buf[8];
	buf[0] = (uint8_t) _and;    //       &0xFF;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	b2db      	uxtb	r3, r3
 8002650:	743b      	strb	r3, [r7, #16]
	buf[1] = (uint8_t) (_and >> 8);    //  &0xFF;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	0a1b      	lsrs	r3, r3, #8
 8002656:	b2db      	uxtb	r3, r3
 8002658:	747b      	strb	r3, [r7, #17]
	buf[2] = (uint8_t) (_and >> 16);    // &0xFF;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	0c1b      	lsrs	r3, r3, #16
 800265e:	b2db      	uxtb	r3, r3
 8002660:	74bb      	strb	r3, [r7, #18]
	buf[3] = (uint8_t) (_and >> 24);    // &0xFF;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	0e1b      	lsrs	r3, r3, #24
 8002666:	b2db      	uxtb	r3, r3
 8002668:	74fb      	strb	r3, [r7, #19]
	buf[4] = (uint8_t) _or;    //        &0xFF;
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	b2db      	uxtb	r3, r3
 800266e:	753b      	strb	r3, [r7, #20]
	buf[5] = (uint8_t) (_or >> 8);    //   &0xFF;
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	0a1b      	lsrs	r3, r3, #8
 8002674:	b2db      	uxtb	r3, r3
 8002676:	757b      	strb	r3, [r7, #21]
	buf[6] = (uint8_t) (_or >> 16);    //  &0xFF;
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	0c1b      	lsrs	r3, r3, #16
 800267c:	b2db      	uxtb	r3, r3
 800267e:	75bb      	strb	r3, [r7, #22]
	buf[7] = (uint8_t) (_or >> 24);    //  &0xFF;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	0e1b      	lsrs	r3, r3, #24
 8002684:	b2db      	uxtb	r3, r3
 8002686:	75fb      	strb	r3, [r7, #23]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_32);
 8002688:	f107 0310 	add.w	r3, r7, #16
 800268c:	8979      	ldrh	r1, [r7, #10]
 800268e:	f248 0203 	movw	r2, #32771	@ 0x8003
 8002692:	9200      	str	r2, [sp, #0]
 8002694:	2208      	movs	r2, #8
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f7ff fde8 	bl	800226c <dwt_xfer3000>
}
 800269c:	bf00      	nop
 800269e:	3718      	adds	r7, #24
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <dwt_modify16bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify16bitoffsetreg(const uint32_t regFileID,
		const uint16_t regOffset, const uint16_t _and, const uint16_t _or) {
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b088      	sub	sp, #32
 80026a8:	af02      	add	r7, sp, #8
 80026aa:	60f8      	str	r0, [r7, #12]
 80026ac:	4608      	mov	r0, r1
 80026ae:	4611      	mov	r1, r2
 80026b0:	461a      	mov	r2, r3
 80026b2:	4603      	mov	r3, r0
 80026b4:	817b      	strh	r3, [r7, #10]
 80026b6:	460b      	mov	r3, r1
 80026b8:	813b      	strh	r3, [r7, #8]
 80026ba:	4613      	mov	r3, r2
 80026bc:	80fb      	strh	r3, [r7, #6]
	uint8_t buf[4];
	buf[0] = (uint8_t) _and;    //       &0xFF;
 80026be:	893b      	ldrh	r3, [r7, #8]
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	753b      	strb	r3, [r7, #20]
	buf[1] = (uint8_t) (_and >> 8);    //  &0xFF;
 80026c4:	893b      	ldrh	r3, [r7, #8]
 80026c6:	0a1b      	lsrs	r3, r3, #8
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	757b      	strb	r3, [r7, #21]
	buf[2] = (uint8_t) _or;    //        &0xFF;
 80026ce:	88fb      	ldrh	r3, [r7, #6]
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	75bb      	strb	r3, [r7, #22]
	buf[3] = (uint8_t) (_or >> 8);    //   &0xFF;
 80026d4:	88fb      	ldrh	r3, [r7, #6]
 80026d6:	0a1b      	lsrs	r3, r3, #8
 80026d8:	b29b      	uxth	r3, r3
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	75fb      	strb	r3, [r7, #23]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_16);
 80026de:	f107 0314 	add.w	r3, r7, #20
 80026e2:	8979      	ldrh	r1, [r7, #10]
 80026e4:	f248 0202 	movw	r2, #32770	@ 0x8002
 80026e8:	9200      	str	r2, [sp, #0]
 80026ea:	2204      	movs	r2, #4
 80026ec:	68f8      	ldr	r0, [r7, #12]
 80026ee:	f7ff fdbd 	bl	800226c <dwt_xfer3000>
}
 80026f2:	bf00      	nop
 80026f4:	3718      	adds	r7, #24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <dwt_modify8bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify8bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset,
		const uint8_t _and, const uint8_t _or) {
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b086      	sub	sp, #24
 80026fe:	af02      	add	r7, sp, #8
 8002700:	6078      	str	r0, [r7, #4]
 8002702:	4608      	mov	r0, r1
 8002704:	4611      	mov	r1, r2
 8002706:	461a      	mov	r2, r3
 8002708:	4603      	mov	r3, r0
 800270a:	807b      	strh	r3, [r7, #2]
 800270c:	460b      	mov	r3, r1
 800270e:	707b      	strb	r3, [r7, #1]
 8002710:	4613      	mov	r3, r2
 8002712:	703b      	strb	r3, [r7, #0]
	uint8_t buf[2];
	buf[0] = _and;
 8002714:	787b      	ldrb	r3, [r7, #1]
 8002716:	733b      	strb	r3, [r7, #12]
	buf[1] = _or;
 8002718:	783b      	ldrb	r3, [r7, #0]
 800271a:	737b      	strb	r3, [r7, #13]
	dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_8);
 800271c:	f107 030c 	add.w	r3, r7, #12
 8002720:	8879      	ldrh	r1, [r7, #2]
 8002722:	f248 0201 	movw	r2, #32769	@ 0x8001
 8002726:	9200      	str	r2, [sp, #0]
 8002728:	2202      	movs	r2, #2
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f7ff fd9e 	bl	800226c <dwt_xfer3000>
}
 8002730:	bf00      	nop
 8002732:	3710      	adds	r7, #16
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <dwt_generatecrc8>:
 * output parameters
 *
 * returns 8-bit calculate CRC value
 */
uint8_t dwt_generatecrc8(const uint8_t *byteArray, int len,
		uint8_t crcRemainderInit) {
 8002738:	b480      	push	{r7}
 800273a:	b087      	sub	sp, #28
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	4613      	mov	r3, r2
 8002744:	71fb      	strb	r3, [r7, #7]
	int byte;

	/*
	 * Divide the message by the polynomial, a byte at a time.
	 */
	for (byte = 0; byte < len; ++byte) {
 8002746:	2300      	movs	r3, #0
 8002748:	617b      	str	r3, [r7, #20]
 800274a:	e00d      	b.n	8002768 <dwt_generatecrc8+0x30>
		data = byteArray[byte] ^ crcRemainderInit;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	68fa      	ldr	r2, [r7, #12]
 8002750:	4413      	add	r3, r2
 8002752:	781a      	ldrb	r2, [r3, #0]
 8002754:	79fb      	ldrb	r3, [r7, #7]
 8002756:	4053      	eors	r3, r2
 8002758:	74fb      	strb	r3, [r7, #19]
		crcRemainderInit = crcTable[data];    // ^ (crcRemainderInit << 8);
 800275a:	7cfb      	ldrb	r3, [r7, #19]
 800275c:	4a08      	ldr	r2, [pc, #32]	@ (8002780 <dwt_generatecrc8+0x48>)
 800275e:	5cd3      	ldrb	r3, [r2, r3]
 8002760:	71fb      	strb	r3, [r7, #7]
	for (byte = 0; byte < len; ++byte) {
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	3301      	adds	r3, #1
 8002766:	617b      	str	r3, [r7, #20]
 8002768:	697a      	ldr	r2, [r7, #20]
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	429a      	cmp	r2, r3
 800276e:	dbed      	blt.n	800274c <dwt_generatecrc8+0x14>
	}

	/*
	 * The final remainder is the CRC.
	 */
	return (crcRemainderInit);
 8002770:	79fb      	ldrb	r3, [r7, #7]
}
 8002772:	4618      	mov	r0, r3
 8002774:	371c      	adds	r7, #28
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	200000b0 	.word	0x200000b0

08002784 <_dwt_kick_dgc_on_wakeup>:
 * output parameters
 *
 * no return value
 */

void _dwt_kick_dgc_on_wakeup(int8_t channel) {
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	4603      	mov	r3, r0
 800278c:	71fb      	strb	r3, [r7, #7]
	/* The DGC_SEL bit must be set to '0' for channel 5 and '1' for channel 9 */
	if (channel == 5) {
 800278e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002792:	2b05      	cmp	r3, #5
 8002794:	d107      	bne.n	80027a6 <_dwt_kick_dgc_on_wakeup+0x22>
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 8002796:	2340      	movs	r3, #64	@ 0x40
 8002798:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 800279c:	2100      	movs	r1, #0
 800279e:	480a      	ldr	r0, [pc, #40]	@ (80027c8 <_dwt_kick_dgc_on_wakeup+0x44>)
 80027a0:	f7ff ff4c 	bl	800263c <dwt_modify32bitoffsetreg>
	} else if (channel == 9) {
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
				(DWT_DGC_SEL_CH9 << OTP_CFG_DGC_SEL_BIT_OFFSET)
						| OTP_CFG_DGC_KICK_BIT_MASK);
	}
}
 80027a4:	e00b      	b.n	80027be <_dwt_kick_dgc_on_wakeup+0x3a>
	} else if (channel == 9) {
 80027a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027aa:	2b09      	cmp	r3, #9
 80027ac:	d107      	bne.n	80027be <_dwt_kick_dgc_on_wakeup+0x3a>
		dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 80027ae:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 80027b2:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 80027b6:	2100      	movs	r1, #0
 80027b8:	4803      	ldr	r0, [pc, #12]	@ (80027c8 <_dwt_kick_dgc_on_wakeup+0x44>)
 80027ba:	f7ff ff3f 	bl	800263c <dwt_modify32bitoffsetreg>
}
 80027be:	bf00      	nop
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	000b0008 	.word	0x000b0008

080027cc <dwt_setdwstate>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setdwstate(int state) {
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
	if (state == DWT_DW_IDLE) // Set the auto INIT2IDLE bit so that DW3000 enters IDLE mode before switching clocks to system_PLL
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d109      	bne.n	80027ee <dwt_setdwstate+0x22>
	//NOTE: PLL should be configured prior to this, and the device should be in IDLE_RC (if the PLL does not lock device will remain in IDLE_RC)
	{
		//switch clock to auto - if coming here from INIT_RC the clock will be FOSC/4, need to switch to auto prior to setting auto INIT2IDLE bit
		dwt_force_clocks(FORCE_CLK_AUTO);
 80027da:	2005      	movs	r0, #5
 80027dc:	f000 fc74 	bl	80030c8 <dwt_force_clocks>
		dwt_or8bitoffsetreg(SEQ_CTRL_ID, 0x01, SEQ_CTRL_AINIT2IDLE_BIT_MASK>>8);
 80027e0:	2301      	movs	r3, #1
 80027e2:	22ff      	movs	r2, #255	@ 0xff
 80027e4:	2101      	movs	r1, #1
 80027e6:	481b      	ldr	r0, [pc, #108]	@ (8002854 <dwt_setdwstate+0x88>)
 80027e8:	f7ff ff87 	bl	80026fa <dwt_modify8bitoffsetreg>
				(uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK,
				SEQ_CTRL_FORCE2INIT_BIT_MASK);
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
				(uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
	}
}
 80027ec:	e02e      	b.n	800284c <dwt_setdwstate+0x80>
	} else if (state == DWT_DW_IDLE_RC) //Change state to IDLE_RC and clear auto INIT2IDLE bit
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d117      	bne.n	8002824 <dwt_setdwstate+0x58>
		dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSC);
 80027f4:	2303      	movs	r3, #3
 80027f6:	22ff      	movs	r2, #255	@ 0xff
 80027f8:	2100      	movs	r1, #0
 80027fa:	4817      	ldr	r0, [pc, #92]	@ (8002858 <dwt_setdwstate+0x8c>)
 80027fc:	f7ff ff7d 	bl	80026fa <dwt_modify8bitoffsetreg>
		dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0,
 8002800:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8002804:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002808:	2100      	movs	r1, #0
 800280a:	4812      	ldr	r0, [pc, #72]	@ (8002854 <dwt_setdwstate+0x88>)
 800280c:	f7ff ff16 	bl	800263c <dwt_modify32bitoffsetreg>
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
 8002810:	2300      	movs	r3, #0
 8002812:	227f      	movs	r2, #127	@ 0x7f
 8002814:	2102      	movs	r1, #2
 8002816:	480f      	ldr	r0, [pc, #60]	@ (8002854 <dwt_setdwstate+0x88>)
 8002818:	f7ff ff6f 	bl	80026fa <dwt_modify8bitoffsetreg>
		dwt_force_clocks(FORCE_CLK_AUTO);
 800281c:	2005      	movs	r0, #5
 800281e:	f000 fc53 	bl	80030c8 <dwt_force_clocks>
}
 8002822:	e013      	b.n	800284c <dwt_setdwstate+0x80>
		dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
 8002824:	2301      	movs	r3, #1
 8002826:	22ff      	movs	r2, #255	@ 0xff
 8002828:	2100      	movs	r1, #0
 800282a:	480b      	ldr	r0, [pc, #44]	@ (8002858 <dwt_setdwstate+0x8c>)
 800282c:	f7ff ff65 	bl	80026fa <dwt_modify8bitoffsetreg>
		dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0,
 8002830:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8002834:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002838:	2100      	movs	r1, #0
 800283a:	4806      	ldr	r0, [pc, #24]	@ (8002854 <dwt_setdwstate+0x88>)
 800283c:	f7ff fefe 	bl	800263c <dwt_modify32bitoffsetreg>
		dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2,
 8002840:	2300      	movs	r3, #0
 8002842:	227f      	movs	r2, #127	@ 0x7f
 8002844:	2102      	movs	r1, #2
 8002846:	4803      	ldr	r0, [pc, #12]	@ (8002854 <dwt_setdwstate+0x88>)
 8002848:	f7ff ff57 	bl	80026fa <dwt_modify8bitoffsetreg>
}
 800284c:	bf00      	nop
 800284e:	3708      	adds	r7, #8
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	00110008 	.word	0x00110008
 8002858:	00110004 	.word	0x00110004

0800285c <dwt_setfinegraintxseq>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setfinegraintxseq(int enable) {
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
	if (enable) {
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d005      	beq.n	8002876 <dwt_setfinegraintxseq+0x1a>
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_ENABLE);
 800286a:	4a07      	ldr	r2, [pc, #28]	@ (8002888 <dwt_setfinegraintxseq+0x2c>)
 800286c:	2102      	movs	r1, #2
 800286e:	4807      	ldr	r0, [pc, #28]	@ (800288c <dwt_setfinegraintxseq+0x30>)
 8002870:	f7ff fe91 	bl	8002596 <dwt_write32bitoffsetreg>
	} else {
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_DISABLE);
	}
}
 8002874:	e004      	b.n	8002880 <dwt_setfinegraintxseq+0x24>
		dwt_write32bitoffsetreg(PWR_UP_TIMES_LO_ID, 2, PMSC_TXFINESEQ_DISABLE);
 8002876:	4a06      	ldr	r2, [pc, #24]	@ (8002890 <dwt_setfinegraintxseq+0x34>)
 8002878:	2102      	movs	r1, #2
 800287a:	4804      	ldr	r0, [pc, #16]	@ (800288c <dwt_setfinegraintxseq+0x30>)
 800287c:	f7ff fe8b 	bl	8002596 <dwt_write32bitoffsetreg>
}
 8002880:	bf00      	nop
 8002882:	3708      	adds	r7, #8
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	04d28874 	.word	0x04d28874
 800288c:	00110010 	.word	0x00110010
 8002890:	00d20010 	.word	0x00d20010

08002894 <dwt_setlnapamode>:
 *                          : to disable LNA/PA set the bits to 0
 * output parameters
 *
 * no return value
 */
void dwt_setlnapamode(int lna_pa) {
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
	uint32_t gpio_mode = dwt_read32bitreg(GPIO_MODE_ID);
 800289c:	2100      	movs	r1, #0
 800289e:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 80028a2:	f7ff fe26 	bl	80024f2 <dwt_read32bitoffsetreg>
 80028a6:	60f8      	str	r0, [r7, #12]
	gpio_mode &= (~(GPIO_MODE_MSGP0_MODE_BIT_MASK
 80028a8:	68fa      	ldr	r2, [r7, #12]
 80028aa:	4b14      	ldr	r3, [pc, #80]	@ (80028fc <dwt_setlnapamode+0x68>)
 80028ac:	4013      	ands	r3, r2
 80028ae:	60fb      	str	r3, [r7, #12]
			| GPIO_MODE_MSGP1_MODE_BIT_MASK | GPIO_MODE_MSGP4_MODE_BIT_MASK
			| GPIO_MODE_MSGP5_MODE_BIT_MASK | GPIO_MODE_MSGP6_MODE_BIT_MASK)); //clear GPIO 4, 5, 6, configuration
	if (lna_pa & DWT_LNA_ENABLE) {
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d003      	beq.n	80028c2 <dwt_setlnapamode+0x2e>
		gpio_mode |= GPIO_PIN6_EXTRX;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028c0:	60fb      	str	r3, [r7, #12]
	}
	if (lna_pa & DWT_PA_ENABLE) {
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d003      	beq.n	80028d4 <dwt_setlnapamode+0x40>
		gpio_mode |= (GPIO_PIN4_EXTDA | GPIO_PIN5_EXTTX);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f443 4310 	orr.w	r3, r3, #36864	@ 0x9000
 80028d2:	60fb      	str	r3, [r7, #12]
	}
	if (lna_pa & DWT_TXRX_EN) {
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f003 0304 	and.w	r3, r3, #4
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d003      	beq.n	80028e6 <dwt_setlnapamode+0x52>
		gpio_mode |= (GPIO_PIN0_EXTTXE | GPIO_PIN1_EXTRXE);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f043 0312 	orr.w	r3, r3, #18
 80028e4:	60fb      	str	r3, [r7, #12]
	}

	dwt_write32bitreg(GPIO_MODE_ID, gpio_mode);
 80028e6:	68fa      	ldr	r2, [r7, #12]
 80028e8:	2100      	movs	r1, #0
 80028ea:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 80028ee:	f7ff fe52 	bl	8002596 <dwt_write32bitoffsetreg>
}
 80028f2:	bf00      	nop
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	ffe00fc0 	.word	0xffe00fc0

08002900 <dwt_readdevid>:
 *
 * output parameters
 *
 * returns the read value which for DW3000 is 0xDECA0312/0xDECA0302
 */
uint32_t dwt_readdevid(void) {
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
	return dwt_read32bitoffsetreg(DEV_ID_ID, 0);
 8002904:	2100      	movs	r1, #0
 8002906:	2000      	movs	r0, #0
 8002908:	f7ff fdf3 	bl	80024f2 <dwt_read32bitoffsetreg>
 800290c:	4603      	mov	r3, r0
}
 800290e:	4618      	mov	r0, r3
 8002910:	bd80      	pop	{r7, pc}
	...

08002914 <dwt_configuretxrf>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuretxrf(dwt_txconfig_t *config) {
 8002914:	b580      	push	{r7, lr}
 8002916:	b084      	sub	sp, #16
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
	if (config->PGcount == 0) {
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	891b      	ldrh	r3, [r3, #8]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d107      	bne.n	8002934 <dwt_configuretxrf+0x20>
		// Configure RF TX PG_DELAY
		dwt_write8bitoffsetreg(TX_CTRL_HI_ID, 0, config->PGdly);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	461a      	mov	r2, r3
 800292a:	2100      	movs	r1, #0
 800292c:	4811      	ldr	r0, [pc, #68]	@ (8002974 <dwt_configuretxrf+0x60>)
 800292e:	f7ff fe73 	bl	8002618 <dwt_write8bitoffsetreg>
 8002932:	e013      	b.n	800295c <dwt_configuretxrf+0x48>
	} else {
		uint8_t channel = 5;
 8002934:	2305      	movs	r3, #5
 8002936:	73fb      	strb	r3, [r7, #15]
		if (dwt_read8bitoffsetreg(CHAN_CTRL_ID, 0) & 0x1) {
 8002938:	2100      	movs	r1, #0
 800293a:	480f      	ldr	r0, [pc, #60]	@ (8002978 <dwt_configuretxrf+0x64>)
 800293c:	f7ff fe19 	bl	8002572 <dwt_read8bitoffsetreg>
 8002940:	4603      	mov	r3, r0
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <dwt_configuretxrf+0x3a>
			channel = 9;
 800294a:	2309      	movs	r3, #9
 800294c:	73fb      	strb	r3, [r7, #15]
		}
		dwt_calcbandwidthadj(config->PGcount, channel);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	891b      	ldrh	r3, [r3, #8]
 8002952:	7bfa      	ldrb	r2, [r7, #15]
 8002954:	4611      	mov	r1, r2
 8002956:	4618      	mov	r0, r3
 8002958:	f000 fe00 	bl	800355c <dwt_calcbandwidthadj>
	}

	// Configure TX power
	dwt_write32bitreg(TX_POWER_ID, config->power);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	461a      	mov	r2, r3
 8002962:	2100      	movs	r1, #0
 8002964:	4805      	ldr	r0, [pc, #20]	@ (800297c <dwt_configuretxrf+0x68>)
 8002966:	f7ff fe16 	bl	8002596 <dwt_write32bitoffsetreg>
}
 800296a:	bf00      	nop
 800296c:	3710      	adds	r7, #16
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	0007001c 	.word	0x0007001c
 8002978:	00010014 	.word	0x00010014
 800297c:	0001000c 	.word	0x0001000c

08002980 <get_sts_mnth>:
 */
void dwt_configurestsloadiv(void) {
	dwt_or8bitoffsetreg(STS_CTRL_ID, 0, STS_CTRL_LOAD_IV_BIT_MASK);
}

uint16_t get_sts_mnth(uint16_t cipher, uint8_t threshold, uint8_t shift_val) {
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	4603      	mov	r3, r0
 8002988:	80fb      	strh	r3, [r7, #6]
 800298a:	460b      	mov	r3, r1
 800298c:	717b      	strb	r3, [r7, #5]
 800298e:	4613      	mov	r3, r2
 8002990:	713b      	strb	r3, [r7, #4]
	uint32_t value;
	uint16_t mod_val;

	value = cipher * (uint32_t) threshold;
 8002992:	88fb      	ldrh	r3, [r7, #6]
 8002994:	797a      	ldrb	r2, [r7, #5]
 8002996:	fb02 f303 	mul.w	r3, r2, r3
 800299a:	60fb      	str	r3, [r7, #12]
	if (shift_val == 3) {
 800299c:	793b      	ldrb	r3, [r7, #4]
 800299e:	2b03      	cmp	r3, #3
 80029a0:	d107      	bne.n	80029b2 <get_sts_mnth+0x32>
		value *= SQRT_FACTOR; //Factor to sqrt(2)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	22b5      	movs	r2, #181	@ 0xb5
 80029a6:	fb02 f303 	mul.w	r3, r2, r3
 80029aa:	60fb      	str	r3, [r7, #12]
		value >>= SQRT_SHIFT_VAL;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	09db      	lsrs	r3, r3, #7
 80029b0:	60fb      	str	r3, [r7, #12]
	}

	mod_val = value % MOD_VALUE + HALF_MOD;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80029c0:	817b      	strh	r3, [r7, #10]
	value >>= SHIFT_VALUE;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	0adb      	lsrs	r3, r3, #11
 80029c6:	60fb      	str	r3, [r7, #12]
	/* Check if modulo greater than MOD_VALUE, if yes add 1 */
	if (mod_val >= MOD_VALUE)
 80029c8:	897b      	ldrh	r3, [r7, #10]
 80029ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80029ce:	d302      	bcc.n	80029d6 <get_sts_mnth+0x56>
		value += 1;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	3301      	adds	r3, #1
 80029d4:	60fb      	str	r3, [r7, #12]

	return (uint16_t) value;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	b29b      	uxth	r3, r3
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3714      	adds	r7, #20
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
	...

080029e8 <dwt_configmrxlut>:
 * input parameters
 * @param[in] channel - Channel that the device will be transmitting/receiving on.
 *
 * no return value
 */
void dwt_configmrxlut(int channel) {
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b08a      	sub	sp, #40	@ 0x28
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
	uint32_t lut0, lut1, lut2, lut3, lut4, lut5, lut6 = 0;
 80029f0:	2300      	movs	r3, #0
 80029f2:	60fb      	str	r3, [r7, #12]

	if (channel == 5) {
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b05      	cmp	r3, #5
 80029f8:	d10e      	bne.n	8002a18 <dwt_configmrxlut+0x30>
		lut0 = (uint32_t) CH5_DGC_LUT_0;
 80029fa:	4b27      	ldr	r3, [pc, #156]	@ (8002a98 <dwt_configmrxlut+0xb0>)
 80029fc:	627b      	str	r3, [r7, #36]	@ 0x24
		lut1 = (uint32_t) CH5_DGC_LUT_1;
 80029fe:	4b27      	ldr	r3, [pc, #156]	@ (8002a9c <dwt_configmrxlut+0xb4>)
 8002a00:	623b      	str	r3, [r7, #32]
		lut2 = (uint32_t) CH5_DGC_LUT_2;
 8002a02:	4b27      	ldr	r3, [pc, #156]	@ (8002aa0 <dwt_configmrxlut+0xb8>)
 8002a04:	61fb      	str	r3, [r7, #28]
		lut3 = (uint32_t) CH5_DGC_LUT_3;
 8002a06:	4b27      	ldr	r3, [pc, #156]	@ (8002aa4 <dwt_configmrxlut+0xbc>)
 8002a08:	61bb      	str	r3, [r7, #24]
		lut4 = (uint32_t) CH5_DGC_LUT_4;
 8002a0a:	4b27      	ldr	r3, [pc, #156]	@ (8002aa8 <dwt_configmrxlut+0xc0>)
 8002a0c:	617b      	str	r3, [r7, #20]
		lut5 = (uint32_t) CH5_DGC_LUT_5;
 8002a0e:	4b27      	ldr	r3, [pc, #156]	@ (8002aac <dwt_configmrxlut+0xc4>)
 8002a10:	613b      	str	r3, [r7, #16]
		lut6 = (uint32_t) CH5_DGC_LUT_6;
 8002a12:	4b27      	ldr	r3, [pc, #156]	@ (8002ab0 <dwt_configmrxlut+0xc8>)
 8002a14:	60fb      	str	r3, [r7, #12]
 8002a16:	e00d      	b.n	8002a34 <dwt_configmrxlut+0x4c>
	} else {
		lut0 = (uint32_t) CH9_DGC_LUT_0;
 8002a18:	4b26      	ldr	r3, [pc, #152]	@ (8002ab4 <dwt_configmrxlut+0xcc>)
 8002a1a:	627b      	str	r3, [r7, #36]	@ 0x24
		lut1 = (uint32_t) CH9_DGC_LUT_1;
 8002a1c:	4b26      	ldr	r3, [pc, #152]	@ (8002ab8 <dwt_configmrxlut+0xd0>)
 8002a1e:	623b      	str	r3, [r7, #32]
		lut2 = (uint32_t) CH9_DGC_LUT_2;
 8002a20:	4b26      	ldr	r3, [pc, #152]	@ (8002abc <dwt_configmrxlut+0xd4>)
 8002a22:	61fb      	str	r3, [r7, #28]
		lut3 = (uint32_t) CH9_DGC_LUT_3;
 8002a24:	4b26      	ldr	r3, [pc, #152]	@ (8002ac0 <dwt_configmrxlut+0xd8>)
 8002a26:	61bb      	str	r3, [r7, #24]
		lut4 = (uint32_t) CH9_DGC_LUT_4;
 8002a28:	4b26      	ldr	r3, [pc, #152]	@ (8002ac4 <dwt_configmrxlut+0xdc>)
 8002a2a:	617b      	str	r3, [r7, #20]
		lut5 = (uint32_t) CH9_DGC_LUT_5;
 8002a2c:	4b26      	ldr	r3, [pc, #152]	@ (8002ac8 <dwt_configmrxlut+0xe0>)
 8002a2e:	613b      	str	r3, [r7, #16]
		lut6 = (uint32_t) CH9_DGC_LUT_6;
 8002a30:	4b25      	ldr	r3, [pc, #148]	@ (8002ac8 <dwt_configmrxlut+0xe0>)
 8002a32:	60fb      	str	r3, [r7, #12]
	}
	dwt_write32bitoffsetreg(DGC_LUT_0_CFG_ID, 0x0, lut0);
 8002a34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a36:	2100      	movs	r1, #0
 8002a38:	4824      	ldr	r0, [pc, #144]	@ (8002acc <dwt_configmrxlut+0xe4>)
 8002a3a:	f7ff fdac 	bl	8002596 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_1_CFG_ID, 0x0, lut1);
 8002a3e:	6a3a      	ldr	r2, [r7, #32]
 8002a40:	2100      	movs	r1, #0
 8002a42:	4823      	ldr	r0, [pc, #140]	@ (8002ad0 <dwt_configmrxlut+0xe8>)
 8002a44:	f7ff fda7 	bl	8002596 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_2_CFG_ID, 0x0, lut2);
 8002a48:	69fa      	ldr	r2, [r7, #28]
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	4821      	ldr	r0, [pc, #132]	@ (8002ad4 <dwt_configmrxlut+0xec>)
 8002a4e:	f7ff fda2 	bl	8002596 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_3_CFG_ID, 0x0, lut3);
 8002a52:	69ba      	ldr	r2, [r7, #24]
 8002a54:	2100      	movs	r1, #0
 8002a56:	4820      	ldr	r0, [pc, #128]	@ (8002ad8 <dwt_configmrxlut+0xf0>)
 8002a58:	f7ff fd9d 	bl	8002596 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_4_CFG_ID, 0x0, lut4);
 8002a5c:	697a      	ldr	r2, [r7, #20]
 8002a5e:	2100      	movs	r1, #0
 8002a60:	481e      	ldr	r0, [pc, #120]	@ (8002adc <dwt_configmrxlut+0xf4>)
 8002a62:	f7ff fd98 	bl	8002596 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_5_CFG_ID, 0x0, lut5);
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	2100      	movs	r1, #0
 8002a6a:	481d      	ldr	r0, [pc, #116]	@ (8002ae0 <dwt_configmrxlut+0xf8>)
 8002a6c:	f7ff fd93 	bl	8002596 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_LUT_6_CFG_ID, 0x0, lut6);
 8002a70:	68fa      	ldr	r2, [r7, #12]
 8002a72:	2100      	movs	r1, #0
 8002a74:	481b      	ldr	r0, [pc, #108]	@ (8002ae4 <dwt_configmrxlut+0xfc>)
 8002a76:	f7ff fd8e 	bl	8002596 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_CFG0_ID, 0x0, DWT_DGC_CFG0);
 8002a7a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ae8 <dwt_configmrxlut+0x100>)
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	481b      	ldr	r0, [pc, #108]	@ (8002aec <dwt_configmrxlut+0x104>)
 8002a80:	f7ff fd89 	bl	8002596 <dwt_write32bitoffsetreg>
	dwt_write32bitoffsetreg(DGC_CFG1_ID, 0x0, DWT_DGC_CFG1);
 8002a84:	4a1a      	ldr	r2, [pc, #104]	@ (8002af0 <dwt_configmrxlut+0x108>)
 8002a86:	2100      	movs	r1, #0
 8002a88:	481a      	ldr	r0, [pc, #104]	@ (8002af4 <dwt_configmrxlut+0x10c>)
 8002a8a:	f7ff fd84 	bl	8002596 <dwt_write32bitoffsetreg>
}
 8002a8e:	bf00      	nop
 8002a90:	3728      	adds	r7, #40	@ 0x28
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	0001c0fd 	.word	0x0001c0fd
 8002a9c:	0001c43e 	.word	0x0001c43e
 8002aa0:	0001c6be 	.word	0x0001c6be
 8002aa4:	0001c77e 	.word	0x0001c77e
 8002aa8:	0001cf36 	.word	0x0001cf36
 8002aac:	0001cfb5 	.word	0x0001cfb5
 8002ab0:	0001cff5 	.word	0x0001cff5
 8002ab4:	0002a8fe 	.word	0x0002a8fe
 8002ab8:	0002ac36 	.word	0x0002ac36
 8002abc:	0002a5fe 	.word	0x0002a5fe
 8002ac0:	0002af3e 	.word	0x0002af3e
 8002ac4:	0002af7d 	.word	0x0002af7d
 8002ac8:	0002afb5 	.word	0x0002afb5
 8002acc:	00030038 	.word	0x00030038
 8002ad0:	0003003c 	.word	0x0003003c
 8002ad4:	00030040 	.word	0x00030040
 8002ad8:	00030044 	.word	0x00030044
 8002adc:	00030048 	.word	0x00030048
 8002ae0:	0003004c 	.word	0x0003004c
 8002ae4:	00030050 	.word	0x00030050
 8002ae8:	10000240 	.word	0x10000240
 8002aec:	0003001c 	.word	0x0003001c
 8002af0:	1b6da489 	.word	0x1b6da489
 8002af4:	00030020 	.word	0x00030020

08002af8 <dwt_pgf_cal>:
 * @param ldoen    -   if set to 1 the function will enable LDOs prior to calibration and disable afterwards.
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_pgf_cal(int ldoen) {
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
	int temp;
	uint16_t val;

	//PGF needs LDOs turned on - ensure PGF LDOs are enabled
	if (ldoen == 1) {
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d10d      	bne.n	8002b22 <dwt_pgf_cal+0x2a>
		val = dwt_read16bitoffsetreg(LDO_CTRL_ID, 0);
 8002b06:	2100      	movs	r1, #0
 8002b08:	480e      	ldr	r0, [pc, #56]	@ (8002b44 <dwt_pgf_cal+0x4c>)
 8002b0a:	f7ff fd18 	bl	800253e <dwt_read16bitoffsetreg>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	81fb      	strh	r3, [r7, #14]

		dwt_or16bitoffsetreg(LDO_CTRL_ID, 0,
 8002b12:	f240 1305 	movw	r3, #261	@ 0x105
 8002b16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	4809      	ldr	r0, [pc, #36]	@ (8002b44 <dwt_pgf_cal+0x4c>)
 8002b1e:	f7ff fdc1 	bl	80026a4 <dwt_modify16bitoffsetreg>
				( LDO_CTRL_LDO_VDDIF2_EN_BIT_MASK | LDO_CTRL_LDO_VDDMS3_EN_BIT_MASK | LDO_CTRL_LDO_VDDMS1_EN_BIT_MASK));
	}

	//Run PGF Cal
	temp = dwt_run_pgfcal();
 8002b22:	f000 f811 	bl	8002b48 <dwt_run_pgfcal>
 8002b26:	60b8      	str	r0, [r7, #8]

	//Turn off RX LDOs if previously off
	if (ldoen == 1) {
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d105      	bne.n	8002b3a <dwt_pgf_cal+0x42>
		dwt_and16bitoffsetreg(LDO_CTRL_ID, 0, val); // restore LDO values
 8002b2e:	89fa      	ldrh	r2, [r7, #14]
 8002b30:	2300      	movs	r3, #0
 8002b32:	2100      	movs	r1, #0
 8002b34:	4803      	ldr	r0, [pc, #12]	@ (8002b44 <dwt_pgf_cal+0x4c>)
 8002b36:	f7ff fdb5 	bl	80026a4 <dwt_modify16bitoffsetreg>
	}
	return temp;
 8002b3a:	68bb      	ldr	r3, [r7, #8]
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	00070048 	.word	0x00070048

08002b48 <dwt_run_pgfcal>:
 * input parameters
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_run_pgfcal(void) {
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
	int result = DWT_SUCCESS;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	60fb      	str	r3, [r7, #12]
	uint32_t data;
	uint32_t val = 0;
 8002b52:	2300      	movs	r3, #0
 8002b54:	607b      	str	r3, [r7, #4]
	uint8_t cnt, flag;
	//put into cal mode
	//Turn on delay mode
	data = (((uint32_t) 0x02) << RX_CAL_CFG_COMP_DLY_BIT_OFFSET)
 8002b56:	4b2d      	ldr	r3, [pc, #180]	@ (8002c0c <dwt_run_pgfcal+0xc4>)
 8002b58:	603b      	str	r3, [r7, #0]
			| (RX_CAL_CFG_CAL_MODE_BIT_MASK & 0x1);
	dwt_write32bitoffsetreg(RX_CAL_CFG_ID, 0x0, data);
 8002b5a:	683a      	ldr	r2, [r7, #0]
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	482c      	ldr	r0, [pc, #176]	@ (8002c10 <dwt_run_pgfcal+0xc8>)
 8002b60:	f7ff fd19 	bl	8002596 <dwt_write32bitoffsetreg>
	// Trigger PGF Cal
	dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x0, RX_CAL_CFG_CAL_EN_BIT_MASK);
 8002b64:	2310      	movs	r3, #16
 8002b66:	22ff      	movs	r2, #255	@ 0xff
 8002b68:	2100      	movs	r1, #0
 8002b6a:	4829      	ldr	r0, [pc, #164]	@ (8002c10 <dwt_run_pgfcal+0xc8>)
 8002b6c:	f7ff fdc5 	bl	80026fa <dwt_modify8bitoffsetreg>

	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PGF; cnt++) {
 8002b70:	2301      	movs	r3, #1
 8002b72:	72bb      	strb	r3, [r7, #10]
 8002b74:	2300      	movs	r3, #0
 8002b76:	72fb      	strb	r3, [r7, #11]
 8002b78:	e00f      	b.n	8002b9a <dwt_run_pgfcal+0x52>
		deca_usleep(DELAY_20uUSec);
 8002b7a:	2014      	movs	r0, #20
 8002b7c:	f000 fe11 	bl	80037a2 <deca_usleep>
		if (dwt_read8bitoffsetreg(RX_CAL_STS_ID, 0x0) == 1) { //PGF cal is complete
 8002b80:	2100      	movs	r1, #0
 8002b82:	4824      	ldr	r0, [pc, #144]	@ (8002c14 <dwt_run_pgfcal+0xcc>)
 8002b84:	f7ff fcf5 	bl	8002572 <dwt_read8bitoffsetreg>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d102      	bne.n	8002b94 <dwt_run_pgfcal+0x4c>
			flag = 0;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	72bb      	strb	r3, [r7, #10]
			break;
 8002b92:	e005      	b.n	8002ba0 <dwt_run_pgfcal+0x58>
	for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PGF; cnt++) {
 8002b94:	7afb      	ldrb	r3, [r7, #11]
 8002b96:	3301      	adds	r3, #1
 8002b98:	72fb      	strb	r3, [r7, #11]
 8002b9a:	7afb      	ldrb	r3, [r7, #11]
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d9ec      	bls.n	8002b7a <dwt_run_pgfcal+0x32>
		}
	}
	if (flag) {
 8002ba0:	7abb      	ldrb	r3, [r7, #10]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d002      	beq.n	8002bac <dwt_run_pgfcal+0x64>
		result = DWT_ERROR;
 8002ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8002baa:	60fb      	str	r3, [r7, #12]
	}

	// Put into normal mode
	dwt_write8bitoffsetreg(RX_CAL_CFG_ID, 0x0, 0);
 8002bac:	2200      	movs	r2, #0
 8002bae:	2100      	movs	r1, #0
 8002bb0:	4817      	ldr	r0, [pc, #92]	@ (8002c10 <dwt_run_pgfcal+0xc8>)
 8002bb2:	f7ff fd31 	bl	8002618 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(RX_CAL_STS_ID, 0x0, 1); //clear the status
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	2100      	movs	r1, #0
 8002bba:	4816      	ldr	r0, [pc, #88]	@ (8002c14 <dwt_run_pgfcal+0xcc>)
 8002bbc:	f7ff fd2c 	bl	8002618 <dwt_write8bitoffsetreg>
	dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x2, 0x1); //enable reading
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	22ff      	movs	r2, #255	@ 0xff
 8002bc4:	2102      	movs	r1, #2
 8002bc6:	4812      	ldr	r0, [pc, #72]	@ (8002c10 <dwt_run_pgfcal+0xc8>)
 8002bc8:	f7ff fd97 	bl	80026fa <dwt_modify8bitoffsetreg>
	val = dwt_read32bitoffsetreg(RX_CAL_RESI_ID, 0x0);
 8002bcc:	2100      	movs	r1, #0
 8002bce:	4812      	ldr	r0, [pc, #72]	@ (8002c18 <dwt_run_pgfcal+0xd0>)
 8002bd0:	f7ff fc8f 	bl	80024f2 <dwt_read32bitoffsetreg>
 8002bd4:	6078      	str	r0, [r7, #4]
	if (val == ERR_RX_CAL_FAIL) {
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d102      	bne.n	8002be6 <dwt_run_pgfcal+0x9e>
		//PGF I Cal Fail
		result = DWT_ERROR;
 8002be0:	f04f 33ff 	mov.w	r3, #4294967295
 8002be4:	60fb      	str	r3, [r7, #12]
	}
	val = dwt_read32bitoffsetreg(RX_CAL_RESQ_ID, 0x0);
 8002be6:	2100      	movs	r1, #0
 8002be8:	480c      	ldr	r0, [pc, #48]	@ (8002c1c <dwt_run_pgfcal+0xd4>)
 8002bea:	f7ff fc82 	bl	80024f2 <dwt_read32bitoffsetreg>
 8002bee:	6078      	str	r0, [r7, #4]
	if (val == ERR_RX_CAL_FAIL) {
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d102      	bne.n	8002c00 <dwt_run_pgfcal+0xb8>
		//PGF Q Cal Fail
		result = DWT_ERROR;
 8002bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8002bfe:	60fb      	str	r3, [r7, #12]
	}

	return result;
 8002c00:	68fb      	ldr	r3, [r7, #12]
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3710      	adds	r7, #16
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	00020001 	.word	0x00020001
 8002c10:	0004000c 	.word	0x0004000c
 8002c14:	00040020 	.word	0x00040020
 8002c18:	00040014 	.word	0x00040014
 8002c1c:	0004001c 	.word	0x0004001c

08002c20 <dwt_setrxantennadelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxantennadelay(uint16_t rxDelay) {
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	4603      	mov	r3, r0
 8002c28:	80fb      	strh	r3, [r7, #6]
	// Set the RX antenna delay for auto TX timestamp adjustment
	dwt_write16bitoffsetreg(CIA_CONF_ID, 0, rxDelay);
 8002c2a:	88fb      	ldrh	r3, [r7, #6]
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	2100      	movs	r1, #0
 8002c30:	f44f 2060 	mov.w	r0, #917504	@ 0xe0000
 8002c34:	f7ff fcd5 	bl	80025e2 <dwt_write16bitoffsetreg>
}
 8002c38:	bf00      	nop
 8002c3a:	3708      	adds	r7, #8
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}

08002c40 <dwt_settxantennadelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_settxantennadelay(uint16_t txDelay) {
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4603      	mov	r3, r0
 8002c48:	80fb      	strh	r3, [r7, #6]
	// Set the TX antenna delay for auto TX timestamp adjustment
	dwt_write16bitoffsetreg(TX_ANTD_ID, 0, txDelay);
 8002c4a:	88fb      	ldrh	r3, [r7, #6]
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	2100      	movs	r1, #0
 8002c50:	4803      	ldr	r0, [pc, #12]	@ (8002c60 <dwt_settxantennadelay+0x20>)
 8002c52:	f7ff fcc6 	bl	80025e2 <dwt_write16bitoffsetreg>
}
 8002c56:	bf00      	nop
 8002c58:	3708      	adds	r7, #8
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	00010004 	.word	0x00010004

08002c64 <dwt_writetxdata>:
 *
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16_t data_size, uint8_t *data, uint16_t offset) {
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af02      	add	r7, sp, #8
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	6039      	str	r1, [r7, #0]
 8002c6e:	80fb      	strh	r3, [r7, #6]
 8002c70:	4613      	mov	r3, r2
 8002c72:	80bb      	strh	r3, [r7, #4]
	if ((offset + data_size) < TX_BUFFER_MAX_LEN) {
 8002c74:	88ba      	ldrh	r2, [r7, #4]
 8002c76:	88fb      	ldrh	r3, [r7, #6]
 8002c78:	4413      	add	r3, r2
 8002c7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c7e:	da24      	bge.n	8002cca <dwt_writetxdata+0x66>
		/* Directly write the data to the IC TX buffer */
		if (offset <= REG_DIRECT_OFFSET_MAX_LEN)
 8002c80:	88bb      	ldrh	r3, [r7, #4]
 8002c82:	2b7f      	cmp	r3, #127	@ 0x7f
 8002c84:	d80a      	bhi.n	8002c9c <dwt_writetxdata+0x38>
			dwt_xfer3000(TX_BUFFER_ID, offset, data_size, data,
 8002c86:	88fa      	ldrh	r2, [r7, #6]
 8002c88:	88b9      	ldrh	r1, [r7, #4]
 8002c8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c8e:	9300      	str	r3, [sp, #0]
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	f44f 10a0 	mov.w	r0, #1310720	@ 0x140000
 8002c96:	f7ff fae9 	bl	800226c <dwt_xfer3000>
 8002c9a:	e014      	b.n	8002cc6 <dwt_writetxdata+0x62>
					DW3000_SPI_WR_BIT);

		else {
			/* Program the indirect offset register A for specified offset to TX buffer */
			dwt_write32bitreg(INDIRECT_ADDR_A_ID, (TX_BUFFER_ID >> 16));
 8002c9c:	2214      	movs	r2, #20
 8002c9e:	2100      	movs	r1, #0
 8002ca0:	480d      	ldr	r0, [pc, #52]	@ (8002cd8 <dwt_writetxdata+0x74>)
 8002ca2:	f7ff fc78 	bl	8002596 <dwt_write32bitoffsetreg>
			dwt_write32bitreg(ADDR_OFFSET_A_ID, offset);
 8002ca6:	88bb      	ldrh	r3, [r7, #4]
 8002ca8:	461a      	mov	r2, r3
 8002caa:	2100      	movs	r1, #0
 8002cac:	480b      	ldr	r0, [pc, #44]	@ (8002cdc <dwt_writetxdata+0x78>)
 8002cae:	f7ff fc72 	bl	8002596 <dwt_write32bitoffsetreg>

			/* Indirectly write the data to the IC TX buffer */
			dwt_xfer3000(INDIRECT_POINTER_A_ID, 0, data_size, data,
 8002cb2:	88fa      	ldrh	r2, [r7, #6]
 8002cb4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cb8:	9300      	str	r3, [sp, #0]
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	f44f 10e8 	mov.w	r0, #1900544	@ 0x1d0000
 8002cc2:	f7ff fad3 	bl	800226c <dwt_xfer3000>
					DW3000_SPI_WR_BIT);

		}
		return DWT_SUCCESS;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	e001      	b.n	8002cce <dwt_writetxdata+0x6a>
	} else
		return DWT_ERROR;
 8002cca:	f04f 33ff 	mov.w	r3, #4294967295
} // end dwt_writetxdata()
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	001f0004 	.word	0x001f0004
 8002cdc:	001f0008 	.word	0x001f0008

08002ce0 <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16_t txFrameLength, uint16_t txBufferOffset,
		uint8_t ranging) {
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	80fb      	strh	r3, [r7, #6]
 8002cea:	460b      	mov	r3, r1
 8002cec:	80bb      	strh	r3, [r7, #4]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	70fb      	strb	r3, [r7, #3]
           (txFrameLength <= STD_FRAME_LEN));
#endif

	//DW3000/3700 - if offset is > 127, 128 needs to be added before data is written, this will be subtracted internally
	//prior to writing the data
	if (txBufferOffset <= 127) {
 8002cf2:	88bb      	ldrh	r3, [r7, #4]
 8002cf4:	2b7f      	cmp	r3, #127	@ 0x7f
 8002cf6:	d80e      	bhi.n	8002d16 <dwt_writetxfctrl+0x36>
		// Write the frame length to the TX frame control register
		reg32 =
				txFrameLength
						| ((uint32_t) (txBufferOffset)
 8002cf8:	88fa      	ldrh	r2, [r7, #6]
 8002cfa:	88bb      	ldrh	r3, [r7, #4]
								<< TX_FCTRL_TXB_OFFSET_BIT_OFFSET)
 8002cfc:	041b      	lsls	r3, r3, #16
						| ((uint32_t) (txBufferOffset)
 8002cfe:	431a      	orrs	r2, r3
						| ((uint32_t) ranging << TX_FCTRL_TR_BIT_OFFSET);
 8002d00:	78fb      	ldrb	r3, [r7, #3]
 8002d02:	02db      	lsls	r3, r3, #11
		reg32 =
 8002d04:	4313      	orrs	r3, r2
 8002d06:	60fb      	str	r3, [r7, #12]
		dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	4a10      	ldr	r2, [pc, #64]	@ (8002d4c <dwt_writetxfctrl+0x6c>)
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	2024      	movs	r0, #36	@ 0x24
 8002d10:	f7ff fc94 	bl	800263c <dwt_modify32bitoffsetreg>
				~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK
						| TX_FCTRL_TXFLEN_BIT_MASK), reg32);
		reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
	}

} // end dwt_writetxfctrl()
 8002d14:	e015      	b.n	8002d42 <dwt_writetxfctrl+0x62>
				| ((uint32_t) (txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST)
 8002d16:	88fa      	ldrh	r2, [r7, #6]
 8002d18:	88bb      	ldrh	r3, [r7, #4]
 8002d1a:	3380      	adds	r3, #128	@ 0x80
						<< TX_FCTRL_TXB_OFFSET_BIT_OFFSET)
 8002d1c:	041b      	lsls	r3, r3, #16
				| ((uint32_t) (txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST)
 8002d1e:	431a      	orrs	r2, r3
				| ((uint32_t) ranging << TX_FCTRL_TR_BIT_OFFSET);
 8002d20:	78fb      	ldrb	r3, [r7, #3]
 8002d22:	02db      	lsls	r3, r3, #11
		reg32 = txFrameLength
 8002d24:	4313      	orrs	r3, r2
 8002d26:	60fb      	str	r3, [r7, #12]
		dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0,
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	4a08      	ldr	r2, [pc, #32]	@ (8002d4c <dwt_writetxfctrl+0x6c>)
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	2024      	movs	r0, #36	@ 0x24
 8002d30:	f7ff fc84 	bl	800263c <dwt_modify32bitoffsetreg>
		reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
 8002d34:	2100      	movs	r1, #0
 8002d36:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002d3a:	f7ff fc1a 	bl	8002572 <dwt_read8bitoffsetreg>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	60fb      	str	r3, [r7, #12]
} // end dwt_writetxfctrl()
 8002d42:	bf00      	nop
 8002d44:	3710      	adds	r7, #16
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	fc00f400 	.word	0xfc00f400

08002d50 <dwt_setplenfine>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setplenfine(uint8_t preambleLength) {
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	71fb      	strb	r3, [r7, #7]
	dwt_write8bitoffsetreg(TX_FCTRL_HI_ID, 1, preambleLength);
 8002d5a:	79fb      	ldrb	r3, [r7, #7]
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	2101      	movs	r1, #1
 8002d60:	2028      	movs	r0, #40	@ 0x28
 8002d62:	f7ff fc59 	bl	8002618 <dwt_write8bitoffsetreg>
}
 8002d66:	bf00      	nop
 8002d68:	3708      	adds	r7, #8
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
	...

08002d70 <dwt_readrxdata>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8_t *buffer, uint16_t length, uint16_t rxBufferOffset) {
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	460b      	mov	r3, r1
 8002d7a:	807b      	strh	r3, [r7, #2]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	803b      	strh	r3, [r7, #0]
	uint32_t rx_buff_addr;

	if (pdw3000local->dblbuffon == DBL_BUFF_ACCESS_BUFFER_1) //if the flag is 0x3 we are reading from RX_BUFFER_1
 8002d80:	4b19      	ldr	r3, [pc, #100]	@ (8002de8 <dwt_readrxdata+0x78>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	7bdb      	ldrb	r3, [r3, #15]
 8002d86:	2b03      	cmp	r3, #3
 8002d88:	d103      	bne.n	8002d92 <dwt_readrxdata+0x22>
	{
		rx_buff_addr = RX_BUFFER_1_ID;
 8002d8a:	f44f 1398 	mov.w	r3, #1245184	@ 0x130000
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	e002      	b.n	8002d98 <dwt_readrxdata+0x28>
	} else //reading from RX_BUFFER_0 - also when non-double buffer mode
	{
		rx_buff_addr = RX_BUFFER_0_ID;
 8002d92:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002d96:	60fb      	str	r3, [r7, #12]
	}

	if ((rxBufferOffset + length) <= RX_BUFFER_MAX_LEN) {
 8002d98:	883a      	ldrh	r2, [r7, #0]
 8002d9a:	887b      	ldrh	r3, [r7, #2]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002da2:	da1d      	bge.n	8002de0 <dwt_readrxdata+0x70>
		if (rxBufferOffset <= REG_DIRECT_OFFSET_MAX_LEN) {
 8002da4:	883b      	ldrh	r3, [r7, #0]
 8002da6:	2b7f      	cmp	r3, #127	@ 0x7f
 8002da8:	d806      	bhi.n	8002db8 <dwt_readrxdata+0x48>
			/* Directly read data from the IC to the buffer */
			dwt_readfromdevice(rx_buff_addr, rxBufferOffset, length, buffer);
 8002daa:	887a      	ldrh	r2, [r7, #2]
 8002dac:	8839      	ldrh	r1, [r7, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	68f8      	ldr	r0, [r7, #12]
 8002db2:	f7ff fb89 	bl	80024c8 <dwt_readfromdevice>

			/* Indirectly read data from the IC to the buffer */
			dwt_readfromdevice(INDIRECT_POINTER_A_ID, 0, length, buffer);
		}
	}
}
 8002db6:	e013      	b.n	8002de0 <dwt_readrxdata+0x70>
			dwt_write32bitreg(INDIRECT_ADDR_A_ID, (rx_buff_addr >> 16));
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	0c1b      	lsrs	r3, r3, #16
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	2100      	movs	r1, #0
 8002dc0:	480a      	ldr	r0, [pc, #40]	@ (8002dec <dwt_readrxdata+0x7c>)
 8002dc2:	f7ff fbe8 	bl	8002596 <dwt_write32bitoffsetreg>
			dwt_write32bitreg(ADDR_OFFSET_A_ID, rxBufferOffset);
 8002dc6:	883b      	ldrh	r3, [r7, #0]
 8002dc8:	461a      	mov	r2, r3
 8002dca:	2100      	movs	r1, #0
 8002dcc:	4808      	ldr	r0, [pc, #32]	@ (8002df0 <dwt_readrxdata+0x80>)
 8002dce:	f7ff fbe2 	bl	8002596 <dwt_write32bitoffsetreg>
			dwt_readfromdevice(INDIRECT_POINTER_A_ID, 0, length, buffer);
 8002dd2:	887a      	ldrh	r2, [r7, #2]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	f44f 10e8 	mov.w	r0, #1900544	@ 0x1d0000
 8002ddc:	f7ff fb74 	bl	80024c8 <dwt_readfromdevice>
}
 8002de0:	bf00      	nop
 8002de2:	3710      	adds	r7, #16
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	200000ac 	.word	0x200000ac
 8002dec:	001f0004 	.word	0x001f0004
 8002df0:	001f0008 	.word	0x001f0008

08002df4 <dwt_readrxtimestamp>:
 *
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readrxtimestamp(uint8_t *timestamp) {
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
	switch (pdw3000local->dblbuffon) //check if in double buffer mode and if so which buffer host is currently accessing
 8002dfc:	4b10      	ldr	r3, [pc, #64]	@ (8002e40 <dwt_readrxtimestamp+0x4c>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	7bdb      	ldrb	r3, [r3, #15]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d009      	beq.n	8002e1a <dwt_readrxtimestamp+0x26>
 8002e06:	2b03      	cmp	r3, #3
 8002e08:	d10e      	bne.n	8002e28 <dwt_readrxtimestamp+0x34>
	{
	case DBL_BUFF_ACCESS_BUFFER_1:
		//!!! Assumes that Indirect pointer register B was already set. This is done in the dwt_setdblrxbuffmode when mode is enabled.
		dwt_readfromdevice(INDIRECT_POINTER_B_ID, BUF1_RX_TIME - BUF1_RX_FINFO,
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2205      	movs	r2, #5
 8002e0e:	2104      	movs	r1, #4
 8002e10:	f44f 10f0 	mov.w	r0, #1966080	@ 0x1e0000
 8002e14:	f7ff fb58 	bl	80024c8 <dwt_readfromdevice>
				RX_TIME_RX_STAMP_LEN, timestamp);
		break;
 8002e18:	e00d      	b.n	8002e36 <dwt_readrxtimestamp+0x42>
	case DBL_BUFF_ACCESS_BUFFER_0:
		dwt_readfromdevice(BUF0_RX_TIME, 0, RX_TIME_RX_STAMP_LEN, timestamp);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2205      	movs	r2, #5
 8002e1e:	2100      	movs	r1, #0
 8002e20:	4808      	ldr	r0, [pc, #32]	@ (8002e44 <dwt_readrxtimestamp+0x50>)
 8002e22:	f7ff fb51 	bl	80024c8 <dwt_readfromdevice>
		break;
 8002e26:	e006      	b.n	8002e36 <dwt_readrxtimestamp+0x42>
	default:
		dwt_readfromdevice(RX_TIME_0_ID, 0, RX_TIME_RX_STAMP_LEN, timestamp); // Get the adjusted time of arrival
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2205      	movs	r2, #5
 8002e2c:	2100      	movs	r1, #0
 8002e2e:	2064      	movs	r0, #100	@ 0x64
 8002e30:	f7ff fb4a 	bl	80024c8 <dwt_readfromdevice>
		break;
 8002e34:	bf00      	nop
	}
}
 8002e36:	bf00      	nop
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	200000ac 	.word	0x200000ac
 8002e44:	00180004 	.word	0x00180004

08002e48 <dwt_aon_write>:
 * output parameters - None
 *
 * no return value
 *
 */
void dwt_aon_write(uint16_t aon_address, uint8_t aon_write_data) {
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	4603      	mov	r3, r0
 8002e50:	460a      	mov	r2, r1
 8002e52:	80fb      	strh	r3, [r7, #6]
 8002e54:	4613      	mov	r3, r2
 8002e56:	717b      	strb	r3, [r7, #5]
	uint8_t temp = 0;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	73fb      	strb	r3, [r7, #15]
	if (aon_address >= 0x100)
 8002e5c:	88fb      	ldrh	r3, [r7, #6]
 8002e5e:	2bff      	cmp	r3, #255	@ 0xff
 8002e60:	d901      	bls.n	8002e66 <dwt_aon_write+0x1e>
		temp = AON_CTRL_DCA_WRITE_HI_EN_BIT_MASK;
 8002e62:	2320      	movs	r3, #32
 8002e64:	73fb      	strb	r3, [r7, #15]
	dwt_write16bitoffsetreg(AON_ADDR_ID, 0x0, aon_address); // Set AON address for write
 8002e66:	88fb      	ldrh	r3, [r7, #6]
 8002e68:	461a      	mov	r2, r3
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	480d      	ldr	r0, [pc, #52]	@ (8002ea4 <dwt_aon_write+0x5c>)
 8002e6e:	f7ff fbb8 	bl	80025e2 <dwt_write16bitoffsetreg>
	dwt_write8bitoffsetreg(AON_WDATA_ID, 0x0, aon_write_data); // Set write data
 8002e72:	797b      	ldrb	r3, [r7, #5]
 8002e74:	461a      	mov	r2, r3
 8002e76:	2100      	movs	r1, #0
 8002e78:	480b      	ldr	r0, [pc, #44]	@ (8002ea8 <dwt_aon_write+0x60>)
 8002e7a:	f7ff fbcd 	bl	8002618 <dwt_write8bitoffsetreg>
	dwt_write8bitoffsetreg(AON_CTRL_ID, 0x0,
 8002e7e:	7bfb      	ldrb	r3, [r7, #15]
 8002e80:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	461a      	mov	r2, r3
 8002e88:	2100      	movs	r1, #0
 8002e8a:	4808      	ldr	r0, [pc, #32]	@ (8002eac <dwt_aon_write+0x64>)
 8002e8c:	f7ff fbc4 	bl	8002618 <dwt_write8bitoffsetreg>
			(temp | AON_CTRL_DCA_ENAB_BIT_MASK | AON_CTRL_DCA_WRITE_EN_BIT_MASK)); //Enable write
	dwt_write8bitoffsetreg(AON_CTRL_ID, 0x0, 0x0); // Clear all enabled bits
 8002e90:	2200      	movs	r2, #0
 8002e92:	2100      	movs	r1, #0
 8002e94:	4805      	ldr	r0, [pc, #20]	@ (8002eac <dwt_aon_write+0x64>)
 8002e96:	f7ff fbbf 	bl	8002618 <dwt_write8bitoffsetreg>
}
 8002e9a:	bf00      	nop
 8002e9c:	3710      	adds	r7, #16
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	000a000c 	.word	0x000a000c
 8002ea8:	000a0010 	.word	0x000a0010
 8002eac:	000a0004 	.word	0x000a0004

08002eb0 <_dwt_otpread>:
 *
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32_t _dwt_otpread(uint16_t address) {
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	80fb      	strh	r3, [r7, #6]
	uint32_t ret_data = 0;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	60fb      	str	r3, [r7, #12]

	// Set manual access mode
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	2100      	movs	r1, #0
 8002ec2:	480c      	ldr	r0, [pc, #48]	@ (8002ef4 <_dwt_otpread+0x44>)
 8002ec4:	f7ff fb8d 	bl	80025e2 <dwt_write16bitoffsetreg>
	// set the address
	dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 8002ec8:	88fb      	ldrh	r3, [r7, #6]
 8002eca:	461a      	mov	r2, r3
 8002ecc:	2100      	movs	r1, #0
 8002ece:	480a      	ldr	r0, [pc, #40]	@ (8002ef8 <_dwt_otpread+0x48>)
 8002ed0:	f7ff fb87 	bl	80025e2 <dwt_write16bitoffsetreg>
	// Assert the read strobe
	dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 8002ed4:	2202      	movs	r2, #2
 8002ed6:	2100      	movs	r1, #0
 8002ed8:	4806      	ldr	r0, [pc, #24]	@ (8002ef4 <_dwt_otpread+0x44>)
 8002eda:	f7ff fb82 	bl	80025e2 <dwt_write16bitoffsetreg>
	// attempt a read from OTP address
	ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 8002ede:	2100      	movs	r1, #0
 8002ee0:	4806      	ldr	r0, [pc, #24]	@ (8002efc <_dwt_otpread+0x4c>)
 8002ee2:	f7ff fb06 	bl	80024f2 <dwt_read32bitoffsetreg>
 8002ee6:	60f8      	str	r0, [r7, #12]

	// Return the 32bit of read data
	return ret_data;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	000b0008 	.word	0x000b0008
 8002ef8:	000b0004 	.word	0x000b0004
 8002efc:	000b0010 	.word	0x000b0010

08002f00 <dwt_configuresleepcnt>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuresleepcnt(uint16_t sleepcnt) {
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	80fb      	strh	r3, [r7, #6]

	dwt_aon_write(AON_SLPCNT_LO, (uint8_t) (sleepcnt));
 8002f0a:	88fb      	ldrh	r3, [r7, #6]
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	4619      	mov	r1, r3
 8002f10:	f44f 7081 	mov.w	r0, #258	@ 0x102
 8002f14:	f7ff ff98 	bl	8002e48 <dwt_aon_write>
	dwt_aon_write(AON_SLPCNT_HI, (uint8_t) (sleepcnt >> 8));
 8002f18:	88fb      	ldrh	r3, [r7, #6]
 8002f1a:	0a1b      	lsrs	r3, r3, #8
 8002f1c:	b29b      	uxth	r3, r3
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	4619      	mov	r1, r3
 8002f22:	f240 1003 	movw	r0, #259	@ 0x103
 8002f26:	f7ff ff8f 	bl	8002e48 <dwt_aon_write>

}
 8002f2a:	bf00      	nop
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
	...

08002f34 <dwt_configuresleep>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_configuresleep(uint16_t mode, uint8_t wake) {
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	460a      	mov	r2, r1
 8002f3e:	80fb      	strh	r3, [r7, #6]
 8002f40:	4613      	mov	r3, r2
 8002f42:	717b      	strb	r3, [r7, #5]
	// Add predefined sleep settings before writing the mode
	pdw3000local->sleep_mode |= mode;
 8002f44:	4b0d      	ldr	r3, [pc, #52]	@ (8002f7c <dwt_configuresleep+0x48>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	8a19      	ldrh	r1, [r3, #16]
 8002f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f7c <dwt_configuresleep+0x48>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	88fa      	ldrh	r2, [r7, #6]
 8002f50:	430a      	orrs	r2, r1
 8002f52:	b292      	uxth	r2, r2
 8002f54:	821a      	strh	r2, [r3, #16]
	dwt_write16bitoffsetreg(AON_DIG_CFG_ID, 0, pdw3000local->sleep_mode);
 8002f56:	4b09      	ldr	r3, [pc, #36]	@ (8002f7c <dwt_configuresleep+0x48>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	8a1b      	ldrh	r3, [r3, #16]
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	2100      	movs	r1, #0
 8002f60:	f44f 2020 	mov.w	r0, #655360	@ 0xa0000
 8002f64:	f7ff fb3d 	bl	80025e2 <dwt_write16bitoffsetreg>

	dwt_write8bitoffsetreg(ANA_CFG_ID, 0, wake); //bit 0 - SLEEP_EN, bit 1 - DEEP_SLEEP=0/SLEEP=1, bit 3 wake on CS
 8002f68:	797b      	ldrb	r3, [r7, #5]
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	4804      	ldr	r0, [pc, #16]	@ (8002f80 <dwt_configuresleep+0x4c>)
 8002f70:	f7ff fb52 	bl	8002618 <dwt_write8bitoffsetreg>
}
 8002f74:	bf00      	nop
 8002f76:	3708      	adds	r7, #8
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	200000ac 	.word	0x200000ac
 8002f80:	000a0014 	.word	0x000a0014

08002f84 <dwt_check_dev_id>:
 *
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_check_dev_id(void) {
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
	uint32_t dev_id;
	dev_id = dwt_readdevid();
 8002f8a:	f7ff fcb9 	bl	8002900 <dwt_readdevid>
 8002f8e:	6078      	str	r0, [r7, #4]

	if (!((DWT_C0_PDOA_DEV_ID == dev_id) || (DWT_C0_DEV_ID == dev_id))) {
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4a07      	ldr	r2, [pc, #28]	@ (8002fb0 <dwt_check_dev_id+0x2c>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d006      	beq.n	8002fa6 <dwt_check_dev_id+0x22>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	4a06      	ldr	r2, [pc, #24]	@ (8002fb4 <dwt_check_dev_id+0x30>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d002      	beq.n	8002fa6 <dwt_check_dev_id+0x22>
		return DWT_ERROR;
 8002fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8002fa4:	e000      	b.n	8002fa8 <dwt_check_dev_id+0x24>
	}

	return DWT_SUCCESS;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3708      	adds	r7, #8
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	deca0312 	.word	0xdeca0312
 8002fb4:	deca0302 	.word	0xdeca0302

08002fb8 <dwt_setrxaftertxdelay>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxaftertxdelay(uint32_t rxDelayTime) {
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
	uint32_t val = dwt_read32bitreg(ACK_RESP_ID); // Read ACK_RESP_T_ID register
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	480b      	ldr	r0, [pc, #44]	@ (8002ff0 <dwt_setrxaftertxdelay+0x38>)
 8002fc4:	f7ff fa95 	bl	80024f2 <dwt_read32bitoffsetreg>
 8002fc8:	60f8      	str	r0, [r7, #12]

	val &= (~ACK_RESP_W4R_TIM_BIT_MASK); // Clear the timer (19:0)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	0d1b      	lsrs	r3, r3, #20
 8002fce:	051b      	lsls	r3, r3, #20
 8002fd0:	60fb      	str	r3, [r7, #12]

	val |= (rxDelayTime & ACK_RESP_W4R_TIM_BIT_MASK); // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002fd8:	68fa      	ldr	r2, [r7, #12]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	60fb      	str	r3, [r7, #12]

	dwt_write32bitoffsetreg(ACK_RESP_ID, 0, val);
 8002fde:	68fa      	ldr	r2, [r7, #12]
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	4803      	ldr	r0, [pc, #12]	@ (8002ff0 <dwt_setrxaftertxdelay+0x38>)
 8002fe4:	f7ff fad7 	bl	8002596 <dwt_write32bitoffsetreg>
}
 8002fe8:	bf00      	nop
 8002fea:	3710      	adds	r7, #16
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	00010008 	.word	0x00010008

08002ff4 <dwt_checkidlerc>:
 *
 * output parameters
 *
 * return value is 1 if the IDLE_RC bit is set and 0 otherwise
 */
uint8_t dwt_checkidlerc(void) {
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
	//HAL_Delay(2); /* wait 2 ms for DW IC to get into IDLE_RC state */
	/* Poll DW IC until IDLE_RC event set. This means that DW IC is in IDLE_RC state and ready */
	uint32_t reg = 0;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	607b      	str	r3, [r7, #4]
	reg = ((uint32_t) dwt_read16bitoffsetreg(SYS_STATUS_ID, 2) << 16);
 8002ffe:	2102      	movs	r1, #2
 8003000:	2044      	movs	r0, #68	@ 0x44
 8003002:	f7ff fa9c 	bl	800253e <dwt_read16bitoffsetreg>
 8003006:	4603      	mov	r3, r0
 8003008:	041b      	lsls	r3, r3, #16
 800300a:	607b      	str	r3, [r7, #4]

	return ((reg & (SYS_STATUS_RCINIT_BIT_MASK)) == (SYS_STATUS_RCINIT_BIT_MASK));
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003012:	2b00      	cmp	r3, #0
 8003014:	bf14      	ite	ne
 8003016:	2301      	movne	r3, #1
 8003018:	2300      	moveq	r3, #0
 800301a:	b2db      	uxtb	r3, r3
}
 800301c:	4618      	mov	r0, r3
 800301e:	3708      	adds	r7, #8
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <dwt_setleds>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setleds(uint8_t mode) {
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	4603      	mov	r3, r0
 800302c:	71fb      	strb	r3, [r7, #7]
	uint32_t reg;
	if (mode & DWT_LEDS_ENABLE) {
 800302e:	79fb      	ldrb	r3, [r7, #7]
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	2b00      	cmp	r3, #0
 8003036:	d030      	beq.n	800309a <dwt_setleds+0x76>
		// Set up MFIO for LED output.
		dwt_modify32bitoffsetreg(GPIO_MODE_ID, 0,
 8003038:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800303c:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8003040:	2100      	movs	r1, #0
 8003042:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8003046:	f7ff faf9 	bl	800263c <dwt_modify32bitoffsetreg>
				~(GPIO_MODE_MSGP3_MODE_BIT_MASK | GPIO_MODE_MSGP2_MODE_BIT_MASK),
				(GPIO_PIN2_RXLED | GPIO_PIN3_TXLED));

		// Enable LP Oscillator to run from counter and turn on de-bounce clock.
		dwt_or32bitoffsetreg(CLK_CTRL_ID, 0,
 800304a:	f44f 0304 	mov.w	r3, #8650752	@ 0x840000
 800304e:	f04f 32ff 	mov.w	r2, #4294967295
 8003052:	2100      	movs	r1, #0
 8003054:	481a      	ldr	r0, [pc, #104]	@ (80030c0 <dwt_setleds+0x9c>)
 8003056:	f7ff faf1 	bl	800263c <dwt_modify32bitoffsetreg>
				(CLK_CTRL_GPIO_DCLK_EN_BIT_MASK | CLK_CTRL_LP_CLK_EN_BIT_MASK));

		// Enable LEDs to blink and set default blink time.
		reg = LED_CTRL_BLINK_EN_BIT_MASK | DWT_LEDS_BLINK_TIME_DEF;
 800305a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800305e:	60fb      	str	r3, [r7, #12]
		// Make LEDs blink once if requested.
		if (mode & DWT_LEDS_INIT_BLINK) {
 8003060:	79fb      	ldrb	r3, [r7, #7]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d003      	beq.n	8003072 <dwt_setleds+0x4e>
			reg |= LED_CTRL_FORCE_TRIGGER_BIT_MASK;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 8003070:	60fb      	str	r3, [r7, #12]
		}
		dwt_write32bitreg(LED_CTRL_ID, reg);
 8003072:	68fa      	ldr	r2, [r7, #12]
 8003074:	2100      	movs	r1, #0
 8003076:	4813      	ldr	r0, [pc, #76]	@ (80030c4 <dwt_setleds+0xa0>)
 8003078:	f7ff fa8d 	bl	8002596 <dwt_write32bitoffsetreg>
		// Clear force blink bits if needed.
		if (mode & DWT_LEDS_INIT_BLINK) {
 800307c:	79fb      	ldrb	r3, [r7, #7]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d018      	beq.n	80030b8 <dwt_setleds+0x94>
			reg &= (~LED_CTRL_FORCE_TRIGGER_BIT_MASK);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 800308c:	60fb      	str	r3, [r7, #12]
			dwt_write32bitreg(LED_CTRL_ID, reg);
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	2100      	movs	r1, #0
 8003092:	480c      	ldr	r0, [pc, #48]	@ (80030c4 <dwt_setleds+0xa0>)
 8003094:	f7ff fa7f 	bl	8002596 <dwt_write32bitoffsetreg>
				~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
		dwt_and16bitoffsetreg(LED_CTRL_ID, 0,
				(uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
	}

}
 8003098:	e00e      	b.n	80030b8 <dwt_setleds+0x94>
		dwt_and32bitoffsetreg(GPIO_MODE_ID, 0,
 800309a:	2300      	movs	r3, #0
 800309c:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 80030a0:	2100      	movs	r1, #0
 80030a2:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 80030a6:	f7ff fac9 	bl	800263c <dwt_modify32bitoffsetreg>
		dwt_and16bitoffsetreg(LED_CTRL_ID, 0,
 80030aa:	2300      	movs	r3, #0
 80030ac:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 80030b0:	2100      	movs	r1, #0
 80030b2:	4804      	ldr	r0, [pc, #16]	@ (80030c4 <dwt_setleds+0xa0>)
 80030b4:	f7ff faf6 	bl	80026a4 <dwt_modify16bitoffsetreg>
}
 80030b8:	bf00      	nop
 80030ba:	3710      	adds	r7, #16
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	00110004 	.word	0x00110004
 80030c4:	00110016 	.word	0x00110016

080030c8 <dwt_force_clocks>:
 * output parameters none
 *
 * no return value
 */

void dwt_force_clocks(int clocks) {
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]

	if (clocks == FORCE_CLK_SYS_TX) {
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d110      	bne.n	80030f8 <dwt_force_clocks+0x30>
		uint16_t regvalue0 = CLK_CTRL_TX_BUF_CLK_ON_BIT_MASK
 80030d6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80030da:	81fb      	strh	r3, [r7, #14]
				| CLK_CTRL_RX_BUF_CLK_ON_BIT_MASK;

		//SYS_CLK_SEL = PLL
		regvalue0 |= ((uint16_t) FORCE_SYSCLK_PLL)
 80030dc:	89fb      	ldrh	r3, [r7, #14]
 80030de:	f043 0302 	orr.w	r3, r3, #2
 80030e2:	81fb      	strh	r3, [r7, #14]
				<< CLK_CTRL_SYS_CLK_SEL_BIT_OFFSET;

		//TX_CLK_SEL = ON
		regvalue0 |= ((uint16_t) FORCE_CLK_PLL)
 80030e4:	89fb      	ldrh	r3, [r7, #14]
 80030e6:	f043 0320 	orr.w	r3, r3, #32
 80030ea:	81fb      	strh	r3, [r7, #14]
				<< CLK_CTRL_TX_CLK_SEL_BIT_OFFSET;

		dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, regvalue0);
 80030ec:	89fb      	ldrh	r3, [r7, #14]
 80030ee:	461a      	mov	r2, r3
 80030f0:	2100      	movs	r1, #0
 80030f2:	4808      	ldr	r0, [pc, #32]	@ (8003114 <dwt_force_clocks+0x4c>)
 80030f4:	f7ff fa75 	bl	80025e2 <dwt_write16bitoffsetreg>

	}

	if (clocks == FORCE_CLK_AUTO) {
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2b05      	cmp	r3, #5
 80030fc:	d105      	bne.n	800310a <dwt_force_clocks+0x42>
		//Restore auto clock mode
		dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, (uint16_t) DWT_AUTO_CLKS); //we only need to restore the low 16 bits as they are the only ones to change as a result of  FORCE_CLK_SYS_TX
 80030fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003102:	2100      	movs	r1, #0
 8003104:	4803      	ldr	r0, [pc, #12]	@ (8003114 <dwt_force_clocks+0x4c>)
 8003106:	f7ff fa6c 	bl	80025e2 <dwt_write16bitoffsetreg>
	}

} // end dwt_force_clocks()
 800310a:	bf00      	nop
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	00110004 	.word	0x00110004

08003118 <dwt_setdelayedtrxtime>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setdelayedtrxtime(uint32_t starttime) {
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
	dwt_write32bitoffsetreg(DX_TIME_ID, 0, starttime); // Note: bit 0 of this register is ignored
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	2100      	movs	r1, #0
 8003124:	202c      	movs	r0, #44	@ 0x2c
 8003126:	f7ff fa36 	bl	8002596 <dwt_write32bitoffsetreg>
} // end dwt_setdelayedtrxtime()
 800312a:	bf00      	nop
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
	...

08003134 <dwt_starttx>:
 *               if mode = DWT_START_TX_CCA  | DWT_RESPONSE_EXPECTED - Send the frame if no preamble detected within PTO time and then enable RX*
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */
int dwt_starttx(uint8_t mode) {
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	71fb      	strb	r3, [r7, #7]
	int retval = DWT_SUCCESS;
 800313e:	2300      	movs	r3, #0
 8003140:	617b      	str	r3, [r7, #20]
	uint16_t checkTxOK = 0;
 8003142:	2300      	movs	r3, #0
 8003144:	827b      	strh	r3, [r7, #18]
	uint32_t sys_state;

	if ((mode & DWT_START_TX_DELAYED) || (mode & DWT_START_TX_DLY_REF)
 8003146:	79fb      	ldrb	r3, [r7, #7]
 8003148:	f003 0301 	and.w	r3, r3, #1
 800314c:	2b00      	cmp	r3, #0
 800314e:	d10f      	bne.n	8003170 <dwt_starttx+0x3c>
 8003150:	79fb      	ldrb	r3, [r7, #7]
 8003152:	f003 0304 	and.w	r3, r3, #4
 8003156:	2b00      	cmp	r3, #0
 8003158:	d10a      	bne.n	8003170 <dwt_starttx+0x3c>
			|| (mode & DWT_START_TX_DLY_RS) || (mode & DWT_START_TX_DLY_TS)) {
 800315a:	79fb      	ldrb	r3, [r7, #7]
 800315c:	f003 0308 	and.w	r3, r3, #8
 8003160:	2b00      	cmp	r3, #0
 8003162:	d105      	bne.n	8003170 <dwt_starttx+0x3c>
 8003164:	79fb      	ldrb	r3, [r7, #7]
 8003166:	f003 0310 	and.w	r3, r3, #16
 800316a:	2b00      	cmp	r3, #0
 800316c:	f000 8085 	beq.w	800327a <dwt_starttx+0x146>
		if (mode & DWT_START_TX_DELAYED) //delayed TX
 8003170:	79fb      	ldrb	r3, [r7, #7]
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	2b00      	cmp	r3, #0
 8003178:	d012      	beq.n	80031a0 <dwt_starttx+0x6c>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 800317a:	79fb      	ldrb	r3, [r7, #7]
 800317c:	f003 0302 	and.w	r3, r3, #2
 8003180:	2b00      	cmp	r3, #0
 8003182:	d006      	beq.n	8003192 <dwt_starttx+0x5e>
				dwt_writefastCMD(CMD_DTX_W4R);
 8003184:	2300      	movs	r3, #0
 8003186:	2200      	movs	r2, #0
 8003188:	2100      	movs	r1, #0
 800318a:	200d      	movs	r0, #13
 800318c:	f7ff f986 	bl	800249c <dwt_writetodevice>
 8003190:	e048      	b.n	8003224 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX);
 8003192:	2300      	movs	r3, #0
 8003194:	2200      	movs	r2, #0
 8003196:	2100      	movs	r1, #0
 8003198:	2003      	movs	r0, #3
 800319a:	f7ff f97f 	bl	800249c <dwt_writetodevice>
 800319e:	e041      	b.n	8003224 <dwt_starttx+0xf0>
			}
		} else if (mode & DWT_START_TX_DLY_RS) //delayed TX WRT RX timestamp
 80031a0:	79fb      	ldrb	r3, [r7, #7]
 80031a2:	f003 0308 	and.w	r3, r3, #8
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d012      	beq.n	80031d0 <dwt_starttx+0x9c>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 80031aa:	79fb      	ldrb	r3, [r7, #7]
 80031ac:	f003 0302 	and.w	r3, r3, #2
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d006      	beq.n	80031c2 <dwt_starttx+0x8e>
				dwt_writefastCMD(CMD_DTX_RS_W4R);
 80031b4:	2300      	movs	r3, #0
 80031b6:	2200      	movs	r2, #0
 80031b8:	2100      	movs	r1, #0
 80031ba:	200f      	movs	r0, #15
 80031bc:	f7ff f96e 	bl	800249c <dwt_writetodevice>
 80031c0:	e030      	b.n	8003224 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_RS);
 80031c2:	2300      	movs	r3, #0
 80031c4:	2200      	movs	r2, #0
 80031c6:	2100      	movs	r1, #0
 80031c8:	2007      	movs	r0, #7
 80031ca:	f7ff f967 	bl	800249c <dwt_writetodevice>
 80031ce:	e029      	b.n	8003224 <dwt_starttx+0xf0>
			}
		} else if (mode & DWT_START_TX_DLY_TS) //delayed TX WRT TX timestamp
 80031d0:	79fb      	ldrb	r3, [r7, #7]
 80031d2:	f003 0310 	and.w	r3, r3, #16
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d012      	beq.n	8003200 <dwt_starttx+0xcc>
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 80031da:	79fb      	ldrb	r3, [r7, #7]
 80031dc:	f003 0302 	and.w	r3, r3, #2
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d006      	beq.n	80031f2 <dwt_starttx+0xbe>
				dwt_writefastCMD(CMD_DTX_TS_W4R);
 80031e4:	2300      	movs	r3, #0
 80031e6:	2200      	movs	r2, #0
 80031e8:	2100      	movs	r1, #0
 80031ea:	200e      	movs	r0, #14
 80031ec:	f7ff f956 	bl	800249c <dwt_writetodevice>
 80031f0:	e018      	b.n	8003224 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_TS);
 80031f2:	2300      	movs	r3, #0
 80031f4:	2200      	movs	r2, #0
 80031f6:	2100      	movs	r1, #0
 80031f8:	2005      	movs	r0, #5
 80031fa:	f7ff f94f 	bl	800249c <dwt_writetodevice>
 80031fe:	e011      	b.n	8003224 <dwt_starttx+0xf0>
			}
		} else  //delayed TX WRT reference time
		{
			if (mode & DWT_RESPONSE_EXPECTED) {
 8003200:	79fb      	ldrb	r3, [r7, #7]
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d006      	beq.n	8003218 <dwt_starttx+0xe4>
				dwt_writefastCMD(CMD_DTX_REF_W4R);
 800320a:	2300      	movs	r3, #0
 800320c:	2200      	movs	r2, #0
 800320e:	2100      	movs	r1, #0
 8003210:	2010      	movs	r0, #16
 8003212:	f7ff f943 	bl	800249c <dwt_writetodevice>
 8003216:	e005      	b.n	8003224 <dwt_starttx+0xf0>
			} else {
				dwt_writefastCMD(CMD_DTX_REF);
 8003218:	2300      	movs	r3, #0
 800321a:	2200      	movs	r2, #0
 800321c:	2100      	movs	r1, #0
 800321e:	2009      	movs	r0, #9
 8003220:	f7ff f93c 	bl	800249c <dwt_writetodevice>
			}
		}

		checkTxOK = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 8003224:	2103      	movs	r1, #3
 8003226:	2044      	movs	r0, #68	@ 0x44
 8003228:	f7ff f9a3 	bl	8002572 <dwt_read8bitoffsetreg>
 800322c:	4603      	mov	r3, r0
 800322e:	827b      	strh	r3, [r7, #18]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003230:	8a7b      	ldrh	r3, [r7, #18]
 8003232:	f003 0308 	and.w	r3, r3, #8
 8003236:	2b00      	cmp	r3, #0
 8003238:	d115      	bne.n	8003266 <dwt_starttx+0x132>
				{
			sys_state = dwt_read32bitreg(SYS_STATE_LO_ID);
 800323a:	2100      	movs	r1, #0
 800323c:	4826      	ldr	r0, [pc, #152]	@ (80032d8 <dwt_starttx+0x1a4>)
 800323e:	f7ff f958 	bl	80024f2 <dwt_read32bitoffsetreg>
 8003242:	60f8      	str	r0, [r7, #12]
			if (sys_state == DW_SYS_STATE_TXERR) {
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
 800324a:	d109      	bne.n	8003260 <dwt_starttx+0x12c>
				//uart_transmit("TXE", 3);
				dwt_writefastCMD(CMD_TXRXOFF);
 800324c:	2300      	movs	r3, #0
 800324e:	2200      	movs	r2, #0
 8003250:	2100      	movs	r1, #0
 8003252:	2000      	movs	r0, #0
 8003254:	f7ff f922 	bl	800249c <dwt_writetodevice>
				retval = DWT_ERROR; // Failed !
 8003258:	f04f 33ff 	mov.w	r3, #4294967295
 800325c:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 800325e:	e036      	b.n	80032ce <dwt_starttx+0x19a>
			} else {
				retval = DWT_SUCCESS; // All okay
 8003260:	2300      	movs	r3, #0
 8003262:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003264:	e033      	b.n	80032ce <dwt_starttx+0x19a>
			}
		} else {
			//uart_transmit("HPDWARN", 7);
			dwt_writefastCMD(CMD_TXRXOFF);
 8003266:	2300      	movs	r3, #0
 8003268:	2200      	movs	r2, #0
 800326a:	2100      	movs	r1, #0
 800326c:	2000      	movs	r0, #0
 800326e:	f7ff f915 	bl	800249c <dwt_writetodevice>
			retval = DWT_ERROR; // Failed !
 8003272:	f04f 33ff 	mov.w	r3, #4294967295
 8003276:	617b      	str	r3, [r7, #20]
		if ((checkTxOK & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) == 0) // Transmit Delayed Send set over Half a Period away.
 8003278:	e029      	b.n	80032ce <dwt_starttx+0x19a>

			//optionally could return error, and still send the frame at indicated time
			//then if the application want to cancel the sending this can be done in a separate command.
		}
	} else if (mode & DWT_START_TX_CCA) {
 800327a:	79fb      	ldrb	r3, [r7, #7]
 800327c:	f003 0320 	and.w	r3, r3, #32
 8003280:	2b00      	cmp	r3, #0
 8003282:	d012      	beq.n	80032aa <dwt_starttx+0x176>
		if (mode & DWT_RESPONSE_EXPECTED) {
 8003284:	79fb      	ldrb	r3, [r7, #7]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d006      	beq.n	800329c <dwt_starttx+0x168>
			dwt_writefastCMD(CMD_CCA_TX_W4R);
 800328e:	2300      	movs	r3, #0
 8003290:	2200      	movs	r2, #0
 8003292:	2100      	movs	r1, #0
 8003294:	2011      	movs	r0, #17
 8003296:	f7ff f901 	bl	800249c <dwt_writetodevice>
 800329a:	e018      	b.n	80032ce <dwt_starttx+0x19a>
		} else {
			dwt_writefastCMD(CMD_CCA_TX);
 800329c:	2300      	movs	r3, #0
 800329e:	2200      	movs	r2, #0
 80032a0:	2100      	movs	r1, #0
 80032a2:	200b      	movs	r0, #11
 80032a4:	f7ff f8fa 	bl	800249c <dwt_writetodevice>
 80032a8:	e011      	b.n	80032ce <dwt_starttx+0x19a>
		}
	} else {
		if (mode & DWT_RESPONSE_EXPECTED) {
 80032aa:	79fb      	ldrb	r3, [r7, #7]
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d006      	beq.n	80032c2 <dwt_starttx+0x18e>
			dwt_writefastCMD(CMD_TX_W4R);
 80032b4:	2300      	movs	r3, #0
 80032b6:	2200      	movs	r2, #0
 80032b8:	2100      	movs	r1, #0
 80032ba:	200c      	movs	r0, #12
 80032bc:	f7ff f8ee 	bl	800249c <dwt_writetodevice>
 80032c0:	e005      	b.n	80032ce <dwt_starttx+0x19a>
		} else {
			dwt_writefastCMD(CMD_TX);
 80032c2:	2300      	movs	r3, #0
 80032c4:	2200      	movs	r2, #0
 80032c6:	2100      	movs	r1, #0
 80032c8:	2001      	movs	r0, #1
 80032ca:	f7ff f8e7 	bl	800249c <dwt_writetodevice>
		}
	}

	return (retval);
 80032ce:	697b      	ldr	r3, [r7, #20]

} // end dwt_starttx()
 80032d0:	4618      	mov	r0, r3
 80032d2:	3718      	adds	r7, #24
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	000f0030 	.word	0x000f0030

080032dc <dwt_rxenable>:
 * e.g.
 * (DWT_START_RX_DELAYED | DWT_IDLE_ON_DLY_ERR) 0x03 used to disable re-enabling of receiver if delayed RX failed due to "late" error
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed receive enable will be too far in the future if delayed time has passed)
 */
int dwt_rxenable(int mode) {
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
	uint8_t temp1;

	if (mode == DWT_START_RX_IMMEDIATE) {
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d106      	bne.n	80032f8 <dwt_rxenable+0x1c>
		dwt_writefastCMD(CMD_RX);
 80032ea:	2300      	movs	r3, #0
 80032ec:	2200      	movs	r2, #0
 80032ee:	2100      	movs	r1, #0
 80032f0:	2002      	movs	r0, #2
 80032f2:	f7ff f8d3 	bl	800249c <dwt_writetodevice>
 80032f6:	e067      	b.n	80033c8 <dwt_rxenable+0xec>
	} else //delayed RX
	{
		switch (mode & ~DWT_IDLE_ON_DLY_ERR) {
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f023 0302 	bic.w	r3, r3, #2
 80032fe:	3b01      	subs	r3, #1
 8003300:	2b0f      	cmp	r3, #15
 8003302:	d83f      	bhi.n	8003384 <dwt_rxenable+0xa8>
 8003304:	a201      	add	r2, pc, #4	@ (adr r2, 800330c <dwt_rxenable+0x30>)
 8003306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800330a:	bf00      	nop
 800330c:	0800334d 	.word	0x0800334d
 8003310:	08003385 	.word	0x08003385
 8003314:	08003385 	.word	0x08003385
 8003318:	0800335b 	.word	0x0800335b
 800331c:	08003385 	.word	0x08003385
 8003320:	08003385 	.word	0x08003385
 8003324:	08003385 	.word	0x08003385
 8003328:	08003369 	.word	0x08003369
 800332c:	08003385 	.word	0x08003385
 8003330:	08003385 	.word	0x08003385
 8003334:	08003385 	.word	0x08003385
 8003338:	08003385 	.word	0x08003385
 800333c:	08003385 	.word	0x08003385
 8003340:	08003385 	.word	0x08003385
 8003344:	08003385 	.word	0x08003385
 8003348:	08003377 	.word	0x08003377
		case DWT_START_RX_DELAYED:
			dwt_writefastCMD(CMD_DRX);
 800334c:	2300      	movs	r3, #0
 800334e:	2200      	movs	r2, #0
 8003350:	2100      	movs	r1, #0
 8003352:	2004      	movs	r0, #4
 8003354:	f7ff f8a2 	bl	800249c <dwt_writetodevice>
			break;
 8003358:	e017      	b.n	800338a <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_REF:
			dwt_writefastCMD(CMD_DRX_REF);
 800335a:	2300      	movs	r3, #0
 800335c:	2200      	movs	r2, #0
 800335e:	2100      	movs	r1, #0
 8003360:	200a      	movs	r0, #10
 8003362:	f7ff f89b 	bl	800249c <dwt_writetodevice>
			break;
 8003366:	e010      	b.n	800338a <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_RS:
			dwt_writefastCMD(CMD_DRX_RS);
 8003368:	2300      	movs	r3, #0
 800336a:	2200      	movs	r2, #0
 800336c:	2100      	movs	r1, #0
 800336e:	2008      	movs	r0, #8
 8003370:	f7ff f894 	bl	800249c <dwt_writetodevice>
			break;
 8003374:	e009      	b.n	800338a <dwt_rxenable+0xae>
		case DWT_START_RX_DLY_TS:
			dwt_writefastCMD(CMD_DRX_TS);
 8003376:	2300      	movs	r3, #0
 8003378:	2200      	movs	r2, #0
 800337a:	2100      	movs	r1, #0
 800337c:	2006      	movs	r0, #6
 800337e:	f7ff f88d 	bl	800249c <dwt_writetodevice>
			break;
 8003382:	e002      	b.n	800338a <dwt_rxenable+0xae>
		default:
			return DWT_ERROR; // return error
 8003384:	f04f 33ff 	mov.w	r3, #4294967295
 8003388:	e01f      	b.n	80033ca <dwt_rxenable+0xee>
		}

		temp1 = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 800338a:	2103      	movs	r1, #3
 800338c:	2044      	movs	r0, #68	@ 0x44
 800338e:	f7ff f8f0 	bl	8002572 <dwt_read8bitoffsetreg>
 8003392:	4603      	mov	r3, r0
 8003394:	73fb      	strb	r3, [r7, #15]
		if ((temp1 & (SYS_STATUS_HPDWARN_BIT_MASK >> 24)) != 0) // if delay has passed do immediate RX on unless DWT_IDLE_ON_DLY_ERR is true
 8003396:	7bfb      	ldrb	r3, [r7, #15]
 8003398:	f003 0308 	and.w	r3, r3, #8
 800339c:	2b00      	cmp	r3, #0
 800339e:	d013      	beq.n	80033c8 <dwt_rxenable+0xec>
				{
			dwt_writefastCMD(CMD_TXRXOFF);
 80033a0:	2300      	movs	r3, #0
 80033a2:	2200      	movs	r2, #0
 80033a4:	2100      	movs	r1, #0
 80033a6:	2000      	movs	r0, #0
 80033a8:	f7ff f878 	bl	800249c <dwt_writetodevice>

			if ((mode & DWT_IDLE_ON_DLY_ERR) == 0) // if DWT_IDLE_ON_DLY_ERR not set then re-enable receiver
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f003 0302 	and.w	r3, r3, #2
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d105      	bne.n	80033c2 <dwt_rxenable+0xe6>
					{
				dwt_writefastCMD(CMD_RX);
 80033b6:	2300      	movs	r3, #0
 80033b8:	2200      	movs	r2, #0
 80033ba:	2100      	movs	r1, #0
 80033bc:	2002      	movs	r0, #2
 80033be:	f7ff f86d 	bl	800249c <dwt_writetodevice>
			}
			return DWT_ERROR; // return warning indication
 80033c2:	f04f 33ff 	mov.w	r3, #4294967295
 80033c6:	e000      	b.n	80033ca <dwt_rxenable+0xee>
		}
	}

	return DWT_SUCCESS;
 80033c8:	2300      	movs	r3, #0
} // end dwt_rxenable()
 80033ca:	4618      	mov	r0, r3
 80033cc:	3710      	adds	r7, #16
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop

080033d4 <dwt_setrxtimeout>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setrxtimeout(uint32_t time) {
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
	if (time > 0) {
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00d      	beq.n	80033fe <dwt_setrxtimeout+0x2a>
		dwt_write32bitoffsetreg(RX_FWTO_ID, 0, time);
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	2100      	movs	r1, #0
 80033e6:	2034      	movs	r0, #52	@ 0x34
 80033e8:	f7ff f8d5 	bl	8002596 <dwt_write32bitoffsetreg>

		dwt_or16bitoffsetreg(SYS_CFG_ID, 0, SYS_CFG_RXWTOE_BIT_MASK); //set the RX FWTO bit
 80033ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80033f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033f4:	2100      	movs	r1, #0
 80033f6:	2010      	movs	r0, #16
 80033f8:	f7ff f954 	bl	80026a4 <dwt_modify16bitoffsetreg>
	} else {
		dwt_and16bitoffsetreg(SYS_CFG_ID, 0,
				(uint16_t)(~SYS_CFG_RXWTOE_BIT_MASK)); //clear the RX FWTO bit
	}
} // end dwt_setrxtimeout()
 80033fc:	e006      	b.n	800340c <dwt_setrxtimeout+0x38>
		dwt_and16bitoffsetreg(SYS_CFG_ID, 0,
 80033fe:	2300      	movs	r3, #0
 8003400:	f64f 52ff 	movw	r2, #65023	@ 0xfdff
 8003404:	2100      	movs	r1, #0
 8003406:	2010      	movs	r0, #16
 8003408:	f7ff f94c 	bl	80026a4 <dwt_modify16bitoffsetreg>
} // end dwt_setrxtimeout()
 800340c:	bf00      	nop
 800340e:	3708      	adds	r7, #8
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <dwt_setpreambledetecttimeout>:
 *
 * output parameters
 *
 * no return value
 */
void dwt_setpreambledetecttimeout(uint16_t timeout) {
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	4603      	mov	r3, r0
 800341c:	80fb      	strh	r3, [r7, #6]
	dwt_write16bitoffsetreg(DTUNE1_ID, 0, timeout);
 800341e:	88fb      	ldrh	r3, [r7, #6]
 8003420:	461a      	mov	r2, r3
 8003422:	2100      	movs	r1, #0
 8003424:	4803      	ldr	r0, [pc, #12]	@ (8003434 <dwt_setpreambledetecttimeout+0x20>)
 8003426:	f7ff f8dc 	bl	80025e2 <dwt_write16bitoffsetreg>
}
 800342a:	bf00      	nop
 800342c:	3708      	adds	r7, #8
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	00060004 	.word	0x00060004

08003438 <dwt_disable_rf_tx>:
 * output parameters
 * None
 *
 */
static
void dwt_disable_rf_tx(uint8_t switch_config) {
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	4603      	mov	r3, r0
 8003440:	71fb      	strb	r3, [r7, #7]
	//Turn off TX LDOs
	dwt_write32bitoffsetreg(LDO_CTRL_ID, 0, 0x00000000);
 8003442:	2200      	movs	r2, #0
 8003444:	2100      	movs	r1, #0
 8003446:	480b      	ldr	r0, [pc, #44]	@ (8003474 <dwt_disable_rf_tx+0x3c>)
 8003448:	f7ff f8a5 	bl	8002596 <dwt_write32bitoffsetreg>

	//Disable RF blocks for TX (configure RF_ENABLE_ID reg)
	dwt_write32bitoffsetreg(RF_ENABLE_ID, 0, 0x00000000);
 800344c:	2200      	movs	r2, #0
 800344e:	2100      	movs	r1, #0
 8003450:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8003454:	f7ff f89f 	bl	8002596 <dwt_write32bitoffsetreg>

	if (switch_config) {
 8003458:	79fb      	ldrb	r3, [r7, #7]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d005      	beq.n	800346a <dwt_disable_rf_tx+0x32>
		//Restore the TXRX switch to auto
		dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_AUTO);
 800345e:	f04f 52e0 	mov.w	r2, #469762048	@ 0x1c000000
 8003462:	2100      	movs	r1, #0
 8003464:	4804      	ldr	r0, [pc, #16]	@ (8003478 <dwt_disable_rf_tx+0x40>)
 8003466:	f7ff f896 	bl	8002596 <dwt_write32bitoffsetreg>
	}
}
 800346a:	bf00      	nop
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	00070048 	.word	0x00070048
 8003478:	00070014 	.word	0x00070014

0800347c <dwt_enable_rf_tx>:
 *
 * output parameters
 *
 */
static
void dwt_enable_rf_tx(uint32_t channel, uint8_t switch_control) {
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	460b      	mov	r3, r1
 8003486:	70fb      	strb	r3, [r7, #3]
	//Turn on TX LDOs
	dwt_or32bitoffsetreg(LDO_CTRL_ID, 0,
 8003488:	f04f 2308 	mov.w	r3, #134219776	@ 0x8000800
 800348c:	f04f 32ff 	mov.w	r2, #4294967295
 8003490:	2100      	movs	r1, #0
 8003492:	4815      	ldr	r0, [pc, #84]	@ (80034e8 <dwt_enable_rf_tx+0x6c>)
 8003494:	f7ff f8d2 	bl	800263c <dwt_modify32bitoffsetreg>
			(LDO_CTRL_LDO_VDDHVTX_VREF_BIT_MASK | LDO_CTRL_LDO_VDDHVTX_EN_BIT_MASK));
	dwt_or32bitoffsetreg(LDO_CTRL_ID, 0,
 8003498:	f04f 1360 	mov.w	r3, #6291552	@ 0x600060
 800349c:	f04f 32ff 	mov.w	r2, #4294967295
 80034a0:	2100      	movs	r1, #0
 80034a2:	4811      	ldr	r0, [pc, #68]	@ (80034e8 <dwt_enable_rf_tx+0x6c>)
 80034a4:	f7ff f8ca 	bl	800263c <dwt_modify32bitoffsetreg>
			(LDO_CTRL_LDO_VDDTX2_VREF_BIT_MASK | LDO_CTRL_LDO_VDDTX1_VREF_BIT_MASK | LDO_CTRL_LDO_VDDTX2_EN_BIT_MASK | LDO_CTRL_LDO_VDDTX1_EN_BIT_MASK));

	//Enable RF blocks for TX (configure RF_ENABLE_ID reg)
	if (channel == SEL_CHANNEL5) {
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2b05      	cmp	r3, #5
 80034ac:	d108      	bne.n	80034c0 <dwt_enable_rf_tx+0x44>
		dwt_or32bitoffsetreg(RF_ENABLE_ID, 0,
 80034ae:	4b0f      	ldr	r3, [pc, #60]	@ (80034ec <dwt_enable_rf_tx+0x70>)
 80034b0:	f04f 32ff 	mov.w	r2, #4294967295
 80034b4:	2100      	movs	r1, #0
 80034b6:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 80034ba:	f7ff f8bf 	bl	800263c <dwt_modify32bitoffsetreg>
 80034be:	e007      	b.n	80034d0 <dwt_enable_rf_tx+0x54>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_CH5_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	} else {
		dwt_or32bitoffsetreg(RF_ENABLE_ID, 0,
 80034c0:	4b0b      	ldr	r3, [pc, #44]	@ (80034f0 <dwt_enable_rf_tx+0x74>)
 80034c2:	f04f 32ff 	mov.w	r2, #4294967295
 80034c6:	2100      	movs	r1, #0
 80034c8:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 80034cc:	f7ff f8b6 	bl	800263c <dwt_modify32bitoffsetreg>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	}

	if (switch_control) {
 80034d0:	78fb      	ldrb	r3, [r7, #3]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d004      	beq.n	80034e0 <dwt_enable_rf_tx+0x64>
		//configure the TXRX switch for TX mode
		dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_TX);
 80034d6:	4a07      	ldr	r2, [pc, #28]	@ (80034f4 <dwt_enable_rf_tx+0x78>)
 80034d8:	2100      	movs	r1, #0
 80034da:	4807      	ldr	r0, [pc, #28]	@ (80034f8 <dwt_enable_rf_tx+0x7c>)
 80034dc:	f7ff f85b 	bl	8002596 <dwt_write32bitoffsetreg>
	}

}
 80034e0:	bf00      	nop
 80034e2:	3708      	adds	r7, #8
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	00070048 	.word	0x00070048
 80034ec:	02003c00 	.word	0x02003c00
 80034f0:	02001c00 	.word	0x02001c00
 80034f4:	01011100 	.word	0x01011100
 80034f8:	00070014 	.word	0x00070014

080034fc <dwt_enable_rftx_blocks>:
 * None
 *
 * No return value
 */
static
void dwt_enable_rftx_blocks(uint32_t channel) {
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
	if (channel == SEL_CHANNEL5) {
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2b05      	cmp	r3, #5
 8003508:	d107      	bne.n	800351a <dwt_enable_rftx_blocks+0x1e>
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
 800350a:	4b0b      	ldr	r3, [pc, #44]	@ (8003538 <dwt_enable_rftx_blocks+0x3c>)
 800350c:	f04f 32ff 	mov.w	r2, #4294967295
 8003510:	2100      	movs	r1, #0
 8003512:	480a      	ldr	r0, [pc, #40]	@ (800353c <dwt_enable_rftx_blocks+0x40>)
 8003514:	f7ff f892 	bl	800263c <dwt_modify32bitoffsetreg>
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_CH5_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	} else if (channel == SEL_CHANNEL9) {
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
				(RF_ENABLE_TX_SW_EN_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
	}
}
 8003518:	e009      	b.n	800352e <dwt_enable_rftx_blocks+0x32>
	} else if (channel == SEL_CHANNEL9) {
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2b09      	cmp	r3, #9
 800351e:	d106      	bne.n	800352e <dwt_enable_rftx_blocks+0x32>
		dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0,
 8003520:	4b07      	ldr	r3, [pc, #28]	@ (8003540 <dwt_enable_rftx_blocks+0x44>)
 8003522:	f04f 32ff 	mov.w	r2, #4294967295
 8003526:	2100      	movs	r1, #0
 8003528:	4804      	ldr	r0, [pc, #16]	@ (800353c <dwt_enable_rftx_blocks+0x40>)
 800352a:	f7ff f887 	bl	800263c <dwt_modify32bitoffsetreg>
}
 800352e:	bf00      	nop
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	02003c00 	.word	0x02003c00
 800353c:	00070004 	.word	0x00070004
 8003540:	02001c00 	.word	0x02001c00

08003544 <dwt_disable_rftx_blocks>:
 * None
 *
 * No return value
 */
static
void dwt_disable_rftx_blocks(void) {
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
	dwt_write32bitoffsetreg(RF_CTRL_MASK_ID, 0, 0x00000000);
 8003548:	2200      	movs	r2, #0
 800354a:	2100      	movs	r1, #0
 800354c:	4802      	ldr	r0, [pc, #8]	@ (8003558 <dwt_disable_rftx_blocks+0x14>)
 800354e:	f7ff f822 	bl	8002596 <dwt_write32bitoffsetreg>
}
 8003552:	bf00      	nop
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	00070004 	.word	0x00070004

0800355c <dwt_calcbandwidthadj>:
 * @param channel - int - The channel to configure for the corrected bandwidth (5 or 9)
 *
 * output parameters:
 * returns: (uint8_t) The setting that was written to the PG_DELAY register (when calibration completed)
 */
uint8_t dwt_calcbandwidthadj(uint16_t target_count, int channel) {
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	4603      	mov	r3, r0
 8003564:	6039      	str	r1, [r7, #0]
 8003566:	80fb      	strh	r3, [r7, #6]
	// Force system clock to FOSC/4 and TX clocks on and enable RF blocks
	dwt_force_clocks(FORCE_CLK_SYS_TX);
 8003568:	2001      	movs	r0, #1
 800356a:	f7ff fdad 	bl	80030c8 <dwt_force_clocks>
	dwt_enable_rf_tx((uint32_t) channel, 0);
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	2100      	movs	r1, #0
 8003572:	4618      	mov	r0, r3
 8003574:	f7ff ff82 	bl	800347c <dwt_enable_rf_tx>
	dwt_enable_rftx_blocks((uint32_t) channel);
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff ffbe 	bl	80034fc <dwt_enable_rftx_blocks>

	// Write to the PG target before kicking off PG auto-cal with given target value
	dwt_write16bitoffsetreg(PG_CAL_TARGET_ID, 0x0,
 8003580:	88fb      	ldrh	r3, [r7, #6]
 8003582:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003586:	b29b      	uxth	r3, r3
 8003588:	461a      	mov	r2, r3
 800358a:	2100      	movs	r1, #0
 800358c:	4813      	ldr	r0, [pc, #76]	@ (80035dc <dwt_calcbandwidthadj+0x80>)
 800358e:	f7ff f828 	bl	80025e2 <dwt_write16bitoffsetreg>
			target_count & PG_CAL_TARGET_TARGET_BIT_MASK);
	// Run PG count cal
	dwt_or8bitoffsetreg(PGC_CTRL_ID, 0x0,
 8003592:	2303      	movs	r3, #3
 8003594:	22ff      	movs	r2, #255	@ 0xff
 8003596:	2100      	movs	r1, #0
 8003598:	4811      	ldr	r0, [pc, #68]	@ (80035e0 <dwt_calcbandwidthadj+0x84>)
 800359a:	f7ff f8ae 	bl	80026fa <dwt_modify8bitoffsetreg>
			(uint8_t)(PGC_CTRL_PGC_START_BIT_MASK | PGC_CTRL_PGC_AUTO_CAL_BIT_MASK));
	// Wait for calibration to complete
	while (dwt_read8bitoffsetreg(PGC_CTRL_ID, 0) & PGC_CTRL_PGC_START_BIT_MASK)
 800359e:	bf00      	nop
 80035a0:	2100      	movs	r1, #0
 80035a2:	480f      	ldr	r0, [pc, #60]	@ (80035e0 <dwt_calcbandwidthadj+0x84>)
 80035a4:	f7fe ffe5 	bl	8002572 <dwt_read8bitoffsetreg>
 80035a8:	4603      	mov	r3, r0
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1f6      	bne.n	80035a0 <dwt_calcbandwidthadj+0x44>
		;

	//Restore clocks to AUTO and turn off TX blocks
	dwt_disable_rftx_blocks();
 80035b2:	f7ff ffc7 	bl	8003544 <dwt_disable_rftx_blocks>
	dwt_disable_rf_tx(0);
 80035b6:	2000      	movs	r0, #0
 80035b8:	f7ff ff3e 	bl	8003438 <dwt_disable_rf_tx>
	dwt_force_clocks(FORCE_CLK_AUTO);
 80035bc:	2005      	movs	r0, #5
 80035be:	f7ff fd83 	bl	80030c8 <dwt_force_clocks>

	return (dwt_read8bitoffsetreg(TX_CTRL_HI_ID, 0)
 80035c2:	2100      	movs	r1, #0
 80035c4:	4807      	ldr	r0, [pc, #28]	@ (80035e4 <dwt_calcbandwidthadj+0x88>)
 80035c6:	f7fe ffd4 	bl	8002572 <dwt_read8bitoffsetreg>
 80035ca:	4603      	mov	r3, r0
			& TX_CTRL_HI_TX_PG_DELAY_BIT_MASK);
 80035cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80035d0:	b2db      	uxtb	r3, r3
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	0008001c 	.word	0x0008001c
 80035e0:	00080010 	.word	0x00080010
 80035e4:	0007001c 	.word	0x0007001c

080035e8 <write>:

 ===============================================================================================
 */

HAL_StatusTypeDef write(uint16_t headerLength, uint8_t *headerBuffer,
		uint32_t bodylength, uint8_t *bodyBuffer) {
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b0a0      	sub	sp, #128	@ 0x80
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60b9      	str	r1, [r7, #8]
 80035f0:	607a      	str	r2, [r7, #4]
 80035f2:	603b      	str	r3, [r7, #0]
 80035f4:	4603      	mov	r3, r0
 80035f6:	81fb      	strh	r3, [r7, #14]
	HAL_StatusTypeDef res;
	uint8_t buf[100] = { 0 };
 80035f8:	2300      	movs	r3, #0
 80035fa:	613b      	str	r3, [r7, #16]
 80035fc:	f107 0314 	add.w	r3, r7, #20
 8003600:	2260      	movs	r2, #96	@ 0x60
 8003602:	2100      	movs	r1, #0
 8003604:	4618      	mov	r0, r3
 8003606:	f005 fc30 	bl	8008e6a <memset>
	int i;
	int j;
	for (i = 0; i < headerLength; i++)
 800360a:	2300      	movs	r3, #0
 800360c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800360e:	e00c      	b.n	800362a <write+0x42>
		buf[i] = headerBuffer[i];
 8003610:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003612:	68ba      	ldr	r2, [r7, #8]
 8003614:	4413      	add	r3, r2
 8003616:	7819      	ldrb	r1, [r3, #0]
 8003618:	f107 0210 	add.w	r2, r7, #16
 800361c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800361e:	4413      	add	r3, r2
 8003620:	460a      	mov	r2, r1
 8003622:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < headerLength; i++)
 8003624:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003626:	3301      	adds	r3, #1
 8003628:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800362a:	89fb      	ldrh	r3, [r7, #14]
 800362c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800362e:	429a      	cmp	r2, r3
 8003630:	dbee      	blt.n	8003610 <write+0x28>

	for (j = 0; j < bodylength; j++)
 8003632:	2300      	movs	r3, #0
 8003634:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003636:	e00d      	b.n	8003654 <write+0x6c>
		buf[i + j] = bodyBuffer[j];
 8003638:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800363a:	683a      	ldr	r2, [r7, #0]
 800363c:	441a      	add	r2, r3
 800363e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003640:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003642:	440b      	add	r3, r1
 8003644:	7812      	ldrb	r2, [r2, #0]
 8003646:	3380      	adds	r3, #128	@ 0x80
 8003648:	443b      	add	r3, r7
 800364a:	f803 2c70 	strb.w	r2, [r3, #-112]
	for (j = 0; j < bodylength; j++)
 800364e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003650:	3301      	adds	r3, #1
 8003652:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003654:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	429a      	cmp	r2, r3
 800365a:	d8ed      	bhi.n	8003638 <write+0x50>

	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_RESET); // pull the pin low
 800365c:	4b13      	ldr	r3, [pc, #76]	@ (80036ac <write+0xc4>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	4a12      	ldr	r2, [pc, #72]	@ (80036ac <write+0xc4>)
 8003662:	8911      	ldrh	r1, [r2, #8]
 8003664:	2200      	movs	r2, #0
 8003666:	4618      	mov	r0, r3
 8003668:	f000 fdbc 	bl	80041e4 <HAL_GPIO_WritePin>
	res = HAL_SPI_Transmit(hw.spi, buf, i + j, 0xffff);
 800366c:	4b0f      	ldr	r3, [pc, #60]	@ (80036ac <write+0xc4>)
 800366e:	6818      	ldr	r0, [r3, #0]
 8003670:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003672:	b29a      	uxth	r2, r3
 8003674:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003676:	b29b      	uxth	r3, r3
 8003678:	4413      	add	r3, r2
 800367a:	b29a      	uxth	r2, r3
 800367c:	f107 0110 	add.w	r1, r7, #16
 8003680:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003684:	f003 ff02 	bl	800748c <HAL_SPI_Transmit>
 8003688:	4603      	mov	r3, r0
 800368a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_SET); // pull the pin high
 800368e:	4b07      	ldr	r3, [pc, #28]	@ (80036ac <write+0xc4>)
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	4a06      	ldr	r2, [pc, #24]	@ (80036ac <write+0xc4>)
 8003694:	8911      	ldrh	r1, [r2, #8]
 8003696:	2201      	movs	r2, #1
 8003698:	4618      	mov	r0, r3
 800369a:	f000 fda3 	bl	80041e4 <HAL_GPIO_WritePin>

	return (res);
 800369e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3780      	adds	r7, #128	@ 0x80
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	20000098 	.word	0x20000098

080036b0 <read>:

HAL_StatusTypeDef read(uint16_t headerLength, const uint8_t *headerBuffer,
		uint32_t readlength, uint8_t *readBuffer) {
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b086      	sub	sp, #24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60b9      	str	r1, [r7, #8]
 80036b8:	607a      	str	r2, [r7, #4]
 80036ba:	603b      	str	r3, [r7, #0]
 80036bc:	4603      	mov	r3, r0
 80036be:	81fb      	strh	r3, [r7, #14]
	HAL_StatusTypeDef res;
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_RESET); // pull the pin low
 80036c0:	4b16      	ldr	r3, [pc, #88]	@ (800371c <read+0x6c>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	4a15      	ldr	r2, [pc, #84]	@ (800371c <read+0x6c>)
 80036c6:	8911      	ldrh	r1, [r2, #8]
 80036c8:	2200      	movs	r2, #0
 80036ca:	4618      	mov	r0, r3
 80036cc:	f000 fd8a 	bl	80041e4 <HAL_GPIO_WritePin>
	res = HAL_SPI_Transmit(hw.spi, (uint8_t*) headerBuffer, headerLength,
 80036d0:	4b12      	ldr	r3, [pc, #72]	@ (800371c <read+0x6c>)
 80036d2:	6818      	ldr	r0, [r3, #0]
 80036d4:	89fa      	ldrh	r2, [r7, #14]
 80036d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80036da:	68b9      	ldr	r1, [r7, #8]
 80036dc:	f003 fed6 	bl	800748c <HAL_SPI_Transmit>
 80036e0:	4603      	mov	r3, r0
 80036e2:	75fb      	strb	r3, [r7, #23]
			0xffff);
	if (res == HAL_OK)
 80036e4:	7dfb      	ldrb	r3, [r7, #23]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10a      	bne.n	8003700 <read+0x50>
		res = HAL_SPI_Receive(hw.spi, readBuffer, readlength, 0xffff);
 80036ea:	4b0c      	ldr	r3, [pc, #48]	@ (800371c <read+0x6c>)
 80036ec:	6818      	ldr	r0, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	b29a      	uxth	r2, r3
 80036f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80036f6:	6839      	ldr	r1, [r7, #0]
 80036f8:	f004 f8d8 	bl	80078ac <HAL_SPI_Receive>
 80036fc:	4603      	mov	r3, r0
 80036fe:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(hw.nssPort, hw.nssPin, GPIO_PIN_SET); // pull the pin high
 8003700:	4b06      	ldr	r3, [pc, #24]	@ (800371c <read+0x6c>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	4a05      	ldr	r2, [pc, #20]	@ (800371c <read+0x6c>)
 8003706:	8911      	ldrh	r1, [r2, #8]
 8003708:	2201      	movs	r2, #1
 800370a:	4618      	mov	r0, r3
 800370c:	f000 fd6a 	bl	80041e4 <HAL_GPIO_WritePin>
	return (res);
 8003710:	7dfb      	ldrb	r3, [r7, #23]
}
 8003712:	4618      	mov	r0, r3
 8003714:	3718      	adds	r7, #24
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	20000098 	.word	0x20000098

08003720 <get_rx_timestamp_u64>:
 *
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
uint64_t get_rx_timestamp_u64(void) {
 8003720:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003724:	b084      	sub	sp, #16
 8003726:	af00      	add	r7, sp, #0
	uint8_t ts_tab[5];
	uint64_t ts = 0;
 8003728:	f04f 0200 	mov.w	r2, #0
 800372c:	f04f 0300 	mov.w	r3, #0
 8003730:	e9c7 2302 	strd	r2, r3, [r7, #8]
	int8_t i;
	dwt_readrxtimestamp(ts_tab);
 8003734:	463b      	mov	r3, r7
 8003736:	4618      	mov	r0, r3
 8003738:	f7ff fb5c 	bl	8002df4 <dwt_readrxtimestamp>
	for (i = 4; i >= 0; i--) {
 800373c:	2304      	movs	r3, #4
 800373e:	71fb      	strb	r3, [r7, #7]
 8003740:	e023      	b.n	800378a <get_rx_timestamp_u64+0x6a>
		ts <<= 8;
 8003742:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003746:	f04f 0200 	mov.w	r2, #0
 800374a:	f04f 0300 	mov.w	r3, #0
 800374e:	020b      	lsls	r3, r1, #8
 8003750:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003754:	0202      	lsls	r2, r0, #8
 8003756:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ts |= ts_tab[i];
 800375a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800375e:	3310      	adds	r3, #16
 8003760:	443b      	add	r3, r7
 8003762:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2200      	movs	r2, #0
 800376a:	461c      	mov	r4, r3
 800376c:	4615      	mov	r5, r2
 800376e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003772:	ea42 0804 	orr.w	r8, r2, r4
 8003776:	ea43 0905 	orr.w	r9, r3, r5
 800377a:	e9c7 8902 	strd	r8, r9, [r7, #8]
	for (i = 4; i >= 0; i--) {
 800377e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003782:	b2db      	uxtb	r3, r3
 8003784:	3b01      	subs	r3, #1
 8003786:	b2db      	uxtb	r3, r3
 8003788:	71fb      	strb	r3, [r7, #7]
 800378a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378e:	2b00      	cmp	r3, #0
 8003790:	dad7      	bge.n	8003742 <get_rx_timestamp_u64+0x22>
	}
	return ts;
 8003792:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8003796:	4610      	mov	r0, r2
 8003798:	4619      	mov	r1, r3
 800379a:	3710      	adds	r7, #16
 800379c:	46bd      	mov	sp, r7
 800379e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080037a2 <deca_usleep>:
	for (i = 0; i < RESP_MSG_TS_LEN; i++) {
		ts_field[i] = (uint8_t) (ts >> (i * 8));
	}
}

void deca_usleep(unsigned int usec) {
 80037a2:	b480      	push	{r7}
 80037a4:	b085      	sub	sp, #20
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	6078      	str	r0, [r7, #4]
	unsigned int i;

	usec *= 12;
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	4613      	mov	r3, r2
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	4413      	add	r3, r2
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	607b      	str	r3, [r7, #4]
	for (i = 0; i < usec; i++) {
 80037b6:	2300      	movs	r3, #0
 80037b8:	60fb      	str	r3, [r7, #12]
 80037ba:	e003      	b.n	80037c4 <deca_usleep+0x22>
		__NOP();
 80037bc:	bf00      	nop
	for (i = 0; i < usec; i++) {
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	3301      	adds	r3, #1
 80037c2:	60fb      	str	r3, [r7, #12]
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d3f7      	bcc.n	80037bc <deca_usleep+0x1a>
	}
}
 80037cc:	bf00      	nop
 80037ce:	bf00      	nop
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
	...

080037dc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80037dc:	480d      	ldr	r0, [pc, #52]	@ (8003814 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80037de:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80037e0:	f7fe f96c 	bl	8001abc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80037e4:	480c      	ldr	r0, [pc, #48]	@ (8003818 <LoopForever+0x6>)
  ldr r1, =_edata
 80037e6:	490d      	ldr	r1, [pc, #52]	@ (800381c <LoopForever+0xa>)
  ldr r2, =_sidata
 80037e8:	4a0d      	ldr	r2, [pc, #52]	@ (8003820 <LoopForever+0xe>)
  movs r3, #0
 80037ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037ec:	e002      	b.n	80037f4 <LoopCopyDataInit>

080037ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037f2:	3304      	adds	r3, #4

080037f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037f8:	d3f9      	bcc.n	80037ee <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003824 <LoopForever+0x12>)
  ldr r4, =_ebss
 80037fc:	4c0a      	ldr	r4, [pc, #40]	@ (8003828 <LoopForever+0x16>)
  movs r3, #0
 80037fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003800:	e001      	b.n	8003806 <LoopFillZerobss>

08003802 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003802:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003804:	3204      	adds	r2, #4

08003806 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003806:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003808:	d3fb      	bcc.n	8003802 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800380a:	f005 fb93 	bl	8008f34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800380e:	f7fd fa25 	bl	8000c5c <main>

08003812 <LoopForever>:

LoopForever:
    b LoopForever
 8003812:	e7fe      	b.n	8003812 <LoopForever>
  ldr   r0, =_estack
 8003814:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8003818:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800381c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8003820:	08009cac 	.word	0x08009cac
  ldr r2, =_sbss
 8003824:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8003828:	20000486 	.word	0x20000486

0800382c <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800382c:	e7fe      	b.n	800382c <ADC1_IRQHandler>
	...

08003830 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003834:	4b12      	ldr	r3, [pc, #72]	@ (8003880 <HAL_Init+0x50>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a11      	ldr	r2, [pc, #68]	@ (8003880 <HAL_Init+0x50>)
 800383a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800383e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003840:	2003      	movs	r0, #3
 8003842:	f000 f9d4 	bl	8003bee <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003846:	f002 fd17 	bl	8006278 <HAL_RCC_GetSysClockFreq>
 800384a:	4602      	mov	r2, r0
 800384c:	4b0d      	ldr	r3, [pc, #52]	@ (8003884 <HAL_Init+0x54>)
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	f003 030f 	and.w	r3, r3, #15
 8003854:	490c      	ldr	r1, [pc, #48]	@ (8003888 <HAL_Init+0x58>)
 8003856:	5ccb      	ldrb	r3, [r1, r3]
 8003858:	fa22 f303 	lsr.w	r3, r2, r3
 800385c:	4a0b      	ldr	r2, [pc, #44]	@ (800388c <HAL_Init+0x5c>)
 800385e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003860:	2004      	movs	r0, #4
 8003862:	f000 fa19 	bl	8003c98 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003866:	200f      	movs	r0, #15
 8003868:	f000 f85a 	bl	8003920 <HAL_InitTick>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e002      	b.n	800387c <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003876:	f7fd fef1 	bl	800165c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	bd80      	pop	{r7, pc}
 8003880:	40022000 	.word	0x40022000
 8003884:	46020c00 	.word	0x46020c00
 8003888:	08009b4c 	.word	0x08009b4c
 800388c:	20000010 	.word	0x20000010

08003890 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8003894:	4b18      	ldr	r3, [pc, #96]	@ (80038f8 <HAL_DeInit+0x68>)
 8003896:	4a19      	ldr	r2, [pc, #100]	@ (80038fc <HAL_DeInit+0x6c>)
 8003898:	675a      	str	r2, [r3, #116]	@ 0x74
 800389a:	4b17      	ldr	r3, [pc, #92]	@ (80038f8 <HAL_DeInit+0x68>)
 800389c:	4a18      	ldr	r2, [pc, #96]	@ (8003900 <HAL_DeInit+0x70>)
 800389e:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 80038a0:	4b15      	ldr	r3, [pc, #84]	@ (80038f8 <HAL_DeInit+0x68>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	675a      	str	r2, [r3, #116]	@ 0x74
 80038a6:	4b14      	ldr	r3, [pc, #80]	@ (80038f8 <HAL_DeInit+0x68>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 80038ac:	4b12      	ldr	r3, [pc, #72]	@ (80038f8 <HAL_DeInit+0x68>)
 80038ae:	4a15      	ldr	r2, [pc, #84]	@ (8003904 <HAL_DeInit+0x74>)
 80038b0:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 80038b2:	4b11      	ldr	r3, [pc, #68]	@ (80038f8 <HAL_DeInit+0x68>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_AHB1_FORCE_RESET();
 80038b8:	4b0f      	ldr	r3, [pc, #60]	@ (80038f8 <HAL_DeInit+0x68>)
 80038ba:	4a13      	ldr	r2, [pc, #76]	@ (8003908 <HAL_DeInit+0x78>)
 80038bc:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 80038be:	4b0e      	ldr	r3, [pc, #56]	@ (80038f8 <HAL_DeInit+0x68>)
 80038c0:	2200      	movs	r2, #0
 80038c2:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 80038c4:	4b0c      	ldr	r3, [pc, #48]	@ (80038f8 <HAL_DeInit+0x68>)
 80038c6:	4a11      	ldr	r2, [pc, #68]	@ (800390c <HAL_DeInit+0x7c>)
 80038c8:	665a      	str	r2, [r3, #100]	@ 0x64
 80038ca:	4b0b      	ldr	r3, [pc, #44]	@ (80038f8 <HAL_DeInit+0x68>)
 80038cc:	f240 1211 	movw	r2, #273	@ 0x111
 80038d0:	669a      	str	r2, [r3, #104]	@ 0x68
  __HAL_RCC_AHB2_RELEASE_RESET();
 80038d2:	4b09      	ldr	r3, [pc, #36]	@ (80038f8 <HAL_DeInit+0x68>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	665a      	str	r2, [r3, #100]	@ 0x64
 80038d8:	4b07      	ldr	r3, [pc, #28]	@ (80038f8 <HAL_DeInit+0x68>)
 80038da:	2200      	movs	r2, #0
 80038dc:	669a      	str	r2, [r3, #104]	@ 0x68

  __HAL_RCC_AHB3_FORCE_RESET();
 80038de:	4b06      	ldr	r3, [pc, #24]	@ (80038f8 <HAL_DeInit+0x68>)
 80038e0:	f240 6261 	movw	r2, #1633	@ 0x661
 80038e4:	66da      	str	r2, [r3, #108]	@ 0x6c
  __HAL_RCC_AHB3_RELEASE_RESET();
 80038e6:	4b04      	ldr	r3, [pc, #16]	@ (80038f8 <HAL_DeInit+0x68>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80038ec:	f000 f810 	bl	8003910 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	46020c00 	.word	0x46020c00
 80038fc:	027e403f 	.word	0x027e403f
 8003900:	00800222 	.word	0x00800222
 8003904:	00677800 	.word	0x00677800
 8003908:	0007100f 	.word	0x0007100f
 800390c:	19bf55ff 	.word	0x19bf55ff

08003910 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8003910:	b480      	push	{r7}
 8003912:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8003914:	bf00      	nop
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
	...

08003920 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8003928:	2300      	movs	r3, #0
 800392a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 800392c:	4b33      	ldr	r3, [pc, #204]	@ (80039fc <HAL_InitTick+0xdc>)
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d101      	bne.n	8003938 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e05c      	b.n	80039f2 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8003938:	4b31      	ldr	r3, [pc, #196]	@ (8003a00 <HAL_InitTick+0xe0>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0304 	and.w	r3, r3, #4
 8003940:	2b04      	cmp	r3, #4
 8003942:	d10c      	bne.n	800395e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8003944:	4b2f      	ldr	r3, [pc, #188]	@ (8003a04 <HAL_InitTick+0xe4>)
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	4b2c      	ldr	r3, [pc, #176]	@ (80039fc <HAL_InitTick+0xdc>)
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	4619      	mov	r1, r3
 800394e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003952:	fbb3 f3f1 	udiv	r3, r3, r1
 8003956:	fbb2 f3f3 	udiv	r3, r2, r3
 800395a:	60fb      	str	r3, [r7, #12]
 800395c:	e037      	b.n	80039ce <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800395e:	f000 f9f3 	bl	8003d48 <HAL_SYSTICK_GetCLKSourceConfig>
 8003962:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	2b02      	cmp	r3, #2
 8003968:	d023      	beq.n	80039b2 <HAL_InitTick+0x92>
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	2b02      	cmp	r3, #2
 800396e:	d82d      	bhi.n	80039cc <HAL_InitTick+0xac>
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d003      	beq.n	800397e <HAL_InitTick+0x5e>
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	2b01      	cmp	r3, #1
 800397a:	d00d      	beq.n	8003998 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 800397c:	e026      	b.n	80039cc <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800397e:	4b21      	ldr	r3, [pc, #132]	@ (8003a04 <HAL_InitTick+0xe4>)
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	4b1e      	ldr	r3, [pc, #120]	@ (80039fc <HAL_InitTick+0xdc>)
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	4619      	mov	r1, r3
 8003988:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800398c:	fbb3 f3f1 	udiv	r3, r3, r1
 8003990:	fbb2 f3f3 	udiv	r3, r2, r3
 8003994:	60fb      	str	r3, [r7, #12]
        break;
 8003996:	e01a      	b.n	80039ce <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8003998:	4b18      	ldr	r3, [pc, #96]	@ (80039fc <HAL_InitTick+0xdc>)
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	461a      	mov	r2, r3
 800399e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80039a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80039a6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80039aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ae:	60fb      	str	r3, [r7, #12]
        break;
 80039b0:	e00d      	b.n	80039ce <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80039b2:	4b12      	ldr	r3, [pc, #72]	@ (80039fc <HAL_InitTick+0xdc>)
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	461a      	mov	r2, r3
 80039b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80039bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80039c0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80039c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c8:	60fb      	str	r3, [r7, #12]
        break;
 80039ca:	e000      	b.n	80039ce <HAL_InitTick+0xae>
        break;
 80039cc:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f000 f940 	bl	8003c54 <HAL_SYSTICK_Config>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e009      	b.n	80039f2 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80039de:	2200      	movs	r2, #0
 80039e0:	6879      	ldr	r1, [r7, #4]
 80039e2:	f04f 30ff 	mov.w	r0, #4294967295
 80039e6:	f000 f90d 	bl	8003c04 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80039ea:	4a07      	ldr	r2, [pc, #28]	@ (8003a08 <HAL_InitTick+0xe8>)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3710      	adds	r7, #16
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	20000018 	.word	0x20000018
 8003a00:	e000e010 	.word	0xe000e010
 8003a04:	20000010 	.word	0x20000010
 8003a08:	20000014 	.word	0x20000014

08003a0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003a10:	4b06      	ldr	r3, [pc, #24]	@ (8003a2c <HAL_IncTick+0x20>)
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	461a      	mov	r2, r3
 8003a16:	4b06      	ldr	r3, [pc, #24]	@ (8003a30 <HAL_IncTick+0x24>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4413      	add	r3, r2
 8003a1c:	4a04      	ldr	r2, [pc, #16]	@ (8003a30 <HAL_IncTick+0x24>)
 8003a1e:	6013      	str	r3, [r2, #0]
}
 8003a20:	bf00      	nop
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	20000018 	.word	0x20000018
 8003a30:	20000338 	.word	0x20000338

08003a34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0
  return uwTick;
 8003a38:	4b03      	ldr	r3, [pc, #12]	@ (8003a48 <HAL_GetTick+0x14>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	20000338 	.word	0x20000338

08003a4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a54:	f7ff ffee 	bl	8003a34 <HAL_GetTick>
 8003a58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a64:	d005      	beq.n	8003a72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a66:	4b0a      	ldr	r3, [pc, #40]	@ (8003a90 <HAL_Delay+0x44>)
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	4413      	add	r3, r2
 8003a70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a72:	bf00      	nop
 8003a74:	f7ff ffde 	bl	8003a34 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	68fa      	ldr	r2, [r7, #12]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d8f7      	bhi.n	8003a74 <HAL_Delay+0x28>
  {
  }
}
 8003a84:	bf00      	nop
 8003a86:	bf00      	nop
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	20000018 	.word	0x20000018

08003a94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b085      	sub	sp, #20
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f003 0307 	and.w	r3, r3, #7
 8003aa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003abc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ac0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ac4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ac6:	4a04      	ldr	r2, [pc, #16]	@ (8003ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	60d3      	str	r3, [r2, #12]
}
 8003acc:	bf00      	nop
 8003ace:	3714      	adds	r7, #20
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	e000ed00 	.word	0xe000ed00

08003adc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ae0:	4b04      	ldr	r3, [pc, #16]	@ (8003af4 <__NVIC_GetPriorityGrouping+0x18>)
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	0a1b      	lsrs	r3, r3, #8
 8003ae6:	f003 0307 	and.w	r3, r3, #7
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr
 8003af4:	e000ed00 	.word	0xe000ed00

08003af8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	4603      	mov	r3, r0
 8003b00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	db0b      	blt.n	8003b22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b0a:	79fb      	ldrb	r3, [r7, #7]
 8003b0c:	f003 021f 	and.w	r2, r3, #31
 8003b10:	4907      	ldr	r1, [pc, #28]	@ (8003b30 <__NVIC_EnableIRQ+0x38>)
 8003b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b16:	095b      	lsrs	r3, r3, #5
 8003b18:	2001      	movs	r0, #1
 8003b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8003b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b22:	bf00      	nop
 8003b24:	370c      	adds	r7, #12
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	e000e100 	.word	0xe000e100

08003b34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	6039      	str	r1, [r7, #0]
 8003b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	db0a      	blt.n	8003b5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	b2da      	uxtb	r2, r3
 8003b4c:	490c      	ldr	r1, [pc, #48]	@ (8003b80 <__NVIC_SetPriority+0x4c>)
 8003b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b52:	0112      	lsls	r2, r2, #4
 8003b54:	b2d2      	uxtb	r2, r2
 8003b56:	440b      	add	r3, r1
 8003b58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b5c:	e00a      	b.n	8003b74 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	b2da      	uxtb	r2, r3
 8003b62:	4908      	ldr	r1, [pc, #32]	@ (8003b84 <__NVIC_SetPriority+0x50>)
 8003b64:	79fb      	ldrb	r3, [r7, #7]
 8003b66:	f003 030f 	and.w	r3, r3, #15
 8003b6a:	3b04      	subs	r3, #4
 8003b6c:	0112      	lsls	r2, r2, #4
 8003b6e:	b2d2      	uxtb	r2, r2
 8003b70:	440b      	add	r3, r1
 8003b72:	761a      	strb	r2, [r3, #24]
}
 8003b74:	bf00      	nop
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr
 8003b80:	e000e100 	.word	0xe000e100
 8003b84:	e000ed00 	.word	0xe000ed00

08003b88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b089      	sub	sp, #36	@ 0x24
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f003 0307 	and.w	r3, r3, #7
 8003b9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	f1c3 0307 	rsb	r3, r3, #7
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	bf28      	it	cs
 8003ba6:	2304      	movcs	r3, #4
 8003ba8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	3304      	adds	r3, #4
 8003bae:	2b06      	cmp	r3, #6
 8003bb0:	d902      	bls.n	8003bb8 <NVIC_EncodePriority+0x30>
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	3b03      	subs	r3, #3
 8003bb6:	e000      	b.n	8003bba <NVIC_EncodePriority+0x32>
 8003bb8:	2300      	movs	r3, #0
 8003bba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc6:	43da      	mvns	r2, r3
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	401a      	ands	r2, r3
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bd0:	f04f 31ff 	mov.w	r1, #4294967295
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bda:	43d9      	mvns	r1, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003be0:	4313      	orrs	r3, r2
         );
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3724      	adds	r7, #36	@ 0x24
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr

08003bee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b082      	sub	sp, #8
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f7ff ff4c 	bl	8003a94 <__NVIC_SetPriorityGrouping>
}
 8003bfc:	bf00      	nop
 8003bfe:	3708      	adds	r7, #8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b086      	sub	sp, #24
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]
 8003c10:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c12:	f7ff ff63 	bl	8003adc <__NVIC_GetPriorityGrouping>
 8003c16:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	68b9      	ldr	r1, [r7, #8]
 8003c1c:	6978      	ldr	r0, [r7, #20]
 8003c1e:	f7ff ffb3 	bl	8003b88 <NVIC_EncodePriority>
 8003c22:	4602      	mov	r2, r0
 8003c24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c28:	4611      	mov	r1, r2
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7ff ff82 	bl	8003b34 <__NVIC_SetPriority>
}
 8003c30:	bf00      	nop
 8003c32:	3718      	adds	r7, #24
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	4603      	mov	r3, r0
 8003c40:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7ff ff56 	bl	8003af8 <__NVIC_EnableIRQ>
}
 8003c4c:	bf00      	nop
 8003c4e:	3708      	adds	r7, #8
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b083      	sub	sp, #12
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c64:	d301      	bcc.n	8003c6a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003c66:	2301      	movs	r3, #1
 8003c68:	e00d      	b.n	8003c86 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8003c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8003c94 <HAL_SYSTICK_Config+0x40>)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003c72:	4b08      	ldr	r3, [pc, #32]	@ (8003c94 <HAL_SYSTICK_Config+0x40>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003c78:	4b06      	ldr	r3, [pc, #24]	@ (8003c94 <HAL_SYSTICK_Config+0x40>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a05      	ldr	r2, [pc, #20]	@ (8003c94 <HAL_SYSTICK_Config+0x40>)
 8003c7e:	f043 0303 	orr.w	r3, r3, #3
 8003c82:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	e000e010 	.word	0xe000e010

08003c98 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b04      	cmp	r3, #4
 8003ca4:	d844      	bhi.n	8003d30 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003ca6:	a201      	add	r2, pc, #4	@ (adr r2, 8003cac <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cac:	08003ccf 	.word	0x08003ccf
 8003cb0:	08003ced 	.word	0x08003ced
 8003cb4:	08003d0f 	.word	0x08003d0f
 8003cb8:	08003d31 	.word	0x08003d31
 8003cbc:	08003cc1 	.word	0x08003cc1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003cc0:	4b1f      	ldr	r3, [pc, #124]	@ (8003d40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a1e      	ldr	r2, [pc, #120]	@ (8003d40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003cc6:	f043 0304 	orr.w	r3, r3, #4
 8003cca:	6013      	str	r3, [r2, #0]
      break;
 8003ccc:	e031      	b.n	8003d32 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003cce:	4b1c      	ldr	r3, [pc, #112]	@ (8003d40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a1b      	ldr	r2, [pc, #108]	@ (8003d40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003cd4:	f023 0304 	bic.w	r3, r3, #4
 8003cd8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8003cda:	4b1a      	ldr	r3, [pc, #104]	@ (8003d44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003cdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ce0:	4a18      	ldr	r2, [pc, #96]	@ (8003d44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003ce2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003ce6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003cea:	e022      	b.n	8003d32 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003cec:	4b14      	ldr	r3, [pc, #80]	@ (8003d40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a13      	ldr	r2, [pc, #76]	@ (8003d40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003cf2:	f023 0304 	bic.w	r3, r3, #4
 8003cf6:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8003cf8:	4b12      	ldr	r3, [pc, #72]	@ (8003d44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003cfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003cfe:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003d02:	4a10      	ldr	r2, [pc, #64]	@ (8003d44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003d04:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003d08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003d0c:	e011      	b.n	8003d32 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8003d40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a0b      	ldr	r2, [pc, #44]	@ (8003d40 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003d14:	f023 0304 	bic.w	r3, r3, #4
 8003d18:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8003d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8003d44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003d1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d20:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003d24:	4a07      	ldr	r2, [pc, #28]	@ (8003d44 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003d26:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003d2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003d2e:	e000      	b.n	8003d32 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003d30:	bf00      	nop
  }
}
 8003d32:	bf00      	nop
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	e000e010 	.word	0xe000e010
 8003d44:	46020c00 	.word	0x46020c00

08003d48 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8003d4e:	4b19      	ldr	r3, [pc, #100]	@ (8003db4 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0304 	and.w	r3, r3, #4
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d002      	beq.n	8003d60 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8003d5a:	2304      	movs	r3, #4
 8003d5c:	607b      	str	r3, [r7, #4]
 8003d5e:	e021      	b.n	8003da4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8003d60:	4b15      	ldr	r3, [pc, #84]	@ (8003db8 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8003d62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d66:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003d6a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d72:	d011      	beq.n	8003d98 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d7a:	d810      	bhi.n	8003d9e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d004      	beq.n	8003d8c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d88:	d003      	beq.n	8003d92 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8003d8a:	e008      	b.n	8003d9e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	607b      	str	r3, [r7, #4]
        break;
 8003d90:	e008      	b.n	8003da4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003d92:	2301      	movs	r3, #1
 8003d94:	607b      	str	r3, [r7, #4]
        break;
 8003d96:	e005      	b.n	8003da4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003d98:	2302      	movs	r3, #2
 8003d9a:	607b      	str	r3, [r7, #4]
        break;
 8003d9c:	e002      	b.n	8003da4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	607b      	str	r3, [r7, #4]
        break;
 8003da2:	bf00      	nop
    }
  }
  return systick_source;
 8003da4:	687b      	ldr	r3, [r7, #4]
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	e000e010 	.word	0xe000e010
 8003db8:	46020c00 	.word	0x46020c00

08003dbc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 8003dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8003df4 <HAL_FLASH_Unlock+0x38>)
 8003dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	da0b      	bge.n	8003de6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 8003dce:	4b09      	ldr	r3, [pc, #36]	@ (8003df4 <HAL_FLASH_Unlock+0x38>)
 8003dd0:	4a09      	ldr	r2, [pc, #36]	@ (8003df8 <HAL_FLASH_Unlock+0x3c>)
 8003dd2:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 8003dd4:	4b07      	ldr	r3, [pc, #28]	@ (8003df4 <HAL_FLASH_Unlock+0x38>)
 8003dd6:	4a09      	ldr	r2, [pc, #36]	@ (8003dfc <HAL_FLASH_Unlock+0x40>)
 8003dd8:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 8003dda:	4b06      	ldr	r3, [pc, #24]	@ (8003df4 <HAL_FLASH_Unlock+0x38>)
 8003ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	da01      	bge.n	8003de6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8003de6:	79fb      	ldrb	r3, [r7, #7]
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	40022000 	.word	0x40022000
 8003df8:	45670123 	.word	0x45670123
 8003dfc:	cdef89ab 	.word	0xcdef89ab

08003e00 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_LOCK);
 8003e0a:	4b09      	ldr	r3, [pc, #36]	@ (8003e30 <HAL_FLASH_Lock+0x30>)
 8003e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e0e:	4a08      	ldr	r2, [pc, #32]	@ (8003e30 <HAL_FLASH_Lock+0x30>)
 8003e10:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003e14:	6293      	str	r3, [r2, #40]	@ 0x28

  /* verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 8003e16:	4b06      	ldr	r3, [pc, #24]	@ (8003e30 <HAL_FLASH_Lock+0x30>)
 8003e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	da01      	bge.n	8003e22 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	71fb      	strb	r3, [r7, #7]
      status = HAL_OK;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8003e22:	79fb      	ldrb	r3, [r7, #7]
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr
 8003e30:	40022000 	.word	0x40022000

08003e34 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b089      	sub	sp, #36	@ 0x24
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003e46:	e1ba      	b.n	80041be <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	2101      	movs	r1, #1
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	fa01 f303 	lsl.w	r3, r1, r3
 8003e54:	4013      	ands	r3, r2
 8003e56:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	f000 81aa 	beq.w	80041b8 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a55      	ldr	r2, [pc, #340]	@ (8003fbc <HAL_GPIO_Init+0x188>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d15d      	bne.n	8003f28 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8003e72:	2201      	movs	r2, #1
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	43db      	mvns	r3, r3
 8003e7c:	69fa      	ldr	r2, [r7, #28]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f003 0201 	and.w	r2, r3, #1
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e90:	69fa      	ldr	r2, [r7, #28]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	69fa      	ldr	r2, [r7, #28]
 8003e9a:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8003e9c:	4a48      	ldr	r2, [pc, #288]	@ (8003fc0 <HAL_GPIO_Init+0x18c>)
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003ea4:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8003ea6:	4a46      	ldr	r2, [pc, #280]	@ (8003fc0 <HAL_GPIO_Init+0x18c>)
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	00db      	lsls	r3, r3, #3
 8003eac:	4413      	add	r3, r2
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	08da      	lsrs	r2, r3, #3
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	3208      	adds	r2, #8
 8003eba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ebe:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	f003 0307 	and.w	r3, r3, #7
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	220f      	movs	r2, #15
 8003eca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ece:	43db      	mvns	r3, r3
 8003ed0:	69fa      	ldr	r2, [r7, #28]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	f003 0307 	and.w	r3, r3, #7
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	220b      	movs	r2, #11
 8003ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee4:	69fa      	ldr	r2, [r7, #28]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	08da      	lsrs	r2, r3, #3
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	3208      	adds	r2, #8
 8003ef2:	69f9      	ldr	r1, [r7, #28]
 8003ef4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8003efe:	69bb      	ldr	r3, [r7, #24]
 8003f00:	005b      	lsls	r3, r3, #1
 8003f02:	2203      	movs	r2, #3
 8003f04:	fa02 f303 	lsl.w	r3, r2, r3
 8003f08:	43db      	mvns	r3, r3
 8003f0a:	69fa      	ldr	r2, [r7, #28]
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003f10:	69bb      	ldr	r3, [r7, #24]
 8003f12:	005b      	lsls	r3, r3, #1
 8003f14:	2202      	movs	r2, #2
 8003f16:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1a:	69fa      	ldr	r2, [r7, #28]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	69fa      	ldr	r2, [r7, #28]
 8003f24:	601a      	str	r2, [r3, #0]
 8003f26:	e067      	b.n	8003ff8 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d003      	beq.n	8003f38 <HAL_GPIO_Init+0x104>
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	2b12      	cmp	r3, #18
 8003f36:	d145      	bne.n	8003fc4 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	08da      	lsrs	r2, r3, #3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	3208      	adds	r2, #8
 8003f40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f44:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	220f      	movs	r2, #15
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	43db      	mvns	r3, r3
 8003f56:	69fa      	ldr	r2, [r7, #28]
 8003f58:	4013      	ands	r3, r2
 8003f5a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	f003 020f 	and.w	r2, r3, #15
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	f003 0307 	and.w	r3, r3, #7
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f70:	69fa      	ldr	r2, [r7, #28]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	08da      	lsrs	r2, r3, #3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	3208      	adds	r2, #8
 8003f7e:	69f9      	ldr	r1, [r7, #28]
 8003f80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	2203      	movs	r2, #3
 8003f90:	fa02 f303 	lsl.w	r3, r2, r3
 8003f94:	43db      	mvns	r3, r3
 8003f96:	69fa      	ldr	r2, [r7, #28]
 8003f98:	4013      	ands	r3, r2
 8003f9a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	f003 0203 	and.w	r2, r3, #3
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fac:	69fa      	ldr	r2, [r7, #28]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	69fa      	ldr	r2, [r7, #28]
 8003fb6:	601a      	str	r2, [r3, #0]
 8003fb8:	e01e      	b.n	8003ff8 <HAL_GPIO_Init+0x1c4>
 8003fba:	bf00      	nop
 8003fbc:	46020000 	.word	0x46020000
 8003fc0:	08009bac 	.word	0x08009bac
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	2203      	movs	r2, #3
 8003fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd4:	43db      	mvns	r3, r3
 8003fd6:	69fa      	ldr	r2, [r7, #28]
 8003fd8:	4013      	ands	r3, r2
 8003fda:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f003 0203 	and.w	r2, r3, #3
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	005b      	lsls	r3, r3, #1
 8003fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fec:	69fa      	ldr	r2, [r7, #28]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	69fa      	ldr	r2, [r7, #28]
 8003ff6:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d00b      	beq.n	8004018 <HAL_GPIO_Init+0x1e4>
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	2b02      	cmp	r3, #2
 8004006:	d007      	beq.n	8004018 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800400c:	2b11      	cmp	r3, #17
 800400e:	d003      	beq.n	8004018 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	2b12      	cmp	r3, #18
 8004016:	d130      	bne.n	800407a <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	005b      	lsls	r3, r3, #1
 8004022:	2203      	movs	r2, #3
 8004024:	fa02 f303 	lsl.w	r3, r2, r3
 8004028:	43db      	mvns	r3, r3
 800402a:	69fa      	ldr	r2, [r7, #28]
 800402c:	4013      	ands	r3, r2
 800402e:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	68da      	ldr	r2, [r3, #12]
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	fa02 f303 	lsl.w	r3, r2, r3
 800403c:	69fa      	ldr	r2, [r7, #28]
 800403e:	4313      	orrs	r3, r2
 8004040:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	69fa      	ldr	r2, [r7, #28]
 8004046:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 800404e:	2201      	movs	r2, #1
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	fa02 f303 	lsl.w	r3, r2, r3
 8004056:	43db      	mvns	r3, r3
 8004058:	69fa      	ldr	r2, [r7, #28]
 800405a:	4013      	ands	r3, r2
 800405c:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	091b      	lsrs	r3, r3, #4
 8004064:	f003 0201 	and.w	r2, r3, #1
 8004068:	69bb      	ldr	r3, [r7, #24]
 800406a:	fa02 f303 	lsl.w	r3, r2, r3
 800406e:	69fa      	ldr	r2, [r7, #28]
 8004070:	4313      	orrs	r3, r2
 8004072:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	69fa      	ldr	r2, [r7, #28]
 8004078:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2b03      	cmp	r3, #3
 8004080:	d017      	beq.n	80040b2 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	005b      	lsls	r3, r3, #1
 800408c:	2203      	movs	r2, #3
 800408e:	fa02 f303 	lsl.w	r3, r2, r3
 8004092:	43db      	mvns	r3, r3
 8004094:	69fa      	ldr	r2, [r7, #28]
 8004096:	4013      	ands	r3, r2
 8004098:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	689a      	ldr	r2, [r3, #8]
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	005b      	lsls	r3, r3, #1
 80040a2:	fa02 f303 	lsl.w	r3, r2, r3
 80040a6:	69fa      	ldr	r2, [r7, #28]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	69fa      	ldr	r2, [r7, #28]
 80040b0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d07c      	beq.n	80041b8 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80040be:	4a47      	ldr	r2, [pc, #284]	@ (80041dc <HAL_GPIO_Init+0x3a8>)
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	089b      	lsrs	r3, r3, #2
 80040c4:	3318      	adds	r3, #24
 80040c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040ca:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	f003 0303 	and.w	r3, r3, #3
 80040d2:	00db      	lsls	r3, r3, #3
 80040d4:	220f      	movs	r2, #15
 80040d6:	fa02 f303 	lsl.w	r3, r2, r3
 80040da:	43db      	mvns	r3, r3
 80040dc:	69fa      	ldr	r2, [r7, #28]
 80040de:	4013      	ands	r3, r2
 80040e0:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	0a9a      	lsrs	r2, r3, #10
 80040e6:	4b3e      	ldr	r3, [pc, #248]	@ (80041e0 <HAL_GPIO_Init+0x3ac>)
 80040e8:	4013      	ands	r3, r2
 80040ea:	697a      	ldr	r2, [r7, #20]
 80040ec:	f002 0203 	and.w	r2, r2, #3
 80040f0:	00d2      	lsls	r2, r2, #3
 80040f2:	4093      	lsls	r3, r2
 80040f4:	69fa      	ldr	r2, [r7, #28]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80040fa:	4938      	ldr	r1, [pc, #224]	@ (80041dc <HAL_GPIO_Init+0x3a8>)
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	089b      	lsrs	r3, r3, #2
 8004100:	3318      	adds	r3, #24
 8004102:	69fa      	ldr	r2, [r7, #28]
 8004104:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8004108:	4b34      	ldr	r3, [pc, #208]	@ (80041dc <HAL_GPIO_Init+0x3a8>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	43db      	mvns	r3, r3
 8004112:	69fa      	ldr	r2, [r7, #28]
 8004114:	4013      	ands	r3, r2
 8004116:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004120:	2b00      	cmp	r3, #0
 8004122:	d003      	beq.n	800412c <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8004124:	69fa      	ldr	r2, [r7, #28]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	4313      	orrs	r3, r2
 800412a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 800412c:	4a2b      	ldr	r2, [pc, #172]	@ (80041dc <HAL_GPIO_Init+0x3a8>)
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8004132:	4b2a      	ldr	r3, [pc, #168]	@ (80041dc <HAL_GPIO_Init+0x3a8>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	43db      	mvns	r3, r3
 800413c:	69fa      	ldr	r2, [r7, #28]
 800413e:	4013      	ands	r3, r2
 8004140:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d003      	beq.n	8004156 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 800414e:	69fa      	ldr	r2, [r7, #28]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	4313      	orrs	r3, r2
 8004154:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8004156:	4a21      	ldr	r2, [pc, #132]	@ (80041dc <HAL_GPIO_Init+0x3a8>)
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800415c:	4b1f      	ldr	r3, [pc, #124]	@ (80041dc <HAL_GPIO_Init+0x3a8>)
 800415e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004162:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	43db      	mvns	r3, r3
 8004168:	69fa      	ldr	r2, [r7, #28]
 800416a:	4013      	ands	r3, r2
 800416c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d003      	beq.n	8004182 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 800417a:	69fa      	ldr	r2, [r7, #28]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	4313      	orrs	r3, r2
 8004180:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8004182:	4a16      	ldr	r2, [pc, #88]	@ (80041dc <HAL_GPIO_Init+0x3a8>)
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800418a:	4b14      	ldr	r3, [pc, #80]	@ (80041dc <HAL_GPIO_Init+0x3a8>)
 800418c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004190:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	43db      	mvns	r3, r3
 8004196:	69fa      	ldr	r2, [r7, #28]
 8004198:	4013      	ands	r3, r2
 800419a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d003      	beq.n	80041b0 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 80041a8:	69fa      	ldr	r2, [r7, #28]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80041b0:	4a0a      	ldr	r2, [pc, #40]	@ (80041dc <HAL_GPIO_Init+0x3a8>)
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	3301      	adds	r3, #1
 80041bc:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	fa22 f303 	lsr.w	r3, r2, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	f47f ae3d 	bne.w	8003e48 <HAL_GPIO_Init+0x14>
  }
}
 80041ce:	bf00      	nop
 80041d0:	bf00      	nop
 80041d2:	3724      	adds	r7, #36	@ 0x24
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr
 80041dc:	46022000 	.word	0x46022000
 80041e0:	002f7f7f 	.word	0x002f7f7f

080041e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	460b      	mov	r3, r1
 80041ee:	807b      	strh	r3, [r7, #2]
 80041f0:	4613      	mov	r3, r2
 80041f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80041f4:	787b      	ldrb	r3, [r7, #1]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d003      	beq.n	8004202 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80041fa:	887a      	ldrh	r2, [r7, #2]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8004200:	e002      	b.n	8004208 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8004202:	887a      	ldrh	r2, [r7, #2]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004208:	bf00      	nop
 800420a:	370c      	adds	r7, #12
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr

08004214 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	4603      	mov	r3, r0
 800421c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 800421e:	4b0f      	ldr	r3, [pc, #60]	@ (800425c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8004220:	68da      	ldr	r2, [r3, #12]
 8004222:	88fb      	ldrh	r3, [r7, #6]
 8004224:	4013      	ands	r3, r2
 8004226:	2b00      	cmp	r3, #0
 8004228:	d006      	beq.n	8004238 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800422a:	4a0c      	ldr	r2, [pc, #48]	@ (800425c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800422c:	88fb      	ldrh	r3, [r7, #6]
 800422e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8004230:	88fb      	ldrh	r3, [r7, #6]
 8004232:	4618      	mov	r0, r3
 8004234:	f000 f814 	bl	8004260 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8004238:	4b08      	ldr	r3, [pc, #32]	@ (800425c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800423a:	691a      	ldr	r2, [r3, #16]
 800423c:	88fb      	ldrh	r3, [r7, #6]
 800423e:	4013      	ands	r3, r2
 8004240:	2b00      	cmp	r3, #0
 8004242:	d006      	beq.n	8004252 <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004244:	4a05      	ldr	r2, [pc, #20]	@ (800425c <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8004246:	88fb      	ldrh	r3, [r7, #6]
 8004248:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800424a:	88fb      	ldrh	r3, [r7, #6]
 800424c:	4618      	mov	r0, r3
 800424e:	f7fd f97b 	bl	8001548 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004252:	bf00      	nop
 8004254:	3708      	adds	r7, #8
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	46022000 	.word	0x46022000

08004260 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	4603      	mov	r3, r0
 8004268:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800426a:	bf00      	nop
 800426c:	370c      	adds	r7, #12
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr

08004276 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004276:	b580      	push	{r7, lr}
 8004278:	b082      	sub	sp, #8
 800427a:	af00      	add	r7, sp, #0
 800427c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d101      	bne.n	8004288 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e08d      	b.n	80043a4 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b00      	cmp	r3, #0
 8004292:	d106      	bne.n	80042a2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f7fd f9f7 	bl	8001690 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2224      	movs	r2, #36	@ 0x24
 80042a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f022 0201 	bic.w	r2, r2, #1
 80042b8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685a      	ldr	r2, [r3, #4]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80042c6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	689a      	ldr	r2, [r3, #8]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80042d6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d107      	bne.n	80042f0 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	689a      	ldr	r2, [r3, #8]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80042ec:	609a      	str	r2, [r3, #8]
 80042ee:	e006      	b.n	80042fe <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	689a      	ldr	r2, [r3, #8]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80042fc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	2b02      	cmp	r3, #2
 8004304:	d108      	bne.n	8004318 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	685a      	ldr	r2, [r3, #4]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004314:	605a      	str	r2, [r3, #4]
 8004316:	e007      	b.n	8004328 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	685a      	ldr	r2, [r3, #4]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004326:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	6812      	ldr	r2, [r2, #0]
 8004332:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004336:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800433a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68da      	ldr	r2, [r3, #12]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800434a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	691a      	ldr	r2, [r3, #16]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	695b      	ldr	r3, [r3, #20]
 8004354:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	699b      	ldr	r3, [r3, #24]
 800435c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	430a      	orrs	r2, r1
 8004364:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	69d9      	ldr	r1, [r3, #28]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6a1a      	ldr	r2, [r3, #32]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	430a      	orrs	r2, r1
 8004374:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f042 0201 	orr.w	r2, r2, #1
 8004384:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2220      	movs	r2, #32
 8004390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2200      	movs	r2, #0
 800439e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80043a2:	2300      	movs	r3, #0
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	3708      	adds	r7, #8
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}

080043ac <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b088      	sub	sp, #32
 80043b0:	af02      	add	r7, sp, #8
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	607a      	str	r2, [r7, #4]
 80043b6:	461a      	mov	r2, r3
 80043b8:	460b      	mov	r3, r1
 80043ba:	817b      	strh	r3, [r7, #10]
 80043bc:	4613      	mov	r3, r2
 80043be:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	2b20      	cmp	r3, #32
 80043ca:	f040 80da 	bne.w	8004582 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d101      	bne.n	80043dc <HAL_I2C_Master_Transmit+0x30>
 80043d8:	2302      	movs	r3, #2
 80043da:	e0d3      	b.n	8004584 <HAL_I2C_Master_Transmit+0x1d8>
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80043e4:	f7ff fb26 	bl	8003a34 <HAL_GetTick>
 80043e8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	9300      	str	r3, [sp, #0]
 80043ee:	2319      	movs	r3, #25
 80043f0:	2201      	movs	r2, #1
 80043f2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80043f6:	68f8      	ldr	r0, [r7, #12]
 80043f8:	f000 fa5e 	bl	80048b8 <I2C_WaitOnFlagUntilTimeout>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e0be      	b.n	8004584 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2221      	movs	r2, #33	@ 0x21
 800440a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2210      	movs	r2, #16
 8004412:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	893a      	ldrh	r2, [r7, #8]
 8004426:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004432:	b29b      	uxth	r3, r3
 8004434:	2bff      	cmp	r3, #255	@ 0xff
 8004436:	d90e      	bls.n	8004456 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	22ff      	movs	r2, #255	@ 0xff
 800443c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004442:	b2da      	uxtb	r2, r3
 8004444:	8979      	ldrh	r1, [r7, #10]
 8004446:	4b51      	ldr	r3, [pc, #324]	@ (800458c <HAL_I2C_Master_Transmit+0x1e0>)
 8004448:	9300      	str	r3, [sp, #0]
 800444a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800444e:	68f8      	ldr	r0, [r7, #12]
 8004450:	f000 fbf6 	bl	8004c40 <I2C_TransferConfig>
 8004454:	e06c      	b.n	8004530 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800445a:	b29a      	uxth	r2, r3
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004464:	b2da      	uxtb	r2, r3
 8004466:	8979      	ldrh	r1, [r7, #10]
 8004468:	4b48      	ldr	r3, [pc, #288]	@ (800458c <HAL_I2C_Master_Transmit+0x1e0>)
 800446a:	9300      	str	r3, [sp, #0]
 800446c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004470:	68f8      	ldr	r0, [r7, #12]
 8004472:	f000 fbe5 	bl	8004c40 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004476:	e05b      	b.n	8004530 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	6a39      	ldr	r1, [r7, #32]
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f000 fa74 	bl	800496a <I2C_WaitOnTXISFlagUntilTimeout>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e07b      	b.n	8004584 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004490:	781a      	ldrb	r2, [r3, #0]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449c:	1c5a      	adds	r2, r3, #1
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	3b01      	subs	r3, #1
 80044aa:	b29a      	uxth	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b4:	3b01      	subs	r3, #1
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d034      	beq.n	8004530 <HAL_I2C_Master_Transmit+0x184>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d130      	bne.n	8004530 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	9300      	str	r3, [sp, #0]
 80044d2:	6a3b      	ldr	r3, [r7, #32]
 80044d4:	2200      	movs	r2, #0
 80044d6:	2180      	movs	r1, #128	@ 0x80
 80044d8:	68f8      	ldr	r0, [r7, #12]
 80044da:	f000 f9ed 	bl	80048b8 <I2C_WaitOnFlagUntilTimeout>
 80044de:	4603      	mov	r3, r0
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d001      	beq.n	80044e8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e04d      	b.n	8004584 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	2bff      	cmp	r3, #255	@ 0xff
 80044f0:	d90e      	bls.n	8004510 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	22ff      	movs	r2, #255	@ 0xff
 80044f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044fc:	b2da      	uxtb	r2, r3
 80044fe:	8979      	ldrh	r1, [r7, #10]
 8004500:	2300      	movs	r3, #0
 8004502:	9300      	str	r3, [sp, #0]
 8004504:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004508:	68f8      	ldr	r0, [r7, #12]
 800450a:	f000 fb99 	bl	8004c40 <I2C_TransferConfig>
 800450e:	e00f      	b.n	8004530 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004514:	b29a      	uxth	r2, r3
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800451e:	b2da      	uxtb	r2, r3
 8004520:	8979      	ldrh	r1, [r7, #10]
 8004522:	2300      	movs	r3, #0
 8004524:	9300      	str	r3, [sp, #0]
 8004526:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800452a:	68f8      	ldr	r0, [r7, #12]
 800452c:	f000 fb88 	bl	8004c40 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004534:	b29b      	uxth	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d19e      	bne.n	8004478 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800453a:	697a      	ldr	r2, [r7, #20]
 800453c:	6a39      	ldr	r1, [r7, #32]
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f000 fa5a 	bl	80049f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d001      	beq.n	800454e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e01a      	b.n	8004584 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2220      	movs	r2, #32
 8004554:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	6859      	ldr	r1, [r3, #4]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	4b0b      	ldr	r3, [pc, #44]	@ (8004590 <HAL_I2C_Master_Transmit+0x1e4>)
 8004562:	400b      	ands	r3, r1
 8004564:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2220      	movs	r2, #32
 800456a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800457e:	2300      	movs	r3, #0
 8004580:	e000      	b.n	8004584 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8004582:	2302      	movs	r3, #2
  }
}
 8004584:	4618      	mov	r0, r3
 8004586:	3718      	adds	r7, #24
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	80002000 	.word	0x80002000
 8004590:	fe00e800 	.word	0xfe00e800

08004594 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b088      	sub	sp, #32
 8004598:	af02      	add	r7, sp, #8
 800459a:	60f8      	str	r0, [r7, #12]
 800459c:	4608      	mov	r0, r1
 800459e:	4611      	mov	r1, r2
 80045a0:	461a      	mov	r2, r3
 80045a2:	4603      	mov	r3, r0
 80045a4:	817b      	strh	r3, [r7, #10]
 80045a6:	460b      	mov	r3, r1
 80045a8:	813b      	strh	r3, [r7, #8]
 80045aa:	4613      	mov	r3, r2
 80045ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b20      	cmp	r3, #32
 80045b8:	f040 80fd 	bne.w	80047b6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80045bc:	6a3b      	ldr	r3, [r7, #32]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d002      	beq.n	80045c8 <HAL_I2C_Mem_Read+0x34>
 80045c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d105      	bne.n	80045d4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045ce:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e0f1      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d101      	bne.n	80045e2 <HAL_I2C_Mem_Read+0x4e>
 80045de:	2302      	movs	r3, #2
 80045e0:	e0ea      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80045ea:	f7ff fa23 	bl	8003a34 <HAL_GetTick>
 80045ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	9300      	str	r3, [sp, #0]
 80045f4:	2319      	movs	r3, #25
 80045f6:	2201      	movs	r2, #1
 80045f8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80045fc:	68f8      	ldr	r0, [r7, #12]
 80045fe:	f000 f95b 	bl	80048b8 <I2C_WaitOnFlagUntilTimeout>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d001      	beq.n	800460c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e0d5      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2222      	movs	r2, #34	@ 0x22
 8004610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2240      	movs	r2, #64	@ 0x40
 8004618:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2200      	movs	r2, #0
 8004620:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	6a3a      	ldr	r2, [r7, #32]
 8004626:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800462c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004634:	88f8      	ldrh	r0, [r7, #6]
 8004636:	893a      	ldrh	r2, [r7, #8]
 8004638:	8979      	ldrh	r1, [r7, #10]
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	9301      	str	r3, [sp, #4]
 800463e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004640:	9300      	str	r3, [sp, #0]
 8004642:	4603      	mov	r3, r0
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f000 f8bf 	bl	80047c8 <I2C_RequestMemoryRead>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d005      	beq.n	800465c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e0ad      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004660:	b29b      	uxth	r3, r3
 8004662:	2bff      	cmp	r3, #255	@ 0xff
 8004664:	d90e      	bls.n	8004684 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	22ff      	movs	r2, #255	@ 0xff
 800466a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004670:	b2da      	uxtb	r2, r3
 8004672:	8979      	ldrh	r1, [r7, #10]
 8004674:	4b52      	ldr	r3, [pc, #328]	@ (80047c0 <HAL_I2C_Mem_Read+0x22c>)
 8004676:	9300      	str	r3, [sp, #0]
 8004678:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	f000 fadf 	bl	8004c40 <I2C_TransferConfig>
 8004682:	e00f      	b.n	80046a4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004688:	b29a      	uxth	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004692:	b2da      	uxtb	r2, r3
 8004694:	8979      	ldrh	r1, [r7, #10]
 8004696:	4b4a      	ldr	r3, [pc, #296]	@ (80047c0 <HAL_I2C_Mem_Read+0x22c>)
 8004698:	9300      	str	r3, [sp, #0]
 800469a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800469e:	68f8      	ldr	r0, [r7, #12]
 80046a0:	f000 face 	bl	8004c40 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	9300      	str	r3, [sp, #0]
 80046a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046aa:	2200      	movs	r2, #0
 80046ac:	2104      	movs	r1, #4
 80046ae:	68f8      	ldr	r0, [r7, #12]
 80046b0:	f000 f902 	bl	80048b8 <I2C_WaitOnFlagUntilTimeout>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d001      	beq.n	80046be <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e07c      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c8:	b2d2      	uxtb	r2, r2
 80046ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d0:	1c5a      	adds	r2, r3, #1
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046da:	3b01      	subs	r3, #1
 80046dc:	b29a      	uxth	r2, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	3b01      	subs	r3, #1
 80046ea:	b29a      	uxth	r2, r3
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d034      	beq.n	8004764 <HAL_I2C_Mem_Read+0x1d0>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d130      	bne.n	8004764 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	9300      	str	r3, [sp, #0]
 8004706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004708:	2200      	movs	r2, #0
 800470a:	2180      	movs	r1, #128	@ 0x80
 800470c:	68f8      	ldr	r0, [r7, #12]
 800470e:	f000 f8d3 	bl	80048b8 <I2C_WaitOnFlagUntilTimeout>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d001      	beq.n	800471c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e04d      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004720:	b29b      	uxth	r3, r3
 8004722:	2bff      	cmp	r3, #255	@ 0xff
 8004724:	d90e      	bls.n	8004744 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	22ff      	movs	r2, #255	@ 0xff
 800472a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004730:	b2da      	uxtb	r2, r3
 8004732:	8979      	ldrh	r1, [r7, #10]
 8004734:	2300      	movs	r3, #0
 8004736:	9300      	str	r3, [sp, #0]
 8004738:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800473c:	68f8      	ldr	r0, [r7, #12]
 800473e:	f000 fa7f 	bl	8004c40 <I2C_TransferConfig>
 8004742:	e00f      	b.n	8004764 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004748:	b29a      	uxth	r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004752:	b2da      	uxtb	r2, r3
 8004754:	8979      	ldrh	r1, [r7, #10]
 8004756:	2300      	movs	r3, #0
 8004758:	9300      	str	r3, [sp, #0]
 800475a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f000 fa6e 	bl	8004c40 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004768:	b29b      	uxth	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d19a      	bne.n	80046a4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004772:	68f8      	ldr	r0, [r7, #12]
 8004774:	f000 f940 	bl	80049f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d001      	beq.n	8004782 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e01a      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	2220      	movs	r2, #32
 8004788:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	6859      	ldr	r1, [r3, #4]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	4b0b      	ldr	r3, [pc, #44]	@ (80047c4 <HAL_I2C_Mem_Read+0x230>)
 8004796:	400b      	ands	r3, r1
 8004798:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2220      	movs	r2, #32
 800479e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80047b2:	2300      	movs	r3, #0
 80047b4:	e000      	b.n	80047b8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80047b6:	2302      	movs	r3, #2
  }
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3718      	adds	r7, #24
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	80002400 	.word	0x80002400
 80047c4:	fe00e800 	.word	0xfe00e800

080047c8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b086      	sub	sp, #24
 80047cc:	af02      	add	r7, sp, #8
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	4608      	mov	r0, r1
 80047d2:	4611      	mov	r1, r2
 80047d4:	461a      	mov	r2, r3
 80047d6:	4603      	mov	r3, r0
 80047d8:	817b      	strh	r3, [r7, #10]
 80047da:	460b      	mov	r3, r1
 80047dc:	813b      	strh	r3, [r7, #8]
 80047de:	4613      	mov	r3, r2
 80047e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80047e2:	88fb      	ldrh	r3, [r7, #6]
 80047e4:	b2da      	uxtb	r2, r3
 80047e6:	8979      	ldrh	r1, [r7, #10]
 80047e8:	4b20      	ldr	r3, [pc, #128]	@ (800486c <I2C_RequestMemoryRead+0xa4>)
 80047ea:	9300      	str	r3, [sp, #0]
 80047ec:	2300      	movs	r3, #0
 80047ee:	68f8      	ldr	r0, [r7, #12]
 80047f0:	f000 fa26 	bl	8004c40 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047f4:	69fa      	ldr	r2, [r7, #28]
 80047f6:	69b9      	ldr	r1, [r7, #24]
 80047f8:	68f8      	ldr	r0, [r7, #12]
 80047fa:	f000 f8b6 	bl	800496a <I2C_WaitOnTXISFlagUntilTimeout>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d001      	beq.n	8004808 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e02c      	b.n	8004862 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004808:	88fb      	ldrh	r3, [r7, #6]
 800480a:	2b01      	cmp	r3, #1
 800480c:	d105      	bne.n	800481a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800480e:	893b      	ldrh	r3, [r7, #8]
 8004810:	b2da      	uxtb	r2, r3
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	629a      	str	r2, [r3, #40]	@ 0x28
 8004818:	e015      	b.n	8004846 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800481a:	893b      	ldrh	r3, [r7, #8]
 800481c:	0a1b      	lsrs	r3, r3, #8
 800481e:	b29b      	uxth	r3, r3
 8004820:	b2da      	uxtb	r2, r3
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004828:	69fa      	ldr	r2, [r7, #28]
 800482a:	69b9      	ldr	r1, [r7, #24]
 800482c:	68f8      	ldr	r0, [r7, #12]
 800482e:	f000 f89c 	bl	800496a <I2C_WaitOnTXISFlagUntilTimeout>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d001      	beq.n	800483c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	e012      	b.n	8004862 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800483c:	893b      	ldrh	r3, [r7, #8]
 800483e:	b2da      	uxtb	r2, r3
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	9300      	str	r3, [sp, #0]
 800484a:	69bb      	ldr	r3, [r7, #24]
 800484c:	2200      	movs	r2, #0
 800484e:	2140      	movs	r1, #64	@ 0x40
 8004850:	68f8      	ldr	r0, [r7, #12]
 8004852:	f000 f831 	bl	80048b8 <I2C_WaitOnFlagUntilTimeout>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d001      	beq.n	8004860 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e000      	b.n	8004862 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004860:	2300      	movs	r3, #0
}
 8004862:	4618      	mov	r0, r3
 8004864:	3710      	adds	r7, #16
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	80002000 	.word	0x80002000

08004870 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004870:	b480      	push	{r7}
 8004872:	b083      	sub	sp, #12
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	f003 0302 	and.w	r3, r3, #2
 8004882:	2b02      	cmp	r3, #2
 8004884:	d103      	bne.n	800488e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2200      	movs	r2, #0
 800488c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	699b      	ldr	r3, [r3, #24]
 8004894:	f003 0301 	and.w	r3, r3, #1
 8004898:	2b01      	cmp	r3, #1
 800489a:	d007      	beq.n	80048ac <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	699a      	ldr	r2, [r3, #24]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f042 0201 	orr.w	r2, r2, #1
 80048aa:	619a      	str	r2, [r3, #24]
  }
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	60f8      	str	r0, [r7, #12]
 80048c0:	60b9      	str	r1, [r7, #8]
 80048c2:	603b      	str	r3, [r7, #0]
 80048c4:	4613      	mov	r3, r2
 80048c6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048c8:	e03b      	b.n	8004942 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80048ca:	69ba      	ldr	r2, [r7, #24]
 80048cc:	6839      	ldr	r1, [r7, #0]
 80048ce:	68f8      	ldr	r0, [r7, #12]
 80048d0:	f000 f8d6 	bl	8004a80 <I2C_IsErrorOccurred>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d001      	beq.n	80048de <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e041      	b.n	8004962 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e4:	d02d      	beq.n	8004942 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048e6:	f7ff f8a5 	bl	8003a34 <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	683a      	ldr	r2, [r7, #0]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d302      	bcc.n	80048fc <I2C_WaitOnFlagUntilTimeout+0x44>
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d122      	bne.n	8004942 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	699a      	ldr	r2, [r3, #24]
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	4013      	ands	r3, r2
 8004906:	68ba      	ldr	r2, [r7, #8]
 8004908:	429a      	cmp	r2, r3
 800490a:	bf0c      	ite	eq
 800490c:	2301      	moveq	r3, #1
 800490e:	2300      	movne	r3, #0
 8004910:	b2db      	uxtb	r3, r3
 8004912:	461a      	mov	r2, r3
 8004914:	79fb      	ldrb	r3, [r7, #7]
 8004916:	429a      	cmp	r2, r3
 8004918:	d113      	bne.n	8004942 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800491e:	f043 0220 	orr.w	r2, r3, #32
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2220      	movs	r2, #32
 800492a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2200      	movs	r2, #0
 800493a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e00f      	b.n	8004962 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	699a      	ldr	r2, [r3, #24]
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	4013      	ands	r3, r2
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	429a      	cmp	r2, r3
 8004950:	bf0c      	ite	eq
 8004952:	2301      	moveq	r3, #1
 8004954:	2300      	movne	r3, #0
 8004956:	b2db      	uxtb	r3, r3
 8004958:	461a      	mov	r2, r3
 800495a:	79fb      	ldrb	r3, [r7, #7]
 800495c:	429a      	cmp	r2, r3
 800495e:	d0b4      	beq.n	80048ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3710      	adds	r7, #16
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b084      	sub	sp, #16
 800496e:	af00      	add	r7, sp, #0
 8004970:	60f8      	str	r0, [r7, #12]
 8004972:	60b9      	str	r1, [r7, #8]
 8004974:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004976:	e033      	b.n	80049e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	68b9      	ldr	r1, [r7, #8]
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f000 f87f 	bl	8004a80 <I2C_IsErrorOccurred>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d001      	beq.n	800498c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e031      	b.n	80049f0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004992:	d025      	beq.n	80049e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004994:	f7ff f84e 	bl	8003a34 <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	68ba      	ldr	r2, [r7, #8]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d302      	bcc.n	80049aa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d11a      	bne.n	80049e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	699b      	ldr	r3, [r3, #24]
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b02      	cmp	r3, #2
 80049b6:	d013      	beq.n	80049e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049bc:	f043 0220 	orr.w	r2, r3, #32
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2220      	movs	r2, #32
 80049c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e007      	b.n	80049f0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	f003 0302 	and.w	r3, r3, #2
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d1c4      	bne.n	8004978 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3710      	adds	r7, #16
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b084      	sub	sp, #16
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a04:	e02f      	b.n	8004a66 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	68b9      	ldr	r1, [r7, #8]
 8004a0a:	68f8      	ldr	r0, [r7, #12]
 8004a0c:	f000 f838 	bl	8004a80 <I2C_IsErrorOccurred>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d001      	beq.n	8004a1a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e02d      	b.n	8004a76 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a1a:	f7ff f80b 	bl	8003a34 <HAL_GetTick>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	68ba      	ldr	r2, [r7, #8]
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d302      	bcc.n	8004a30 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d11a      	bne.n	8004a66 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	699b      	ldr	r3, [r3, #24]
 8004a36:	f003 0320 	and.w	r3, r3, #32
 8004a3a:	2b20      	cmp	r3, #32
 8004a3c:	d013      	beq.n	8004a66 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a42:	f043 0220 	orr.w	r2, r3, #32
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2220      	movs	r2, #32
 8004a4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e007      	b.n	8004a76 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	f003 0320 	and.w	r3, r3, #32
 8004a70:	2b20      	cmp	r3, #32
 8004a72:	d1c8      	bne.n	8004a06 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3710      	adds	r7, #16
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
	...

08004a80 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b08a      	sub	sp, #40	@ 0x28
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	f003 0310 	and.w	r3, r3, #16
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d068      	beq.n	8004b7e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2210      	movs	r2, #16
 8004ab2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004ab4:	e049      	b.n	8004b4a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004abc:	d045      	beq.n	8004b4a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004abe:	f7fe ffb9 	bl	8003a34 <HAL_GetTick>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	68ba      	ldr	r2, [r7, #8]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d302      	bcc.n	8004ad4 <I2C_IsErrorOccurred+0x54>
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d13a      	bne.n	8004b4a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ade:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ae6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004af2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004af6:	d121      	bne.n	8004b3c <I2C_IsErrorOccurred+0xbc>
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004afe:	d01d      	beq.n	8004b3c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004b00:	7cfb      	ldrb	r3, [r7, #19]
 8004b02:	2b20      	cmp	r3, #32
 8004b04:	d01a      	beq.n	8004b3c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b14:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004b16:	f7fe ff8d 	bl	8003a34 <HAL_GetTick>
 8004b1a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b1c:	e00e      	b.n	8004b3c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004b1e:	f7fe ff89 	bl	8003a34 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b19      	cmp	r3, #25
 8004b2a:	d907      	bls.n	8004b3c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004b2c:	6a3b      	ldr	r3, [r7, #32]
 8004b2e:	f043 0320 	orr.w	r3, r3, #32
 8004b32:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004b3a:	e006      	b.n	8004b4a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	f003 0320 	and.w	r3, r3, #32
 8004b46:	2b20      	cmp	r3, #32
 8004b48:	d1e9      	bne.n	8004b1e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	f003 0320 	and.w	r3, r3, #32
 8004b54:	2b20      	cmp	r3, #32
 8004b56:	d003      	beq.n	8004b60 <I2C_IsErrorOccurred+0xe0>
 8004b58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d0aa      	beq.n	8004ab6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004b60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d103      	bne.n	8004b70 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2220      	movs	r2, #32
 8004b6e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004b70:	6a3b      	ldr	r3, [r7, #32]
 8004b72:	f043 0304 	orr.w	r3, r3, #4
 8004b76:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004b86:	69bb      	ldr	r3, [r7, #24]
 8004b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d00b      	beq.n	8004ba8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004b90:	6a3b      	ldr	r3, [r7, #32]
 8004b92:	f043 0301 	orr.w	r3, r3, #1
 8004b96:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ba0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00b      	beq.n	8004bca <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004bb2:	6a3b      	ldr	r3, [r7, #32]
 8004bb4:	f043 0308 	orr.w	r3, r3, #8
 8004bb8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004bc2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d00b      	beq.n	8004bec <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004bd4:	6a3b      	ldr	r3, [r7, #32]
 8004bd6:	f043 0302 	orr.w	r3, r3, #2
 8004bda:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004be4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004bec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d01c      	beq.n	8004c2e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f7ff fe3b 	bl	8004870 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	6859      	ldr	r1, [r3, #4]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	4b0d      	ldr	r3, [pc, #52]	@ (8004c3c <I2C_IsErrorOccurred+0x1bc>)
 8004c06:	400b      	ands	r3, r1
 8004c08:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c0e:	6a3b      	ldr	r3, [r7, #32]
 8004c10:	431a      	orrs	r2, r3
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2220      	movs	r2, #32
 8004c1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004c2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3728      	adds	r7, #40	@ 0x28
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	fe00e800 	.word	0xfe00e800

08004c40 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b087      	sub	sp, #28
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	607b      	str	r3, [r7, #4]
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	817b      	strh	r3, [r7, #10]
 8004c4e:	4613      	mov	r3, r2
 8004c50:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004c52:	897b      	ldrh	r3, [r7, #10]
 8004c54:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004c58:	7a7b      	ldrb	r3, [r7, #9]
 8004c5a:	041b      	lsls	r3, r3, #16
 8004c5c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004c60:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004c66:	6a3b      	ldr	r3, [r7, #32]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004c6e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	685a      	ldr	r2, [r3, #4]
 8004c76:	6a3b      	ldr	r3, [r7, #32]
 8004c78:	0d5b      	lsrs	r3, r3, #21
 8004c7a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004c7e:	4b08      	ldr	r3, [pc, #32]	@ (8004ca0 <I2C_TransferConfig+0x60>)
 8004c80:	430b      	orrs	r3, r1
 8004c82:	43db      	mvns	r3, r3
 8004c84:	ea02 0103 	and.w	r1, r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	430a      	orrs	r2, r1
 8004c90:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004c92:	bf00      	nop
 8004c94:	371c      	adds	r7, #28
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	03ff63ff 	.word	0x03ff63ff

08004ca4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b083      	sub	sp, #12
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b20      	cmp	r3, #32
 8004cb8:	d138      	bne.n	8004d2c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d101      	bne.n	8004cc8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004cc4:	2302      	movs	r3, #2
 8004cc6:	e032      	b.n	8004d2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2224      	movs	r2, #36	@ 0x24
 8004cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f022 0201 	bic.w	r2, r2, #1
 8004ce6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004cf6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	6819      	ldr	r1, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	683a      	ldr	r2, [r7, #0]
 8004d04:	430a      	orrs	r2, r1
 8004d06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f042 0201 	orr.w	r2, r2, #1
 8004d16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	e000      	b.n	8004d2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004d2c:	2302      	movs	r3, #2
  }
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	370c      	adds	r7, #12
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr

08004d3a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004d3a:	b480      	push	{r7}
 8004d3c:	b085      	sub	sp, #20
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
 8004d42:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	2b20      	cmp	r3, #32
 8004d4e:	d139      	bne.n	8004dc4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d101      	bne.n	8004d5e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004d5a:	2302      	movs	r3, #2
 8004d5c:	e033      	b.n	8004dc6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2201      	movs	r2, #1
 8004d62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2224      	movs	r2, #36	@ 0x24
 8004d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f022 0201 	bic.w	r2, r2, #1
 8004d7c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004d8c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	021b      	lsls	r3, r3, #8
 8004d92:	68fa      	ldr	r2, [r7, #12]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	68fa      	ldr	r2, [r7, #12]
 8004d9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f042 0201 	orr.w	r2, r2, #1
 8004dae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2220      	movs	r2, #32
 8004db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	e000      	b.n	8004dc6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004dc4:	2302      	movs	r3, #2
  }
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3714      	adds	r7, #20
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
	...

08004dd4 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b085      	sub	sp, #20
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8004ddc:	4b39      	ldr	r3, [pc, #228]	@ (8004ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004dde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004de0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004de4:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8004de6:	68ba      	ldr	r2, [r7, #8]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d10b      	bne.n	8004e06 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004df4:	d905      	bls.n	8004e02 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004df6:	4b33      	ldr	r3, [pc, #204]	@ (8004ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	4a32      	ldr	r2, [pc, #200]	@ (8004ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004dfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e00:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8004e02:	2300      	movs	r3, #0
 8004e04:	e057      	b.n	8004eb6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e0c:	d90a      	bls.n	8004e24 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8004e0e:	4b2d      	ldr	r3, [pc, #180]	@ (8004ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	4a2a      	ldr	r2, [pc, #168]	@ (8004ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004e1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e20:	60d3      	str	r3, [r2, #12]
 8004e22:	e007      	b.n	8004e34 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8004e24:	4b27      	ldr	r3, [pc, #156]	@ (8004ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004e26:	68db      	ldr	r3, [r3, #12]
 8004e28:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004e2c:	4925      	ldr	r1, [pc, #148]	@ (8004ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004e34:	4b24      	ldr	r3, [pc, #144]	@ (8004ec8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a24      	ldr	r2, [pc, #144]	@ (8004ecc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e3e:	099b      	lsrs	r3, r3, #6
 8004e40:	2232      	movs	r2, #50	@ 0x32
 8004e42:	fb02 f303 	mul.w	r3, r2, r3
 8004e46:	4a21      	ldr	r2, [pc, #132]	@ (8004ecc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004e48:	fba2 2303 	umull	r2, r3, r2, r3
 8004e4c:	099b      	lsrs	r3, r3, #6
 8004e4e:	3301      	adds	r3, #1
 8004e50:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004e52:	e002      	b.n	8004e5a <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	3b01      	subs	r3, #1
 8004e58:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004e5a:	4b1a      	ldr	r3, [pc, #104]	@ (8004ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d102      	bne.n	8004e6c <HAL_PWREx_ControlVoltageScaling+0x98>
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d1f3      	bne.n	8004e54 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d01b      	beq.n	8004eaa <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004e72:	4b15      	ldr	r3, [pc, #84]	@ (8004ec8 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a15      	ldr	r2, [pc, #84]	@ (8004ecc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004e78:	fba2 2303 	umull	r2, r3, r2, r3
 8004e7c:	099b      	lsrs	r3, r3, #6
 8004e7e:	2232      	movs	r2, #50	@ 0x32
 8004e80:	fb02 f303 	mul.w	r3, r2, r3
 8004e84:	4a11      	ldr	r2, [pc, #68]	@ (8004ecc <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004e86:	fba2 2303 	umull	r2, r3, r2, r3
 8004e8a:	099b      	lsrs	r3, r3, #6
 8004e8c:	3301      	adds	r3, #1
 8004e8e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004e90:	e002      	b.n	8004e98 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	3b01      	subs	r3, #1
 8004e96:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004e98:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec4 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d102      	bne.n	8004eaa <HAL_PWREx_ControlVoltageScaling+0xd6>
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d1f3      	bne.n	8004e92 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d101      	bne.n	8004eb4 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e000      	b.n	8004eb6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8004eb4:	2300      	movs	r3, #0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3714      	adds	r7, #20
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	46020800 	.word	0x46020800
 8004ec8:	20000010 	.word	0x20000010
 8004ecc:	10624dd3 	.word	0x10624dd3

08004ed0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8004ed4:	4b04      	ldr	r3, [pc, #16]	@ (8004ee8 <HAL_PWREx_GetVoltageRange+0x18>)
 8004ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	46020800 	.word	0x46020800

08004eec <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8004ef2:	f7fe fd9f 	bl	8003a34 <HAL_GetTick>
 8004ef6:	6078      	str	r0, [r7, #4]

  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSISON);
 8004ef8:	4b71      	ldr	r3, [pc, #452]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a70      	ldr	r2, [pc, #448]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004efe:	f043 0301 	orr.w	r3, r3, #1
 8004f02:	6013      	str	r3, [r2, #0]

  /* Insure MSIRDY bit is set before writing default MSIRANGE value */
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004f04:	e008      	b.n	8004f18 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f06:	f7fe fd95 	bl	8003a34 <HAL_GetTick>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	1ad3      	subs	r3, r2, r3
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d901      	bls.n	8004f18 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8004f14:	2303      	movs	r3, #3
 8004f16:	e0cf      	b.n	80050b8 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004f18:	4b69      	ldr	r3, [pc, #420]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0304 	and.w	r3, r3, #4
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d0f0      	beq.n	8004f06 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSISRANGE, RCC_MSIRANGE_4);
 8004f24:	4b66      	ldr	r3, [pc, #408]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004f2c:	4a64      	ldr	r2, [pc, #400]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f2e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004f32:	6093      	str	r3, [r2, #8]

  /* Set MSITRIM default value */
  WRITE_REG(RCC->ICSCR2, 0x00084210U);
 8004f34:	4b62      	ldr	r3, [pc, #392]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f36:	4a63      	ldr	r2, [pc, #396]	@ (80050c4 <HAL_RCC_DeInit+0x1d8>)
 8004f38:	60da      	str	r2, [r3, #12]

  /* Set MSIKRANGE default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIKRANGE, RCC_MSIKRANGE_4);
 8004f3a:	4b61      	ldr	r3, [pc, #388]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8004f42:	4a5f      	ldr	r2, [pc, #380]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f44:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004f48:	6093      	str	r3, [r2, #8]

  /* Set MSIRGSEL default value */
  MODIFY_REG(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL, 0x0U);
 8004f4a:	4b5d      	ldr	r3, [pc, #372]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	4a5c      	ldr	r2, [pc, #368]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f50:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004f54:	6093      	str	r3, [r2, #8]

  tickstart = HAL_GetTick();
 8004f56:	f7fe fd6d 	bl	8003a34 <HAL_GetTick>
 8004f5a:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR1);
 8004f5c:	4b58      	ldr	r3, [pc, #352]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	61da      	str	r2, [r3, #28]
  CLEAR_REG(RCC->CFGR2);
 8004f62:	4b57      	ldr	r3, [pc, #348]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f64:	2200      	movs	r2, #0
 8004f66:	621a      	str	r2, [r3, #32]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
 8004f68:	e00a      	b.n	8004f80 <HAL_RCC_DeInit+0x94>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f6a:	f7fe fd63 	bl	8003a34 <HAL_GetTick>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	1ad3      	subs	r3, r2, r3
 8004f74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d901      	bls.n	8004f80 <HAL_RCC_DeInit+0x94>
    {
      return HAL_TIMEOUT;
 8004f7c:	2303      	movs	r3, #3
 8004f7e:	e09b      	b.n	80050b8 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
 8004f80:	4b4f      	ldr	r3, [pc, #316]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f82:	69db      	ldr	r3, [r3, #28]
 8004f84:	f003 030c 	and.w	r3, r3, #12
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d1ee      	bne.n	8004f6a <HAL_RCC_DeInit+0x7e>
    }
  }

  /* Reset MSIKON, HSECSSON , HSEON, HSEBYP, HSION, HSIKERON, PLL1ON, PLL2ON, PLL3ON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_MSIKON | RCC_CR_MSIPLLSEL | RCC_CR_MSIPLLFAST | RCC_CR_MSIKERON | RCC_CR_CSSON | \
 8004f8c:	4b4c      	ldr	r3, [pc, #304]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	494b      	ldr	r1, [pc, #300]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f92:	4b4d      	ldr	r3, [pc, #308]	@ (80050c8 <HAL_RCC_DeInit+0x1dc>)
 8004f94:	4013      	ands	r3, r2
 8004f96:	600b      	str	r3, [r1, #0]
            RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON | RCC_CR_HSI48ON | \
            RCC_CR_HSEON | RCC_CR_SHSION);

  /* Reset HSEBYP & HSEEXT bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP | RCC_CR_HSEEXT);
 8004f98:	4b49      	ldr	r3, [pc, #292]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a48      	ldr	r2, [pc, #288]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004f9e:	f423 13a0 	bic.w	r3, r3, #1310720	@ 0x140000
 8004fa2:	6013      	str	r3, [r2, #0]

  tickstart = HAL_GetTick();
 8004fa4:	f7fe fd46 	bl	8003a34 <HAL_GetTick>
 8004fa8:	6078      	str	r0, [r7, #4]

  /* Clear PLL1ON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
 8004faa:	4b45      	ldr	r3, [pc, #276]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a44      	ldr	r2, [pc, #272]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004fb0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fb4:	6013      	str	r3, [r2, #0]

  /* Wait till PLL1 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004fb6:	e008      	b.n	8004fca <HAL_RCC_DeInit+0xde>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fb8:	f7fe fd3c 	bl	8003a34 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	2b02      	cmp	r3, #2
 8004fc4:	d901      	bls.n	8004fca <HAL_RCC_DeInit+0xde>
    {
      return HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	e076      	b.n	80050b8 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004fca:	4b3d      	ldr	r3, [pc, #244]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d1f0      	bne.n	8004fb8 <HAL_RCC_DeInit+0xcc>
    }
  }

  tickstart = HAL_GetTick();
 8004fd6:	f7fe fd2d 	bl	8003a34 <HAL_GetTick>
 8004fda:	6078      	str	r0, [r7, #4]

  /* Reset PLL2N bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
 8004fdc:	4b38      	ldr	r3, [pc, #224]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a37      	ldr	r2, [pc, #220]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004fe2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004fe6:	6013      	str	r3, [r2, #0]

  /* Wait till PLL2 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 8004fe8:	e008      	b.n	8004ffc <HAL_RCC_DeInit+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fea:	f7fe fd23 	bl	8003a34 <HAL_GetTick>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	2b02      	cmp	r3, #2
 8004ff6:	d901      	bls.n	8004ffc <HAL_RCC_DeInit+0x110>
    {
      return HAL_TIMEOUT;
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	e05d      	b.n	80050b8 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 8004ffc:	4b30      	ldr	r3, [pc, #192]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1f0      	bne.n	8004fea <HAL_RCC_DeInit+0xfe>
    }
  }

  tickstart = HAL_GetTick();
 8005008:	f7fe fd14 	bl	8003a34 <HAL_GetTick>
 800500c:	6078      	str	r0, [r7, #4]

  /* Reset PLL3 bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
 800500e:	4b2c      	ldr	r3, [pc, #176]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a2b      	ldr	r2, [pc, #172]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8005014:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005018:	6013      	str	r3, [r2, #0]

  /* Wait till PLL3 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 800501a:	e008      	b.n	800502e <HAL_RCC_DeInit+0x142>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800501c:	f7fe fd0a 	bl	8003a34 <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	2b02      	cmp	r3, #2
 8005028:	d901      	bls.n	800502e <HAL_RCC_DeInit+0x142>
    {
      return HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	e044      	b.n	80050b8 <HAL_RCC_DeInit+0x1cc>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 800502e:	4b24      	ldr	r3, [pc, #144]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d1f0      	bne.n	800501c <HAL_RCC_DeInit+0x130>
    }
  }

  /* Reset PLL1CFGR register */
  CLEAR_REG(RCC->PLL1CFGR);
 800503a:	4b21      	ldr	r3, [pc, #132]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 800503c:	2200      	movs	r2, #0
 800503e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLL1DIVR register */
  WRITE_REG(RCC->PLL1DIVR, PLLDIVR_RESET_VALUE);
 8005040:	4b1f      	ldr	r3, [pc, #124]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8005042:	4a22      	ldr	r2, [pc, #136]	@ (80050cc <HAL_RCC_DeInit+0x1e0>)
 8005044:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL1FRACR register */
  CLEAR_REG(RCC->PLL1FRACR);
 8005046:	4b1e      	ldr	r3, [pc, #120]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8005048:	2200      	movs	r2, #0
 800504a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2CFGR register */
  CLEAR_REG(RCC->PLL2CFGR);
 800504c:	4b1c      	ldr	r3, [pc, #112]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 800504e:	2200      	movs	r2, #0
 8005050:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset PLL2DIVR register */
  WRITE_REG(RCC->PLL2DIVR, PLLDIVR_RESET_VALUE);
 8005052:	4b1b      	ldr	r3, [pc, #108]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8005054:	4a1d      	ldr	r2, [pc, #116]	@ (80050cc <HAL_RCC_DeInit+0x1e0>)
 8005056:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Reset PLL2FRACR register */
  CLEAR_REG(RCC->PLL2FRACR);
 8005058:	4b19      	ldr	r3, [pc, #100]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 800505a:	2200      	movs	r2, #0
 800505c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3CFGR register */
  CLEAR_REG(RCC->PLL3CFGR);
 800505e:	4b18      	ldr	r3, [pc, #96]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8005060:	2200      	movs	r2, #0
 8005062:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset PLL3DIVR register */
  WRITE_REG(RCC->PLL3DIVR, PLLDIVR_RESET_VALUE);
 8005064:	4b16      	ldr	r3, [pc, #88]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8005066:	4a19      	ldr	r2, [pc, #100]	@ (80050cc <HAL_RCC_DeInit+0x1e0>)
 8005068:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset PLL3FRACR register */
  CLEAR_REG(RCC->PLL3FRACR);
 800506a:	4b15      	ldr	r3, [pc, #84]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 800506c:	2200      	movs	r2, #0
 800506e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 8005070:	4b13      	ldr	r3, [pc, #76]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8005072:	2200      	movs	r2, #0
 8005074:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupts flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 8005076:	4b12      	ldr	r3, [pc, #72]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8005078:	f04f 32ff 	mov.w	r2, #4294967295
 800507c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800507e:	4b10      	ldr	r3, [pc, #64]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8005080:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005084:	4a0e      	ldr	r2, [pc, #56]	@ (80050c0 <HAL_RCC_DeInit+0x1d4>)
 8005086:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800508a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 800508e:	4b10      	ldr	r3, [pc, #64]	@ (80050d0 <HAL_RCC_DeInit+0x1e4>)
 8005090:	4a10      	ldr	r2, [pc, #64]	@ (80050d4 <HAL_RCC_DeInit+0x1e8>)
 8005092:	601a      	str	r2, [r3, #0]

  /* Decreasing the number of wait states because of lower CPU frequency */

  /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 8005094:	4b10      	ldr	r3, [pc, #64]	@ (80050d8 <HAL_RCC_DeInit+0x1ec>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a0f      	ldr	r2, [pc, #60]	@ (80050d8 <HAL_RCC_DeInit+0x1ec>)
 800509a:	f023 030f 	bic.w	r3, r3, #15
 800509e:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 80050a0:	4b0d      	ldr	r3, [pc, #52]	@ (80050d8 <HAL_RCC_DeInit+0x1ec>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 030f 	and.w	r3, r3, #15
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d001      	beq.n	80050b0 <HAL_RCC_DeInit+0x1c4>
  {
    return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e003      	b.n	80050b8 <HAL_RCC_DeInit+0x1cc>
  }

  /* Adapt Systick interrupt period */
  return (HAL_InitTick(TICK_INT_PRIORITY));
 80050b0:	200f      	movs	r0, #15
 80050b2:	f7fe fc35 	bl	8003920 <HAL_InitTick>
 80050b6:	4603      	mov	r3, r0

}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3708      	adds	r7, #8
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}
 80050c0:	46020c00 	.word	0x46020c00
 80050c4:	00084210 	.word	0x00084210
 80050c8:	eaf6ac2d 	.word	0xeaf6ac2d
 80050cc:	01010280 	.word	0x01010280
 80050d0:	20000010 	.word	0x20000010
 80050d4:	003d0900 	.word	0x003d0900
 80050d8:	40022000 	.word	0x40022000

080050dc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b08e      	sub	sp, #56	@ 0x38
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80050e4:	2300      	movs	r3, #0
 80050e6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d102      	bne.n	80050f6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	f000 bec8 	b.w	8005e86 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050f6:	4b99      	ldr	r3, [pc, #612]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 80050f8:	69db      	ldr	r3, [r3, #28]
 80050fa:	f003 030c 	and.w	r3, r3, #12
 80050fe:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005100:	4b96      	ldr	r3, [pc, #600]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005104:	f003 0303 	and.w	r3, r3, #3
 8005108:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 0310 	and.w	r3, r3, #16
 8005112:	2b00      	cmp	r3, #0
 8005114:	f000 816c 	beq.w	80053f0 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800511a:	2b00      	cmp	r3, #0
 800511c:	d007      	beq.n	800512e <HAL_RCC_OscConfig+0x52>
 800511e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005120:	2b0c      	cmp	r3, #12
 8005122:	f040 80de 	bne.w	80052e2 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005128:	2b01      	cmp	r3, #1
 800512a:	f040 80da 	bne.w	80052e2 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	69db      	ldr	r3, [r3, #28]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d102      	bne.n	800513c <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	f000 bea5 	b.w	8005e86 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005140:	4b86      	ldr	r3, [pc, #536]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d004      	beq.n	8005156 <HAL_RCC_OscConfig+0x7a>
 800514c:	4b83      	ldr	r3, [pc, #524]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005154:	e005      	b.n	8005162 <HAL_RCC_OscConfig+0x86>
 8005156:	4b81      	ldr	r3, [pc, #516]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005158:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800515c:	041b      	lsls	r3, r3, #16
 800515e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005162:	4293      	cmp	r3, r2
 8005164:	d255      	bcs.n	8005212 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005168:	2b00      	cmp	r3, #0
 800516a:	d10a      	bne.n	8005182 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005170:	4618      	mov	r0, r3
 8005172:	f001 f99d 	bl	80064b0 <RCC_SetFlashLatencyFromMSIRange>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d002      	beq.n	8005182 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	f000 be82 	b.w	8005e86 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005182:	4b76      	ldr	r3, [pc, #472]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	4a75      	ldr	r2, [pc, #468]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005188:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800518c:	6093      	str	r3, [r2, #8]
 800518e:	4b73      	ldr	r3, [pc, #460]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519a:	4970      	ldr	r1, [pc, #448]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 800519c:	4313      	orrs	r3, r2
 800519e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80051a8:	d309      	bcc.n	80051be <HAL_RCC_OscConfig+0xe2>
 80051aa:	4b6c      	ldr	r3, [pc, #432]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	f023 021f 	bic.w	r2, r3, #31
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a1b      	ldr	r3, [r3, #32]
 80051b6:	4969      	ldr	r1, [pc, #420]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	60cb      	str	r3, [r1, #12]
 80051bc:	e07e      	b.n	80052bc <HAL_RCC_OscConfig+0x1e0>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	da0a      	bge.n	80051dc <HAL_RCC_OscConfig+0x100>
 80051c6:	4b65      	ldr	r3, [pc, #404]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a1b      	ldr	r3, [r3, #32]
 80051d2:	015b      	lsls	r3, r3, #5
 80051d4:	4961      	ldr	r1, [pc, #388]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 80051d6:	4313      	orrs	r3, r2
 80051d8:	60cb      	str	r3, [r1, #12]
 80051da:	e06f      	b.n	80052bc <HAL_RCC_OscConfig+0x1e0>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051e4:	d30a      	bcc.n	80051fc <HAL_RCC_OscConfig+0x120>
 80051e6:	4b5d      	ldr	r3, [pc, #372]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a1b      	ldr	r3, [r3, #32]
 80051f2:	029b      	lsls	r3, r3, #10
 80051f4:	4959      	ldr	r1, [pc, #356]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 80051f6:	4313      	orrs	r3, r2
 80051f8:	60cb      	str	r3, [r1, #12]
 80051fa:	e05f      	b.n	80052bc <HAL_RCC_OscConfig+0x1e0>
 80051fc:	4b57      	ldr	r3, [pc, #348]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	03db      	lsls	r3, r3, #15
 800520a:	4954      	ldr	r1, [pc, #336]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 800520c:	4313      	orrs	r3, r2
 800520e:	60cb      	str	r3, [r1, #12]
 8005210:	e054      	b.n	80052bc <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005212:	4b52      	ldr	r3, [pc, #328]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	4a51      	ldr	r2, [pc, #324]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005218:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800521c:	6093      	str	r3, [r2, #8]
 800521e:	4b4f      	ldr	r3, [pc, #316]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522a:	494c      	ldr	r1, [pc, #304]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 800522c:	4313      	orrs	r3, r2
 800522e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005234:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005238:	d309      	bcc.n	800524e <HAL_RCC_OscConfig+0x172>
 800523a:	4b48      	ldr	r3, [pc, #288]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	f023 021f 	bic.w	r2, r3, #31
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	4945      	ldr	r1, [pc, #276]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005248:	4313      	orrs	r3, r2
 800524a:	60cb      	str	r3, [r1, #12]
 800524c:	e028      	b.n	80052a0 <HAL_RCC_OscConfig+0x1c4>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005252:	2b00      	cmp	r3, #0
 8005254:	da0a      	bge.n	800526c <HAL_RCC_OscConfig+0x190>
 8005256:	4b41      	ldr	r3, [pc, #260]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6a1b      	ldr	r3, [r3, #32]
 8005262:	015b      	lsls	r3, r3, #5
 8005264:	493d      	ldr	r1, [pc, #244]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005266:	4313      	orrs	r3, r2
 8005268:	60cb      	str	r3, [r1, #12]
 800526a:	e019      	b.n	80052a0 <HAL_RCC_OscConfig+0x1c4>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005270:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005274:	d30a      	bcc.n	800528c <HAL_RCC_OscConfig+0x1b0>
 8005276:	4b39      	ldr	r3, [pc, #228]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6a1b      	ldr	r3, [r3, #32]
 8005282:	029b      	lsls	r3, r3, #10
 8005284:	4935      	ldr	r1, [pc, #212]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005286:	4313      	orrs	r3, r2
 8005288:	60cb      	str	r3, [r1, #12]
 800528a:	e009      	b.n	80052a0 <HAL_RCC_OscConfig+0x1c4>
 800528c:	4b33      	ldr	r3, [pc, #204]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6a1b      	ldr	r3, [r3, #32]
 8005298:	03db      	lsls	r3, r3, #15
 800529a:	4930      	ldr	r1, [pc, #192]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 800529c:	4313      	orrs	r3, r2
 800529e:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80052a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d10a      	bne.n	80052bc <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052aa:	4618      	mov	r0, r3
 80052ac:	f001 f900 	bl	80064b0 <RCC_SetFlashLatencyFromMSIRange>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d002      	beq.n	80052bc <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	f000 bde5 	b.w	8005e86 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80052bc:	f001 f8de 	bl	800647c <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80052c0:	4b27      	ldr	r3, [pc, #156]	@ (8005360 <HAL_RCC_OscConfig+0x284>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4618      	mov	r0, r3
 80052c6:	f7fe fb2b 	bl	8003920 <HAL_InitTick>
 80052ca:	4603      	mov	r3, r0
 80052cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80052d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f000 808a 	beq.w	80053ee <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80052da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80052de:	f000 bdd2 	b.w	8005e86 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	69db      	ldr	r3, [r3, #28]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d066      	beq.n	80053b8 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80052ea:	4b1c      	ldr	r3, [pc, #112]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a1b      	ldr	r2, [pc, #108]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 80052f0:	f043 0301 	orr.w	r3, r3, #1
 80052f4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80052f6:	f7fe fb9d 	bl	8003a34 <HAL_GetTick>
 80052fa:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80052fc:	e009      	b.n	8005312 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80052fe:	f7fe fb99 	bl	8003a34 <HAL_GetTick>
 8005302:	4602      	mov	r2, r0
 8005304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	2b02      	cmp	r3, #2
 800530a:	d902      	bls.n	8005312 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	f000 bdba 	b.w	8005e86 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005312:	4b12      	ldr	r3, [pc, #72]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0304 	and.w	r3, r3, #4
 800531a:	2b00      	cmp	r3, #0
 800531c:	d0ef      	beq.n	80052fe <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800531e:	4b0f      	ldr	r3, [pc, #60]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	4a0e      	ldr	r2, [pc, #56]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005324:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005328:	6093      	str	r3, [r2, #8]
 800532a:	4b0c      	ldr	r3, [pc, #48]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005336:	4909      	ldr	r1, [pc, #36]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005338:	4313      	orrs	r3, r2
 800533a:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005340:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005344:	d30e      	bcc.n	8005364 <HAL_RCC_OscConfig+0x288>
 8005346:	4b05      	ldr	r3, [pc, #20]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	f023 021f 	bic.w	r2, r3, #31
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a1b      	ldr	r3, [r3, #32]
 8005352:	4902      	ldr	r1, [pc, #8]	@ (800535c <HAL_RCC_OscConfig+0x280>)
 8005354:	4313      	orrs	r3, r2
 8005356:	60cb      	str	r3, [r1, #12]
 8005358:	e04a      	b.n	80053f0 <HAL_RCC_OscConfig+0x314>
 800535a:	bf00      	nop
 800535c:	46020c00 	.word	0x46020c00
 8005360:	20000014 	.word	0x20000014
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005368:	2b00      	cmp	r3, #0
 800536a:	da0a      	bge.n	8005382 <HAL_RCC_OscConfig+0x2a6>
 800536c:	4b98      	ldr	r3, [pc, #608]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a1b      	ldr	r3, [r3, #32]
 8005378:	015b      	lsls	r3, r3, #5
 800537a:	4995      	ldr	r1, [pc, #596]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 800537c:	4313      	orrs	r3, r2
 800537e:	60cb      	str	r3, [r1, #12]
 8005380:	e036      	b.n	80053f0 <HAL_RCC_OscConfig+0x314>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800538a:	d30a      	bcc.n	80053a2 <HAL_RCC_OscConfig+0x2c6>
 800538c:	4b90      	ldr	r3, [pc, #576]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 800538e:	68db      	ldr	r3, [r3, #12]
 8005390:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6a1b      	ldr	r3, [r3, #32]
 8005398:	029b      	lsls	r3, r3, #10
 800539a:	498d      	ldr	r1, [pc, #564]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 800539c:	4313      	orrs	r3, r2
 800539e:	60cb      	str	r3, [r1, #12]
 80053a0:	e026      	b.n	80053f0 <HAL_RCC_OscConfig+0x314>
 80053a2:	4b8b      	ldr	r3, [pc, #556]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a1b      	ldr	r3, [r3, #32]
 80053ae:	03db      	lsls	r3, r3, #15
 80053b0:	4987      	ldr	r1, [pc, #540]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 80053b2:	4313      	orrs	r3, r2
 80053b4:	60cb      	str	r3, [r1, #12]
 80053b6:	e01b      	b.n	80053f0 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80053b8:	4b85      	ldr	r3, [pc, #532]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a84      	ldr	r2, [pc, #528]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 80053be:	f023 0301 	bic.w	r3, r3, #1
 80053c2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80053c4:	f7fe fb36 	bl	8003a34 <HAL_GetTick>
 80053c8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80053ca:	e009      	b.n	80053e0 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80053cc:	f7fe fb32 	bl	8003a34 <HAL_GetTick>
 80053d0:	4602      	mov	r2, r0
 80053d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053d4:	1ad3      	subs	r3, r2, r3
 80053d6:	2b02      	cmp	r3, #2
 80053d8:	d902      	bls.n	80053e0 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80053da:	2303      	movs	r3, #3
 80053dc:	f000 bd53 	b.w	8005e86 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80053e0:	4b7b      	ldr	r3, [pc, #492]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0304 	and.w	r3, r3, #4
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d1ef      	bne.n	80053cc <HAL_RCC_OscConfig+0x2f0>
 80053ec:	e000      	b.n	80053f0 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80053ee:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 0301 	and.w	r3, r3, #1
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	f000 808b 	beq.w	8005514 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80053fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005400:	2b08      	cmp	r3, #8
 8005402:	d005      	beq.n	8005410 <HAL_RCC_OscConfig+0x334>
 8005404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005406:	2b0c      	cmp	r3, #12
 8005408:	d109      	bne.n	800541e <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800540a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800540c:	2b03      	cmp	r3, #3
 800540e:	d106      	bne.n	800541e <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d17d      	bne.n	8005514 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	f000 bd34 	b.w	8005e86 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005426:	d106      	bne.n	8005436 <HAL_RCC_OscConfig+0x35a>
 8005428:	4b69      	ldr	r3, [pc, #420]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a68      	ldr	r2, [pc, #416]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 800542e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005432:	6013      	str	r3, [r2, #0]
 8005434:	e041      	b.n	80054ba <HAL_RCC_OscConfig+0x3de>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800543e:	d112      	bne.n	8005466 <HAL_RCC_OscConfig+0x38a>
 8005440:	4b63      	ldr	r3, [pc, #396]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a62      	ldr	r2, [pc, #392]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 8005446:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800544a:	6013      	str	r3, [r2, #0]
 800544c:	4b60      	ldr	r3, [pc, #384]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a5f      	ldr	r2, [pc, #380]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 8005452:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005456:	6013      	str	r3, [r2, #0]
 8005458:	4b5d      	ldr	r3, [pc, #372]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a5c      	ldr	r2, [pc, #368]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 800545e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005462:	6013      	str	r3, [r2, #0]
 8005464:	e029      	b.n	80054ba <HAL_RCC_OscConfig+0x3de>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800546e:	d112      	bne.n	8005496 <HAL_RCC_OscConfig+0x3ba>
 8005470:	4b57      	ldr	r3, [pc, #348]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a56      	ldr	r2, [pc, #344]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 8005476:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800547a:	6013      	str	r3, [r2, #0]
 800547c:	4b54      	ldr	r3, [pc, #336]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a53      	ldr	r2, [pc, #332]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 8005482:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005486:	6013      	str	r3, [r2, #0]
 8005488:	4b51      	ldr	r3, [pc, #324]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a50      	ldr	r2, [pc, #320]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 800548e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005492:	6013      	str	r3, [r2, #0]
 8005494:	e011      	b.n	80054ba <HAL_RCC_OscConfig+0x3de>
 8005496:	4b4e      	ldr	r3, [pc, #312]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a4d      	ldr	r2, [pc, #308]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 800549c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054a0:	6013      	str	r3, [r2, #0]
 80054a2:	4b4b      	ldr	r3, [pc, #300]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a4a      	ldr	r2, [pc, #296]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 80054a8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054ac:	6013      	str	r3, [r2, #0]
 80054ae:	4b48      	ldr	r3, [pc, #288]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a47      	ldr	r2, [pc, #284]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 80054b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80054b8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d014      	beq.n	80054ec <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80054c2:	f7fe fab7 	bl	8003a34 <HAL_GetTick>
 80054c6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054c8:	e009      	b.n	80054de <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054ca:	f7fe fab3 	bl	8003a34 <HAL_GetTick>
 80054ce:	4602      	mov	r2, r0
 80054d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d2:	1ad3      	subs	r3, r2, r3
 80054d4:	2b64      	cmp	r3, #100	@ 0x64
 80054d6:	d902      	bls.n	80054de <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80054d8:	2303      	movs	r3, #3
 80054da:	f000 bcd4 	b.w	8005e86 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054de:	4b3c      	ldr	r3, [pc, #240]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d0ef      	beq.n	80054ca <HAL_RCC_OscConfig+0x3ee>
 80054ea:	e013      	b.n	8005514 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80054ec:	f7fe faa2 	bl	8003a34 <HAL_GetTick>
 80054f0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054f2:	e009      	b.n	8005508 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054f4:	f7fe fa9e 	bl	8003a34 <HAL_GetTick>
 80054f8:	4602      	mov	r2, r0
 80054fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	2b64      	cmp	r3, #100	@ 0x64
 8005500:	d902      	bls.n	8005508 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	f000 bcbf 	b.w	8005e86 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005508:	4b31      	ldr	r3, [pc, #196]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d1ef      	bne.n	80054f4 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b00      	cmp	r3, #0
 800551e:	d05f      	beq.n	80055e0 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005522:	2b04      	cmp	r3, #4
 8005524:	d005      	beq.n	8005532 <HAL_RCC_OscConfig+0x456>
 8005526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005528:	2b0c      	cmp	r3, #12
 800552a:	d114      	bne.n	8005556 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800552c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800552e:	2b02      	cmp	r3, #2
 8005530:	d111      	bne.n	8005556 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d102      	bne.n	8005540 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	f000 bca3 	b.w	8005e86 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8005540:	4b23      	ldr	r3, [pc, #140]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	691b      	ldr	r3, [r3, #16]
 800554c:	041b      	lsls	r3, r3, #16
 800554e:	4920      	ldr	r1, [pc, #128]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 8005550:	4313      	orrs	r3, r2
 8005552:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005554:	e044      	b.n	80055e0 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d024      	beq.n	80055a8 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800555e:	4b1c      	ldr	r3, [pc, #112]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a1b      	ldr	r2, [pc, #108]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 8005564:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005568:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800556a:	f7fe fa63 	bl	8003a34 <HAL_GetTick>
 800556e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005570:	e009      	b.n	8005586 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005572:	f7fe fa5f 	bl	8003a34 <HAL_GetTick>
 8005576:	4602      	mov	r2, r0
 8005578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	2b02      	cmp	r3, #2
 800557e:	d902      	bls.n	8005586 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005580:	2303      	movs	r3, #3
 8005582:	f000 bc80 	b.w	8005e86 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005586:	4b12      	ldr	r3, [pc, #72]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800558e:	2b00      	cmp	r3, #0
 8005590:	d0ef      	beq.n	8005572 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8005592:	4b0f      	ldr	r3, [pc, #60]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	691b      	ldr	r3, [r3, #16]
 800559e:	041b      	lsls	r3, r3, #16
 80055a0:	490b      	ldr	r1, [pc, #44]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 80055a2:	4313      	orrs	r3, r2
 80055a4:	610b      	str	r3, [r1, #16]
 80055a6:	e01b      	b.n	80055e0 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80055a8:	4b09      	ldr	r3, [pc, #36]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a08      	ldr	r2, [pc, #32]	@ (80055d0 <HAL_RCC_OscConfig+0x4f4>)
 80055ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055b2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80055b4:	f7fe fa3e 	bl	8003a34 <HAL_GetTick>
 80055b8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055ba:	e00b      	b.n	80055d4 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055bc:	f7fe fa3a 	bl	8003a34 <HAL_GetTick>
 80055c0:	4602      	mov	r2, r0
 80055c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c4:	1ad3      	subs	r3, r2, r3
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	d904      	bls.n	80055d4 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	f000 bc5b 	b.w	8005e86 <HAL_RCC_OscConfig+0xdaa>
 80055d0:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055d4:	4baf      	ldr	r3, [pc, #700]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1ed      	bne.n	80055bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0308 	and.w	r3, r3, #8
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	f000 80c8 	beq.w	800577e <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80055ee:	2300      	movs	r3, #0
 80055f0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055f4:	4ba7      	ldr	r3, [pc, #668]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 80055f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055fa:	f003 0304 	and.w	r3, r3, #4
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d111      	bne.n	8005626 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005602:	4ba4      	ldr	r3, [pc, #656]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005604:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005608:	4aa2      	ldr	r2, [pc, #648]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 800560a:	f043 0304 	orr.w	r3, r3, #4
 800560e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005612:	4ba0      	ldr	r3, [pc, #640]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005614:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005618:	f003 0304 	and.w	r3, r3, #4
 800561c:	617b      	str	r3, [r7, #20]
 800561e:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8005620:	2301      	movs	r3, #1
 8005622:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005626:	4b9c      	ldr	r3, [pc, #624]	@ (8005898 <HAL_RCC_OscConfig+0x7bc>)
 8005628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800562a:	f003 0301 	and.w	r3, r3, #1
 800562e:	2b00      	cmp	r3, #0
 8005630:	d119      	bne.n	8005666 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005632:	4b99      	ldr	r3, [pc, #612]	@ (8005898 <HAL_RCC_OscConfig+0x7bc>)
 8005634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005636:	4a98      	ldr	r2, [pc, #608]	@ (8005898 <HAL_RCC_OscConfig+0x7bc>)
 8005638:	f043 0301 	orr.w	r3, r3, #1
 800563c:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800563e:	f7fe f9f9 	bl	8003a34 <HAL_GetTick>
 8005642:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005644:	e009      	b.n	800565a <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005646:	f7fe f9f5 	bl	8003a34 <HAL_GetTick>
 800564a:	4602      	mov	r2, r0
 800564c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564e:	1ad3      	subs	r3, r2, r3
 8005650:	2b02      	cmp	r3, #2
 8005652:	d902      	bls.n	800565a <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8005654:	2303      	movs	r3, #3
 8005656:	f000 bc16 	b.w	8005e86 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800565a:	4b8f      	ldr	r3, [pc, #572]	@ (8005898 <HAL_RCC_OscConfig+0x7bc>)
 800565c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800565e:	f003 0301 	and.w	r3, r3, #1
 8005662:	2b00      	cmp	r3, #0
 8005664:	d0ef      	beq.n	8005646 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	695b      	ldr	r3, [r3, #20]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d05f      	beq.n	800572e <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800566e:	4b89      	ldr	r3, [pc, #548]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005670:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005674:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	699a      	ldr	r2, [r3, #24]
 800567a:	6a3b      	ldr	r3, [r7, #32]
 800567c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005680:	429a      	cmp	r2, r3
 8005682:	d037      	beq.n	80056f4 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8005684:	6a3b      	ldr	r3, [r7, #32]
 8005686:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d006      	beq.n	800569c <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 800568e:	6a3b      	ldr	r3, [r7, #32]
 8005690:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8005694:	2b00      	cmp	r3, #0
 8005696:	d101      	bne.n	800569c <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	e3f4      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 800569c:	6a3b      	ldr	r3, [r7, #32]
 800569e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d01b      	beq.n	80056de <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80056a6:	4b7b      	ldr	r3, [pc, #492]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 80056a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056ac:	4a79      	ldr	r2, [pc, #484]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 80056ae:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80056b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80056b6:	f7fe f9bd 	bl	8003a34 <HAL_GetTick>
 80056ba:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80056bc:	e008      	b.n	80056d0 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056be:	f7fe f9b9 	bl	8003a34 <HAL_GetTick>
 80056c2:	4602      	mov	r2, r0
 80056c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	2b05      	cmp	r3, #5
 80056ca:	d901      	bls.n	80056d0 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80056cc:	2303      	movs	r3, #3
 80056ce:	e3da      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80056d0:	4b70      	ldr	r3, [pc, #448]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 80056d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1ef      	bne.n	80056be <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80056de:	4b6d      	ldr	r3, [pc, #436]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 80056e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056e4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	699b      	ldr	r3, [r3, #24]
 80056ec:	4969      	ldr	r1, [pc, #420]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 80056ee:	4313      	orrs	r3, r2
 80056f0:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 80056f4:	4b67      	ldr	r3, [pc, #412]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 80056f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056fa:	4a66      	ldr	r2, [pc, #408]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 80056fc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005700:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005704:	f7fe f996 	bl	8003a34 <HAL_GetTick>
 8005708:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800570a:	e008      	b.n	800571e <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800570c:	f7fe f992 	bl	8003a34 <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	2b05      	cmp	r3, #5
 8005718:	d901      	bls.n	800571e <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	e3b3      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800571e:	4b5d      	ldr	r3, [pc, #372]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005720:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005724:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d0ef      	beq.n	800570c <HAL_RCC_OscConfig+0x630>
 800572c:	e01b      	b.n	8005766 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800572e:	4b59      	ldr	r3, [pc, #356]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005730:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005734:	4a57      	ldr	r2, [pc, #348]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005736:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800573a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800573e:	f7fe f979 	bl	8003a34 <HAL_GetTick>
 8005742:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005744:	e008      	b.n	8005758 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005746:	f7fe f975 	bl	8003a34 <HAL_GetTick>
 800574a:	4602      	mov	r2, r0
 800574c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	2b05      	cmp	r3, #5
 8005752:	d901      	bls.n	8005758 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8005754:	2303      	movs	r3, #3
 8005756:	e396      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005758:	4b4e      	ldr	r3, [pc, #312]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 800575a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800575e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005762:	2b00      	cmp	r3, #0
 8005764:	d1ef      	bne.n	8005746 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005766:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800576a:	2b01      	cmp	r3, #1
 800576c:	d107      	bne.n	800577e <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800576e:	4b49      	ldr	r3, [pc, #292]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005770:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005774:	4a47      	ldr	r2, [pc, #284]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005776:	f023 0304 	bic.w	r3, r3, #4
 800577a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0304 	and.w	r3, r3, #4
 8005786:	2b00      	cmp	r3, #0
 8005788:	f000 8111 	beq.w	80059ae <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 800578c:	2300      	movs	r3, #0
 800578e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005792:	4b40      	ldr	r3, [pc, #256]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005794:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005798:	f003 0304 	and.w	r3, r3, #4
 800579c:	2b00      	cmp	r3, #0
 800579e:	d111      	bne.n	80057c4 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057a0:	4b3c      	ldr	r3, [pc, #240]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 80057a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057a6:	4a3b      	ldr	r2, [pc, #236]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 80057a8:	f043 0304 	orr.w	r3, r3, #4
 80057ac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80057b0:	4b38      	ldr	r3, [pc, #224]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 80057b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057b6:	f003 0304 	and.w	r3, r3, #4
 80057ba:	613b      	str	r3, [r7, #16]
 80057bc:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80057be:	2301      	movs	r3, #1
 80057c0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80057c4:	4b34      	ldr	r3, [pc, #208]	@ (8005898 <HAL_RCC_OscConfig+0x7bc>)
 80057c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057c8:	f003 0301 	and.w	r3, r3, #1
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d118      	bne.n	8005802 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80057d0:	4b31      	ldr	r3, [pc, #196]	@ (8005898 <HAL_RCC_OscConfig+0x7bc>)
 80057d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d4:	4a30      	ldr	r2, [pc, #192]	@ (8005898 <HAL_RCC_OscConfig+0x7bc>)
 80057d6:	f043 0301 	orr.w	r3, r3, #1
 80057da:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057dc:	f7fe f92a 	bl	8003a34 <HAL_GetTick>
 80057e0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80057e2:	e008      	b.n	80057f6 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057e4:	f7fe f926 	bl	8003a34 <HAL_GetTick>
 80057e8:	4602      	mov	r2, r0
 80057ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d901      	bls.n	80057f6 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e347      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80057f6:	4b28      	ldr	r3, [pc, #160]	@ (8005898 <HAL_RCC_OscConfig+0x7bc>)
 80057f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057fa:	f003 0301 	and.w	r3, r3, #1
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d0f0      	beq.n	80057e4 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	2b00      	cmp	r3, #0
 800580c:	d01f      	beq.n	800584e <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	f003 0304 	and.w	r3, r3, #4
 8005816:	2b00      	cmp	r3, #0
 8005818:	d010      	beq.n	800583c <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800581a:	4b1e      	ldr	r3, [pc, #120]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 800581c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005820:	4a1c      	ldr	r2, [pc, #112]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005822:	f043 0304 	orr.w	r3, r3, #4
 8005826:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800582a:	4b1a      	ldr	r3, [pc, #104]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 800582c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005830:	4a18      	ldr	r2, [pc, #96]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005832:	f043 0301 	orr.w	r3, r3, #1
 8005836:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800583a:	e018      	b.n	800586e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800583c:	4b15      	ldr	r3, [pc, #84]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 800583e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005842:	4a14      	ldr	r2, [pc, #80]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005844:	f043 0301 	orr.w	r3, r3, #1
 8005848:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800584c:	e00f      	b.n	800586e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800584e:	4b11      	ldr	r3, [pc, #68]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005850:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005854:	4a0f      	ldr	r2, [pc, #60]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005856:	f023 0301 	bic.w	r3, r3, #1
 800585a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800585e:	4b0d      	ldr	r3, [pc, #52]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005860:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005864:	4a0b      	ldr	r2, [pc, #44]	@ (8005894 <HAL_RCC_OscConfig+0x7b8>)
 8005866:	f023 0304 	bic.w	r3, r3, #4
 800586a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d057      	beq.n	8005926 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8005876:	f7fe f8dd 	bl	8003a34 <HAL_GetTick>
 800587a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800587c:	e00e      	b.n	800589c <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800587e:	f7fe f8d9 	bl	8003a34 <HAL_GetTick>
 8005882:	4602      	mov	r2, r0
 8005884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	f241 3288 	movw	r2, #5000	@ 0x1388
 800588c:	4293      	cmp	r3, r2
 800588e:	d905      	bls.n	800589c <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8005890:	2303      	movs	r3, #3
 8005892:	e2f8      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
 8005894:	46020c00 	.word	0x46020c00
 8005898:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800589c:	4b9c      	ldr	r3, [pc, #624]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 800589e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058a2:	f003 0302 	and.w	r3, r3, #2
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d0e9      	beq.n	800587e <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d01b      	beq.n	80058ee <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80058b6:	4b96      	ldr	r3, [pc, #600]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 80058b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058bc:	4a94      	ldr	r2, [pc, #592]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 80058be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80058c6:	e00a      	b.n	80058de <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058c8:	f7fe f8b4 	bl	8003a34 <HAL_GetTick>
 80058cc:	4602      	mov	r2, r0
 80058ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d901      	bls.n	80058de <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80058da:	2303      	movs	r3, #3
 80058dc:	e2d3      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80058de:	4b8c      	ldr	r3, [pc, #560]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 80058e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d0ed      	beq.n	80058c8 <HAL_RCC_OscConfig+0x7ec>
 80058ec:	e053      	b.n	8005996 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80058ee:	4b88      	ldr	r3, [pc, #544]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 80058f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058f4:	4a86      	ldr	r2, [pc, #536]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 80058f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058fa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80058fe:	e00a      	b.n	8005916 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005900:	f7fe f898 	bl	8003a34 <HAL_GetTick>
 8005904:	4602      	mov	r2, r0
 8005906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800590e:	4293      	cmp	r3, r2
 8005910:	d901      	bls.n	8005916 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e2b7      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005916:	4b7e      	ldr	r3, [pc, #504]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005918:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800591c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005920:	2b00      	cmp	r3, #0
 8005922:	d1ed      	bne.n	8005900 <HAL_RCC_OscConfig+0x824>
 8005924:	e037      	b.n	8005996 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8005926:	f7fe f885 	bl	8003a34 <HAL_GetTick>
 800592a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800592c:	e00a      	b.n	8005944 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800592e:	f7fe f881 	bl	8003a34 <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	f241 3288 	movw	r2, #5000	@ 0x1388
 800593c:	4293      	cmp	r3, r2
 800593e:	d901      	bls.n	8005944 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e2a0      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005944:	4b72      	ldr	r3, [pc, #456]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005946:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800594a:	f003 0302 	and.w	r3, r3, #2
 800594e:	2b00      	cmp	r3, #0
 8005950:	d1ed      	bne.n	800592e <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8005952:	4b6f      	ldr	r3, [pc, #444]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005954:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005958:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800595c:	2b00      	cmp	r3, #0
 800595e:	d01a      	beq.n	8005996 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005960:	4b6b      	ldr	r3, [pc, #428]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005962:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005966:	4a6a      	ldr	r2, [pc, #424]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005968:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800596c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005970:	e00a      	b.n	8005988 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005972:	f7fe f85f 	bl	8003a34 <HAL_GetTick>
 8005976:	4602      	mov	r2, r0
 8005978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800597a:	1ad3      	subs	r3, r2, r3
 800597c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005980:	4293      	cmp	r3, r2
 8005982:	d901      	bls.n	8005988 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e27e      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005988:	4b61      	ldr	r3, [pc, #388]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 800598a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800598e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005992:	2b00      	cmp	r3, #0
 8005994:	d1ed      	bne.n	8005972 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005996:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800599a:	2b01      	cmp	r3, #1
 800599c:	d107      	bne.n	80059ae <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800599e:	4b5c      	ldr	r3, [pc, #368]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 80059a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059a4:	4a5a      	ldr	r2, [pc, #360]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 80059a6:	f023 0304 	bic.w	r3, r3, #4
 80059aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 0320 	and.w	r3, r3, #32
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d036      	beq.n	8005a28 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d019      	beq.n	80059f6 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80059c2:	4b53      	ldr	r3, [pc, #332]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a52      	ldr	r2, [pc, #328]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 80059c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80059cc:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80059ce:	f7fe f831 	bl	8003a34 <HAL_GetTick>
 80059d2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80059d4:	e008      	b.n	80059e8 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059d6:	f7fe f82d 	bl	8003a34 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d901      	bls.n	80059e8 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 80059e4:	2303      	movs	r3, #3
 80059e6:	e24e      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80059e8:	4b49      	ldr	r3, [pc, #292]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d0f0      	beq.n	80059d6 <HAL_RCC_OscConfig+0x8fa>
 80059f4:	e018      	b.n	8005a28 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80059f6:	4b46      	ldr	r3, [pc, #280]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a45      	ldr	r2, [pc, #276]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 80059fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a00:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005a02:	f7fe f817 	bl	8003a34 <HAL_GetTick>
 8005a06:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005a08:	e008      	b.n	8005a1c <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a0a:	f7fe f813 	bl	8003a34 <HAL_GetTick>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a12:	1ad3      	subs	r3, r2, r3
 8005a14:	2b02      	cmp	r3, #2
 8005a16:	d901      	bls.n	8005a1c <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8005a18:	2303      	movs	r3, #3
 8005a1a:	e234      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005a1c:	4b3c      	ldr	r3, [pc, #240]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d1f0      	bne.n	8005a0a <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d036      	beq.n	8005aa2 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d019      	beq.n	8005a70 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8005a3c:	4b34      	ldr	r3, [pc, #208]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a33      	ldr	r2, [pc, #204]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005a42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005a46:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005a48:	f7fd fff4 	bl	8003a34 <HAL_GetTick>
 8005a4c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8005a4e:	e008      	b.n	8005a62 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8005a50:	f7fd fff0 	bl	8003a34 <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d901      	bls.n	8005a62 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e211      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8005a62:	4b2b      	ldr	r3, [pc, #172]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d0f0      	beq.n	8005a50 <HAL_RCC_OscConfig+0x974>
 8005a6e:	e018      	b.n	8005aa2 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8005a70:	4b27      	ldr	r3, [pc, #156]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a26      	ldr	r2, [pc, #152]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005a76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a7a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005a7c:	f7fd ffda 	bl	8003a34 <HAL_GetTick>
 8005a80:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8005a82:	e008      	b.n	8005a96 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8005a84:	f7fd ffd6 	bl	8003a34 <HAL_GetTick>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e1f7      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8005a96:	4b1e      	ldr	r3, [pc, #120]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d1f0      	bne.n	8005a84 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d07f      	beq.n	8005bae <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d062      	beq.n	8005b7c <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8005ab6:	4b16      	ldr	r3, [pc, #88]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	4a15      	ldr	r2, [pc, #84]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005abc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005ac0:	6093      	str	r3, [r2, #8]
 8005ac2:	4b13      	ldr	r3, [pc, #76]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ace:	4910      	ldr	r1, [pc, #64]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005adc:	d309      	bcc.n	8005af2 <HAL_RCC_OscConfig+0xa16>
 8005ade:	4b0c      	ldr	r3, [pc, #48]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005ae0:	68db      	ldr	r3, [r3, #12]
 8005ae2:	f023 021f 	bic.w	r2, r3, #31
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a1b      	ldr	r3, [r3, #32]
 8005aea:	4909      	ldr	r1, [pc, #36]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005aec:	4313      	orrs	r3, r2
 8005aee:	60cb      	str	r3, [r1, #12]
 8005af0:	e02a      	b.n	8005b48 <HAL_RCC_OscConfig+0xa6c>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	da0c      	bge.n	8005b14 <HAL_RCC_OscConfig+0xa38>
 8005afa:	4b05      	ldr	r3, [pc, #20]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a1b      	ldr	r3, [r3, #32]
 8005b06:	015b      	lsls	r3, r3, #5
 8005b08:	4901      	ldr	r1, [pc, #4]	@ (8005b10 <HAL_RCC_OscConfig+0xa34>)
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	60cb      	str	r3, [r1, #12]
 8005b0e:	e01b      	b.n	8005b48 <HAL_RCC_OscConfig+0xa6c>
 8005b10:	46020c00 	.word	0x46020c00
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b1c:	d30a      	bcc.n	8005b34 <HAL_RCC_OscConfig+0xa58>
 8005b1e:	4ba1      	ldr	r3, [pc, #644]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	029b      	lsls	r3, r3, #10
 8005b2c:	499d      	ldr	r1, [pc, #628]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	60cb      	str	r3, [r1, #12]
 8005b32:	e009      	b.n	8005b48 <HAL_RCC_OscConfig+0xa6c>
 8005b34:	4b9b      	ldr	r3, [pc, #620]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005b36:	68db      	ldr	r3, [r3, #12]
 8005b38:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a1b      	ldr	r3, [r3, #32]
 8005b40:	03db      	lsls	r3, r3, #15
 8005b42:	4998      	ldr	r1, [pc, #608]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005b44:	4313      	orrs	r3, r2
 8005b46:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8005b48:	4b96      	ldr	r3, [pc, #600]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a95      	ldr	r2, [pc, #596]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005b4e:	f043 0310 	orr.w	r3, r3, #16
 8005b52:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005b54:	f7fd ff6e 	bl	8003a34 <HAL_GetTick>
 8005b58:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005b5a:	e008      	b.n	8005b6e <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005b5c:	f7fd ff6a 	bl	8003a34 <HAL_GetTick>
 8005b60:	4602      	mov	r2, r0
 8005b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	2b02      	cmp	r3, #2
 8005b68:	d901      	bls.n	8005b6e <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e18b      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005b6e:	4b8d      	ldr	r3, [pc, #564]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 0320 	and.w	r3, r3, #32
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d0f0      	beq.n	8005b5c <HAL_RCC_OscConfig+0xa80>
 8005b7a:	e018      	b.n	8005bae <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8005b7c:	4b89      	ldr	r3, [pc, #548]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a88      	ldr	r2, [pc, #544]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005b82:	f023 0310 	bic.w	r3, r3, #16
 8005b86:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005b88:	f7fd ff54 	bl	8003a34 <HAL_GetTick>
 8005b8c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8005b8e:	e008      	b.n	8005ba2 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005b90:	f7fd ff50 	bl	8003a34 <HAL_GetTick>
 8005b94:	4602      	mov	r2, r0
 8005b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b98:	1ad3      	subs	r3, r2, r3
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d901      	bls.n	8005ba2 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	e171      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8005ba2:	4b80      	ldr	r3, [pc, #512]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 0320 	and.w	r3, r3, #32
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d1f0      	bne.n	8005b90 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	f000 8166 	beq.w	8005e84 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005bbe:	4b79      	ldr	r3, [pc, #484]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005bc0:	69db      	ldr	r3, [r3, #28]
 8005bc2:	f003 030c 	and.w	r3, r3, #12
 8005bc6:	2b0c      	cmp	r3, #12
 8005bc8:	f000 80f2 	beq.w	8005db0 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bd0:	2b02      	cmp	r3, #2
 8005bd2:	f040 80c5 	bne.w	8005d60 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005bd6:	4b73      	ldr	r3, [pc, #460]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a72      	ldr	r2, [pc, #456]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005bdc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005be0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005be2:	f7fd ff27 	bl	8003a34 <HAL_GetTick>
 8005be6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005be8:	e008      	b.n	8005bfc <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bea:	f7fd ff23 	bl	8003a34 <HAL_GetTick>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	d901      	bls.n	8005bfc <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	e144      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005bfc:	4b69      	ldr	r3, [pc, #420]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d1f0      	bne.n	8005bea <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c08:	4b66      	ldr	r3, [pc, #408]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005c0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c0e:	f003 0304 	and.w	r3, r3, #4
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d111      	bne.n	8005c3a <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8005c16:	4b63      	ldr	r3, [pc, #396]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005c18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c1c:	4a61      	ldr	r2, [pc, #388]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005c1e:	f043 0304 	orr.w	r3, r3, #4
 8005c22:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005c26:	4b5f      	ldr	r3, [pc, #380]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005c28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c2c:	f003 0304 	and.w	r3, r3, #4
 8005c30:	60fb      	str	r3, [r7, #12]
 8005c32:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8005c34:	2301      	movs	r3, #1
 8005c36:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8005c3a:	4b5b      	ldr	r3, [pc, #364]	@ (8005da8 <HAL_RCC_OscConfig+0xccc>)
 8005c3c:	68db      	ldr	r3, [r3, #12]
 8005c3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c42:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c46:	d102      	bne.n	8005c4e <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005c4e:	4b56      	ldr	r3, [pc, #344]	@ (8005da8 <HAL_RCC_OscConfig+0xccc>)
 8005c50:	68db      	ldr	r3, [r3, #12]
 8005c52:	4a55      	ldr	r2, [pc, #340]	@ (8005da8 <HAL_RCC_OscConfig+0xccc>)
 8005c54:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c58:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8005c5a:	4b52      	ldr	r3, [pc, #328]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c62:	f023 0303 	bic.w	r3, r3, #3
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005c6e:	3a01      	subs	r2, #1
 8005c70:	0212      	lsls	r2, r2, #8
 8005c72:	4311      	orrs	r1, r2
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	494a      	ldr	r1, [pc, #296]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005c80:	4b48      	ldr	r3, [pc, #288]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005c82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c84:	4b49      	ldr	r3, [pc, #292]	@ (8005dac <HAL_RCC_OscConfig+0xcd0>)
 8005c86:	4013      	ands	r3, r2
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005c8c:	3a01      	subs	r2, #1
 8005c8e:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005c96:	3a01      	subs	r2, #1
 8005c98:	0252      	lsls	r2, r2, #9
 8005c9a:	b292      	uxth	r2, r2
 8005c9c:	4311      	orrs	r1, r2
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005ca2:	3a01      	subs	r2, #1
 8005ca4:	0412      	lsls	r2, r2, #16
 8005ca6:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005caa:	4311      	orrs	r1, r2
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005cb0:	3a01      	subs	r2, #1
 8005cb2:	0612      	lsls	r2, r2, #24
 8005cb4:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005cb8:	430a      	orrs	r2, r1
 8005cba:	493a      	ldr	r1, [pc, #232]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005cc0:	4b38      	ldr	r3, [pc, #224]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc4:	4a37      	ldr	r2, [pc, #220]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005cc6:	f023 0310 	bic.w	r3, r3, #16
 8005cca:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cd0:	4a34      	ldr	r2, [pc, #208]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005cd2:	00db      	lsls	r3, r3, #3
 8005cd4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005cd6:	4b33      	ldr	r3, [pc, #204]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cda:	4a32      	ldr	r2, [pc, #200]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005cdc:	f043 0310 	orr.w	r3, r3, #16
 8005ce0:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8005ce2:	4b30      	ldr	r3, [pc, #192]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ce6:	f023 020c 	bic.w	r2, r3, #12
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cee:	492d      	ldr	r1, [pc, #180]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8005cf4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d105      	bne.n	8005d08 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005cfc:	4b2a      	ldr	r3, [pc, #168]	@ (8005da8 <HAL_RCC_OscConfig+0xccc>)
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	4a29      	ldr	r2, [pc, #164]	@ (8005da8 <HAL_RCC_OscConfig+0xccc>)
 8005d02:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d06:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8005d08:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d107      	bne.n	8005d20 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8005d10:	4b24      	ldr	r3, [pc, #144]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005d12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d16:	4a23      	ldr	r2, [pc, #140]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005d18:	f023 0304 	bic.w	r3, r3, #4
 8005d1c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8005d20:	4b20      	ldr	r3, [pc, #128]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a1f      	ldr	r2, [pc, #124]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005d26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d2a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005d2c:	f7fd fe82 	bl	8003a34 <HAL_GetTick>
 8005d30:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005d32:	e008      	b.n	8005d46 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d34:	f7fd fe7e 	bl	8003a34 <HAL_GetTick>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	2b02      	cmp	r3, #2
 8005d40:	d901      	bls.n	8005d46 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	e09f      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005d46:	4b17      	ldr	r3, [pc, #92]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d0f0      	beq.n	8005d34 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005d52:	4b14      	ldr	r3, [pc, #80]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d56:	4a13      	ldr	r2, [pc, #76]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005d58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d5c:	6293      	str	r3, [r2, #40]	@ 0x28
 8005d5e:	e091      	b.n	8005e84 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005d60:	4b10      	ldr	r3, [pc, #64]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a0f      	ldr	r2, [pc, #60]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005d66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d6a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005d6c:	f7fd fe62 	bl	8003a34 <HAL_GetTick>
 8005d70:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005d72:	e008      	b.n	8005d86 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d74:	f7fd fe5e 	bl	8003a34 <HAL_GetTick>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d7c:	1ad3      	subs	r3, r2, r3
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d901      	bls.n	8005d86 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e07f      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005d86:	4b07      	ldr	r3, [pc, #28]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d1f0      	bne.n	8005d74 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8005d92:	4b04      	ldr	r3, [pc, #16]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005d94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d96:	4a03      	ldr	r2, [pc, #12]	@ (8005da4 <HAL_RCC_OscConfig+0xcc8>)
 8005d98:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005d9c:	f023 0303 	bic.w	r3, r3, #3
 8005da0:	6293      	str	r3, [r2, #40]	@ 0x28
 8005da2:	e06f      	b.n	8005e84 <HAL_RCC_OscConfig+0xda8>
 8005da4:	46020c00 	.word	0x46020c00
 8005da8:	46020800 	.word	0x46020800
 8005dac:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005db0:	4b37      	ldr	r3, [pc, #220]	@ (8005e90 <HAL_RCC_OscConfig+0xdb4>)
 8005db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db4:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005db6:	4b36      	ldr	r3, [pc, #216]	@ (8005e90 <HAL_RCC_OscConfig+0xdb4>)
 8005db8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dba:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d039      	beq.n	8005e38 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	f003 0203 	and.w	r2, r3, #3
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005dce:	429a      	cmp	r2, r3
 8005dd0:	d132      	bne.n	8005e38 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	0a1b      	lsrs	r3, r3, #8
 8005dd6:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dde:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d129      	bne.n	8005e38 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005de4:	69fb      	ldr	r3, [r7, #28]
 8005de6:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d122      	bne.n	8005e38 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005df2:	69bb      	ldr	r3, [r7, #24]
 8005df4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dfc:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d11a      	bne.n	8005e38 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	0a5b      	lsrs	r3, r3, #9
 8005e06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e0e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d111      	bne.n	8005e38 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005e14:	69bb      	ldr	r3, [r7, #24]
 8005e16:	0c1b      	lsrs	r3, r3, #16
 8005e18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e20:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d108      	bne.n	8005e38 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	0e1b      	lsrs	r3, r3, #24
 8005e2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e32:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d001      	beq.n	8005e3c <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e024      	b.n	8005e86 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005e3c:	4b14      	ldr	r3, [pc, #80]	@ (8005e90 <HAL_RCC_OscConfig+0xdb4>)
 8005e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e40:	08db      	lsrs	r3, r3, #3
 8005e42:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d01a      	beq.n	8005e84 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005e4e:	4b10      	ldr	r3, [pc, #64]	@ (8005e90 <HAL_RCC_OscConfig+0xdb4>)
 8005e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e52:	4a0f      	ldr	r2, [pc, #60]	@ (8005e90 <HAL_RCC_OscConfig+0xdb4>)
 8005e54:	f023 0310 	bic.w	r3, r3, #16
 8005e58:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e5a:	f7fd fdeb 	bl	8003a34 <HAL_GetTick>
 8005e5e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8005e60:	bf00      	nop
 8005e62:	f7fd fde7 	bl	8003a34 <HAL_GetTick>
 8005e66:	4602      	mov	r2, r0
 8005e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d0f9      	beq.n	8005e62 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e72:	4a07      	ldr	r2, [pc, #28]	@ (8005e90 <HAL_RCC_OscConfig+0xdb4>)
 8005e74:	00db      	lsls	r3, r3, #3
 8005e76:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005e78:	4b05      	ldr	r3, [pc, #20]	@ (8005e90 <HAL_RCC_OscConfig+0xdb4>)
 8005e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e7c:	4a04      	ldr	r2, [pc, #16]	@ (8005e90 <HAL_RCC_OscConfig+0xdb4>)
 8005e7e:	f043 0310 	orr.w	r3, r3, #16
 8005e82:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3738      	adds	r7, #56	@ 0x38
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	46020c00 	.word	0x46020c00

08005e94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b086      	sub	sp, #24
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d101      	bne.n	8005ea8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e1d9      	b.n	800625c <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ea8:	4b9b      	ldr	r3, [pc, #620]	@ (8006118 <HAL_RCC_ClockConfig+0x284>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 030f 	and.w	r3, r3, #15
 8005eb0:	683a      	ldr	r2, [r7, #0]
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d910      	bls.n	8005ed8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eb6:	4b98      	ldr	r3, [pc, #608]	@ (8006118 <HAL_RCC_ClockConfig+0x284>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f023 020f 	bic.w	r2, r3, #15
 8005ebe:	4996      	ldr	r1, [pc, #600]	@ (8006118 <HAL_RCC_ClockConfig+0x284>)
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ec6:	4b94      	ldr	r3, [pc, #592]	@ (8006118 <HAL_RCC_ClockConfig+0x284>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 030f 	and.w	r3, r3, #15
 8005ece:	683a      	ldr	r2, [r7, #0]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d001      	beq.n	8005ed8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e1c1      	b.n	800625c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0310 	and.w	r3, r3, #16
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d010      	beq.n	8005f06 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	695a      	ldr	r2, [r3, #20]
 8005ee8:	4b8c      	ldr	r3, [pc, #560]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d908      	bls.n	8005f06 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8005ef4:	4b89      	ldr	r3, [pc, #548]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ef8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	695b      	ldr	r3, [r3, #20]
 8005f00:	4986      	ldr	r1, [pc, #536]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005f02:	4313      	orrs	r3, r2
 8005f04:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0308 	and.w	r3, r3, #8
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d012      	beq.n	8005f38 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	691a      	ldr	r2, [r3, #16]
 8005f16:	4b81      	ldr	r3, [pc, #516]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	091b      	lsrs	r3, r3, #4
 8005f1c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d909      	bls.n	8005f38 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005f24:	4b7d      	ldr	r3, [pc, #500]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005f26:	6a1b      	ldr	r3, [r3, #32]
 8005f28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	011b      	lsls	r3, r3, #4
 8005f32:	497a      	ldr	r1, [pc, #488]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005f34:	4313      	orrs	r3, r2
 8005f36:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 0304 	and.w	r3, r3, #4
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d010      	beq.n	8005f66 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	68da      	ldr	r2, [r3, #12]
 8005f48:	4b74      	ldr	r3, [pc, #464]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005f4a:	6a1b      	ldr	r3, [r3, #32]
 8005f4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d908      	bls.n	8005f66 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8005f54:	4b71      	ldr	r3, [pc, #452]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005f56:	6a1b      	ldr	r3, [r3, #32]
 8005f58:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	496e      	ldr	r1, [pc, #440]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005f62:	4313      	orrs	r3, r2
 8005f64:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 0302 	and.w	r3, r3, #2
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d010      	beq.n	8005f94 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	689a      	ldr	r2, [r3, #8]
 8005f76:	4b69      	ldr	r3, [pc, #420]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005f78:	6a1b      	ldr	r3, [r3, #32]
 8005f7a:	f003 030f 	and.w	r3, r3, #15
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d908      	bls.n	8005f94 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005f82:	4b66      	ldr	r3, [pc, #408]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005f84:	6a1b      	ldr	r3, [r3, #32]
 8005f86:	f023 020f 	bic.w	r2, r3, #15
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	4963      	ldr	r1, [pc, #396]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005f90:	4313      	orrs	r3, r2
 8005f92:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0301 	and.w	r3, r3, #1
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 80d2 	beq.w	8006146 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	2b03      	cmp	r3, #3
 8005fac:	d143      	bne.n	8006036 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fae:	4b5b      	ldr	r3, [pc, #364]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005fb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fb4:	f003 0304 	and.w	r3, r3, #4
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d110      	bne.n	8005fde <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005fbc:	4b57      	ldr	r3, [pc, #348]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005fbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fc2:	4a56      	ldr	r2, [pc, #344]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005fc4:	f043 0304 	orr.w	r3, r3, #4
 8005fc8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005fcc:	4b53      	ldr	r3, [pc, #332]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8005fce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005fd2:	f003 0304 	and.w	r3, r3, #4
 8005fd6:	60bb      	str	r3, [r7, #8]
 8005fd8:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8005fde:	f7fd fd29 	bl	8003a34 <HAL_GetTick>
 8005fe2:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8005fe4:	4b4e      	ldr	r3, [pc, #312]	@ (8006120 <HAL_RCC_ClockConfig+0x28c>)
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00f      	beq.n	8006010 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005ff0:	e008      	b.n	8006004 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8005ff2:	f7fd fd1f 	bl	8003a34 <HAL_GetTick>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	1ad3      	subs	r3, r2, r3
 8005ffc:	2b02      	cmp	r3, #2
 8005ffe:	d901      	bls.n	8006004 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8006000:	2303      	movs	r3, #3
 8006002:	e12b      	b.n	800625c <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8006004:	4b46      	ldr	r3, [pc, #280]	@ (8006120 <HAL_RCC_ClockConfig+0x28c>)
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d0f0      	beq.n	8005ff2 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006010:	7dfb      	ldrb	r3, [r7, #23]
 8006012:	2b01      	cmp	r3, #1
 8006014:	d107      	bne.n	8006026 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006016:	4b41      	ldr	r3, [pc, #260]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8006018:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800601c:	4a3f      	ldr	r2, [pc, #252]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 800601e:	f023 0304 	bic.w	r3, r3, #4
 8006022:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006026:	4b3d      	ldr	r3, [pc, #244]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800602e:	2b00      	cmp	r3, #0
 8006030:	d121      	bne.n	8006076 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	e112      	b.n	800625c <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	2b02      	cmp	r3, #2
 800603c:	d107      	bne.n	800604e <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800603e:	4b37      	ldr	r3, [pc, #220]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d115      	bne.n	8006076 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e106      	b.n	800625c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d107      	bne.n	8006066 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006056:	4b31      	ldr	r3, [pc, #196]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0304 	and.w	r3, r3, #4
 800605e:	2b00      	cmp	r3, #0
 8006060:	d109      	bne.n	8006076 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e0fa      	b.n	800625c <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006066:	4b2d      	ldr	r3, [pc, #180]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e0f2      	b.n	800625c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8006076:	4b29      	ldr	r3, [pc, #164]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8006078:	69db      	ldr	r3, [r3, #28]
 800607a:	f023 0203 	bic.w	r2, r3, #3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	4926      	ldr	r1, [pc, #152]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 8006084:	4313      	orrs	r3, r2
 8006086:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8006088:	f7fd fcd4 	bl	8003a34 <HAL_GetTick>
 800608c:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	2b03      	cmp	r3, #3
 8006094:	d112      	bne.n	80060bc <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006096:	e00a      	b.n	80060ae <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006098:	f7fd fccc 	bl	8003a34 <HAL_GetTick>
 800609c:	4602      	mov	r2, r0
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	1ad3      	subs	r3, r2, r3
 80060a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d901      	bls.n	80060ae <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80060aa:	2303      	movs	r3, #3
 80060ac:	e0d6      	b.n	800625c <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80060ae:	4b1b      	ldr	r3, [pc, #108]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 80060b0:	69db      	ldr	r3, [r3, #28]
 80060b2:	f003 030c 	and.w	r3, r3, #12
 80060b6:	2b0c      	cmp	r3, #12
 80060b8:	d1ee      	bne.n	8006098 <HAL_RCC_ClockConfig+0x204>
 80060ba:	e044      	b.n	8006146 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d112      	bne.n	80060ea <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80060c4:	e00a      	b.n	80060dc <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060c6:	f7fd fcb5 	bl	8003a34 <HAL_GetTick>
 80060ca:	4602      	mov	r2, r0
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d901      	bls.n	80060dc <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80060d8:	2303      	movs	r3, #3
 80060da:	e0bf      	b.n	800625c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80060dc:	4b0f      	ldr	r3, [pc, #60]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 80060de:	69db      	ldr	r3, [r3, #28]
 80060e0:	f003 030c 	and.w	r3, r3, #12
 80060e4:	2b08      	cmp	r3, #8
 80060e6:	d1ee      	bne.n	80060c6 <HAL_RCC_ClockConfig+0x232>
 80060e8:	e02d      	b.n	8006146 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d123      	bne.n	800613a <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80060f2:	e00a      	b.n	800610a <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060f4:	f7fd fc9e 	bl	8003a34 <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006102:	4293      	cmp	r3, r2
 8006104:	d901      	bls.n	800610a <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8006106:	2303      	movs	r3, #3
 8006108:	e0a8      	b.n	800625c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800610a:	4b04      	ldr	r3, [pc, #16]	@ (800611c <HAL_RCC_ClockConfig+0x288>)
 800610c:	69db      	ldr	r3, [r3, #28]
 800610e:	f003 030c 	and.w	r3, r3, #12
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1ee      	bne.n	80060f4 <HAL_RCC_ClockConfig+0x260>
 8006116:	e016      	b.n	8006146 <HAL_RCC_ClockConfig+0x2b2>
 8006118:	40022000 	.word	0x40022000
 800611c:	46020c00 	.word	0x46020c00
 8006120:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006124:	f7fd fc86 	bl	8003a34 <HAL_GetTick>
 8006128:	4602      	mov	r2, r0
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006132:	4293      	cmp	r3, r2
 8006134:	d901      	bls.n	800613a <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8006136:	2303      	movs	r3, #3
 8006138:	e090      	b.n	800625c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800613a:	4b4a      	ldr	r3, [pc, #296]	@ (8006264 <HAL_RCC_ClockConfig+0x3d0>)
 800613c:	69db      	ldr	r3, [r3, #28]
 800613e:	f003 030c 	and.w	r3, r3, #12
 8006142:	2b04      	cmp	r3, #4
 8006144:	d1ee      	bne.n	8006124 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 0302 	and.w	r3, r3, #2
 800614e:	2b00      	cmp	r3, #0
 8006150:	d010      	beq.n	8006174 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	689a      	ldr	r2, [r3, #8]
 8006156:	4b43      	ldr	r3, [pc, #268]	@ (8006264 <HAL_RCC_ClockConfig+0x3d0>)
 8006158:	6a1b      	ldr	r3, [r3, #32]
 800615a:	f003 030f 	and.w	r3, r3, #15
 800615e:	429a      	cmp	r2, r3
 8006160:	d208      	bcs.n	8006174 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8006162:	4b40      	ldr	r3, [pc, #256]	@ (8006264 <HAL_RCC_ClockConfig+0x3d0>)
 8006164:	6a1b      	ldr	r3, [r3, #32]
 8006166:	f023 020f 	bic.w	r2, r3, #15
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	493d      	ldr	r1, [pc, #244]	@ (8006264 <HAL_RCC_ClockConfig+0x3d0>)
 8006170:	4313      	orrs	r3, r2
 8006172:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006174:	4b3c      	ldr	r3, [pc, #240]	@ (8006268 <HAL_RCC_ClockConfig+0x3d4>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f003 030f 	and.w	r3, r3, #15
 800617c:	683a      	ldr	r2, [r7, #0]
 800617e:	429a      	cmp	r2, r3
 8006180:	d210      	bcs.n	80061a4 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006182:	4b39      	ldr	r3, [pc, #228]	@ (8006268 <HAL_RCC_ClockConfig+0x3d4>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f023 020f 	bic.w	r2, r3, #15
 800618a:	4937      	ldr	r1, [pc, #220]	@ (8006268 <HAL_RCC_ClockConfig+0x3d4>)
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	4313      	orrs	r3, r2
 8006190:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006192:	4b35      	ldr	r3, [pc, #212]	@ (8006268 <HAL_RCC_ClockConfig+0x3d4>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f003 030f 	and.w	r3, r3, #15
 800619a:	683a      	ldr	r2, [r7, #0]
 800619c:	429a      	cmp	r2, r3
 800619e:	d001      	beq.n	80061a4 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e05b      	b.n	800625c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f003 0304 	and.w	r3, r3, #4
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d010      	beq.n	80061d2 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	68da      	ldr	r2, [r3, #12]
 80061b4:	4b2b      	ldr	r3, [pc, #172]	@ (8006264 <HAL_RCC_ClockConfig+0x3d0>)
 80061b6:	6a1b      	ldr	r3, [r3, #32]
 80061b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80061bc:	429a      	cmp	r2, r3
 80061be:	d208      	bcs.n	80061d2 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80061c0:	4b28      	ldr	r3, [pc, #160]	@ (8006264 <HAL_RCC_ClockConfig+0x3d0>)
 80061c2:	6a1b      	ldr	r3, [r3, #32]
 80061c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	4925      	ldr	r1, [pc, #148]	@ (8006264 <HAL_RCC_ClockConfig+0x3d0>)
 80061ce:	4313      	orrs	r3, r2
 80061d0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f003 0308 	and.w	r3, r3, #8
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d012      	beq.n	8006204 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	691a      	ldr	r2, [r3, #16]
 80061e2:	4b20      	ldr	r3, [pc, #128]	@ (8006264 <HAL_RCC_ClockConfig+0x3d0>)
 80061e4:	6a1b      	ldr	r3, [r3, #32]
 80061e6:	091b      	lsrs	r3, r3, #4
 80061e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d209      	bcs.n	8006204 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80061f0:	4b1c      	ldr	r3, [pc, #112]	@ (8006264 <HAL_RCC_ClockConfig+0x3d0>)
 80061f2:	6a1b      	ldr	r3, [r3, #32]
 80061f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	691b      	ldr	r3, [r3, #16]
 80061fc:	011b      	lsls	r3, r3, #4
 80061fe:	4919      	ldr	r1, [pc, #100]	@ (8006264 <HAL_RCC_ClockConfig+0x3d0>)
 8006200:	4313      	orrs	r3, r2
 8006202:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 0310 	and.w	r3, r3, #16
 800620c:	2b00      	cmp	r3, #0
 800620e:	d010      	beq.n	8006232 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	695a      	ldr	r2, [r3, #20]
 8006214:	4b13      	ldr	r3, [pc, #76]	@ (8006264 <HAL_RCC_ClockConfig+0x3d0>)
 8006216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006218:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800621c:	429a      	cmp	r2, r3
 800621e:	d208      	bcs.n	8006232 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8006220:	4b10      	ldr	r3, [pc, #64]	@ (8006264 <HAL_RCC_ClockConfig+0x3d0>)
 8006222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006224:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	695b      	ldr	r3, [r3, #20]
 800622c:	490d      	ldr	r1, [pc, #52]	@ (8006264 <HAL_RCC_ClockConfig+0x3d0>)
 800622e:	4313      	orrs	r3, r2
 8006230:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006232:	f000 f821 	bl	8006278 <HAL_RCC_GetSysClockFreq>
 8006236:	4602      	mov	r2, r0
 8006238:	4b0a      	ldr	r3, [pc, #40]	@ (8006264 <HAL_RCC_ClockConfig+0x3d0>)
 800623a:	6a1b      	ldr	r3, [r3, #32]
 800623c:	f003 030f 	and.w	r3, r3, #15
 8006240:	490a      	ldr	r1, [pc, #40]	@ (800626c <HAL_RCC_ClockConfig+0x3d8>)
 8006242:	5ccb      	ldrb	r3, [r1, r3]
 8006244:	fa22 f303 	lsr.w	r3, r2, r3
 8006248:	4a09      	ldr	r2, [pc, #36]	@ (8006270 <HAL_RCC_ClockConfig+0x3dc>)
 800624a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800624c:	4b09      	ldr	r3, [pc, #36]	@ (8006274 <HAL_RCC_ClockConfig+0x3e0>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4618      	mov	r0, r3
 8006252:	f7fd fb65 	bl	8003920 <HAL_InitTick>
 8006256:	4603      	mov	r3, r0
 8006258:	73fb      	strb	r3, [r7, #15]

  return status;
 800625a:	7bfb      	ldrb	r3, [r7, #15]
}
 800625c:	4618      	mov	r0, r3
 800625e:	3718      	adds	r7, #24
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}
 8006264:	46020c00 	.word	0x46020c00
 8006268:	40022000 	.word	0x40022000
 800626c:	08009b4c 	.word	0x08009b4c
 8006270:	20000010 	.word	0x20000010
 8006274:	20000014 	.word	0x20000014

08006278 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006278:	b480      	push	{r7}
 800627a:	b08b      	sub	sp, #44	@ 0x2c
 800627c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800627e:	2300      	movs	r3, #0
 8006280:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8006282:	2300      	movs	r3, #0
 8006284:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006286:	4b78      	ldr	r3, [pc, #480]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006288:	69db      	ldr	r3, [r3, #28]
 800628a:	f003 030c 	and.w	r3, r3, #12
 800628e:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006290:	4b75      	ldr	r3, [pc, #468]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006294:	f003 0303 	and.w	r3, r3, #3
 8006298:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d005      	beq.n	80062ac <HAL_RCC_GetSysClockFreq+0x34>
 80062a0:	69bb      	ldr	r3, [r7, #24]
 80062a2:	2b0c      	cmp	r3, #12
 80062a4:	d121      	bne.n	80062ea <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d11e      	bne.n	80062ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80062ac:	4b6e      	ldr	r3, [pc, #440]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d107      	bne.n	80062c8 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80062b8:	4b6b      	ldr	r3, [pc, #428]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80062ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80062be:	0b1b      	lsrs	r3, r3, #12
 80062c0:	f003 030f 	and.w	r3, r3, #15
 80062c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80062c6:	e005      	b.n	80062d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80062c8:	4b67      	ldr	r3, [pc, #412]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	0f1b      	lsrs	r3, r3, #28
 80062ce:	f003 030f 	and.w	r3, r3, #15
 80062d2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80062d4:	4a65      	ldr	r2, [pc, #404]	@ (800646c <HAL_RCC_GetSysClockFreq+0x1f4>)
 80062d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062dc:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d110      	bne.n	8006306 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80062e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e6:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80062e8:	e00d      	b.n	8006306 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80062ea:	4b5f      	ldr	r3, [pc, #380]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80062ec:	69db      	ldr	r3, [r3, #28]
 80062ee:	f003 030c 	and.w	r3, r3, #12
 80062f2:	2b04      	cmp	r3, #4
 80062f4:	d102      	bne.n	80062fc <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80062f6:	4b5e      	ldr	r3, [pc, #376]	@ (8006470 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80062f8:	623b      	str	r3, [r7, #32]
 80062fa:	e004      	b.n	8006306 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	2b08      	cmp	r3, #8
 8006300:	d101      	bne.n	8006306 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006302:	4b5b      	ldr	r3, [pc, #364]	@ (8006470 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8006304:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006306:	69bb      	ldr	r3, [r7, #24]
 8006308:	2b0c      	cmp	r3, #12
 800630a:	f040 80a5 	bne.w	8006458 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800630e:	4b56      	ldr	r3, [pc, #344]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006312:	f003 0303 	and.w	r3, r3, #3
 8006316:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8006318:	4b53      	ldr	r3, [pc, #332]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800631a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800631c:	0a1b      	lsrs	r3, r3, #8
 800631e:	f003 030f 	and.w	r3, r3, #15
 8006322:	3301      	adds	r3, #1
 8006324:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006326:	4b50      	ldr	r3, [pc, #320]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800632a:	091b      	lsrs	r3, r3, #4
 800632c:	f003 0301 	and.w	r3, r3, #1
 8006330:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006332:	4b4d      	ldr	r3, [pc, #308]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006336:	08db      	lsrs	r3, r3, #3
 8006338:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800633c:	68ba      	ldr	r2, [r7, #8]
 800633e:	fb02 f303 	mul.w	r3, r2, r3
 8006342:	ee07 3a90 	vmov	s15, r3
 8006346:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800634a:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	2b02      	cmp	r3, #2
 8006352:	d003      	beq.n	800635c <HAL_RCC_GetSysClockFreq+0xe4>
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	2b03      	cmp	r3, #3
 8006358:	d022      	beq.n	80063a0 <HAL_RCC_GetSysClockFreq+0x128>
 800635a:	e043      	b.n	80063e4 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	ee07 3a90 	vmov	s15, r3
 8006362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006366:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8006474 <HAL_RCC_GetSysClockFreq+0x1fc>
 800636a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800636e:	4b3e      	ldr	r3, [pc, #248]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006370:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006372:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006376:	ee07 3a90 	vmov	s15, r3
 800637a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800637e:	ed97 6a01 	vldr	s12, [r7, #4]
 8006382:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8006478 <HAL_RCC_GetSysClockFreq+0x200>
 8006386:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800638a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800638e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006392:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006396:	ee67 7a27 	vmul.f32	s15, s14, s15
 800639a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800639e:	e046      	b.n	800642e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	ee07 3a90 	vmov	s15, r3
 80063a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063aa:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8006474 <HAL_RCC_GetSysClockFreq+0x1fc>
 80063ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063b2:	4b2d      	ldr	r3, [pc, #180]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80063b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063ba:	ee07 3a90 	vmov	s15, r3
 80063be:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80063c2:	ed97 6a01 	vldr	s12, [r7, #4]
 80063c6:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8006478 <HAL_RCC_GetSysClockFreq+0x200>
 80063ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80063ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80063d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80063da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063e2:	e024      	b.n	800642e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80063e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e6:	ee07 3a90 	vmov	s15, r3
 80063ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	ee07 3a90 	vmov	s15, r3
 80063f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063fc:	4b1a      	ldr	r3, [pc, #104]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80063fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006404:	ee07 3a90 	vmov	s15, r3
 8006408:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800640c:	ed97 6a01 	vldr	s12, [r7, #4]
 8006410:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8006478 <HAL_RCC_GetSysClockFreq+0x200>
 8006414:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006418:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800641c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006420:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006424:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006428:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800642c:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800642e:	4b0e      	ldr	r3, [pc, #56]	@ (8006468 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006430:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006432:	0e1b      	lsrs	r3, r3, #24
 8006434:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006438:	3301      	adds	r3, #1
 800643a:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	ee07 3a90 	vmov	s15, r3
 8006442:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006446:	edd7 6a07 	vldr	s13, [r7, #28]
 800644a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800644e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006452:	ee17 3a90 	vmov	r3, s15
 8006456:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8006458:	6a3b      	ldr	r3, [r7, #32]
}
 800645a:	4618      	mov	r0, r3
 800645c:	372c      	adds	r7, #44	@ 0x2c
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr
 8006466:	bf00      	nop
 8006468:	46020c00 	.word	0x46020c00
 800646c:	08009b5c 	.word	0x08009b5c
 8006470:	00f42400 	.word	0x00f42400
 8006474:	4b742400 	.word	0x4b742400
 8006478:	46000000 	.word	0x46000000

0800647c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006480:	f7ff fefa 	bl	8006278 <HAL_RCC_GetSysClockFreq>
 8006484:	4602      	mov	r2, r0
 8006486:	4b07      	ldr	r3, [pc, #28]	@ (80064a4 <HAL_RCC_GetHCLKFreq+0x28>)
 8006488:	6a1b      	ldr	r3, [r3, #32]
 800648a:	f003 030f 	and.w	r3, r3, #15
 800648e:	4906      	ldr	r1, [pc, #24]	@ (80064a8 <HAL_RCC_GetHCLKFreq+0x2c>)
 8006490:	5ccb      	ldrb	r3, [r1, r3]
 8006492:	fa22 f303 	lsr.w	r3, r2, r3
 8006496:	4a05      	ldr	r2, [pc, #20]	@ (80064ac <HAL_RCC_GetHCLKFreq+0x30>)
 8006498:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800649a:	4b04      	ldr	r3, [pc, #16]	@ (80064ac <HAL_RCC_GetHCLKFreq+0x30>)
 800649c:	681b      	ldr	r3, [r3, #0]
}
 800649e:	4618      	mov	r0, r3
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	bf00      	nop
 80064a4:	46020c00 	.word	0x46020c00
 80064a8:	08009b4c 	.word	0x08009b4c
 80064ac:	20000010 	.word	0x20000010

080064b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b086      	sub	sp, #24
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80064b8:	4b3e      	ldr	r3, [pc, #248]	@ (80065b4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80064ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064be:	f003 0304 	and.w	r3, r3, #4
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d003      	beq.n	80064ce <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80064c6:	f7fe fd03 	bl	8004ed0 <HAL_PWREx_GetVoltageRange>
 80064ca:	6178      	str	r0, [r7, #20]
 80064cc:	e019      	b.n	8006502 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80064ce:	4b39      	ldr	r3, [pc, #228]	@ (80065b4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80064d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064d4:	4a37      	ldr	r2, [pc, #220]	@ (80065b4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80064d6:	f043 0304 	orr.w	r3, r3, #4
 80064da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80064de:	4b35      	ldr	r3, [pc, #212]	@ (80065b4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80064e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064e4:	f003 0304 	and.w	r3, r3, #4
 80064e8:	60fb      	str	r3, [r7, #12]
 80064ea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80064ec:	f7fe fcf0 	bl	8004ed0 <HAL_PWREx_GetVoltageRange>
 80064f0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80064f2:	4b30      	ldr	r3, [pc, #192]	@ (80065b4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80064f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064f8:	4a2e      	ldr	r2, [pc, #184]	@ (80065b4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80064fa:	f023 0304 	bic.w	r3, r3, #4
 80064fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8006502:	697b      	ldr	r3, [r7, #20]
 8006504:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006508:	d003      	beq.n	8006512 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006510:	d109      	bne.n	8006526 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006518:	d202      	bcs.n	8006520 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800651a:	2301      	movs	r3, #1
 800651c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800651e:	e033      	b.n	8006588 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8006520:	2300      	movs	r3, #0
 8006522:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8006524:	e030      	b.n	8006588 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800652c:	d208      	bcs.n	8006540 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006534:	d102      	bne.n	800653c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8006536:	2303      	movs	r3, #3
 8006538:	613b      	str	r3, [r7, #16]
 800653a:	e025      	b.n	8006588 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	e035      	b.n	80065ac <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006546:	d90f      	bls.n	8006568 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d109      	bne.n	8006562 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006554:	d902      	bls.n	800655c <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8006556:	2300      	movs	r3, #0
 8006558:	613b      	str	r3, [r7, #16]
 800655a:	e015      	b.n	8006588 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 800655c:	2301      	movs	r3, #1
 800655e:	613b      	str	r3, [r7, #16]
 8006560:	e012      	b.n	8006588 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8006562:	2300      	movs	r3, #0
 8006564:	613b      	str	r3, [r7, #16]
 8006566:	e00f      	b.n	8006588 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800656e:	d109      	bne.n	8006584 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006576:	d102      	bne.n	800657e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8006578:	2301      	movs	r3, #1
 800657a:	613b      	str	r3, [r7, #16]
 800657c:	e004      	b.n	8006588 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800657e:	2302      	movs	r3, #2
 8006580:	613b      	str	r3, [r7, #16]
 8006582:	e001      	b.n	8006588 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8006584:	2301      	movs	r3, #1
 8006586:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006588:	4b0b      	ldr	r3, [pc, #44]	@ (80065b8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f023 020f 	bic.w	r2, r3, #15
 8006590:	4909      	ldr	r1, [pc, #36]	@ (80065b8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	4313      	orrs	r3, r2
 8006596:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8006598:	4b07      	ldr	r3, [pc, #28]	@ (80065b8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f003 030f 	and.w	r3, r3, #15
 80065a0:	693a      	ldr	r2, [r7, #16]
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d001      	beq.n	80065aa <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e000      	b.n	80065ac <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80065aa:	2300      	movs	r3, #0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3718      	adds	r7, #24
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	46020c00 	.word	0x46020c00
 80065b8:	40022000 	.word	0x40022000

080065bc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80065bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80065c0:	b0b4      	sub	sp, #208	@ 0xd0
 80065c2:	af00      	add	r7, sp, #0
 80065c4:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80065c8:	2300      	movs	r3, #0
 80065ca:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80065ce:	2300      	movs	r3, #0
 80065d0:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80065d4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80065d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065dc:	f002 0401 	and.w	r4, r2, #1
 80065e0:	2500      	movs	r5, #0
 80065e2:	ea54 0305 	orrs.w	r3, r4, r5
 80065e6:	d00b      	beq.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80065e8:	4bc4      	ldr	r3, [pc, #784]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80065ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80065ee:	f023 0103 	bic.w	r1, r3, #3
 80065f2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80065f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065f8:	4ac0      	ldr	r2, [pc, #768]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80065fa:	430b      	orrs	r3, r1
 80065fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006600:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006608:	f002 0804 	and.w	r8, r2, #4
 800660c:	f04f 0900 	mov.w	r9, #0
 8006610:	ea58 0309 	orrs.w	r3, r8, r9
 8006614:	d00b      	beq.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006616:	4bb9      	ldr	r3, [pc, #740]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006618:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800661c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006620:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006624:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006626:	4ab5      	ldr	r2, [pc, #724]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006628:	430b      	orrs	r3, r1
 800662a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800662e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006636:	f002 0a08 	and.w	sl, r2, #8
 800663a:	f04f 0b00 	mov.w	fp, #0
 800663e:	ea5a 030b 	orrs.w	r3, sl, fp
 8006642:	d00b      	beq.n	800665c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8006644:	4bad      	ldr	r3, [pc, #692]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006646:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800664a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800664e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006654:	4aa9      	ldr	r2, [pc, #676]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006656:	430b      	orrs	r3, r1
 8006658:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800665c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006664:	f002 0310 	and.w	r3, r2, #16
 8006668:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800666c:	2300      	movs	r3, #0
 800666e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006672:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006676:	460b      	mov	r3, r1
 8006678:	4313      	orrs	r3, r2
 800667a:	d00b      	beq.n	8006694 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800667c:	4b9f      	ldr	r3, [pc, #636]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800667e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006682:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006686:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800668a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800668c:	4a9b      	ldr	r2, [pc, #620]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800668e:	430b      	orrs	r3, r1
 8006690:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006694:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800669c:	f002 0320 	and.w	r3, r2, #32
 80066a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80066a4:	2300      	movs	r3, #0
 80066a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80066aa:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80066ae:	460b      	mov	r3, r1
 80066b0:	4313      	orrs	r3, r2
 80066b2:	d00b      	beq.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80066b4:	4b91      	ldr	r3, [pc, #580]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80066b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80066ba:	f023 0107 	bic.w	r1, r3, #7
 80066be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80066c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066c4:	4a8d      	ldr	r2, [pc, #564]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80066c6:	430b      	orrs	r3, r1
 80066c8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80066cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80066d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d4:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80066d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80066dc:	2300      	movs	r3, #0
 80066de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80066e2:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80066e6:	460b      	mov	r3, r1
 80066e8:	4313      	orrs	r3, r2
 80066ea:	d00b      	beq.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80066ec:	4b83      	ldr	r3, [pc, #524]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80066ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80066f2:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80066f6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80066fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066fc:	4a7f      	ldr	r2, [pc, #508]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80066fe:	430b      	orrs	r3, r1
 8006700:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006704:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006710:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006714:	2300      	movs	r3, #0
 8006716:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800671a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800671e:	460b      	mov	r3, r1
 8006720:	4313      	orrs	r3, r2
 8006722:	d00b      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8006724:	4b75      	ldr	r3, [pc, #468]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006726:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800672a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800672e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006732:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006734:	4a71      	ldr	r2, [pc, #452]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006736:	430b      	orrs	r3, r1
 8006738:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800673c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006744:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8006748:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800674c:	2300      	movs	r3, #0
 800674e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006752:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006756:	460b      	mov	r3, r1
 8006758:	4313      	orrs	r3, r2
 800675a:	d00b      	beq.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800675c:	4b67      	ldr	r3, [pc, #412]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800675e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006762:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006766:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800676a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800676c:	4a63      	ldr	r2, [pc, #396]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800676e:	430b      	orrs	r3, r1
 8006770:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006774:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800677c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006780:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006784:	2300      	movs	r3, #0
 8006786:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800678a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800678e:	460b      	mov	r3, r1
 8006790:	4313      	orrs	r3, r2
 8006792:	d00b      	beq.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8006794:	4b59      	ldr	r3, [pc, #356]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006796:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800679a:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 800679e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80067a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067a4:	4a55      	ldr	r2, [pc, #340]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80067a6:	430b      	orrs	r3, r1
 80067a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80067ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80067b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b4:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80067b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80067bc:	2300      	movs	r3, #0
 80067be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80067c2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80067c6:	460b      	mov	r3, r1
 80067c8:	4313      	orrs	r3, r2
 80067ca:	d00b      	beq.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80067cc:	4b4b      	ldr	r3, [pc, #300]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80067ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80067d2:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80067d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80067da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067dc:	4a47      	ldr	r2, [pc, #284]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80067de:	430b      	orrs	r3, r1
 80067e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80067e4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80067e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ec:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80067f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80067f2:	2300      	movs	r3, #0
 80067f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80067f6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80067fa:	460b      	mov	r3, r1
 80067fc:	4313      	orrs	r3, r2
 80067fe:	d00b      	beq.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8006800:	4b3e      	ldr	r3, [pc, #248]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006802:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006806:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800680a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800680e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006810:	4a3a      	ldr	r2, [pc, #232]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006812:	430b      	orrs	r3, r1
 8006814:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8006818:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800681c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006820:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006824:	673b      	str	r3, [r7, #112]	@ 0x70
 8006826:	2300      	movs	r3, #0
 8006828:	677b      	str	r3, [r7, #116]	@ 0x74
 800682a:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800682e:	460b      	mov	r3, r1
 8006830:	4313      	orrs	r3, r2
 8006832:	d00b      	beq.n	800684c <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8006834:	4b31      	ldr	r3, [pc, #196]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006836:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800683a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800683e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006842:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006844:	4a2d      	ldr	r2, [pc, #180]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006846:	430b      	orrs	r3, r1
 8006848:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800684c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006854:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006858:	66bb      	str	r3, [r7, #104]	@ 0x68
 800685a:	2300      	movs	r3, #0
 800685c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800685e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006862:	460b      	mov	r3, r1
 8006864:	4313      	orrs	r3, r2
 8006866:	d04f      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x34c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8006868:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800686c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006870:	2b80      	cmp	r3, #128	@ 0x80
 8006872:	d02d      	beq.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8006874:	2b80      	cmp	r3, #128	@ 0x80
 8006876:	d827      	bhi.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8006878:	2b60      	cmp	r3, #96	@ 0x60
 800687a:	d02b      	beq.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x318>
 800687c:	2b60      	cmp	r3, #96	@ 0x60
 800687e:	d823      	bhi.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8006880:	2b40      	cmp	r3, #64	@ 0x40
 8006882:	d006      	beq.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 8006884:	2b40      	cmp	r3, #64	@ 0x40
 8006886:	d81f      	bhi.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8006888:	2b00      	cmp	r3, #0
 800688a:	d009      	beq.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 800688c:	2b20      	cmp	r3, #32
 800688e:	d011      	beq.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8006890:	e01a      	b.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006892:	4b1a      	ldr	r3, [pc, #104]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006896:	4a19      	ldr	r2, [pc, #100]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006898:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800689c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800689e:	e01a      	b.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x31a>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80068a0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80068a4:	3308      	adds	r3, #8
 80068a6:	4618      	mov	r0, r3
 80068a8:	f000 fbaa 	bl	8007000 <RCCEx_PLL2_Config>
 80068ac:	4603      	mov	r3, r0
 80068ae:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80068b2:	e010      	b.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x31a>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80068b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80068b8:	332c      	adds	r3, #44	@ 0x2c
 80068ba:	4618      	mov	r0, r3
 80068bc:	f000 fc38 	bl	8007130 <RCCEx_PLL3_Config>
 80068c0:	4603      	mov	r3, r0
 80068c2:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80068c6:	e006      	b.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x31a>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 80068ce:	e002      	b.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x31a>
        break;
 80068d0:	bf00      	nop
 80068d2:	e000      	b.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x31a>
        break;
 80068d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068d6:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d110      	bne.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80068de:	4b07      	ldr	r3, [pc, #28]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80068e0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80068e4:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80068e8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80068ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068f0:	4a02      	ldr	r2, [pc, #8]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80068f2:	430b      	orrs	r3, r1
 80068f4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80068f8:	e006      	b.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80068fa:	bf00      	nop
 80068fc:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006900:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006904:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8006908:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800690c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006910:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006914:	663b      	str	r3, [r7, #96]	@ 0x60
 8006916:	2300      	movs	r3, #0
 8006918:	667b      	str	r3, [r7, #100]	@ 0x64
 800691a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800691e:	460b      	mov	r3, r1
 8006920:	4313      	orrs	r3, r2
 8006922:	d046      	beq.n	80069b2 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8006924:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006928:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800692c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006930:	d028      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8006932:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006936:	d821      	bhi.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8006938:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800693c:	d022      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 800693e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006942:	d81b      	bhi.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8006944:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006948:	d01c      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 800694a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800694e:	d815      	bhi.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8006950:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006954:	d008      	beq.n	8006968 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8006956:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800695a:	d80f      	bhi.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800695c:	2b00      	cmp	r3, #0
 800695e:	d011      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8006960:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006964:	d00e      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8006966:	e009      	b.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006968:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800696c:	3308      	adds	r3, #8
 800696e:	4618      	mov	r0, r3
 8006970:	f000 fb46 	bl	8007000 <RCCEx_PLL2_Config>
 8006974:	4603      	mov	r3, r0
 8006976:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 800697a:	e004      	b.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8006982:	e000      	b.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
        break;
 8006984:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006986:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 800698a:	2b00      	cmp	r3, #0
 800698c:	d10d      	bne.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800698e:	4bb6      	ldr	r3, [pc, #728]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006990:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006994:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006998:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800699c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80069a0:	4ab1      	ldr	r2, [pc, #708]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80069a2:	430b      	orrs	r3, r1
 80069a4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80069a8:	e003      	b.n	80069b2 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069aa:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 80069ae:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80069b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80069b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ba:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80069be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80069c0:	2300      	movs	r3, #0
 80069c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069c4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80069c8:	460b      	mov	r3, r1
 80069ca:	4313      	orrs	r3, r2
 80069cc:	d03e      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x490>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80069ce:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80069d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069d6:	2b04      	cmp	r3, #4
 80069d8:	d81d      	bhi.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x45a>
 80069da:	a201      	add	r2, pc, #4	@ (adr r2, 80069e0 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80069dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069e0:	08006a1f 	.word	0x08006a1f
 80069e4:	080069f5 	.word	0x080069f5
 80069e8:	08006a03 	.word	0x08006a03
 80069ec:	08006a1f 	.word	0x08006a1f
 80069f0:	08006a1f 	.word	0x08006a1f
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80069f4:	4b9c      	ldr	r3, [pc, #624]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80069f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f8:	4a9b      	ldr	r2, [pc, #620]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 80069fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069fe:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006a00:	e00e      	b.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x464>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006a02:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006a06:	332c      	adds	r3, #44	@ 0x2c
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f000 fb91 	bl	8007130 <RCCEx_PLL3_Config>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8006a14:	e004      	b.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x464>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006a16:	2301      	movs	r3, #1
 8006a18:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8006a1c:	e000      	b.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x464>
        break;
 8006a1e:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006a20:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d10d      	bne.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0x488>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8006a28:	4b8f      	ldr	r3, [pc, #572]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006a2a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006a2e:	f023 0107 	bic.w	r1, r3, #7
 8006a32:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006a36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a3a:	4a8b      	ldr	r2, [pc, #556]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006a3c:	430b      	orrs	r3, r1
 8006a3e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006a42:	e003      	b.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x490>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a44:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006a48:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8006a4c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a54:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006a58:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a5e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006a62:	460b      	mov	r3, r1
 8006a64:	4313      	orrs	r3, r2
 8006a66:	d04a      	beq.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8006a68:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a70:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006a74:	d028      	beq.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8006a76:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006a7a:	d821      	bhi.n	8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006a7c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006a80:	d024      	beq.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0x510>
 8006a82:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006a86:	d81b      	bhi.n	8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006a88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a8c:	d00e      	beq.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8006a8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a92:	d815      	bhi.n	8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d01b      	beq.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8006a98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a9c:	d110      	bne.n	8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006a9e:	4b72      	ldr	r3, [pc, #456]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aa2:	4a71      	ldr	r2, [pc, #452]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006aa8:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006aaa:	e012      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006aac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006ab0:	332c      	adds	r3, #44	@ 0x2c
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f000 fb3c 	bl	8007130 <RCCEx_PLL3_Config>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8006abe:	e008      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8006ac6:	e004      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8006ac8:	bf00      	nop
 8006aca:	e002      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8006acc:	bf00      	nop
 8006ace:	e000      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x516>
        break;
 8006ad0:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006ad2:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d10d      	bne.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x53a>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8006ada:	4b63      	ldr	r3, [pc, #396]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006adc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006ae0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006ae4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aec:	4a5e      	ldr	r2, [pc, #376]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006aee:	430b      	orrs	r3, r1
 8006af0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006af4:	e003      	b.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0x542>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006af6:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006afa:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006afe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b06:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006b0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b10:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006b14:	460b      	mov	r3, r1
 8006b16:	4313      	orrs	r3, r2
 8006b18:	f000 80ba 	beq.w	8006c90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b22:	4b51      	ldr	r3, [pc, #324]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006b24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b28:	f003 0304 	and.w	r3, r3, #4
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d113      	bne.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b30:	4b4d      	ldr	r3, [pc, #308]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b36:	4a4c      	ldr	r2, [pc, #304]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006b38:	f043 0304 	orr.w	r3, r3, #4
 8006b3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006b40:	4b49      	ldr	r3, [pc, #292]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006b42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b46:	f003 0304 	and.w	r3, r3, #4
 8006b4a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006b4e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
      pwrclkchanged = SET;
 8006b52:	2301      	movs	r3, #1
 8006b54:	f887 30c9 	strb.w	r3, [r7, #201]	@ 0xc9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006b58:	4b44      	ldr	r3, [pc, #272]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b5c:	4a43      	ldr	r2, [pc, #268]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006b5e:	f043 0301 	orr.w	r3, r3, #1
 8006b62:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b64:	f7fc ff66 	bl	8003a34 <HAL_GetTick>
 8006b68:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006b6c:	e00b      	b.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b6e:	f7fc ff61 	bl	8003a34 <HAL_GetTick>
 8006b72:	4602      	mov	r2, r0
 8006b74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b78:	1ad3      	subs	r3, r2, r3
 8006b7a:	2b02      	cmp	r3, #2
 8006b7c:	d903      	bls.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      {
        ret = HAL_TIMEOUT;
 8006b7e:	2303      	movs	r3, #3
 8006b80:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8006b84:	e005      	b.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006b86:	4b39      	ldr	r3, [pc, #228]	@ (8006c6c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8006b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b8a:	f003 0301 	and.w	r3, r3, #1
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d0ed      	beq.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x5b2>
      }
    }

    if (ret == HAL_OK)
 8006b92:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d16a      	bne.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x6b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006b9a:	4b33      	ldr	r3, [pc, #204]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006b9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ba0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ba4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8006ba8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d023      	beq.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8006bb0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006bb4:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8006bb8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d01b      	beq.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x63c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006bc0:	4b29      	ldr	r3, [pc, #164]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006bc2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006bc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bca:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006bce:	4b26      	ldr	r3, [pc, #152]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006bd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006bd4:	4a24      	ldr	r2, [pc, #144]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006bd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bda:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006bde:	4b22      	ldr	r3, [pc, #136]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006be0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006be4:	4a20      	ldr	r2, [pc, #128]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006be6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006bee:	4a1e      	ldr	r2, [pc, #120]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006bf0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006bf4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006bf8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006bfc:	f003 0301 	and.w	r3, r3, #1
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d019      	beq.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0x67c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c04:	f7fc ff16 	bl	8003a34 <HAL_GetTick>
 8006c08:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c0c:	e00d      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c0e:	f7fc ff11 	bl	8003a34 <HAL_GetTick>
 8006c12:	4602      	mov	r2, r0
 8006c14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006c18:	1ad2      	subs	r2, r2, r3
 8006c1a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d903      	bls.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8006c22:	2303      	movs	r3, #3
 8006c24:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
            break;
 8006c28:	e006      	b.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0x67c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c2a:	4b0f      	ldr	r3, [pc, #60]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006c2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c30:	f003 0302 	and.w	r3, r3, #2
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d0ea      	beq.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x652>
          }
        }
      }

      if (ret == HAL_OK)
 8006c38:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d10d      	bne.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006c40:	4b09      	ldr	r3, [pc, #36]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006c42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c46:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006c4a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006c4e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006c52:	4a05      	ldr	r2, [pc, #20]	@ (8006c68 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
 8006c54:	430b      	orrs	r3, r1
 8006c56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006c5a:	e00d      	b.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006c5c:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006c60:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
 8006c64:	e008      	b.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8006c66:	bf00      	nop
 8006c68:	46020c00 	.word	0x46020c00
 8006c6c:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c70:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006c74:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006c78:	f897 30c9 	ldrb.w	r3, [r7, #201]	@ 0xc9
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d107      	bne.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c80:	4bc0      	ldr	r3, [pc, #768]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006c82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c86:	4abf      	ldr	r2, [pc, #764]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006c88:	f023 0304 	bic.w	r3, r3, #4
 8006c8c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8006c90:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c98:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006c9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ca2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	d042      	beq.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x776>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8006cac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006cb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006cb4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006cb8:	d022      	beq.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x744>
 8006cba:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006cbe:	d81b      	bhi.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x73c>
 8006cc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006cc4:	d011      	beq.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x72e>
 8006cc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006cca:	d815      	bhi.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x73c>
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d019      	beq.n	8006d04 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8006cd0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006cd4:	d110      	bne.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006cd6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006cda:	3308      	adds	r3, #8
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f000 f98f 	bl	8007000 <RCCEx_PLL2_Config>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8006ce8:	e00d      	b.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cea:	4ba6      	ldr	r3, [pc, #664]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cee:	4aa5      	ldr	r2, [pc, #660]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006cf0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006cf4:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006cf6:	e006      	b.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8006cfe:	e002      	b.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x74a>
        break;
 8006d00:	bf00      	nop
 8006d02:	e000      	b.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x74a>
        break;
 8006d04:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006d06:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d10d      	bne.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x76e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8006d0e:	4b9d      	ldr	r3, [pc, #628]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006d10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006d14:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006d18:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006d1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d20:	4a98      	ldr	r2, [pc, #608]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006d22:	430b      	orrs	r3, r1
 8006d24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006d28:	e003      	b.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x776>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d2a:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006d2e:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006d32:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d40:	2300      	movs	r3, #0
 8006d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d44:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006d48:	460b      	mov	r3, r1
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	d02d      	beq.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x7ee>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006d4e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d5a:	d00b      	beq.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8006d5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d60:	d804      	bhi.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d008      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8006d66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d6a:	d007      	beq.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8006d72:	e004      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8006d74:	bf00      	nop
 8006d76:	e002      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8006d78:	bf00      	nop
 8006d7a:	e000      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
        break;
 8006d7c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006d7e:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d10d      	bne.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8006d86:	4b7f      	ldr	r3, [pc, #508]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006d88:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006d8c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006d90:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d98:	4a7a      	ldr	r2, [pc, #488]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006d9a:	430b      	orrs	r3, r1
 8006d9c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006da0:	e003      	b.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x7ee>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006da2:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006da6:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8006daa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006db6:	633b      	str	r3, [r7, #48]	@ 0x30
 8006db8:	2300      	movs	r3, #0
 8006dba:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dbc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	d019      	beq.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x83e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8006dc6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006dca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006dce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006dd2:	d105      	bne.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x824>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006dd4:	4b6b      	ldr	r3, [pc, #428]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dd8:	4a6a      	ldr	r2, [pc, #424]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006dda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006dde:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8006de0:	4b68      	ldr	r3, [pc, #416]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006de2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006de6:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006dea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006dee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006df2:	4a64      	ldr	r2, [pc, #400]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006df4:	430b      	orrs	r3, r1
 8006df6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8006dfa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e02:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006e06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e08:	2300      	movs	r3, #0
 8006e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e0c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006e10:	460b      	mov	r3, r1
 8006e12:	4313      	orrs	r3, r2
 8006e14:	d00c      	beq.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0x874>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006e16:	4b5b      	ldr	r3, [pc, #364]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006e18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e1c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e20:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006e24:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006e28:	4956      	ldr	r1, [pc, #344]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006e30:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e38:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006e3c:	623b      	str	r3, [r7, #32]
 8006e3e:	2300      	movs	r3, #0
 8006e40:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e42:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006e46:	460b      	mov	r3, r1
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	d00c      	beq.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006e4c:	4b4d      	ldr	r3, [pc, #308]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006e4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e52:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006e56:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006e5a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006e5e:	4949      	ldr	r1, [pc, #292]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006e60:	4313      	orrs	r3, r2
 8006e62:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8006e66:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e6e:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006e72:	61bb      	str	r3, [r7, #24]
 8006e74:	2300      	movs	r3, #0
 8006e76:	61fb      	str	r3, [r7, #28]
 8006e78:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	d00c      	beq.n	8006e9c <HAL_RCCEx_PeriphCLKConfig+0x8e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8006e82:	4b40      	ldr	r3, [pc, #256]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006e84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006e88:	f023 0218 	bic.w	r2, r3, #24
 8006e8c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006e90:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006e94:	493b      	ldr	r1, [pc, #236]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006e96:	4313      	orrs	r3, r2
 8006e98:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006e9c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea4:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8006ea8:	613b      	str	r3, [r7, #16]
 8006eaa:	2300      	movs	r3, #0
 8006eac:	617b      	str	r3, [r7, #20]
 8006eae:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006eb2:	460b      	mov	r3, r1
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	d032      	beq.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x962>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8006eb8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006ebc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006ec0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ec4:	d105      	bne.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x916>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ec6:	4b2f      	ldr	r3, [pc, #188]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eca:	4a2e      	ldr	r2, [pc, #184]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006ecc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ed0:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8006ed2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006ed6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006eda:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006ede:	d108      	bne.n	8006ef2 <HAL_RCCEx_PeriphCLKConfig+0x936>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006ee0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006ee4:	3308      	adds	r3, #8
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f000 f88a 	bl	8007000 <RCCEx_PLL2_Config>
 8006eec:	4603      	mov	r3, r0
 8006eee:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
    }
    if (ret == HAL_OK)
 8006ef2:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d10d      	bne.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x95a>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006efa:	4b22      	ldr	r3, [pc, #136]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006efc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f00:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006f04:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006f08:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006f0c:	491d      	ldr	r1, [pc, #116]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006f14:	e003      	b.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x962>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f16:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006f1a:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8006f1e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f26:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8006f2a:	60bb      	str	r3, [r7, #8]
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	60fb      	str	r3, [r7, #12]
 8006f30:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006f34:	460b      	mov	r3, r1
 8006f36:	4313      	orrs	r3, r2
 8006f38:	d03d      	beq.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8006f3a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006f3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f46:	d00e      	beq.n	8006f66 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
 8006f48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f4c:	d815      	bhi.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d01a      	beq.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006f52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f56:	d110      	bne.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x9be>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f58:	4b0a      	ldr	r3, [pc, #40]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f5c:	4a09      	ldr	r2, [pc, #36]	@ (8006f84 <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 8006f5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f62:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006f64:	e011      	b.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0x9ce>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006f66:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006f6a:	3308      	adds	r3, #8
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f000 f847 	bl	8007000 <RCCEx_PLL2_Config>
 8006f72:	4603      	mov	r3, r0
 8006f74:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006f78:	e007      	b.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0x9ce>
      default:
        ret = HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        break;
 8006f80:	e003      	b.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0x9ce>
 8006f82:	bf00      	nop
 8006f84:	46020c00 	.word	0x46020c00
        break;
 8006f88:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006f8a:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d10d      	bne.n	8006fae <HAL_RCCEx_PeriphCLKConfig+0x9f2>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8006f92:	4b1a      	ldr	r3, [pc, #104]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8006f94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f98:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006f9c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006fa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fa4:	4915      	ldr	r1, [pc, #84]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8006fac:	e003      	b.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fae:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 8006fb2:	f887 30ca 	strb.w	r3, [r7, #202]	@ 0xca
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8006fb6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fbe:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006fc2:	603b      	str	r3, [r7, #0]
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	607b      	str	r3, [r7, #4]
 8006fc8:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006fcc:	460b      	mov	r3, r1
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	d00c      	beq.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0xa30>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8006fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8006fd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006fd8:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8006fdc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006fe0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006fe4:	4905      	ldr	r1, [pc, #20]	@ (8006ffc <HAL_RCCEx_PeriphCLKConfig+0xa40>)
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8006fec:	f897 30ca 	ldrb.w	r3, [r7, #202]	@ 0xca
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	37d0      	adds	r7, #208	@ 0xd0
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ffa:	bf00      	nop
 8006ffc:	46020c00 	.word	0x46020c00

08007000 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b084      	sub	sp, #16
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8007008:	4b47      	ldr	r3, [pc, #284]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a46      	ldr	r2, [pc, #280]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 800700e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007012:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007014:	f7fc fd0e 	bl	8003a34 <HAL_GetTick>
 8007018:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800701a:	e008      	b.n	800702e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800701c:	f7fc fd0a 	bl	8003a34 <HAL_GetTick>
 8007020:	4602      	mov	r2, r0
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	1ad3      	subs	r3, r2, r3
 8007026:	2b02      	cmp	r3, #2
 8007028:	d901      	bls.n	800702e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800702a:	2303      	movs	r3, #3
 800702c:	e077      	b.n	800711e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800702e:	4b3e      	ldr	r3, [pc, #248]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1f0      	bne.n	800701c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800703a:	4b3b      	ldr	r3, [pc, #236]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 800703c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800703e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007042:	f023 0303 	bic.w	r3, r3, #3
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	6811      	ldr	r1, [r2, #0]
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	6852      	ldr	r2, [r2, #4]
 800704e:	3a01      	subs	r2, #1
 8007050:	0212      	lsls	r2, r2, #8
 8007052:	430a      	orrs	r2, r1
 8007054:	4934      	ldr	r1, [pc, #208]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 8007056:	4313      	orrs	r3, r2
 8007058:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800705a:	4b33      	ldr	r3, [pc, #204]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 800705c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800705e:	4b33      	ldr	r3, [pc, #204]	@ (800712c <RCCEx_PLL2_Config+0x12c>)
 8007060:	4013      	ands	r3, r2
 8007062:	687a      	ldr	r2, [r7, #4]
 8007064:	6892      	ldr	r2, [r2, #8]
 8007066:	3a01      	subs	r2, #1
 8007068:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	68d2      	ldr	r2, [r2, #12]
 8007070:	3a01      	subs	r2, #1
 8007072:	0252      	lsls	r2, r2, #9
 8007074:	b292      	uxth	r2, r2
 8007076:	4311      	orrs	r1, r2
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	6912      	ldr	r2, [r2, #16]
 800707c:	3a01      	subs	r2, #1
 800707e:	0412      	lsls	r2, r2, #16
 8007080:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007084:	4311      	orrs	r1, r2
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	6952      	ldr	r2, [r2, #20]
 800708a:	3a01      	subs	r2, #1
 800708c:	0612      	lsls	r2, r2, #24
 800708e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007092:	430a      	orrs	r2, r1
 8007094:	4924      	ldr	r1, [pc, #144]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 8007096:	4313      	orrs	r3, r2
 8007098:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800709a:	4b23      	ldr	r3, [pc, #140]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 800709c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800709e:	f023 020c 	bic.w	r2, r3, #12
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	699b      	ldr	r3, [r3, #24]
 80070a6:	4920      	ldr	r1, [pc, #128]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 80070a8:	4313      	orrs	r3, r2
 80070aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80070ac:	4b1e      	ldr	r3, [pc, #120]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 80070ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a1b      	ldr	r3, [r3, #32]
 80070b4:	491c      	ldr	r1, [pc, #112]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 80070b6:	4313      	orrs	r3, r2
 80070b8:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80070ba:	4b1b      	ldr	r3, [pc, #108]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 80070bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070be:	4a1a      	ldr	r2, [pc, #104]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 80070c0:	f023 0310 	bic.w	r3, r3, #16
 80070c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80070c6:	4b18      	ldr	r3, [pc, #96]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 80070c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80070ce:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80070d2:	687a      	ldr	r2, [r7, #4]
 80070d4:	69d2      	ldr	r2, [r2, #28]
 80070d6:	00d2      	lsls	r2, r2, #3
 80070d8:	4913      	ldr	r1, [pc, #76]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 80070da:	4313      	orrs	r3, r2
 80070dc:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80070de:	4b12      	ldr	r3, [pc, #72]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 80070e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070e2:	4a11      	ldr	r2, [pc, #68]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 80070e4:	f043 0310 	orr.w	r3, r3, #16
 80070e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80070ea:	4b0f      	ldr	r3, [pc, #60]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a0e      	ldr	r2, [pc, #56]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 80070f0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80070f4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80070f6:	f7fc fc9d 	bl	8003a34 <HAL_GetTick>
 80070fa:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80070fc:	e008      	b.n	8007110 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80070fe:	f7fc fc99 	bl	8003a34 <HAL_GetTick>
 8007102:	4602      	mov	r2, r0
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	1ad3      	subs	r3, r2, r3
 8007108:	2b02      	cmp	r3, #2
 800710a:	d901      	bls.n	8007110 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 800710c:	2303      	movs	r3, #3
 800710e:	e006      	b.n	800711e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007110:	4b05      	ldr	r3, [pc, #20]	@ (8007128 <RCCEx_PLL2_Config+0x128>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007118:	2b00      	cmp	r3, #0
 800711a:	d0f0      	beq.n	80070fe <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 800711c:	2300      	movs	r3, #0

}
 800711e:	4618      	mov	r0, r3
 8007120:	3710      	adds	r7, #16
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
 8007126:	bf00      	nop
 8007128:	46020c00 	.word	0x46020c00
 800712c:	80800000 	.word	0x80800000

08007130 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b084      	sub	sp, #16
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8007138:	4b47      	ldr	r3, [pc, #284]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a46      	ldr	r2, [pc, #280]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 800713e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007142:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007144:	f7fc fc76 	bl	8003a34 <HAL_GetTick>
 8007148:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800714a:	e008      	b.n	800715e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800714c:	f7fc fc72 	bl	8003a34 <HAL_GetTick>
 8007150:	4602      	mov	r2, r0
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	1ad3      	subs	r3, r2, r3
 8007156:	2b02      	cmp	r3, #2
 8007158:	d901      	bls.n	800715e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800715a:	2303      	movs	r3, #3
 800715c:	e077      	b.n	800724e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800715e:	4b3e      	ldr	r3, [pc, #248]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007166:	2b00      	cmp	r3, #0
 8007168:	d1f0      	bne.n	800714c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800716a:	4b3b      	ldr	r3, [pc, #236]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 800716c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800716e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007172:	f023 0303 	bic.w	r3, r3, #3
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	6811      	ldr	r1, [r2, #0]
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	6852      	ldr	r2, [r2, #4]
 800717e:	3a01      	subs	r2, #1
 8007180:	0212      	lsls	r2, r2, #8
 8007182:	430a      	orrs	r2, r1
 8007184:	4934      	ldr	r1, [pc, #208]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 8007186:	4313      	orrs	r3, r2
 8007188:	630b      	str	r3, [r1, #48]	@ 0x30
 800718a:	4b33      	ldr	r3, [pc, #204]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 800718c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800718e:	4b33      	ldr	r3, [pc, #204]	@ (800725c <RCCEx_PLL3_Config+0x12c>)
 8007190:	4013      	ands	r3, r2
 8007192:	687a      	ldr	r2, [r7, #4]
 8007194:	6892      	ldr	r2, [r2, #8]
 8007196:	3a01      	subs	r2, #1
 8007198:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	68d2      	ldr	r2, [r2, #12]
 80071a0:	3a01      	subs	r2, #1
 80071a2:	0252      	lsls	r2, r2, #9
 80071a4:	b292      	uxth	r2, r2
 80071a6:	4311      	orrs	r1, r2
 80071a8:	687a      	ldr	r2, [r7, #4]
 80071aa:	6912      	ldr	r2, [r2, #16]
 80071ac:	3a01      	subs	r2, #1
 80071ae:	0412      	lsls	r2, r2, #16
 80071b0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80071b4:	4311      	orrs	r1, r2
 80071b6:	687a      	ldr	r2, [r7, #4]
 80071b8:	6952      	ldr	r2, [r2, #20]
 80071ba:	3a01      	subs	r2, #1
 80071bc:	0612      	lsls	r2, r2, #24
 80071be:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80071c2:	430a      	orrs	r2, r1
 80071c4:	4924      	ldr	r1, [pc, #144]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 80071c6:	4313      	orrs	r3, r2
 80071c8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80071ca:	4b23      	ldr	r3, [pc, #140]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 80071cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071ce:	f023 020c 	bic.w	r2, r3, #12
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	699b      	ldr	r3, [r3, #24]
 80071d6:	4920      	ldr	r1, [pc, #128]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 80071d8:	4313      	orrs	r3, r2
 80071da:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80071dc:	4b1e      	ldr	r3, [pc, #120]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 80071de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6a1b      	ldr	r3, [r3, #32]
 80071e4:	491c      	ldr	r1, [pc, #112]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 80071e6:	4313      	orrs	r3, r2
 80071e8:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80071ea:	4b1b      	ldr	r3, [pc, #108]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 80071ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071ee:	4a1a      	ldr	r2, [pc, #104]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 80071f0:	f023 0310 	bic.w	r3, r3, #16
 80071f4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80071f6:	4b18      	ldr	r3, [pc, #96]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 80071f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80071fe:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007202:	687a      	ldr	r2, [r7, #4]
 8007204:	69d2      	ldr	r2, [r2, #28]
 8007206:	00d2      	lsls	r2, r2, #3
 8007208:	4913      	ldr	r1, [pc, #76]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 800720a:	4313      	orrs	r3, r2
 800720c:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 800720e:	4b12      	ldr	r3, [pc, #72]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 8007210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007212:	4a11      	ldr	r2, [pc, #68]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 8007214:	f043 0310 	orr.w	r3, r3, #16
 8007218:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800721a:	4b0f      	ldr	r3, [pc, #60]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a0e      	ldr	r2, [pc, #56]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 8007220:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007224:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007226:	f7fc fc05 	bl	8003a34 <HAL_GetTick>
 800722a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800722c:	e008      	b.n	8007240 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800722e:	f7fc fc01 	bl	8003a34 <HAL_GetTick>
 8007232:	4602      	mov	r2, r0
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	1ad3      	subs	r3, r2, r3
 8007238:	2b02      	cmp	r3, #2
 800723a:	d901      	bls.n	8007240 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 800723c:	2303      	movs	r3, #3
 800723e:	e006      	b.n	800724e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007240:	4b05      	ldr	r3, [pc, #20]	@ (8007258 <RCCEx_PLL3_Config+0x128>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007248:	2b00      	cmp	r3, #0
 800724a:	d0f0      	beq.n	800722e <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800724c:	2300      	movs	r3, #0
}
 800724e:	4618      	mov	r0, r3
 8007250:	3710      	adds	r7, #16
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop
 8007258:	46020c00 	.word	0x46020c00
 800725c:	80800000 	.word	0x80800000

08007260 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b084      	sub	sp, #16
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d101      	bne.n	8007272 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	e0fb      	b.n	800746a <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a7f      	ldr	r2, [pc, #508]	@ (8007474 <HAL_SPI_Init+0x214>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d004      	beq.n	8007286 <HAL_SPI_Init+0x26>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a7d      	ldr	r2, [pc, #500]	@ (8007478 <HAL_SPI_Init+0x218>)
 8007282:	4293      	cmp	r3, r2
 8007284:	e000      	b.n	8007288 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8007286:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a78      	ldr	r2, [pc, #480]	@ (8007474 <HAL_SPI_Init+0x214>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d004      	beq.n	80072a2 <HAL_SPI_Init+0x42>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a76      	ldr	r2, [pc, #472]	@ (8007478 <HAL_SPI_Init+0x218>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d105      	bne.n	80072ae <HAL_SPI_Init+0x4e>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	68db      	ldr	r3, [r3, #12]
 80072a6:	2b0f      	cmp	r3, #15
 80072a8:	d901      	bls.n	80072ae <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	e0dd      	b.n	800746a <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f000 fd6c 	bl	8007d8c <SPI_GetPacketSize>
 80072b4:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a6e      	ldr	r2, [pc, #440]	@ (8007474 <HAL_SPI_Init+0x214>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d004      	beq.n	80072ca <HAL_SPI_Init+0x6a>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a6c      	ldr	r2, [pc, #432]	@ (8007478 <HAL_SPI_Init+0x218>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d102      	bne.n	80072d0 <HAL_SPI_Init+0x70>
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2b08      	cmp	r3, #8
 80072ce:	d816      	bhi.n	80072fe <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80072d4:	4a69      	ldr	r2, [pc, #420]	@ (800747c <HAL_SPI_Init+0x21c>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d00e      	beq.n	80072f8 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a68      	ldr	r2, [pc, #416]	@ (8007480 <HAL_SPI_Init+0x220>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d009      	beq.n	80072f8 <HAL_SPI_Init+0x98>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a66      	ldr	r2, [pc, #408]	@ (8007484 <HAL_SPI_Init+0x224>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d004      	beq.n	80072f8 <HAL_SPI_Init+0x98>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4a65      	ldr	r2, [pc, #404]	@ (8007488 <HAL_SPI_Init+0x228>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d104      	bne.n	8007302 <HAL_SPI_Init+0xa2>
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2b10      	cmp	r3, #16
 80072fc:	d901      	bls.n	8007302 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e0b3      	b.n	800746a <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007308:	b2db      	uxtb	r3, r3
 800730a:	2b00      	cmp	r3, #0
 800730c:	d106      	bne.n	800731c <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f7fa fa22 	bl	8001760 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2202      	movs	r2, #2
 8007320:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f022 0201 	bic.w	r2, r2, #1
 8007332:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800733e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	699b      	ldr	r3, [r3, #24]
 8007344:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007348:	d119      	bne.n	800737e <HAL_SPI_Init+0x11e>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007352:	d103      	bne.n	800735c <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007358:	2b00      	cmp	r3, #0
 800735a:	d008      	beq.n	800736e <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007360:	2b00      	cmp	r3, #0
 8007362:	d10c      	bne.n	800737e <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007368:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800736c:	d107      	bne.n	800737e <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800737c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007386:	2b00      	cmp	r3, #0
 8007388:	d00f      	beq.n	80073aa <HAL_SPI_Init+0x14a>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	68db      	ldr	r3, [r3, #12]
 800738e:	2b06      	cmp	r3, #6
 8007390:	d90b      	bls.n	80073aa <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	430a      	orrs	r2, r1
 80073a6:	601a      	str	r2, [r3, #0]
 80073a8:	e007      	b.n	80073ba <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80073b8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	69da      	ldr	r2, [r3, #28]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073c2:	431a      	orrs	r2, r3
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	431a      	orrs	r2, r3
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073cc:	ea42 0103 	orr.w	r1, r2, r3
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	68da      	ldr	r2, [r3, #12]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	430a      	orrs	r2, r1
 80073da:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073e4:	431a      	orrs	r2, r3
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ea:	431a      	orrs	r2, r3
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	699b      	ldr	r3, [r3, #24]
 80073f0:	431a      	orrs	r2, r3
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	691b      	ldr	r3, [r3, #16]
 80073f6:	431a      	orrs	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	695b      	ldr	r3, [r3, #20]
 80073fc:	431a      	orrs	r2, r3
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6a1b      	ldr	r3, [r3, #32]
 8007402:	431a      	orrs	r2, r3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	431a      	orrs	r2, r3
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800740e:	431a      	orrs	r2, r3
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	431a      	orrs	r2, r3
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800741a:	431a      	orrs	r2, r3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007420:	431a      	orrs	r2, r3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007426:	ea42 0103 	orr.w	r1, r2, r3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	430a      	orrs	r2, r1
 8007434:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d00a      	beq.n	8007458 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	68db      	ldr	r3, [r3, #12]
 8007448:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	430a      	orrs	r2, r1
 8007456:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2200      	movs	r2, #0
 800745c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2201      	movs	r2, #1
 8007464:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8007468:	2300      	movs	r3, #0
}
 800746a:	4618      	mov	r0, r3
 800746c:	3710      	adds	r7, #16
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}
 8007472:	bf00      	nop
 8007474:	46002000 	.word	0x46002000
 8007478:	56002000 	.word	0x56002000
 800747c:	40013000 	.word	0x40013000
 8007480:	50013000 	.word	0x50013000
 8007484:	40003800 	.word	0x40003800
 8007488:	50003800 	.word	0x50003800

0800748c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b088      	sub	sp, #32
 8007490:	af02      	add	r7, sp, #8
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	603b      	str	r3, [r7, #0]
 8007498:	4613      	mov	r3, r2
 800749a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	3320      	adds	r3, #32
 80074a2:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80074a4:	f7fc fac6 	bl	8003a34 <HAL_GetTick>
 80074a8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d001      	beq.n	80074ba <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80074b6:	2302      	movs	r3, #2
 80074b8:	e1f3      	b.n	80078a2 <HAL_SPI_Transmit+0x416>
  }

  if ((pData == NULL) || (Size == 0UL))
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d002      	beq.n	80074c6 <HAL_SPI_Transmit+0x3a>
 80074c0:	88fb      	ldrh	r3, [r7, #6]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d101      	bne.n	80074ca <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	e1eb      	b.n	80078a2 <HAL_SPI_Transmit+0x416>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d101      	bne.n	80074d8 <HAL_SPI_Transmit+0x4c>
 80074d4:	2302      	movs	r3, #2
 80074d6:	e1e4      	b.n	80078a2 <HAL_SPI_Transmit+0x416>
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2203      	movs	r2, #3
 80074e4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	68ba      	ldr	r2, [r7, #8]
 80074f4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	88fa      	ldrh	r2, [r7, #6]
 80074fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	88fa      	ldrh	r2, [r7, #6]
 8007502:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2200      	movs	r2, #0
 800750a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	2200      	movs	r2, #0
 8007510:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2200      	movs	r2, #0
 8007518:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2200      	movs	r2, #0
 8007520:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2200      	movs	r2, #0
 8007526:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8007530:	d108      	bne.n	8007544 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007540:	601a      	str	r2, [r3, #0]
 8007542:	e009      	b.n	8007558 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8007556:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	0c1b      	lsrs	r3, r3, #16
 8007560:	041b      	lsls	r3, r3, #16
 8007562:	88f9      	ldrh	r1, [r7, #6]
 8007564:	68fa      	ldr	r2, [r7, #12]
 8007566:	6812      	ldr	r2, [r2, #0]
 8007568:	430b      	orrs	r3, r1
 800756a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	681a      	ldr	r2, [r3, #0]
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f042 0201 	orr.w	r2, r2, #1
 800757a:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	69db      	ldr	r3, [r3, #28]
 8007582:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007586:	2b00      	cmp	r3, #0
 8007588:	d10c      	bne.n	80075a4 <HAL_SPI_Transmit+0x118>
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007592:	d107      	bne.n	80075a4 <HAL_SPI_Transmit+0x118>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80075a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	68db      	ldr	r3, [r3, #12]
 80075a8:	2b0f      	cmp	r3, #15
 80075aa:	d95b      	bls.n	8007664 <HAL_SPI_Transmit+0x1d8>
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a8f      	ldr	r2, [pc, #572]	@ (80077f0 <HAL_SPI_Transmit+0x364>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d04f      	beq.n	8007656 <HAL_SPI_Transmit+0x1ca>
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a8e      	ldr	r2, [pc, #568]	@ (80077f4 <HAL_SPI_Transmit+0x368>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d04a      	beq.n	8007656 <HAL_SPI_Transmit+0x1ca>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a8c      	ldr	r2, [pc, #560]	@ (80077f8 <HAL_SPI_Transmit+0x36c>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d045      	beq.n	8007656 <HAL_SPI_Transmit+0x1ca>
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a8b      	ldr	r2, [pc, #556]	@ (80077fc <HAL_SPI_Transmit+0x370>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d147      	bne.n	8007664 <HAL_SPI_Transmit+0x1d8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80075d4:	e03f      	b.n	8007656 <HAL_SPI_Transmit+0x1ca>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	695b      	ldr	r3, [r3, #20]
 80075dc:	f003 0302 	and.w	r3, r3, #2
 80075e0:	2b02      	cmp	r3, #2
 80075e2:	d114      	bne.n	800760e <HAL_SPI_Transmit+0x182>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	6812      	ldr	r2, [r2, #0]
 80075ee:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075f4:	1d1a      	adds	r2, r3, #4
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007600:	b29b      	uxth	r3, r3
 8007602:	3b01      	subs	r3, #1
 8007604:	b29a      	uxth	r2, r3
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800760c:	e023      	b.n	8007656 <HAL_SPI_Transmit+0x1ca>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800760e:	f7fc fa11 	bl	8003a34 <HAL_GetTick>
 8007612:	4602      	mov	r2, r0
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	1ad3      	subs	r3, r2, r3
 8007618:	683a      	ldr	r2, [r7, #0]
 800761a:	429a      	cmp	r2, r3
 800761c:	d803      	bhi.n	8007626 <HAL_SPI_Transmit+0x19a>
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007624:	d102      	bne.n	800762c <HAL_SPI_Transmit+0x1a0>
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d114      	bne.n	8007656 <HAL_SPI_Transmit+0x1ca>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800762c:	68f8      	ldr	r0, [r7, #12]
 800762e:	f000 fadf 	bl	8007bf0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007638:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2201      	movs	r2, #1
 8007646:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2200      	movs	r2, #0
 800764e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007652:	2303      	movs	r3, #3
 8007654:	e125      	b.n	80078a2 <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800765c:	b29b      	uxth	r3, r3
 800765e:	2b00      	cmp	r3, #0
 8007660:	d1b9      	bne.n	80075d6 <HAL_SPI_Transmit+0x14a>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8007662:	e0f8      	b.n	8007856 <HAL_SPI_Transmit+0x3ca>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	2b07      	cmp	r3, #7
 800766a:	f240 80ed 	bls.w	8007848 <HAL_SPI_Transmit+0x3bc>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800766e:	e05d      	b.n	800772c <HAL_SPI_Transmit+0x2a0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	695b      	ldr	r3, [r3, #20]
 8007676:	f003 0302 	and.w	r3, r3, #2
 800767a:	2b02      	cmp	r3, #2
 800767c:	d132      	bne.n	80076e4 <HAL_SPI_Transmit+0x258>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007684:	b29b      	uxth	r3, r3
 8007686:	2b01      	cmp	r3, #1
 8007688:	d918      	bls.n	80076bc <HAL_SPI_Transmit+0x230>
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800768e:	2b00      	cmp	r3, #0
 8007690:	d014      	beq.n	80076bc <HAL_SPI_Transmit+0x230>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	6812      	ldr	r2, [r2, #0]
 800769c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076a2:	1d1a      	adds	r2, r3, #4
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	3b02      	subs	r3, #2
 80076b2:	b29a      	uxth	r2, r3
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80076ba:	e037      	b.n	800772c <HAL_SPI_Transmit+0x2a0>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076c0:	881a      	ldrh	r2, [r3, #0]
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076ca:	1c9a      	adds	r2, r3, #2
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	3b01      	subs	r3, #1
 80076da:	b29a      	uxth	r2, r3
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80076e2:	e023      	b.n	800772c <HAL_SPI_Transmit+0x2a0>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80076e4:	f7fc f9a6 	bl	8003a34 <HAL_GetTick>
 80076e8:	4602      	mov	r2, r0
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	1ad3      	subs	r3, r2, r3
 80076ee:	683a      	ldr	r2, [r7, #0]
 80076f0:	429a      	cmp	r2, r3
 80076f2:	d803      	bhi.n	80076fc <HAL_SPI_Transmit+0x270>
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076fa:	d102      	bne.n	8007702 <HAL_SPI_Transmit+0x276>
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d114      	bne.n	800772c <HAL_SPI_Transmit+0x2a0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007702:	68f8      	ldr	r0, [r7, #12]
 8007704:	f000 fa74 	bl	8007bf0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800770e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2201      	movs	r2, #1
 800771c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2200      	movs	r2, #0
 8007724:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007728:	2303      	movs	r3, #3
 800772a:	e0ba      	b.n	80078a2 <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007732:	b29b      	uxth	r3, r3
 8007734:	2b00      	cmp	r3, #0
 8007736:	d19b      	bne.n	8007670 <HAL_SPI_Transmit+0x1e4>
 8007738:	e08d      	b.n	8007856 <HAL_SPI_Transmit+0x3ca>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	695b      	ldr	r3, [r3, #20]
 8007740:	f003 0302 	and.w	r3, r3, #2
 8007744:	2b02      	cmp	r3, #2
 8007746:	d15b      	bne.n	8007800 <HAL_SPI_Transmit+0x374>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800774e:	b29b      	uxth	r3, r3
 8007750:	2b03      	cmp	r3, #3
 8007752:	d918      	bls.n	8007786 <HAL_SPI_Transmit+0x2fa>
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007758:	2b40      	cmp	r3, #64	@ 0x40
 800775a:	d914      	bls.n	8007786 <HAL_SPI_Transmit+0x2fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	6812      	ldr	r2, [r2, #0]
 8007766:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800776c:	1d1a      	adds	r2, r3, #4
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007778:	b29b      	uxth	r3, r3
 800777a:	3b04      	subs	r3, #4
 800777c:	b29a      	uxth	r2, r3
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007784:	e060      	b.n	8007848 <HAL_SPI_Transmit+0x3bc>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800778c:	b29b      	uxth	r3, r3
 800778e:	2b01      	cmp	r3, #1
 8007790:	d917      	bls.n	80077c2 <HAL_SPI_Transmit+0x336>
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007796:	2b00      	cmp	r3, #0
 8007798:	d013      	beq.n	80077c2 <HAL_SPI_Transmit+0x336>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800779e:	881a      	ldrh	r2, [r3, #0]
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077a8:	1c9a      	adds	r2, r3, #2
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	3b02      	subs	r3, #2
 80077b8:	b29a      	uxth	r2, r3
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80077c0:	e042      	b.n	8007848 <HAL_SPI_Transmit+0x3bc>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	3320      	adds	r3, #32
 80077cc:	7812      	ldrb	r2, [r2, #0]
 80077ce:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077d4:	1c5a      	adds	r2, r3, #1
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	3b01      	subs	r3, #1
 80077e4:	b29a      	uxth	r2, r3
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80077ec:	e02c      	b.n	8007848 <HAL_SPI_Transmit+0x3bc>
 80077ee:	bf00      	nop
 80077f0:	40013000 	.word	0x40013000
 80077f4:	50013000 	.word	0x50013000
 80077f8:	40003800 	.word	0x40003800
 80077fc:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007800:	f7fc f918 	bl	8003a34 <HAL_GetTick>
 8007804:	4602      	mov	r2, r0
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	1ad3      	subs	r3, r2, r3
 800780a:	683a      	ldr	r2, [r7, #0]
 800780c:	429a      	cmp	r2, r3
 800780e:	d803      	bhi.n	8007818 <HAL_SPI_Transmit+0x38c>
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007816:	d102      	bne.n	800781e <HAL_SPI_Transmit+0x392>
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d114      	bne.n	8007848 <HAL_SPI_Transmit+0x3bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800781e:	68f8      	ldr	r0, [r7, #12]
 8007820:	f000 f9e6 	bl	8007bf0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800782a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2201      	movs	r2, #1
 8007838:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2200      	movs	r2, #0
 8007840:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007844:	2303      	movs	r3, #3
 8007846:	e02c      	b.n	80078a2 <HAL_SPI_Transmit+0x416>
    while (hspi->TxXferCount > 0UL)
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800784e:	b29b      	uxth	r3, r3
 8007850:	2b00      	cmp	r3, #0
 8007852:	f47f af72 	bne.w	800773a <HAL_SPI_Transmit+0x2ae>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	9300      	str	r3, [sp, #0]
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	2200      	movs	r2, #0
 800785e:	2108      	movs	r1, #8
 8007860:	68f8      	ldr	r0, [r7, #12]
 8007862:	f000 fa65 	bl	8007d30 <SPI_WaitOnFlagUntilTimeout>
 8007866:	4603      	mov	r3, r0
 8007868:	2b00      	cmp	r3, #0
 800786a:	d007      	beq.n	800787c <HAL_SPI_Transmit+0x3f0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007872:	f043 0220 	orr.w	r2, r3, #32
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800787c:	68f8      	ldr	r0, [r7, #12]
 800787e:	f000 f9b7 	bl	8007bf0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2201      	movs	r2, #1
 8007886:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	2200      	movs	r2, #0
 800788e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007898:	2b00      	cmp	r3, #0
 800789a:	d001      	beq.n	80078a0 <HAL_SPI_Transmit+0x414>
  {
    return HAL_ERROR;
 800789c:	2301      	movs	r3, #1
 800789e:	e000      	b.n	80078a2 <HAL_SPI_Transmit+0x416>
  }
  else
  {
    return HAL_OK;
 80078a0:	2300      	movs	r3, #0
  }
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3718      	adds	r7, #24
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}
 80078aa:	bf00      	nop

080078ac <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b086      	sub	sp, #24
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	60f8      	str	r0, [r7, #12]
 80078b4:	60b9      	str	r1, [r7, #8]
 80078b6:	603b      	str	r3, [r7, #0]
 80078b8:	4613      	mov	r3, r2
 80078ba:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	3330      	adds	r3, #48	@ 0x30
 80078c2:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078c4:	f7fc f8b6 	bl	8003a34 <HAL_GetTick>
 80078c8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d001      	beq.n	80078da <HAL_SPI_Receive+0x2e>
  {
    return HAL_BUSY;
 80078d6:	2302      	movs	r3, #2
 80078d8:	e17e      	b.n	8007bd8 <HAL_SPI_Receive+0x32c>
  }

  if ((pData == NULL) || (Size == 0UL))
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d002      	beq.n	80078e6 <HAL_SPI_Receive+0x3a>
 80078e0:	88fb      	ldrh	r3, [r7, #6]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d101      	bne.n	80078ea <HAL_SPI_Receive+0x3e>
  {
    return HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	e176      	b.n	8007bd8 <HAL_SPI_Receive+0x32c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d101      	bne.n	80078f8 <HAL_SPI_Receive+0x4c>
 80078f4:	2302      	movs	r3, #2
 80078f6:	e16f      	b.n	8007bd8 <HAL_SPI_Receive+0x32c>
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2201      	movs	r2, #1
 80078fc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2204      	movs	r2, #4
 8007904:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2200      	movs	r2, #0
 800790c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	68ba      	ldr	r2, [r7, #8]
 8007914:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	88fa      	ldrh	r2, [r7, #6]
 800791a:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	88fa      	ldrh	r2, [r7, #6]
 8007922:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2200      	movs	r2, #0
 8007930:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2200      	movs	r2, #0
 8007938:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2200      	movs	r2, #0
 8007940:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8007950:	d108      	bne.n	8007964 <HAL_SPI_Receive+0xb8>
  {
    SPI_1LINE_RX(hspi);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007960:	601a      	str	r2, [r3, #0]
 8007962:	e009      	b.n	8007978 <HAL_SPI_Receive+0xcc>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	68db      	ldr	r3, [r3, #12]
 800796a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8007976:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	0c1b      	lsrs	r3, r3, #16
 8007980:	041b      	lsls	r3, r3, #16
 8007982:	88f9      	ldrh	r1, [r7, #6]
 8007984:	68fa      	ldr	r2, [r7, #12]
 8007986:	6812      	ldr	r2, [r2, #0]
 8007988:	430b      	orrs	r3, r1
 800798a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f042 0201 	orr.w	r2, r2, #1
 800799a:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	69db      	ldr	r3, [r3, #28]
 80079a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d10c      	bne.n	80079c4 <HAL_SPI_Receive+0x118>
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80079b2:	d107      	bne.n	80079c4 <HAL_SPI_Receive+0x118>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079c2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	68db      	ldr	r3, [r3, #12]
 80079c8:	2b0f      	cmp	r3, #15
 80079ca:	d95c      	bls.n	8007a86 <HAL_SPI_Receive+0x1da>
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a83      	ldr	r2, [pc, #524]	@ (8007be0 <HAL_SPI_Receive+0x334>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d050      	beq.n	8007a78 <HAL_SPI_Receive+0x1cc>
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4a82      	ldr	r2, [pc, #520]	@ (8007be4 <HAL_SPI_Receive+0x338>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d04b      	beq.n	8007a78 <HAL_SPI_Receive+0x1cc>
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a80      	ldr	r2, [pc, #512]	@ (8007be8 <HAL_SPI_Receive+0x33c>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d046      	beq.n	8007a78 <HAL_SPI_Receive+0x1cc>
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4a7f      	ldr	r2, [pc, #508]	@ (8007bec <HAL_SPI_Receive+0x340>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d148      	bne.n	8007a86 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80079f4:	e040      	b.n	8007a78 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	695a      	ldr	r2, [r3, #20]
 80079fc:	f248 0308 	movw	r3, #32776	@ 0x8008
 8007a00:	4013      	ands	r3, r2
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d014      	beq.n	8007a30 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a0e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007a10:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a16:	1d1a      	adds	r2, r3, #4
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	3b01      	subs	r3, #1
 8007a26:	b29a      	uxth	r2, r3
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8007a2e:	e023      	b.n	8007a78 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a30:	f7fc f800 	bl	8003a34 <HAL_GetTick>
 8007a34:	4602      	mov	r2, r0
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	1ad3      	subs	r3, r2, r3
 8007a3a:	683a      	ldr	r2, [r7, #0]
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d803      	bhi.n	8007a48 <HAL_SPI_Receive+0x19c>
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a46:	d102      	bne.n	8007a4e <HAL_SPI_Receive+0x1a2>
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d114      	bne.n	8007a78 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007a4e:	68f8      	ldr	r0, [r7, #12]
 8007a50:	f000 f8ce 	bl	8007bf0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a5a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2201      	movs	r2, #1
 8007a68:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007a74:	2303      	movs	r3, #3
 8007a76:	e0af      	b.n	8007bd8 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d1b8      	bne.n	80079f6 <HAL_SPI_Receive+0x14a>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8007a84:	e095      	b.n	8007bb2 <HAL_SPI_Receive+0x306>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	68db      	ldr	r3, [r3, #12]
 8007a8a:	2b07      	cmp	r3, #7
 8007a8c:	f240 808b 	bls.w	8007ba6 <HAL_SPI_Receive+0x2fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8007a90:	e03f      	b.n	8007b12 <HAL_SPI_Receive+0x266>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	695b      	ldr	r3, [r3, #20]
 8007a98:	f003 0301 	and.w	r3, r3, #1
 8007a9c:	2b01      	cmp	r3, #1
 8007a9e:	d114      	bne.n	8007aca <HAL_SPI_Receive+0x21e>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007aa4:	697a      	ldr	r2, [r7, #20]
 8007aa6:	8812      	ldrh	r2, [r2, #0]
 8007aa8:	b292      	uxth	r2, r2
 8007aaa:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ab0:	1c9a      	adds	r2, r3, #2
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007abc:	b29b      	uxth	r3, r3
 8007abe:	3b01      	subs	r3, #1
 8007ac0:	b29a      	uxth	r2, r3
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8007ac8:	e023      	b.n	8007b12 <HAL_SPI_Receive+0x266>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007aca:	f7fb ffb3 	bl	8003a34 <HAL_GetTick>
 8007ace:	4602      	mov	r2, r0
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	1ad3      	subs	r3, r2, r3
 8007ad4:	683a      	ldr	r2, [r7, #0]
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d803      	bhi.n	8007ae2 <HAL_SPI_Receive+0x236>
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ae0:	d102      	bne.n	8007ae8 <HAL_SPI_Receive+0x23c>
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d114      	bne.n	8007b12 <HAL_SPI_Receive+0x266>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007ae8:	68f8      	ldr	r0, [r7, #12]
 8007aea:	f000 f881 	bl	8007bf0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007af4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2201      	movs	r2, #1
 8007b02:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007b0e:	2303      	movs	r3, #3
 8007b10:	e062      	b.n	8007bd8 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1b9      	bne.n	8007a92 <HAL_SPI_Receive+0x1e6>
 8007b1e:	e048      	b.n	8007bb2 <HAL_SPI_Receive+0x306>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	695b      	ldr	r3, [r3, #20]
 8007b26:	f003 0301 	and.w	r3, r3, #1
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d117      	bne.n	8007b5e <HAL_SPI_Receive+0x2b2>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b3a:	7812      	ldrb	r2, [r2, #0]
 8007b3c:	b2d2      	uxtb	r2, r2
 8007b3e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b44:	1c5a      	adds	r2, r3, #1
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	3b01      	subs	r3, #1
 8007b54:	b29a      	uxth	r2, r3
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8007b5c:	e023      	b.n	8007ba6 <HAL_SPI_Receive+0x2fa>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b5e:	f7fb ff69 	bl	8003a34 <HAL_GetTick>
 8007b62:	4602      	mov	r2, r0
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	1ad3      	subs	r3, r2, r3
 8007b68:	683a      	ldr	r2, [r7, #0]
 8007b6a:	429a      	cmp	r2, r3
 8007b6c:	d803      	bhi.n	8007b76 <HAL_SPI_Receive+0x2ca>
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b74:	d102      	bne.n	8007b7c <HAL_SPI_Receive+0x2d0>
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d114      	bne.n	8007ba6 <HAL_SPI_Receive+0x2fa>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007b7c:	68f8      	ldr	r0, [r7, #12]
 8007b7e:	f000 f837 	bl	8007bf0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b88:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2201      	movs	r2, #1
 8007b96:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	e018      	b.n	8007bd8 <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d1b6      	bne.n	8007b20 <HAL_SPI_Receive+0x274>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8007bb2:	68f8      	ldr	r0, [r7, #12]
 8007bb4:	f000 f81c 	bl	8007bf0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d001      	beq.n	8007bd6 <HAL_SPI_Receive+0x32a>
  {
    return HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e000      	b.n	8007bd8 <HAL_SPI_Receive+0x32c>
  }
  else
  {
    return HAL_OK;
 8007bd6:	2300      	movs	r3, #0
  }
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3718      	adds	r7, #24
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}
 8007be0:	40013000 	.word	0x40013000
 8007be4:	50013000 	.word	0x50013000
 8007be8:	40003800 	.word	0x40003800
 8007bec:	50003800 	.word	0x50003800

08007bf0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b085      	sub	sp, #20
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	695b      	ldr	r3, [r3, #20]
 8007bfe:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	699a      	ldr	r2, [r3, #24]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f042 0208 	orr.w	r2, r2, #8
 8007c0e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	699a      	ldr	r2, [r3, #24]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f042 0210 	orr.w	r2, r2, #16
 8007c1e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f022 0201 	bic.w	r2, r2, #1
 8007c2e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	691b      	ldr	r3, [r3, #16]
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	6812      	ldr	r2, [r2, #0]
 8007c3a:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8007c3e:	f023 0303 	bic.w	r3, r3, #3
 8007c42:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	689a      	ldr	r2, [r3, #8]
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8007c52:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	2b04      	cmp	r3, #4
 8007c5e:	d014      	beq.n	8007c8a <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f003 0320 	and.w	r3, r3, #32
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d00f      	beq.n	8007c8a <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c70:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	699a      	ldr	r2, [r3, #24]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f042 0220 	orr.w	r2, r2, #32
 8007c88:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	2b03      	cmp	r3, #3
 8007c94:	d014      	beq.n	8007cc0 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d00f      	beq.n	8007cc0 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ca6:	f043 0204 	orr.w	r2, r3, #4
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	699a      	ldr	r2, [r3, #24]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007cbe:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00f      	beq.n	8007cea <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007cd0:	f043 0201 	orr.w	r2, r3, #1
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	699a      	ldr	r2, [r3, #24]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ce8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d00f      	beq.n	8007d14 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007cfa:	f043 0208 	orr.w	r2, r3, #8
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	699a      	ldr	r2, [r3, #24]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007d12:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2200      	movs	r2, #0
 8007d18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8007d24:	bf00      	nop
 8007d26:	3714      	adds	r7, #20
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2e:	4770      	bx	lr

08007d30 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b084      	sub	sp, #16
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	60f8      	str	r0, [r7, #12]
 8007d38:	60b9      	str	r1, [r7, #8]
 8007d3a:	603b      	str	r3, [r7, #0]
 8007d3c:	4613      	mov	r3, r2
 8007d3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007d40:	e010      	b.n	8007d64 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d42:	f7fb fe77 	bl	8003a34 <HAL_GetTick>
 8007d46:	4602      	mov	r2, r0
 8007d48:	69bb      	ldr	r3, [r7, #24]
 8007d4a:	1ad3      	subs	r3, r2, r3
 8007d4c:	683a      	ldr	r2, [r7, #0]
 8007d4e:	429a      	cmp	r2, r3
 8007d50:	d803      	bhi.n	8007d5a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d58:	d102      	bne.n	8007d60 <SPI_WaitOnFlagUntilTimeout+0x30>
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d101      	bne.n	8007d64 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8007d60:	2303      	movs	r3, #3
 8007d62:	e00f      	b.n	8007d84 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	695a      	ldr	r2, [r3, #20]
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	4013      	ands	r3, r2
 8007d6e:	68ba      	ldr	r2, [r7, #8]
 8007d70:	429a      	cmp	r2, r3
 8007d72:	bf0c      	ite	eq
 8007d74:	2301      	moveq	r3, #1
 8007d76:	2300      	movne	r3, #0
 8007d78:	b2db      	uxtb	r3, r3
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	79fb      	ldrb	r3, [r7, #7]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d0df      	beq.n	8007d42 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8007d82:	2300      	movs	r3, #0
}
 8007d84:	4618      	mov	r0, r3
 8007d86:	3710      	adds	r7, #16
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bd80      	pop	{r7, pc}

08007d8c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b085      	sub	sp, #20
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d98:	095b      	lsrs	r3, r3, #5
 8007d9a:	3301      	adds	r3, #1
 8007d9c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	3301      	adds	r3, #1
 8007da4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	3307      	adds	r3, #7
 8007daa:	08db      	lsrs	r3, r3, #3
 8007dac:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	68fa      	ldr	r2, [r7, #12]
 8007db2:	fb02 f303 	mul.w	r3, r2, r3
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3714      	adds	r7, #20
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr

08007dc2 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8007dc2:	b480      	push	{r7}
 8007dc4:	b083      	sub	sp, #12
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	6078      	str	r0, [r7, #4]
 8007dca:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d12e      	bne.n	8007e36 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d101      	bne.n	8007de6 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8007de2:	2302      	movs	r3, #2
 8007de4:	e028      	b.n	8007e38 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2201      	movs	r2, #1
 8007dea:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2202      	movs	r2, #2
 8007df2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	681a      	ldr	r2, [r3, #0]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f022 0201 	bic.w	r2, r2, #1
 8007e04:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	681a      	ldr	r2, [r3, #0]
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8007e12:	ea42 0103 	orr.w	r1, r2, r3
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	689a      	ldr	r2, [r3, #8]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	430a      	orrs	r2, r1
 8007e20:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2201      	movs	r2, #1
 8007e26:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007e32:	2300      	movs	r3, #0
 8007e34:	e000      	b.n	8007e38 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
  }
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	370c      	adds	r7, #12
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e42:	4770      	bx	lr

08007e44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b082      	sub	sp, #8
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d101      	bne.n	8007e56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e52:	2301      	movs	r3, #1
 8007e54:	e049      	b.n	8007eea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e5c:	b2db      	uxtb	r3, r3
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d106      	bne.n	8007e70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2200      	movs	r2, #0
 8007e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f7f9 fcf8 	bl	8001860 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2202      	movs	r2, #2
 8007e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681a      	ldr	r2, [r3, #0]
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	3304      	adds	r3, #4
 8007e80:	4619      	mov	r1, r3
 8007e82:	4610      	mov	r0, r2
 8007e84:	f000 fb50 	bl	8008528 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2201      	movs	r2, #1
 8007e94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2201      	movs	r2, #1
 8007eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2201      	movs	r2, #1
 8007ecc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3708      	adds	r7, #8
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}
	...

08007ef4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b085      	sub	sp, #20
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d001      	beq.n	8007f0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e072      	b.n	8007ff2 <HAL_TIM_Base_Start_IT+0xfe>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2202      	movs	r2, #2
 8007f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	68da      	ldr	r2, [r3, #12]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f042 0201 	orr.w	r2, r2, #1
 8007f22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a35      	ldr	r2, [pc, #212]	@ (8008000 <HAL_TIM_Base_Start_IT+0x10c>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d040      	beq.n	8007fb0 <HAL_TIM_Base_Start_IT+0xbc>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4a34      	ldr	r2, [pc, #208]	@ (8008004 <HAL_TIM_Base_Start_IT+0x110>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d03b      	beq.n	8007fb0 <HAL_TIM_Base_Start_IT+0xbc>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f40:	d036      	beq.n	8007fb0 <HAL_TIM_Base_Start_IT+0xbc>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007f4a:	d031      	beq.n	8007fb0 <HAL_TIM_Base_Start_IT+0xbc>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4a2d      	ldr	r2, [pc, #180]	@ (8008008 <HAL_TIM_Base_Start_IT+0x114>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d02c      	beq.n	8007fb0 <HAL_TIM_Base_Start_IT+0xbc>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a2c      	ldr	r2, [pc, #176]	@ (800800c <HAL_TIM_Base_Start_IT+0x118>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d027      	beq.n	8007fb0 <HAL_TIM_Base_Start_IT+0xbc>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a2a      	ldr	r2, [pc, #168]	@ (8008010 <HAL_TIM_Base_Start_IT+0x11c>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d022      	beq.n	8007fb0 <HAL_TIM_Base_Start_IT+0xbc>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a29      	ldr	r2, [pc, #164]	@ (8008014 <HAL_TIM_Base_Start_IT+0x120>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d01d      	beq.n	8007fb0 <HAL_TIM_Base_Start_IT+0xbc>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a27      	ldr	r2, [pc, #156]	@ (8008018 <HAL_TIM_Base_Start_IT+0x124>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d018      	beq.n	8007fb0 <HAL_TIM_Base_Start_IT+0xbc>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a26      	ldr	r2, [pc, #152]	@ (800801c <HAL_TIM_Base_Start_IT+0x128>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d013      	beq.n	8007fb0 <HAL_TIM_Base_Start_IT+0xbc>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	4a24      	ldr	r2, [pc, #144]	@ (8008020 <HAL_TIM_Base_Start_IT+0x12c>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d00e      	beq.n	8007fb0 <HAL_TIM_Base_Start_IT+0xbc>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a23      	ldr	r2, [pc, #140]	@ (8008024 <HAL_TIM_Base_Start_IT+0x130>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d009      	beq.n	8007fb0 <HAL_TIM_Base_Start_IT+0xbc>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a21      	ldr	r2, [pc, #132]	@ (8008028 <HAL_TIM_Base_Start_IT+0x134>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d004      	beq.n	8007fb0 <HAL_TIM_Base_Start_IT+0xbc>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a20      	ldr	r2, [pc, #128]	@ (800802c <HAL_TIM_Base_Start_IT+0x138>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d115      	bne.n	8007fdc <HAL_TIM_Base_Start_IT+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	689a      	ldr	r2, [r3, #8]
 8007fb6:	4b1e      	ldr	r3, [pc, #120]	@ (8008030 <HAL_TIM_Base_Start_IT+0x13c>)
 8007fb8:	4013      	ands	r3, r2
 8007fba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2b06      	cmp	r3, #6
 8007fc0:	d015      	beq.n	8007fee <HAL_TIM_Base_Start_IT+0xfa>
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fc8:	d011      	beq.n	8007fee <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	681a      	ldr	r2, [r3, #0]
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f042 0201 	orr.w	r2, r2, #1
 8007fd8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fda:	e008      	b.n	8007fee <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	681a      	ldr	r2, [r3, #0]
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f042 0201 	orr.w	r2, r2, #1
 8007fea:	601a      	str	r2, [r3, #0]
 8007fec:	e000      	b.n	8007ff0 <HAL_TIM_Base_Start_IT+0xfc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007ff0:	2300      	movs	r3, #0
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3714      	adds	r7, #20
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr
 8007ffe:	bf00      	nop
 8008000:	40012c00 	.word	0x40012c00
 8008004:	50012c00 	.word	0x50012c00
 8008008:	40000400 	.word	0x40000400
 800800c:	50000400 	.word	0x50000400
 8008010:	40000800 	.word	0x40000800
 8008014:	50000800 	.word	0x50000800
 8008018:	40000c00 	.word	0x40000c00
 800801c:	50000c00 	.word	0x50000c00
 8008020:	40013400 	.word	0x40013400
 8008024:	50013400 	.word	0x50013400
 8008028:	40014000 	.word	0x40014000
 800802c:	50014000 	.word	0x50014000
 8008030:	00010007 	.word	0x00010007

08008034 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	68db      	ldr	r3, [r3, #12]
 8008042:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	691b      	ldr	r3, [r3, #16]
 800804a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	f003 0302 	and.w	r3, r3, #2
 8008052:	2b00      	cmp	r3, #0
 8008054:	d020      	beq.n	8008098 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	f003 0302 	and.w	r3, r3, #2
 800805c:	2b00      	cmp	r3, #0
 800805e:	d01b      	beq.n	8008098 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f06f 0202 	mvn.w	r2, #2
 8008068:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2201      	movs	r2, #1
 800806e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	699b      	ldr	r3, [r3, #24]
 8008076:	f003 0303 	and.w	r3, r3, #3
 800807a:	2b00      	cmp	r3, #0
 800807c:	d003      	beq.n	8008086 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f000 fa34 	bl	80084ec <HAL_TIM_IC_CaptureCallback>
 8008084:	e005      	b.n	8008092 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 fa26 	bl	80084d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f000 fa37 	bl	8008500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	f003 0304 	and.w	r3, r3, #4
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d020      	beq.n	80080e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f003 0304 	and.w	r3, r3, #4
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d01b      	beq.n	80080e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f06f 0204 	mvn.w	r2, #4
 80080b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2202      	movs	r2, #2
 80080ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	699b      	ldr	r3, [r3, #24]
 80080c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d003      	beq.n	80080d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f000 fa0e 	bl	80084ec <HAL_TIM_IC_CaptureCallback>
 80080d0:	e005      	b.n	80080de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f000 fa00 	bl	80084d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f000 fa11 	bl	8008500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2200      	movs	r2, #0
 80080e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	f003 0308 	and.w	r3, r3, #8
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d020      	beq.n	8008130 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	f003 0308 	and.w	r3, r3, #8
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d01b      	beq.n	8008130 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f06f 0208 	mvn.w	r2, #8
 8008100:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2204      	movs	r2, #4
 8008106:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	69db      	ldr	r3, [r3, #28]
 800810e:	f003 0303 	and.w	r3, r3, #3
 8008112:	2b00      	cmp	r3, #0
 8008114:	d003      	beq.n	800811e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f000 f9e8 	bl	80084ec <HAL_TIM_IC_CaptureCallback>
 800811c:	e005      	b.n	800812a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f000 f9da 	bl	80084d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 f9eb 	bl	8008500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2200      	movs	r2, #0
 800812e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	f003 0310 	and.w	r3, r3, #16
 8008136:	2b00      	cmp	r3, #0
 8008138:	d020      	beq.n	800817c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	f003 0310 	and.w	r3, r3, #16
 8008140:	2b00      	cmp	r3, #0
 8008142:	d01b      	beq.n	800817c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f06f 0210 	mvn.w	r2, #16
 800814c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2208      	movs	r2, #8
 8008152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	69db      	ldr	r3, [r3, #28]
 800815a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800815e:	2b00      	cmp	r3, #0
 8008160:	d003      	beq.n	800816a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f000 f9c2 	bl	80084ec <HAL_TIM_IC_CaptureCallback>
 8008168:	e005      	b.n	8008176 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 f9b4 	bl	80084d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f000 f9c5 	bl	8008500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2200      	movs	r2, #0
 800817a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	f003 0301 	and.w	r3, r3, #1
 8008182:	2b00      	cmp	r3, #0
 8008184:	d00c      	beq.n	80081a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f003 0301 	and.w	r3, r3, #1
 800818c:	2b00      	cmp	r3, #0
 800818e:	d007      	beq.n	80081a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f06f 0201 	mvn.w	r2, #1
 8008198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f7f9 f9b6 	bl	800150c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d104      	bne.n	80081b4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d00c      	beq.n	80081ce <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d007      	beq.n	80081ce <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80081c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f000 fc1b 	bl	8008a04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d00c      	beq.n	80081f2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d007      	beq.n	80081f2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80081ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f000 fc13 	bl	8008a18 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d00c      	beq.n	8008216 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008202:	2b00      	cmp	r3, #0
 8008204:	d007      	beq.n	8008216 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800820e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f000 f97f 	bl	8008514 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	f003 0320 	and.w	r3, r3, #32
 800821c:	2b00      	cmp	r3, #0
 800821e:	d00c      	beq.n	800823a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	f003 0320 	and.w	r3, r3, #32
 8008226:	2b00      	cmp	r3, #0
 8008228:	d007      	beq.n	800823a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f06f 0220 	mvn.w	r2, #32
 8008232:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008234:	6878      	ldr	r0, [r7, #4]
 8008236:	f000 fbdb 	bl	80089f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008240:	2b00      	cmp	r3, #0
 8008242:	d00c      	beq.n	800825e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800824a:	2b00      	cmp	r3, #0
 800824c:	d007      	beq.n	800825e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f000 fbe7 	bl	8008a2c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008264:	2b00      	cmp	r3, #0
 8008266:	d00c      	beq.n	8008282 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800826e:	2b00      	cmp	r3, #0
 8008270:	d007      	beq.n	8008282 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800827a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 fbdf 	bl	8008a40 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008288:	2b00      	cmp	r3, #0
 800828a:	d00c      	beq.n	80082a6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008292:	2b00      	cmp	r3, #0
 8008294:	d007      	beq.n	80082a6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800829e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f000 fbd7 	bl	8008a54 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d00c      	beq.n	80082ca <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d007      	beq.n	80082ca <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80082c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80082c4:	6878      	ldr	r0, [r7, #4]
 80082c6:	f000 fbcf 	bl	8008a68 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80082ca:	bf00      	nop
 80082cc:	3710      	adds	r7, #16
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
	...

080082d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b084      	sub	sp, #16
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082de:	2300      	movs	r3, #0
 80082e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d101      	bne.n	80082f0 <HAL_TIM_ConfigClockSource+0x1c>
 80082ec:	2302      	movs	r3, #2
 80082ee:	e0e6      	b.n	80084be <HAL_TIM_ConfigClockSource+0x1ea>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2201      	movs	r2, #1
 80082f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2202      	movs	r2, #2
 80082fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	689b      	ldr	r3, [r3, #8]
 8008306:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800830e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008312:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800831a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	68ba      	ldr	r2, [r7, #8]
 8008322:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4a67      	ldr	r2, [pc, #412]	@ (80084c8 <HAL_TIM_ConfigClockSource+0x1f4>)
 800832a:	4293      	cmp	r3, r2
 800832c:	f000 80b1 	beq.w	8008492 <HAL_TIM_ConfigClockSource+0x1be>
 8008330:	4a65      	ldr	r2, [pc, #404]	@ (80084c8 <HAL_TIM_ConfigClockSource+0x1f4>)
 8008332:	4293      	cmp	r3, r2
 8008334:	f200 80b6 	bhi.w	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
 8008338:	4a64      	ldr	r2, [pc, #400]	@ (80084cc <HAL_TIM_ConfigClockSource+0x1f8>)
 800833a:	4293      	cmp	r3, r2
 800833c:	f000 80a9 	beq.w	8008492 <HAL_TIM_ConfigClockSource+0x1be>
 8008340:	4a62      	ldr	r2, [pc, #392]	@ (80084cc <HAL_TIM_ConfigClockSource+0x1f8>)
 8008342:	4293      	cmp	r3, r2
 8008344:	f200 80ae 	bhi.w	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
 8008348:	4a61      	ldr	r2, [pc, #388]	@ (80084d0 <HAL_TIM_ConfigClockSource+0x1fc>)
 800834a:	4293      	cmp	r3, r2
 800834c:	f000 80a1 	beq.w	8008492 <HAL_TIM_ConfigClockSource+0x1be>
 8008350:	4a5f      	ldr	r2, [pc, #380]	@ (80084d0 <HAL_TIM_ConfigClockSource+0x1fc>)
 8008352:	4293      	cmp	r3, r2
 8008354:	f200 80a6 	bhi.w	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
 8008358:	4a5e      	ldr	r2, [pc, #376]	@ (80084d4 <HAL_TIM_ConfigClockSource+0x200>)
 800835a:	4293      	cmp	r3, r2
 800835c:	f000 8099 	beq.w	8008492 <HAL_TIM_ConfigClockSource+0x1be>
 8008360:	4a5c      	ldr	r2, [pc, #368]	@ (80084d4 <HAL_TIM_ConfigClockSource+0x200>)
 8008362:	4293      	cmp	r3, r2
 8008364:	f200 809e 	bhi.w	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
 8008368:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800836c:	f000 8091 	beq.w	8008492 <HAL_TIM_ConfigClockSource+0x1be>
 8008370:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008374:	f200 8096 	bhi.w	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
 8008378:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800837c:	f000 8089 	beq.w	8008492 <HAL_TIM_ConfigClockSource+0x1be>
 8008380:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008384:	f200 808e 	bhi.w	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
 8008388:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800838c:	d03e      	beq.n	800840c <HAL_TIM_ConfigClockSource+0x138>
 800838e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008392:	f200 8087 	bhi.w	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
 8008396:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800839a:	f000 8086 	beq.w	80084aa <HAL_TIM_ConfigClockSource+0x1d6>
 800839e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083a2:	d87f      	bhi.n	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
 80083a4:	2b70      	cmp	r3, #112	@ 0x70
 80083a6:	d01a      	beq.n	80083de <HAL_TIM_ConfigClockSource+0x10a>
 80083a8:	2b70      	cmp	r3, #112	@ 0x70
 80083aa:	d87b      	bhi.n	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
 80083ac:	2b60      	cmp	r3, #96	@ 0x60
 80083ae:	d050      	beq.n	8008452 <HAL_TIM_ConfigClockSource+0x17e>
 80083b0:	2b60      	cmp	r3, #96	@ 0x60
 80083b2:	d877      	bhi.n	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
 80083b4:	2b50      	cmp	r3, #80	@ 0x50
 80083b6:	d03c      	beq.n	8008432 <HAL_TIM_ConfigClockSource+0x15e>
 80083b8:	2b50      	cmp	r3, #80	@ 0x50
 80083ba:	d873      	bhi.n	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
 80083bc:	2b40      	cmp	r3, #64	@ 0x40
 80083be:	d058      	beq.n	8008472 <HAL_TIM_ConfigClockSource+0x19e>
 80083c0:	2b40      	cmp	r3, #64	@ 0x40
 80083c2:	d86f      	bhi.n	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
 80083c4:	2b30      	cmp	r3, #48	@ 0x30
 80083c6:	d064      	beq.n	8008492 <HAL_TIM_ConfigClockSource+0x1be>
 80083c8:	2b30      	cmp	r3, #48	@ 0x30
 80083ca:	d86b      	bhi.n	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
 80083cc:	2b20      	cmp	r3, #32
 80083ce:	d060      	beq.n	8008492 <HAL_TIM_ConfigClockSource+0x1be>
 80083d0:	2b20      	cmp	r3, #32
 80083d2:	d867      	bhi.n	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d05c      	beq.n	8008492 <HAL_TIM_ConfigClockSource+0x1be>
 80083d8:	2b10      	cmp	r3, #16
 80083da:	d05a      	beq.n	8008492 <HAL_TIM_ConfigClockSource+0x1be>
 80083dc:	e062      	b.n	80084a4 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80083ee:	f000 fa1d 	bl	800882c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	689b      	ldr	r3, [r3, #8]
 80083f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008400:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	68ba      	ldr	r2, [r7, #8]
 8008408:	609a      	str	r2, [r3, #8]
      break;
 800840a:	e04f      	b.n	80084ac <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800841c:	f000 fa06 	bl	800882c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	689a      	ldr	r2, [r3, #8]
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800842e:	609a      	str	r2, [r3, #8]
      break;
 8008430:	e03c      	b.n	80084ac <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800843e:	461a      	mov	r2, r3
 8008440:	f000 f978 	bl	8008734 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	2150      	movs	r1, #80	@ 0x50
 800844a:	4618      	mov	r0, r3
 800844c:	f000 f9d1 	bl	80087f2 <TIM_ITRx_SetConfig>
      break;
 8008450:	e02c      	b.n	80084ac <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800845e:	461a      	mov	r2, r3
 8008460:	f000 f997 	bl	8008792 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	2160      	movs	r1, #96	@ 0x60
 800846a:	4618      	mov	r0, r3
 800846c:	f000 f9c1 	bl	80087f2 <TIM_ITRx_SetConfig>
      break;
 8008470:	e01c      	b.n	80084ac <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800847e:	461a      	mov	r2, r3
 8008480:	f000 f958 	bl	8008734 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	2140      	movs	r1, #64	@ 0x40
 800848a:	4618      	mov	r0, r3
 800848c:	f000 f9b1 	bl	80087f2 <TIM_ITRx_SetConfig>
      break;
 8008490:	e00c      	b.n	80084ac <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681a      	ldr	r2, [r3, #0]
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4619      	mov	r1, r3
 800849c:	4610      	mov	r0, r2
 800849e:	f000 f9a8 	bl	80087f2 <TIM_ITRx_SetConfig>
      break;
 80084a2:	e003      	b.n	80084ac <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 80084a4:	2301      	movs	r3, #1
 80084a6:	73fb      	strb	r3, [r7, #15]
      break;
 80084a8:	e000      	b.n	80084ac <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 80084aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2201      	movs	r2, #1
 80084b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2200      	movs	r2, #0
 80084b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80084bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3710      	adds	r7, #16
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}
 80084c6:	bf00      	nop
 80084c8:	00100070 	.word	0x00100070
 80084cc:	00100040 	.word	0x00100040
 80084d0:	00100030 	.word	0x00100030
 80084d4:	00100020 	.word	0x00100020

080084d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084d8:	b480      	push	{r7}
 80084da:	b083      	sub	sp, #12
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084e0:	bf00      	nop
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr

080084ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80084f4:	bf00      	nop
 80084f6:	370c      	adds	r7, #12
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008500:	b480      	push	{r7}
 8008502:	b083      	sub	sp, #12
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008508:	bf00      	nop
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800851c:	bf00      	nop
 800851e:	370c      	adds	r7, #12
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008528:	b480      	push	{r7}
 800852a:	b085      	sub	sp, #20
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
 8008530:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	4a6e      	ldr	r2, [pc, #440]	@ (80086f4 <TIM_Base_SetConfig+0x1cc>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d02b      	beq.n	8008598 <TIM_Base_SetConfig+0x70>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	4a6d      	ldr	r2, [pc, #436]	@ (80086f8 <TIM_Base_SetConfig+0x1d0>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d027      	beq.n	8008598 <TIM_Base_SetConfig+0x70>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800854e:	d023      	beq.n	8008598 <TIM_Base_SetConfig+0x70>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008556:	d01f      	beq.n	8008598 <TIM_Base_SetConfig+0x70>
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	4a68      	ldr	r2, [pc, #416]	@ (80086fc <TIM_Base_SetConfig+0x1d4>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d01b      	beq.n	8008598 <TIM_Base_SetConfig+0x70>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	4a67      	ldr	r2, [pc, #412]	@ (8008700 <TIM_Base_SetConfig+0x1d8>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d017      	beq.n	8008598 <TIM_Base_SetConfig+0x70>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	4a66      	ldr	r2, [pc, #408]	@ (8008704 <TIM_Base_SetConfig+0x1dc>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d013      	beq.n	8008598 <TIM_Base_SetConfig+0x70>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	4a65      	ldr	r2, [pc, #404]	@ (8008708 <TIM_Base_SetConfig+0x1e0>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d00f      	beq.n	8008598 <TIM_Base_SetConfig+0x70>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	4a64      	ldr	r2, [pc, #400]	@ (800870c <TIM_Base_SetConfig+0x1e4>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d00b      	beq.n	8008598 <TIM_Base_SetConfig+0x70>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	4a63      	ldr	r2, [pc, #396]	@ (8008710 <TIM_Base_SetConfig+0x1e8>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d007      	beq.n	8008598 <TIM_Base_SetConfig+0x70>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a62      	ldr	r2, [pc, #392]	@ (8008714 <TIM_Base_SetConfig+0x1ec>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d003      	beq.n	8008598 <TIM_Base_SetConfig+0x70>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	4a61      	ldr	r2, [pc, #388]	@ (8008718 <TIM_Base_SetConfig+0x1f0>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d108      	bne.n	80085aa <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800859e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	685b      	ldr	r3, [r3, #4]
 80085a4:	68fa      	ldr	r2, [r7, #12]
 80085a6:	4313      	orrs	r3, r2
 80085a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4a51      	ldr	r2, [pc, #324]	@ (80086f4 <TIM_Base_SetConfig+0x1cc>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d043      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	4a50      	ldr	r2, [pc, #320]	@ (80086f8 <TIM_Base_SetConfig+0x1d0>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d03f      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085c0:	d03b      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80085c8:	d037      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	4a4b      	ldr	r2, [pc, #300]	@ (80086fc <TIM_Base_SetConfig+0x1d4>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d033      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	4a4a      	ldr	r2, [pc, #296]	@ (8008700 <TIM_Base_SetConfig+0x1d8>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d02f      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	4a49      	ldr	r2, [pc, #292]	@ (8008704 <TIM_Base_SetConfig+0x1dc>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d02b      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	4a48      	ldr	r2, [pc, #288]	@ (8008708 <TIM_Base_SetConfig+0x1e0>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d027      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	4a47      	ldr	r2, [pc, #284]	@ (800870c <TIM_Base_SetConfig+0x1e4>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d023      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	4a46      	ldr	r2, [pc, #280]	@ (8008710 <TIM_Base_SetConfig+0x1e8>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d01f      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	4a45      	ldr	r2, [pc, #276]	@ (8008714 <TIM_Base_SetConfig+0x1ec>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d01b      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	4a44      	ldr	r2, [pc, #272]	@ (8008718 <TIM_Base_SetConfig+0x1f0>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d017      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	4a43      	ldr	r2, [pc, #268]	@ (800871c <TIM_Base_SetConfig+0x1f4>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d013      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	4a42      	ldr	r2, [pc, #264]	@ (8008720 <TIM_Base_SetConfig+0x1f8>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d00f      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	4a41      	ldr	r2, [pc, #260]	@ (8008724 <TIM_Base_SetConfig+0x1fc>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d00b      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	4a40      	ldr	r2, [pc, #256]	@ (8008728 <TIM_Base_SetConfig+0x200>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d007      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	4a3f      	ldr	r2, [pc, #252]	@ (800872c <TIM_Base_SetConfig+0x204>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d003      	beq.n	800863a <TIM_Base_SetConfig+0x112>
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	4a3e      	ldr	r2, [pc, #248]	@ (8008730 <TIM_Base_SetConfig+0x208>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d108      	bne.n	800864c <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008640:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	68db      	ldr	r3, [r3, #12]
 8008646:	68fa      	ldr	r2, [r7, #12]
 8008648:	4313      	orrs	r3, r2
 800864a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	695b      	ldr	r3, [r3, #20]
 8008656:	4313      	orrs	r3, r2
 8008658:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	68fa      	ldr	r2, [r7, #12]
 800865e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	689a      	ldr	r2, [r3, #8]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	4a20      	ldr	r2, [pc, #128]	@ (80086f4 <TIM_Base_SetConfig+0x1cc>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d023      	beq.n	80086c0 <TIM_Base_SetConfig+0x198>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	4a1f      	ldr	r2, [pc, #124]	@ (80086f8 <TIM_Base_SetConfig+0x1d0>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d01f      	beq.n	80086c0 <TIM_Base_SetConfig+0x198>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	4a24      	ldr	r2, [pc, #144]	@ (8008714 <TIM_Base_SetConfig+0x1ec>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d01b      	beq.n	80086c0 <TIM_Base_SetConfig+0x198>
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	4a23      	ldr	r2, [pc, #140]	@ (8008718 <TIM_Base_SetConfig+0x1f0>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d017      	beq.n	80086c0 <TIM_Base_SetConfig+0x198>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	4a22      	ldr	r2, [pc, #136]	@ (800871c <TIM_Base_SetConfig+0x1f4>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d013      	beq.n	80086c0 <TIM_Base_SetConfig+0x198>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	4a21      	ldr	r2, [pc, #132]	@ (8008720 <TIM_Base_SetConfig+0x1f8>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d00f      	beq.n	80086c0 <TIM_Base_SetConfig+0x198>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	4a20      	ldr	r2, [pc, #128]	@ (8008724 <TIM_Base_SetConfig+0x1fc>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d00b      	beq.n	80086c0 <TIM_Base_SetConfig+0x198>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	4a1f      	ldr	r2, [pc, #124]	@ (8008728 <TIM_Base_SetConfig+0x200>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d007      	beq.n	80086c0 <TIM_Base_SetConfig+0x198>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	4a1e      	ldr	r2, [pc, #120]	@ (800872c <TIM_Base_SetConfig+0x204>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d003      	beq.n	80086c0 <TIM_Base_SetConfig+0x198>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	4a1d      	ldr	r2, [pc, #116]	@ (8008730 <TIM_Base_SetConfig+0x208>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d103      	bne.n	80086c8 <TIM_Base_SetConfig+0x1a0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	691a      	ldr	r2, [r3, #16]
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2201      	movs	r2, #1
 80086cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	691b      	ldr	r3, [r3, #16]
 80086d2:	f003 0301 	and.w	r3, r3, #1
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	d105      	bne.n	80086e6 <TIM_Base_SetConfig+0x1be>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	691b      	ldr	r3, [r3, #16]
 80086de:	f023 0201 	bic.w	r2, r3, #1
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	611a      	str	r2, [r3, #16]
  }
}
 80086e6:	bf00      	nop
 80086e8:	3714      	adds	r7, #20
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr
 80086f2:	bf00      	nop
 80086f4:	40012c00 	.word	0x40012c00
 80086f8:	50012c00 	.word	0x50012c00
 80086fc:	40000400 	.word	0x40000400
 8008700:	50000400 	.word	0x50000400
 8008704:	40000800 	.word	0x40000800
 8008708:	50000800 	.word	0x50000800
 800870c:	40000c00 	.word	0x40000c00
 8008710:	50000c00 	.word	0x50000c00
 8008714:	40013400 	.word	0x40013400
 8008718:	50013400 	.word	0x50013400
 800871c:	40014000 	.word	0x40014000
 8008720:	50014000 	.word	0x50014000
 8008724:	40014400 	.word	0x40014400
 8008728:	50014400 	.word	0x50014400
 800872c:	40014800 	.word	0x40014800
 8008730:	50014800 	.word	0x50014800

08008734 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008734:	b480      	push	{r7}
 8008736:	b087      	sub	sp, #28
 8008738:	af00      	add	r7, sp, #0
 800873a:	60f8      	str	r0, [r7, #12]
 800873c:	60b9      	str	r1, [r7, #8]
 800873e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	6a1b      	ldr	r3, [r3, #32]
 8008744:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	6a1b      	ldr	r3, [r3, #32]
 800874a:	f023 0201 	bic.w	r2, r3, #1
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	699b      	ldr	r3, [r3, #24]
 8008756:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800875e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	011b      	lsls	r3, r3, #4
 8008764:	693a      	ldr	r2, [r7, #16]
 8008766:	4313      	orrs	r3, r2
 8008768:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800876a:	697b      	ldr	r3, [r7, #20]
 800876c:	f023 030a 	bic.w	r3, r3, #10
 8008770:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008772:	697a      	ldr	r2, [r7, #20]
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	4313      	orrs	r3, r2
 8008778:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	693a      	ldr	r2, [r7, #16]
 800877e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	697a      	ldr	r2, [r7, #20]
 8008784:	621a      	str	r2, [r3, #32]
}
 8008786:	bf00      	nop
 8008788:	371c      	adds	r7, #28
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr

08008792 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008792:	b480      	push	{r7}
 8008794:	b087      	sub	sp, #28
 8008796:	af00      	add	r7, sp, #0
 8008798:	60f8      	str	r0, [r7, #12]
 800879a:	60b9      	str	r1, [r7, #8]
 800879c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	6a1b      	ldr	r3, [r3, #32]
 80087a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	6a1b      	ldr	r3, [r3, #32]
 80087a8:	f023 0210 	bic.w	r2, r3, #16
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	699b      	ldr	r3, [r3, #24]
 80087b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80087b6:	693b      	ldr	r3, [r7, #16]
 80087b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80087bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	031b      	lsls	r3, r3, #12
 80087c2:	693a      	ldr	r2, [r7, #16]
 80087c4:	4313      	orrs	r3, r2
 80087c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80087c8:	697b      	ldr	r3, [r7, #20]
 80087ca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80087ce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	011b      	lsls	r3, r3, #4
 80087d4:	697a      	ldr	r2, [r7, #20]
 80087d6:	4313      	orrs	r3, r2
 80087d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	693a      	ldr	r2, [r7, #16]
 80087de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	697a      	ldr	r2, [r7, #20]
 80087e4:	621a      	str	r2, [r3, #32]
}
 80087e6:	bf00      	nop
 80087e8:	371c      	adds	r7, #28
 80087ea:	46bd      	mov	sp, r7
 80087ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f0:	4770      	bx	lr

080087f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80087f2:	b480      	push	{r7}
 80087f4:	b085      	sub	sp, #20
 80087f6:	af00      	add	r7, sp, #0
 80087f8:	6078      	str	r0, [r7, #4]
 80087fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	689b      	ldr	r3, [r3, #8]
 8008800:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008808:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800880c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800880e:	683a      	ldr	r2, [r7, #0]
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	4313      	orrs	r3, r2
 8008814:	f043 0307 	orr.w	r3, r3, #7
 8008818:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	68fa      	ldr	r2, [r7, #12]
 800881e:	609a      	str	r2, [r3, #8]
}
 8008820:	bf00      	nop
 8008822:	3714      	adds	r7, #20
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr

0800882c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800882c:	b480      	push	{r7}
 800882e:	b087      	sub	sp, #28
 8008830:	af00      	add	r7, sp, #0
 8008832:	60f8      	str	r0, [r7, #12]
 8008834:	60b9      	str	r1, [r7, #8]
 8008836:	607a      	str	r2, [r7, #4]
 8008838:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008846:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	021a      	lsls	r2, r3, #8
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	431a      	orrs	r2, r3
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	4313      	orrs	r3, r2
 8008854:	697a      	ldr	r2, [r7, #20]
 8008856:	4313      	orrs	r3, r2
 8008858:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	697a      	ldr	r2, [r7, #20]
 800885e:	609a      	str	r2, [r3, #8]
}
 8008860:	bf00      	nop
 8008862:	371c      	adds	r7, #28
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr

0800886c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800886c:	b480      	push	{r7}
 800886e:	b085      	sub	sp, #20
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800887c:	2b01      	cmp	r3, #1
 800887e:	d101      	bne.n	8008884 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008880:	2302      	movs	r3, #2
 8008882:	e097      	b.n	80089b4 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2201      	movs	r2, #1
 8008888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2202      	movs	r2, #2
 8008890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	685b      	ldr	r3, [r3, #4]
 800889a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	689b      	ldr	r3, [r3, #8]
 80088a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4a45      	ldr	r2, [pc, #276]	@ (80089c0 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d00e      	beq.n	80088cc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a44      	ldr	r2, [pc, #272]	@ (80089c4 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d009      	beq.n	80088cc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a42      	ldr	r2, [pc, #264]	@ (80089c8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d004      	beq.n	80088cc <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4a41      	ldr	r2, [pc, #260]	@ (80089cc <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d108      	bne.n	80088de <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80088d2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	68fa      	ldr	r2, [r7, #12]
 80088da:	4313      	orrs	r3, r2
 80088dc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80088e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	68fa      	ldr	r2, [r7, #12]
 80088f0:	4313      	orrs	r3, r2
 80088f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4a2f      	ldr	r2, [pc, #188]	@ (80089c0 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d040      	beq.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a2e      	ldr	r2, [pc, #184]	@ (80089c4 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d03b      	beq.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008918:	d036      	beq.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008922:	d031      	beq.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a29      	ldr	r2, [pc, #164]	@ (80089d0 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d02c      	beq.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a28      	ldr	r2, [pc, #160]	@ (80089d4 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d027      	beq.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a26      	ldr	r2, [pc, #152]	@ (80089d8 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d022      	beq.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a25      	ldr	r2, [pc, #148]	@ (80089dc <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d01d      	beq.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a23      	ldr	r2, [pc, #140]	@ (80089e0 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d018      	beq.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a22      	ldr	r2, [pc, #136]	@ (80089e4 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d013      	beq.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a18      	ldr	r2, [pc, #96]	@ (80089c8 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d00e      	beq.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a17      	ldr	r2, [pc, #92]	@ (80089cc <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d009      	beq.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a1b      	ldr	r2, [pc, #108]	@ (80089e8 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d004      	beq.n	8008988 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a1a      	ldr	r2, [pc, #104]	@ (80089ec <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d10c      	bne.n	80089a2 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800898e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	689b      	ldr	r3, [r3, #8]
 8008994:	68ba      	ldr	r2, [r7, #8]
 8008996:	4313      	orrs	r3, r2
 8008998:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	68ba      	ldr	r2, [r7, #8]
 80089a0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2201      	movs	r2, #1
 80089a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2200      	movs	r2, #0
 80089ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80089b2:	2300      	movs	r3, #0
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3714      	adds	r7, #20
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr
 80089c0:	40012c00 	.word	0x40012c00
 80089c4:	50012c00 	.word	0x50012c00
 80089c8:	40013400 	.word	0x40013400
 80089cc:	50013400 	.word	0x50013400
 80089d0:	40000400 	.word	0x40000400
 80089d4:	50000400 	.word	0x50000400
 80089d8:	40000800 	.word	0x40000800
 80089dc:	50000800 	.word	0x50000800
 80089e0:	40000c00 	.word	0x40000c00
 80089e4:	50000c00 	.word	0x50000c00
 80089e8:	40014000 	.word	0x40014000
 80089ec:	50014000 	.word	0x50014000

080089f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b083      	sub	sp, #12
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80089f8:	bf00      	nop
 80089fa:	370c      	adds	r7, #12
 80089fc:	46bd      	mov	sp, r7
 80089fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a02:	4770      	bx	lr

08008a04 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b083      	sub	sp, #12
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008a0c:	bf00      	nop
 8008a0e:	370c      	adds	r7, #12
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008a20:	bf00      	nop
 8008a22:	370c      	adds	r7, #12
 8008a24:	46bd      	mov	sp, r7
 8008a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2a:	4770      	bx	lr

08008a2c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b083      	sub	sp, #12
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008a34:	bf00      	nop
 8008a36:	370c      	adds	r7, #12
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3e:	4770      	bx	lr

08008a40 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b083      	sub	sp, #12
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008a48:	bf00      	nop
 8008a4a:	370c      	adds	r7, #12
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr

08008a54 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b083      	sub	sp, #12
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008a5c:	bf00      	nop
 8008a5e:	370c      	adds	r7, #12
 8008a60:	46bd      	mov	sp, r7
 8008a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a66:	4770      	bx	lr

08008a68 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b083      	sub	sp, #12
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008a70:	bf00      	nop
 8008a72:	370c      	adds	r7, #12
 8008a74:	46bd      	mov	sp, r7
 8008a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7a:	4770      	bx	lr

08008a7c <_ZdlPvj>:
 8008a7c:	f000 b800 	b.w	8008a80 <_ZdlPv>

08008a80 <_ZdlPv>:
 8008a80:	f000 b826 	b.w	8008ad0 <free>

08008a84 <__assert_func>:
 8008a84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a86:	4614      	mov	r4, r2
 8008a88:	461a      	mov	r2, r3
 8008a8a:	4b09      	ldr	r3, [pc, #36]	@ (8008ab0 <__assert_func+0x2c>)
 8008a8c:	4605      	mov	r5, r0
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	68d8      	ldr	r0, [r3, #12]
 8008a92:	b954      	cbnz	r4, 8008aaa <__assert_func+0x26>
 8008a94:	4b07      	ldr	r3, [pc, #28]	@ (8008ab4 <__assert_func+0x30>)
 8008a96:	461c      	mov	r4, r3
 8008a98:	9100      	str	r1, [sp, #0]
 8008a9a:	4907      	ldr	r1, [pc, #28]	@ (8008ab8 <__assert_func+0x34>)
 8008a9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008aa0:	462b      	mov	r3, r5
 8008aa2:	f000 f96f 	bl	8008d84 <fiprintf>
 8008aa6:	f000 fa6c 	bl	8008f82 <abort>
 8008aaa:	4b04      	ldr	r3, [pc, #16]	@ (8008abc <__assert_func+0x38>)
 8008aac:	e7f4      	b.n	8008a98 <__assert_func+0x14>
 8008aae:	bf00      	nop
 8008ab0:	20000028 	.word	0x20000028
 8008ab4:	08009c67 	.word	0x08009c67
 8008ab8:	08009c39 	.word	0x08009c39
 8008abc:	08009c2c 	.word	0x08009c2c

08008ac0 <malloc>:
 8008ac0:	4b02      	ldr	r3, [pc, #8]	@ (8008acc <malloc+0xc>)
 8008ac2:	4601      	mov	r1, r0
 8008ac4:	6818      	ldr	r0, [r3, #0]
 8008ac6:	f000 b82d 	b.w	8008b24 <_malloc_r>
 8008aca:	bf00      	nop
 8008acc:	20000028 	.word	0x20000028

08008ad0 <free>:
 8008ad0:	4b02      	ldr	r3, [pc, #8]	@ (8008adc <free+0xc>)
 8008ad2:	4601      	mov	r1, r0
 8008ad4:	6818      	ldr	r0, [r3, #0]
 8008ad6:	f000 ba5b 	b.w	8008f90 <_free_r>
 8008ada:	bf00      	nop
 8008adc:	20000028 	.word	0x20000028

08008ae0 <sbrk_aligned>:
 8008ae0:	b570      	push	{r4, r5, r6, lr}
 8008ae2:	4e0f      	ldr	r6, [pc, #60]	@ (8008b20 <sbrk_aligned+0x40>)
 8008ae4:	460c      	mov	r4, r1
 8008ae6:	4605      	mov	r5, r0
 8008ae8:	6831      	ldr	r1, [r6, #0]
 8008aea:	b911      	cbnz	r1, 8008af2 <sbrk_aligned+0x12>
 8008aec:	f000 f9fa 	bl	8008ee4 <_sbrk_r>
 8008af0:	6030      	str	r0, [r6, #0]
 8008af2:	4621      	mov	r1, r4
 8008af4:	4628      	mov	r0, r5
 8008af6:	f000 f9f5 	bl	8008ee4 <_sbrk_r>
 8008afa:	1c43      	adds	r3, r0, #1
 8008afc:	d103      	bne.n	8008b06 <sbrk_aligned+0x26>
 8008afe:	f04f 34ff 	mov.w	r4, #4294967295
 8008b02:	4620      	mov	r0, r4
 8008b04:	bd70      	pop	{r4, r5, r6, pc}
 8008b06:	1cc4      	adds	r4, r0, #3
 8008b08:	f024 0403 	bic.w	r4, r4, #3
 8008b0c:	42a0      	cmp	r0, r4
 8008b0e:	d0f8      	beq.n	8008b02 <sbrk_aligned+0x22>
 8008b10:	1a21      	subs	r1, r4, r0
 8008b12:	4628      	mov	r0, r5
 8008b14:	f000 f9e6 	bl	8008ee4 <_sbrk_r>
 8008b18:	3001      	adds	r0, #1
 8008b1a:	d1f2      	bne.n	8008b02 <sbrk_aligned+0x22>
 8008b1c:	e7ef      	b.n	8008afe <sbrk_aligned+0x1e>
 8008b1e:	bf00      	nop
 8008b20:	2000033c 	.word	0x2000033c

08008b24 <_malloc_r>:
 8008b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b28:	1ccd      	adds	r5, r1, #3
 8008b2a:	4606      	mov	r6, r0
 8008b2c:	f025 0503 	bic.w	r5, r5, #3
 8008b30:	3508      	adds	r5, #8
 8008b32:	2d0c      	cmp	r5, #12
 8008b34:	bf38      	it	cc
 8008b36:	250c      	movcc	r5, #12
 8008b38:	2d00      	cmp	r5, #0
 8008b3a:	db01      	blt.n	8008b40 <_malloc_r+0x1c>
 8008b3c:	42a9      	cmp	r1, r5
 8008b3e:	d904      	bls.n	8008b4a <_malloc_r+0x26>
 8008b40:	230c      	movs	r3, #12
 8008b42:	6033      	str	r3, [r6, #0]
 8008b44:	2000      	movs	r0, #0
 8008b46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008c20 <_malloc_r+0xfc>
 8008b4e:	f000 f869 	bl	8008c24 <__malloc_lock>
 8008b52:	f8d8 3000 	ldr.w	r3, [r8]
 8008b56:	461c      	mov	r4, r3
 8008b58:	bb44      	cbnz	r4, 8008bac <_malloc_r+0x88>
 8008b5a:	4629      	mov	r1, r5
 8008b5c:	4630      	mov	r0, r6
 8008b5e:	f7ff ffbf 	bl	8008ae0 <sbrk_aligned>
 8008b62:	1c43      	adds	r3, r0, #1
 8008b64:	4604      	mov	r4, r0
 8008b66:	d158      	bne.n	8008c1a <_malloc_r+0xf6>
 8008b68:	f8d8 4000 	ldr.w	r4, [r8]
 8008b6c:	4627      	mov	r7, r4
 8008b6e:	2f00      	cmp	r7, #0
 8008b70:	d143      	bne.n	8008bfa <_malloc_r+0xd6>
 8008b72:	2c00      	cmp	r4, #0
 8008b74:	d04b      	beq.n	8008c0e <_malloc_r+0xea>
 8008b76:	6823      	ldr	r3, [r4, #0]
 8008b78:	4639      	mov	r1, r7
 8008b7a:	4630      	mov	r0, r6
 8008b7c:	eb04 0903 	add.w	r9, r4, r3
 8008b80:	f000 f9b0 	bl	8008ee4 <_sbrk_r>
 8008b84:	4581      	cmp	r9, r0
 8008b86:	d142      	bne.n	8008c0e <_malloc_r+0xea>
 8008b88:	6821      	ldr	r1, [r4, #0]
 8008b8a:	4630      	mov	r0, r6
 8008b8c:	1a6d      	subs	r5, r5, r1
 8008b8e:	4629      	mov	r1, r5
 8008b90:	f7ff ffa6 	bl	8008ae0 <sbrk_aligned>
 8008b94:	3001      	adds	r0, #1
 8008b96:	d03a      	beq.n	8008c0e <_malloc_r+0xea>
 8008b98:	6823      	ldr	r3, [r4, #0]
 8008b9a:	442b      	add	r3, r5
 8008b9c:	6023      	str	r3, [r4, #0]
 8008b9e:	f8d8 3000 	ldr.w	r3, [r8]
 8008ba2:	685a      	ldr	r2, [r3, #4]
 8008ba4:	bb62      	cbnz	r2, 8008c00 <_malloc_r+0xdc>
 8008ba6:	f8c8 7000 	str.w	r7, [r8]
 8008baa:	e00f      	b.n	8008bcc <_malloc_r+0xa8>
 8008bac:	6822      	ldr	r2, [r4, #0]
 8008bae:	1b52      	subs	r2, r2, r5
 8008bb0:	d420      	bmi.n	8008bf4 <_malloc_r+0xd0>
 8008bb2:	2a0b      	cmp	r2, #11
 8008bb4:	d917      	bls.n	8008be6 <_malloc_r+0xc2>
 8008bb6:	1961      	adds	r1, r4, r5
 8008bb8:	42a3      	cmp	r3, r4
 8008bba:	6025      	str	r5, [r4, #0]
 8008bbc:	bf18      	it	ne
 8008bbe:	6059      	strne	r1, [r3, #4]
 8008bc0:	6863      	ldr	r3, [r4, #4]
 8008bc2:	bf08      	it	eq
 8008bc4:	f8c8 1000 	streq.w	r1, [r8]
 8008bc8:	5162      	str	r2, [r4, r5]
 8008bca:	604b      	str	r3, [r1, #4]
 8008bcc:	4630      	mov	r0, r6
 8008bce:	f000 f82f 	bl	8008c30 <__malloc_unlock>
 8008bd2:	f104 000b 	add.w	r0, r4, #11
 8008bd6:	1d23      	adds	r3, r4, #4
 8008bd8:	f020 0007 	bic.w	r0, r0, #7
 8008bdc:	1ac2      	subs	r2, r0, r3
 8008bde:	bf1c      	itt	ne
 8008be0:	1a1b      	subne	r3, r3, r0
 8008be2:	50a3      	strne	r3, [r4, r2]
 8008be4:	e7af      	b.n	8008b46 <_malloc_r+0x22>
 8008be6:	6862      	ldr	r2, [r4, #4]
 8008be8:	42a3      	cmp	r3, r4
 8008bea:	bf0c      	ite	eq
 8008bec:	f8c8 2000 	streq.w	r2, [r8]
 8008bf0:	605a      	strne	r2, [r3, #4]
 8008bf2:	e7eb      	b.n	8008bcc <_malloc_r+0xa8>
 8008bf4:	4623      	mov	r3, r4
 8008bf6:	6864      	ldr	r4, [r4, #4]
 8008bf8:	e7ae      	b.n	8008b58 <_malloc_r+0x34>
 8008bfa:	463c      	mov	r4, r7
 8008bfc:	687f      	ldr	r7, [r7, #4]
 8008bfe:	e7b6      	b.n	8008b6e <_malloc_r+0x4a>
 8008c00:	461a      	mov	r2, r3
 8008c02:	685b      	ldr	r3, [r3, #4]
 8008c04:	42a3      	cmp	r3, r4
 8008c06:	d1fb      	bne.n	8008c00 <_malloc_r+0xdc>
 8008c08:	2300      	movs	r3, #0
 8008c0a:	6053      	str	r3, [r2, #4]
 8008c0c:	e7de      	b.n	8008bcc <_malloc_r+0xa8>
 8008c0e:	230c      	movs	r3, #12
 8008c10:	4630      	mov	r0, r6
 8008c12:	6033      	str	r3, [r6, #0]
 8008c14:	f000 f80c 	bl	8008c30 <__malloc_unlock>
 8008c18:	e794      	b.n	8008b44 <_malloc_r+0x20>
 8008c1a:	6005      	str	r5, [r0, #0]
 8008c1c:	e7d6      	b.n	8008bcc <_malloc_r+0xa8>
 8008c1e:	bf00      	nop
 8008c20:	20000340 	.word	0x20000340

08008c24 <__malloc_lock>:
 8008c24:	4801      	ldr	r0, [pc, #4]	@ (8008c2c <__malloc_lock+0x8>)
 8008c26:	f000 b9aa 	b.w	8008f7e <__retarget_lock_acquire_recursive>
 8008c2a:	bf00      	nop
 8008c2c:	20000484 	.word	0x20000484

08008c30 <__malloc_unlock>:
 8008c30:	4801      	ldr	r0, [pc, #4]	@ (8008c38 <__malloc_unlock+0x8>)
 8008c32:	f000 b9a5 	b.w	8008f80 <__retarget_lock_release_recursive>
 8008c36:	bf00      	nop
 8008c38:	20000484 	.word	0x20000484

08008c3c <std>:
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	b510      	push	{r4, lr}
 8008c40:	4604      	mov	r4, r0
 8008c42:	6083      	str	r3, [r0, #8]
 8008c44:	8181      	strh	r1, [r0, #12]
 8008c46:	4619      	mov	r1, r3
 8008c48:	6643      	str	r3, [r0, #100]	@ 0x64
 8008c4a:	81c2      	strh	r2, [r0, #14]
 8008c4c:	2208      	movs	r2, #8
 8008c4e:	6183      	str	r3, [r0, #24]
 8008c50:	e9c0 3300 	strd	r3, r3, [r0]
 8008c54:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c58:	305c      	adds	r0, #92	@ 0x5c
 8008c5a:	f000 f906 	bl	8008e6a <memset>
 8008c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8008c94 <std+0x58>)
 8008c60:	6224      	str	r4, [r4, #32]
 8008c62:	6263      	str	r3, [r4, #36]	@ 0x24
 8008c64:	4b0c      	ldr	r3, [pc, #48]	@ (8008c98 <std+0x5c>)
 8008c66:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008c68:	4b0c      	ldr	r3, [pc, #48]	@ (8008c9c <std+0x60>)
 8008c6a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8008ca0 <std+0x64>)
 8008c6e:	6323      	str	r3, [r4, #48]	@ 0x30
 8008c70:	4b0c      	ldr	r3, [pc, #48]	@ (8008ca4 <std+0x68>)
 8008c72:	429c      	cmp	r4, r3
 8008c74:	d006      	beq.n	8008c84 <std+0x48>
 8008c76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008c7a:	4294      	cmp	r4, r2
 8008c7c:	d002      	beq.n	8008c84 <std+0x48>
 8008c7e:	33d0      	adds	r3, #208	@ 0xd0
 8008c80:	429c      	cmp	r4, r3
 8008c82:	d105      	bne.n	8008c90 <std+0x54>
 8008c84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008c88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c8c:	f000 b976 	b.w	8008f7c <__retarget_lock_init_recursive>
 8008c90:	bd10      	pop	{r4, pc}
 8008c92:	bf00      	nop
 8008c94:	08008de5 	.word	0x08008de5
 8008c98:	08008e07 	.word	0x08008e07
 8008c9c:	08008e3f 	.word	0x08008e3f
 8008ca0:	08008e63 	.word	0x08008e63
 8008ca4:	20000344 	.word	0x20000344

08008ca8 <stdio_exit_handler>:
 8008ca8:	4a02      	ldr	r2, [pc, #8]	@ (8008cb4 <stdio_exit_handler+0xc>)
 8008caa:	4903      	ldr	r1, [pc, #12]	@ (8008cb8 <stdio_exit_handler+0x10>)
 8008cac:	4803      	ldr	r0, [pc, #12]	@ (8008cbc <stdio_exit_handler+0x14>)
 8008cae:	f000 b87b 	b.w	8008da8 <_fwalk_sglue>
 8008cb2:	bf00      	nop
 8008cb4:	2000001c 	.word	0x2000001c
 8008cb8:	080096d5 	.word	0x080096d5
 8008cbc:	2000002c 	.word	0x2000002c

08008cc0 <cleanup_stdio>:
 8008cc0:	6841      	ldr	r1, [r0, #4]
 8008cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8008cf4 <cleanup_stdio+0x34>)
 8008cc4:	4299      	cmp	r1, r3
 8008cc6:	b510      	push	{r4, lr}
 8008cc8:	4604      	mov	r4, r0
 8008cca:	d001      	beq.n	8008cd0 <cleanup_stdio+0x10>
 8008ccc:	f000 fd02 	bl	80096d4 <_fflush_r>
 8008cd0:	68a1      	ldr	r1, [r4, #8]
 8008cd2:	4b09      	ldr	r3, [pc, #36]	@ (8008cf8 <cleanup_stdio+0x38>)
 8008cd4:	4299      	cmp	r1, r3
 8008cd6:	d002      	beq.n	8008cde <cleanup_stdio+0x1e>
 8008cd8:	4620      	mov	r0, r4
 8008cda:	f000 fcfb 	bl	80096d4 <_fflush_r>
 8008cde:	68e1      	ldr	r1, [r4, #12]
 8008ce0:	4b06      	ldr	r3, [pc, #24]	@ (8008cfc <cleanup_stdio+0x3c>)
 8008ce2:	4299      	cmp	r1, r3
 8008ce4:	d004      	beq.n	8008cf0 <cleanup_stdio+0x30>
 8008ce6:	4620      	mov	r0, r4
 8008ce8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cec:	f000 bcf2 	b.w	80096d4 <_fflush_r>
 8008cf0:	bd10      	pop	{r4, pc}
 8008cf2:	bf00      	nop
 8008cf4:	20000344 	.word	0x20000344
 8008cf8:	200003ac 	.word	0x200003ac
 8008cfc:	20000414 	.word	0x20000414

08008d00 <global_stdio_init.part.0>:
 8008d00:	b510      	push	{r4, lr}
 8008d02:	4b0b      	ldr	r3, [pc, #44]	@ (8008d30 <global_stdio_init.part.0+0x30>)
 8008d04:	2104      	movs	r1, #4
 8008d06:	4c0b      	ldr	r4, [pc, #44]	@ (8008d34 <global_stdio_init.part.0+0x34>)
 8008d08:	4a0b      	ldr	r2, [pc, #44]	@ (8008d38 <global_stdio_init.part.0+0x38>)
 8008d0a:	4620      	mov	r0, r4
 8008d0c:	601a      	str	r2, [r3, #0]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	f7ff ff94 	bl	8008c3c <std>
 8008d14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008d18:	2201      	movs	r2, #1
 8008d1a:	2109      	movs	r1, #9
 8008d1c:	f7ff ff8e 	bl	8008c3c <std>
 8008d20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008d24:	2202      	movs	r2, #2
 8008d26:	2112      	movs	r1, #18
 8008d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d2c:	f7ff bf86 	b.w	8008c3c <std>
 8008d30:	2000047c 	.word	0x2000047c
 8008d34:	20000344 	.word	0x20000344
 8008d38:	08008ca9 	.word	0x08008ca9

08008d3c <__sfp_lock_acquire>:
 8008d3c:	4801      	ldr	r0, [pc, #4]	@ (8008d44 <__sfp_lock_acquire+0x8>)
 8008d3e:	f000 b91e 	b.w	8008f7e <__retarget_lock_acquire_recursive>
 8008d42:	bf00      	nop
 8008d44:	20000485 	.word	0x20000485

08008d48 <__sfp_lock_release>:
 8008d48:	4801      	ldr	r0, [pc, #4]	@ (8008d50 <__sfp_lock_release+0x8>)
 8008d4a:	f000 b919 	b.w	8008f80 <__retarget_lock_release_recursive>
 8008d4e:	bf00      	nop
 8008d50:	20000485 	.word	0x20000485

08008d54 <__sinit>:
 8008d54:	b510      	push	{r4, lr}
 8008d56:	4604      	mov	r4, r0
 8008d58:	f7ff fff0 	bl	8008d3c <__sfp_lock_acquire>
 8008d5c:	6a23      	ldr	r3, [r4, #32]
 8008d5e:	b11b      	cbz	r3, 8008d68 <__sinit+0x14>
 8008d60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d64:	f7ff bff0 	b.w	8008d48 <__sfp_lock_release>
 8008d68:	4b04      	ldr	r3, [pc, #16]	@ (8008d7c <__sinit+0x28>)
 8008d6a:	6223      	str	r3, [r4, #32]
 8008d6c:	4b04      	ldr	r3, [pc, #16]	@ (8008d80 <__sinit+0x2c>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d1f5      	bne.n	8008d60 <__sinit+0xc>
 8008d74:	f7ff ffc4 	bl	8008d00 <global_stdio_init.part.0>
 8008d78:	e7f2      	b.n	8008d60 <__sinit+0xc>
 8008d7a:	bf00      	nop
 8008d7c:	08008cc1 	.word	0x08008cc1
 8008d80:	2000047c 	.word	0x2000047c

08008d84 <fiprintf>:
 8008d84:	b40e      	push	{r1, r2, r3}
 8008d86:	b503      	push	{r0, r1, lr}
 8008d88:	ab03      	add	r3, sp, #12
 8008d8a:	4601      	mov	r1, r0
 8008d8c:	4805      	ldr	r0, [pc, #20]	@ (8008da4 <fiprintf+0x20>)
 8008d8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d92:	6800      	ldr	r0, [r0, #0]
 8008d94:	9301      	str	r3, [sp, #4]
 8008d96:	f000 f96f 	bl	8009078 <_vfiprintf_r>
 8008d9a:	b002      	add	sp, #8
 8008d9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008da0:	b003      	add	sp, #12
 8008da2:	4770      	bx	lr
 8008da4:	20000028 	.word	0x20000028

08008da8 <_fwalk_sglue>:
 8008da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dac:	4607      	mov	r7, r0
 8008dae:	4688      	mov	r8, r1
 8008db0:	4614      	mov	r4, r2
 8008db2:	2600      	movs	r6, #0
 8008db4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008db8:	f1b9 0901 	subs.w	r9, r9, #1
 8008dbc:	d505      	bpl.n	8008dca <_fwalk_sglue+0x22>
 8008dbe:	6824      	ldr	r4, [r4, #0]
 8008dc0:	2c00      	cmp	r4, #0
 8008dc2:	d1f7      	bne.n	8008db4 <_fwalk_sglue+0xc>
 8008dc4:	4630      	mov	r0, r6
 8008dc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dca:	89ab      	ldrh	r3, [r5, #12]
 8008dcc:	2b01      	cmp	r3, #1
 8008dce:	d907      	bls.n	8008de0 <_fwalk_sglue+0x38>
 8008dd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008dd4:	3301      	adds	r3, #1
 8008dd6:	d003      	beq.n	8008de0 <_fwalk_sglue+0x38>
 8008dd8:	4629      	mov	r1, r5
 8008dda:	4638      	mov	r0, r7
 8008ddc:	47c0      	blx	r8
 8008dde:	4306      	orrs	r6, r0
 8008de0:	3568      	adds	r5, #104	@ 0x68
 8008de2:	e7e9      	b.n	8008db8 <_fwalk_sglue+0x10>

08008de4 <__sread>:
 8008de4:	b510      	push	{r4, lr}
 8008de6:	460c      	mov	r4, r1
 8008de8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dec:	f000 f868 	bl	8008ec0 <_read_r>
 8008df0:	2800      	cmp	r0, #0
 8008df2:	bfab      	itete	ge
 8008df4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008df6:	89a3      	ldrhlt	r3, [r4, #12]
 8008df8:	181b      	addge	r3, r3, r0
 8008dfa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008dfe:	bfac      	ite	ge
 8008e00:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008e02:	81a3      	strhlt	r3, [r4, #12]
 8008e04:	bd10      	pop	{r4, pc}

08008e06 <__swrite>:
 8008e06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e0a:	461f      	mov	r7, r3
 8008e0c:	898b      	ldrh	r3, [r1, #12]
 8008e0e:	4605      	mov	r5, r0
 8008e10:	460c      	mov	r4, r1
 8008e12:	05db      	lsls	r3, r3, #23
 8008e14:	4616      	mov	r6, r2
 8008e16:	d505      	bpl.n	8008e24 <__swrite+0x1e>
 8008e18:	2302      	movs	r3, #2
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e20:	f000 f83c 	bl	8008e9c <_lseek_r>
 8008e24:	89a3      	ldrh	r3, [r4, #12]
 8008e26:	4632      	mov	r2, r6
 8008e28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e2c:	4628      	mov	r0, r5
 8008e2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008e32:	81a3      	strh	r3, [r4, #12]
 8008e34:	463b      	mov	r3, r7
 8008e36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e3a:	f000 b863 	b.w	8008f04 <_write_r>

08008e3e <__sseek>:
 8008e3e:	b510      	push	{r4, lr}
 8008e40:	460c      	mov	r4, r1
 8008e42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e46:	f000 f829 	bl	8008e9c <_lseek_r>
 8008e4a:	1c43      	adds	r3, r0, #1
 8008e4c:	89a3      	ldrh	r3, [r4, #12]
 8008e4e:	bf15      	itete	ne
 8008e50:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008e52:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008e56:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008e5a:	81a3      	strheq	r3, [r4, #12]
 8008e5c:	bf18      	it	ne
 8008e5e:	81a3      	strhne	r3, [r4, #12]
 8008e60:	bd10      	pop	{r4, pc}

08008e62 <__sclose>:
 8008e62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e66:	f000 b809 	b.w	8008e7c <_close_r>

08008e6a <memset>:
 8008e6a:	4402      	add	r2, r0
 8008e6c:	4603      	mov	r3, r0
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d100      	bne.n	8008e74 <memset+0xa>
 8008e72:	4770      	bx	lr
 8008e74:	f803 1b01 	strb.w	r1, [r3], #1
 8008e78:	e7f9      	b.n	8008e6e <memset+0x4>
	...

08008e7c <_close_r>:
 8008e7c:	b538      	push	{r3, r4, r5, lr}
 8008e7e:	2300      	movs	r3, #0
 8008e80:	4d05      	ldr	r5, [pc, #20]	@ (8008e98 <_close_r+0x1c>)
 8008e82:	4604      	mov	r4, r0
 8008e84:	4608      	mov	r0, r1
 8008e86:	602b      	str	r3, [r5, #0]
 8008e88:	f7f8 fdae 	bl	80019e8 <_close>
 8008e8c:	1c43      	adds	r3, r0, #1
 8008e8e:	d102      	bne.n	8008e96 <_close_r+0x1a>
 8008e90:	682b      	ldr	r3, [r5, #0]
 8008e92:	b103      	cbz	r3, 8008e96 <_close_r+0x1a>
 8008e94:	6023      	str	r3, [r4, #0]
 8008e96:	bd38      	pop	{r3, r4, r5, pc}
 8008e98:	20000480 	.word	0x20000480

08008e9c <_lseek_r>:
 8008e9c:	b538      	push	{r3, r4, r5, lr}
 8008e9e:	4604      	mov	r4, r0
 8008ea0:	4d06      	ldr	r5, [pc, #24]	@ (8008ebc <_lseek_r+0x20>)
 8008ea2:	4608      	mov	r0, r1
 8008ea4:	4611      	mov	r1, r2
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	602a      	str	r2, [r5, #0]
 8008eaa:	461a      	mov	r2, r3
 8008eac:	f7f8 fdc3 	bl	8001a36 <_lseek>
 8008eb0:	1c43      	adds	r3, r0, #1
 8008eb2:	d102      	bne.n	8008eba <_lseek_r+0x1e>
 8008eb4:	682b      	ldr	r3, [r5, #0]
 8008eb6:	b103      	cbz	r3, 8008eba <_lseek_r+0x1e>
 8008eb8:	6023      	str	r3, [r4, #0]
 8008eba:	bd38      	pop	{r3, r4, r5, pc}
 8008ebc:	20000480 	.word	0x20000480

08008ec0 <_read_r>:
 8008ec0:	b538      	push	{r3, r4, r5, lr}
 8008ec2:	4604      	mov	r4, r0
 8008ec4:	4d06      	ldr	r5, [pc, #24]	@ (8008ee0 <_read_r+0x20>)
 8008ec6:	4608      	mov	r0, r1
 8008ec8:	4611      	mov	r1, r2
 8008eca:	2200      	movs	r2, #0
 8008ecc:	602a      	str	r2, [r5, #0]
 8008ece:	461a      	mov	r2, r3
 8008ed0:	f7f8 fd51 	bl	8001976 <_read>
 8008ed4:	1c43      	adds	r3, r0, #1
 8008ed6:	d102      	bne.n	8008ede <_read_r+0x1e>
 8008ed8:	682b      	ldr	r3, [r5, #0]
 8008eda:	b103      	cbz	r3, 8008ede <_read_r+0x1e>
 8008edc:	6023      	str	r3, [r4, #0]
 8008ede:	bd38      	pop	{r3, r4, r5, pc}
 8008ee0:	20000480 	.word	0x20000480

08008ee4 <_sbrk_r>:
 8008ee4:	b538      	push	{r3, r4, r5, lr}
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	4d05      	ldr	r5, [pc, #20]	@ (8008f00 <_sbrk_r+0x1c>)
 8008eea:	4604      	mov	r4, r0
 8008eec:	4608      	mov	r0, r1
 8008eee:	602b      	str	r3, [r5, #0]
 8008ef0:	f7f8 fdae 	bl	8001a50 <_sbrk>
 8008ef4:	1c43      	adds	r3, r0, #1
 8008ef6:	d102      	bne.n	8008efe <_sbrk_r+0x1a>
 8008ef8:	682b      	ldr	r3, [r5, #0]
 8008efa:	b103      	cbz	r3, 8008efe <_sbrk_r+0x1a>
 8008efc:	6023      	str	r3, [r4, #0]
 8008efe:	bd38      	pop	{r3, r4, r5, pc}
 8008f00:	20000480 	.word	0x20000480

08008f04 <_write_r>:
 8008f04:	b538      	push	{r3, r4, r5, lr}
 8008f06:	4604      	mov	r4, r0
 8008f08:	4d06      	ldr	r5, [pc, #24]	@ (8008f24 <_write_r+0x20>)
 8008f0a:	4608      	mov	r0, r1
 8008f0c:	4611      	mov	r1, r2
 8008f0e:	2200      	movs	r2, #0
 8008f10:	602a      	str	r2, [r5, #0]
 8008f12:	461a      	mov	r2, r3
 8008f14:	f7f8 fd4c 	bl	80019b0 <_write>
 8008f18:	1c43      	adds	r3, r0, #1
 8008f1a:	d102      	bne.n	8008f22 <_write_r+0x1e>
 8008f1c:	682b      	ldr	r3, [r5, #0]
 8008f1e:	b103      	cbz	r3, 8008f22 <_write_r+0x1e>
 8008f20:	6023      	str	r3, [r4, #0]
 8008f22:	bd38      	pop	{r3, r4, r5, pc}
 8008f24:	20000480 	.word	0x20000480

08008f28 <__errno>:
 8008f28:	4b01      	ldr	r3, [pc, #4]	@ (8008f30 <__errno+0x8>)
 8008f2a:	6818      	ldr	r0, [r3, #0]
 8008f2c:	4770      	bx	lr
 8008f2e:	bf00      	nop
 8008f30:	20000028 	.word	0x20000028

08008f34 <__libc_init_array>:
 8008f34:	b570      	push	{r4, r5, r6, lr}
 8008f36:	4d0d      	ldr	r5, [pc, #52]	@ (8008f6c <__libc_init_array+0x38>)
 8008f38:	2600      	movs	r6, #0
 8008f3a:	4c0d      	ldr	r4, [pc, #52]	@ (8008f70 <__libc_init_array+0x3c>)
 8008f3c:	1b64      	subs	r4, r4, r5
 8008f3e:	10a4      	asrs	r4, r4, #2
 8008f40:	42a6      	cmp	r6, r4
 8008f42:	d109      	bne.n	8008f58 <__libc_init_array+0x24>
 8008f44:	4d0b      	ldr	r5, [pc, #44]	@ (8008f74 <__libc_init_array+0x40>)
 8008f46:	2600      	movs	r6, #0
 8008f48:	4c0b      	ldr	r4, [pc, #44]	@ (8008f78 <__libc_init_array+0x44>)
 8008f4a:	f000 fd55 	bl	80099f8 <_init>
 8008f4e:	1b64      	subs	r4, r4, r5
 8008f50:	10a4      	asrs	r4, r4, #2
 8008f52:	42a6      	cmp	r6, r4
 8008f54:	d105      	bne.n	8008f62 <__libc_init_array+0x2e>
 8008f56:	bd70      	pop	{r4, r5, r6, pc}
 8008f58:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f5c:	3601      	adds	r6, #1
 8008f5e:	4798      	blx	r3
 8008f60:	e7ee      	b.n	8008f40 <__libc_init_array+0xc>
 8008f62:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f66:	3601      	adds	r6, #1
 8008f68:	4798      	blx	r3
 8008f6a:	e7f2      	b.n	8008f52 <__libc_init_array+0x1e>
 8008f6c:	08009c9b 	.word	0x08009c9b
 8008f70:	08009c9b 	.word	0x08009c9b
 8008f74:	08009c9c 	.word	0x08009c9c
 8008f78:	08009ca4 	.word	0x08009ca4

08008f7c <__retarget_lock_init_recursive>:
 8008f7c:	4770      	bx	lr

08008f7e <__retarget_lock_acquire_recursive>:
 8008f7e:	4770      	bx	lr

08008f80 <__retarget_lock_release_recursive>:
 8008f80:	4770      	bx	lr

08008f82 <abort>:
 8008f82:	2006      	movs	r0, #6
 8008f84:	b508      	push	{r3, lr}
 8008f86:	f000 fc89 	bl	800989c <raise>
 8008f8a:	2001      	movs	r0, #1
 8008f8c:	f7f8 fce8 	bl	8001960 <_exit>

08008f90 <_free_r>:
 8008f90:	b538      	push	{r3, r4, r5, lr}
 8008f92:	4605      	mov	r5, r0
 8008f94:	2900      	cmp	r1, #0
 8008f96:	d041      	beq.n	800901c <_free_r+0x8c>
 8008f98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f9c:	1f0c      	subs	r4, r1, #4
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	bfb8      	it	lt
 8008fa2:	18e4      	addlt	r4, r4, r3
 8008fa4:	f7ff fe3e 	bl	8008c24 <__malloc_lock>
 8008fa8:	4a1d      	ldr	r2, [pc, #116]	@ (8009020 <_free_r+0x90>)
 8008faa:	6813      	ldr	r3, [r2, #0]
 8008fac:	b933      	cbnz	r3, 8008fbc <_free_r+0x2c>
 8008fae:	6063      	str	r3, [r4, #4]
 8008fb0:	6014      	str	r4, [r2, #0]
 8008fb2:	4628      	mov	r0, r5
 8008fb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fb8:	f7ff be3a 	b.w	8008c30 <__malloc_unlock>
 8008fbc:	42a3      	cmp	r3, r4
 8008fbe:	d908      	bls.n	8008fd2 <_free_r+0x42>
 8008fc0:	6820      	ldr	r0, [r4, #0]
 8008fc2:	1821      	adds	r1, r4, r0
 8008fc4:	428b      	cmp	r3, r1
 8008fc6:	bf01      	itttt	eq
 8008fc8:	6819      	ldreq	r1, [r3, #0]
 8008fca:	685b      	ldreq	r3, [r3, #4]
 8008fcc:	1809      	addeq	r1, r1, r0
 8008fce:	6021      	streq	r1, [r4, #0]
 8008fd0:	e7ed      	b.n	8008fae <_free_r+0x1e>
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	b10b      	cbz	r3, 8008fdc <_free_r+0x4c>
 8008fd8:	42a3      	cmp	r3, r4
 8008fda:	d9fa      	bls.n	8008fd2 <_free_r+0x42>
 8008fdc:	6811      	ldr	r1, [r2, #0]
 8008fde:	1850      	adds	r0, r2, r1
 8008fe0:	42a0      	cmp	r0, r4
 8008fe2:	d10b      	bne.n	8008ffc <_free_r+0x6c>
 8008fe4:	6820      	ldr	r0, [r4, #0]
 8008fe6:	4401      	add	r1, r0
 8008fe8:	1850      	adds	r0, r2, r1
 8008fea:	6011      	str	r1, [r2, #0]
 8008fec:	4283      	cmp	r3, r0
 8008fee:	d1e0      	bne.n	8008fb2 <_free_r+0x22>
 8008ff0:	6818      	ldr	r0, [r3, #0]
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	4408      	add	r0, r1
 8008ff6:	6053      	str	r3, [r2, #4]
 8008ff8:	6010      	str	r0, [r2, #0]
 8008ffa:	e7da      	b.n	8008fb2 <_free_r+0x22>
 8008ffc:	d902      	bls.n	8009004 <_free_r+0x74>
 8008ffe:	230c      	movs	r3, #12
 8009000:	602b      	str	r3, [r5, #0]
 8009002:	e7d6      	b.n	8008fb2 <_free_r+0x22>
 8009004:	6820      	ldr	r0, [r4, #0]
 8009006:	1821      	adds	r1, r4, r0
 8009008:	428b      	cmp	r3, r1
 800900a:	bf02      	ittt	eq
 800900c:	6819      	ldreq	r1, [r3, #0]
 800900e:	685b      	ldreq	r3, [r3, #4]
 8009010:	1809      	addeq	r1, r1, r0
 8009012:	6063      	str	r3, [r4, #4]
 8009014:	bf08      	it	eq
 8009016:	6021      	streq	r1, [r4, #0]
 8009018:	6054      	str	r4, [r2, #4]
 800901a:	e7ca      	b.n	8008fb2 <_free_r+0x22>
 800901c:	bd38      	pop	{r3, r4, r5, pc}
 800901e:	bf00      	nop
 8009020:	20000340 	.word	0x20000340

08009024 <__sfputc_r>:
 8009024:	6893      	ldr	r3, [r2, #8]
 8009026:	3b01      	subs	r3, #1
 8009028:	2b00      	cmp	r3, #0
 800902a:	6093      	str	r3, [r2, #8]
 800902c:	b410      	push	{r4}
 800902e:	da08      	bge.n	8009042 <__sfputc_r+0x1e>
 8009030:	6994      	ldr	r4, [r2, #24]
 8009032:	42a3      	cmp	r3, r4
 8009034:	db01      	blt.n	800903a <__sfputc_r+0x16>
 8009036:	290a      	cmp	r1, #10
 8009038:	d103      	bne.n	8009042 <__sfputc_r+0x1e>
 800903a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800903e:	f000 bb71 	b.w	8009724 <__swbuf_r>
 8009042:	6813      	ldr	r3, [r2, #0]
 8009044:	1c58      	adds	r0, r3, #1
 8009046:	6010      	str	r0, [r2, #0]
 8009048:	4608      	mov	r0, r1
 800904a:	7019      	strb	r1, [r3, #0]
 800904c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009050:	4770      	bx	lr

08009052 <__sfputs_r>:
 8009052:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009054:	4606      	mov	r6, r0
 8009056:	460f      	mov	r7, r1
 8009058:	4614      	mov	r4, r2
 800905a:	18d5      	adds	r5, r2, r3
 800905c:	42ac      	cmp	r4, r5
 800905e:	d101      	bne.n	8009064 <__sfputs_r+0x12>
 8009060:	2000      	movs	r0, #0
 8009062:	e007      	b.n	8009074 <__sfputs_r+0x22>
 8009064:	463a      	mov	r2, r7
 8009066:	f814 1b01 	ldrb.w	r1, [r4], #1
 800906a:	4630      	mov	r0, r6
 800906c:	f7ff ffda 	bl	8009024 <__sfputc_r>
 8009070:	1c43      	adds	r3, r0, #1
 8009072:	d1f3      	bne.n	800905c <__sfputs_r+0xa>
 8009074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009078 <_vfiprintf_r>:
 8009078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800907c:	460d      	mov	r5, r1
 800907e:	b09d      	sub	sp, #116	@ 0x74
 8009080:	4614      	mov	r4, r2
 8009082:	4698      	mov	r8, r3
 8009084:	4606      	mov	r6, r0
 8009086:	b118      	cbz	r0, 8009090 <_vfiprintf_r+0x18>
 8009088:	6a03      	ldr	r3, [r0, #32]
 800908a:	b90b      	cbnz	r3, 8009090 <_vfiprintf_r+0x18>
 800908c:	f7ff fe62 	bl	8008d54 <__sinit>
 8009090:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009092:	07d9      	lsls	r1, r3, #31
 8009094:	d405      	bmi.n	80090a2 <_vfiprintf_r+0x2a>
 8009096:	89ab      	ldrh	r3, [r5, #12]
 8009098:	059a      	lsls	r2, r3, #22
 800909a:	d402      	bmi.n	80090a2 <_vfiprintf_r+0x2a>
 800909c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800909e:	f7ff ff6e 	bl	8008f7e <__retarget_lock_acquire_recursive>
 80090a2:	89ab      	ldrh	r3, [r5, #12]
 80090a4:	071b      	lsls	r3, r3, #28
 80090a6:	d501      	bpl.n	80090ac <_vfiprintf_r+0x34>
 80090a8:	692b      	ldr	r3, [r5, #16]
 80090aa:	b99b      	cbnz	r3, 80090d4 <_vfiprintf_r+0x5c>
 80090ac:	4629      	mov	r1, r5
 80090ae:	4630      	mov	r0, r6
 80090b0:	f000 fb76 	bl	80097a0 <__swsetup_r>
 80090b4:	b170      	cbz	r0, 80090d4 <_vfiprintf_r+0x5c>
 80090b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090b8:	07dc      	lsls	r4, r3, #31
 80090ba:	d504      	bpl.n	80090c6 <_vfiprintf_r+0x4e>
 80090bc:	f04f 30ff 	mov.w	r0, #4294967295
 80090c0:	b01d      	add	sp, #116	@ 0x74
 80090c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090c6:	89ab      	ldrh	r3, [r5, #12]
 80090c8:	0598      	lsls	r0, r3, #22
 80090ca:	d4f7      	bmi.n	80090bc <_vfiprintf_r+0x44>
 80090cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090ce:	f7ff ff57 	bl	8008f80 <__retarget_lock_release_recursive>
 80090d2:	e7f3      	b.n	80090bc <_vfiprintf_r+0x44>
 80090d4:	2300      	movs	r3, #0
 80090d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80090da:	f04f 0901 	mov.w	r9, #1
 80090de:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8009294 <_vfiprintf_r+0x21c>
 80090e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80090e4:	2320      	movs	r3, #32
 80090e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80090ea:	2330      	movs	r3, #48	@ 0x30
 80090ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80090f0:	4623      	mov	r3, r4
 80090f2:	469a      	mov	sl, r3
 80090f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090f8:	b10a      	cbz	r2, 80090fe <_vfiprintf_r+0x86>
 80090fa:	2a25      	cmp	r2, #37	@ 0x25
 80090fc:	d1f9      	bne.n	80090f2 <_vfiprintf_r+0x7a>
 80090fe:	ebba 0b04 	subs.w	fp, sl, r4
 8009102:	d00b      	beq.n	800911c <_vfiprintf_r+0xa4>
 8009104:	465b      	mov	r3, fp
 8009106:	4622      	mov	r2, r4
 8009108:	4629      	mov	r1, r5
 800910a:	4630      	mov	r0, r6
 800910c:	f7ff ffa1 	bl	8009052 <__sfputs_r>
 8009110:	3001      	adds	r0, #1
 8009112:	f000 80a7 	beq.w	8009264 <_vfiprintf_r+0x1ec>
 8009116:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009118:	445a      	add	r2, fp
 800911a:	9209      	str	r2, [sp, #36]	@ 0x24
 800911c:	f89a 3000 	ldrb.w	r3, [sl]
 8009120:	2b00      	cmp	r3, #0
 8009122:	f000 809f 	beq.w	8009264 <_vfiprintf_r+0x1ec>
 8009126:	2300      	movs	r3, #0
 8009128:	f04f 32ff 	mov.w	r2, #4294967295
 800912c:	f10a 0a01 	add.w	sl, sl, #1
 8009130:	9304      	str	r3, [sp, #16]
 8009132:	9307      	str	r3, [sp, #28]
 8009134:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009138:	931a      	str	r3, [sp, #104]	@ 0x68
 800913a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800913e:	4654      	mov	r4, sl
 8009140:	2205      	movs	r2, #5
 8009142:	4854      	ldr	r0, [pc, #336]	@ (8009294 <_vfiprintf_r+0x21c>)
 8009144:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009148:	f000 fbc4 	bl	80098d4 <memchr>
 800914c:	9a04      	ldr	r2, [sp, #16]
 800914e:	b9d8      	cbnz	r0, 8009188 <_vfiprintf_r+0x110>
 8009150:	06d1      	lsls	r1, r2, #27
 8009152:	bf44      	itt	mi
 8009154:	2320      	movmi	r3, #32
 8009156:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800915a:	0713      	lsls	r3, r2, #28
 800915c:	bf44      	itt	mi
 800915e:	232b      	movmi	r3, #43	@ 0x2b
 8009160:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009164:	f89a 3000 	ldrb.w	r3, [sl]
 8009168:	2b2a      	cmp	r3, #42	@ 0x2a
 800916a:	d015      	beq.n	8009198 <_vfiprintf_r+0x120>
 800916c:	9a07      	ldr	r2, [sp, #28]
 800916e:	4654      	mov	r4, sl
 8009170:	2000      	movs	r0, #0
 8009172:	f04f 0c0a 	mov.w	ip, #10
 8009176:	4621      	mov	r1, r4
 8009178:	f811 3b01 	ldrb.w	r3, [r1], #1
 800917c:	3b30      	subs	r3, #48	@ 0x30
 800917e:	2b09      	cmp	r3, #9
 8009180:	d94b      	bls.n	800921a <_vfiprintf_r+0x1a2>
 8009182:	b1b0      	cbz	r0, 80091b2 <_vfiprintf_r+0x13a>
 8009184:	9207      	str	r2, [sp, #28]
 8009186:	e014      	b.n	80091b2 <_vfiprintf_r+0x13a>
 8009188:	eba0 0308 	sub.w	r3, r0, r8
 800918c:	46a2      	mov	sl, r4
 800918e:	fa09 f303 	lsl.w	r3, r9, r3
 8009192:	4313      	orrs	r3, r2
 8009194:	9304      	str	r3, [sp, #16]
 8009196:	e7d2      	b.n	800913e <_vfiprintf_r+0xc6>
 8009198:	9b03      	ldr	r3, [sp, #12]
 800919a:	1d19      	adds	r1, r3, #4
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	9103      	str	r1, [sp, #12]
 80091a2:	bfbb      	ittet	lt
 80091a4:	425b      	neglt	r3, r3
 80091a6:	f042 0202 	orrlt.w	r2, r2, #2
 80091aa:	9307      	strge	r3, [sp, #28]
 80091ac:	9307      	strlt	r3, [sp, #28]
 80091ae:	bfb8      	it	lt
 80091b0:	9204      	strlt	r2, [sp, #16]
 80091b2:	7823      	ldrb	r3, [r4, #0]
 80091b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80091b6:	d10a      	bne.n	80091ce <_vfiprintf_r+0x156>
 80091b8:	7863      	ldrb	r3, [r4, #1]
 80091ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80091bc:	d132      	bne.n	8009224 <_vfiprintf_r+0x1ac>
 80091be:	9b03      	ldr	r3, [sp, #12]
 80091c0:	3402      	adds	r4, #2
 80091c2:	1d1a      	adds	r2, r3, #4
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091ca:	9203      	str	r2, [sp, #12]
 80091cc:	9305      	str	r3, [sp, #20]
 80091ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80092a4 <_vfiprintf_r+0x22c>
 80091d2:	2203      	movs	r2, #3
 80091d4:	7821      	ldrb	r1, [r4, #0]
 80091d6:	4650      	mov	r0, sl
 80091d8:	f000 fb7c 	bl	80098d4 <memchr>
 80091dc:	b138      	cbz	r0, 80091ee <_vfiprintf_r+0x176>
 80091de:	eba0 000a 	sub.w	r0, r0, sl
 80091e2:	2240      	movs	r2, #64	@ 0x40
 80091e4:	9b04      	ldr	r3, [sp, #16]
 80091e6:	3401      	adds	r4, #1
 80091e8:	4082      	lsls	r2, r0
 80091ea:	4313      	orrs	r3, r2
 80091ec:	9304      	str	r3, [sp, #16]
 80091ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091f2:	2206      	movs	r2, #6
 80091f4:	4828      	ldr	r0, [pc, #160]	@ (8009298 <_vfiprintf_r+0x220>)
 80091f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80091fa:	f000 fb6b 	bl	80098d4 <memchr>
 80091fe:	2800      	cmp	r0, #0
 8009200:	d03f      	beq.n	8009282 <_vfiprintf_r+0x20a>
 8009202:	4b26      	ldr	r3, [pc, #152]	@ (800929c <_vfiprintf_r+0x224>)
 8009204:	bb1b      	cbnz	r3, 800924e <_vfiprintf_r+0x1d6>
 8009206:	9b03      	ldr	r3, [sp, #12]
 8009208:	3307      	adds	r3, #7
 800920a:	f023 0307 	bic.w	r3, r3, #7
 800920e:	3308      	adds	r3, #8
 8009210:	9303      	str	r3, [sp, #12]
 8009212:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009214:	443b      	add	r3, r7
 8009216:	9309      	str	r3, [sp, #36]	@ 0x24
 8009218:	e76a      	b.n	80090f0 <_vfiprintf_r+0x78>
 800921a:	fb0c 3202 	mla	r2, ip, r2, r3
 800921e:	460c      	mov	r4, r1
 8009220:	2001      	movs	r0, #1
 8009222:	e7a8      	b.n	8009176 <_vfiprintf_r+0xfe>
 8009224:	2300      	movs	r3, #0
 8009226:	3401      	adds	r4, #1
 8009228:	f04f 0c0a 	mov.w	ip, #10
 800922c:	4619      	mov	r1, r3
 800922e:	9305      	str	r3, [sp, #20]
 8009230:	4620      	mov	r0, r4
 8009232:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009236:	3a30      	subs	r2, #48	@ 0x30
 8009238:	2a09      	cmp	r2, #9
 800923a:	d903      	bls.n	8009244 <_vfiprintf_r+0x1cc>
 800923c:	2b00      	cmp	r3, #0
 800923e:	d0c6      	beq.n	80091ce <_vfiprintf_r+0x156>
 8009240:	9105      	str	r1, [sp, #20]
 8009242:	e7c4      	b.n	80091ce <_vfiprintf_r+0x156>
 8009244:	fb0c 2101 	mla	r1, ip, r1, r2
 8009248:	4604      	mov	r4, r0
 800924a:	2301      	movs	r3, #1
 800924c:	e7f0      	b.n	8009230 <_vfiprintf_r+0x1b8>
 800924e:	ab03      	add	r3, sp, #12
 8009250:	462a      	mov	r2, r5
 8009252:	a904      	add	r1, sp, #16
 8009254:	4630      	mov	r0, r6
 8009256:	9300      	str	r3, [sp, #0]
 8009258:	4b11      	ldr	r3, [pc, #68]	@ (80092a0 <_vfiprintf_r+0x228>)
 800925a:	f3af 8000 	nop.w
 800925e:	4607      	mov	r7, r0
 8009260:	1c78      	adds	r0, r7, #1
 8009262:	d1d6      	bne.n	8009212 <_vfiprintf_r+0x19a>
 8009264:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009266:	07d9      	lsls	r1, r3, #31
 8009268:	d405      	bmi.n	8009276 <_vfiprintf_r+0x1fe>
 800926a:	89ab      	ldrh	r3, [r5, #12]
 800926c:	059a      	lsls	r2, r3, #22
 800926e:	d402      	bmi.n	8009276 <_vfiprintf_r+0x1fe>
 8009270:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009272:	f7ff fe85 	bl	8008f80 <__retarget_lock_release_recursive>
 8009276:	89ab      	ldrh	r3, [r5, #12]
 8009278:	065b      	lsls	r3, r3, #25
 800927a:	f53f af1f 	bmi.w	80090bc <_vfiprintf_r+0x44>
 800927e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009280:	e71e      	b.n	80090c0 <_vfiprintf_r+0x48>
 8009282:	ab03      	add	r3, sp, #12
 8009284:	462a      	mov	r2, r5
 8009286:	a904      	add	r1, sp, #16
 8009288:	4630      	mov	r0, r6
 800928a:	9300      	str	r3, [sp, #0]
 800928c:	4b04      	ldr	r3, [pc, #16]	@ (80092a0 <_vfiprintf_r+0x228>)
 800928e:	f000 f87d 	bl	800938c <_printf_i>
 8009292:	e7e4      	b.n	800925e <_vfiprintf_r+0x1e6>
 8009294:	08009c68 	.word	0x08009c68
 8009298:	08009c72 	.word	0x08009c72
 800929c:	00000000 	.word	0x00000000
 80092a0:	08009053 	.word	0x08009053
 80092a4:	08009c6e 	.word	0x08009c6e

080092a8 <_printf_common>:
 80092a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092ac:	4616      	mov	r6, r2
 80092ae:	4698      	mov	r8, r3
 80092b0:	688a      	ldr	r2, [r1, #8]
 80092b2:	4607      	mov	r7, r0
 80092b4:	690b      	ldr	r3, [r1, #16]
 80092b6:	460c      	mov	r4, r1
 80092b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80092bc:	4293      	cmp	r3, r2
 80092be:	bfb8      	it	lt
 80092c0:	4613      	movlt	r3, r2
 80092c2:	6033      	str	r3, [r6, #0]
 80092c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80092c8:	b10a      	cbz	r2, 80092ce <_printf_common+0x26>
 80092ca:	3301      	adds	r3, #1
 80092cc:	6033      	str	r3, [r6, #0]
 80092ce:	6823      	ldr	r3, [r4, #0]
 80092d0:	0699      	lsls	r1, r3, #26
 80092d2:	bf42      	ittt	mi
 80092d4:	6833      	ldrmi	r3, [r6, #0]
 80092d6:	3302      	addmi	r3, #2
 80092d8:	6033      	strmi	r3, [r6, #0]
 80092da:	6825      	ldr	r5, [r4, #0]
 80092dc:	f015 0506 	ands.w	r5, r5, #6
 80092e0:	d106      	bne.n	80092f0 <_printf_common+0x48>
 80092e2:	f104 0a19 	add.w	sl, r4, #25
 80092e6:	68e3      	ldr	r3, [r4, #12]
 80092e8:	6832      	ldr	r2, [r6, #0]
 80092ea:	1a9b      	subs	r3, r3, r2
 80092ec:	42ab      	cmp	r3, r5
 80092ee:	dc2b      	bgt.n	8009348 <_printf_common+0xa0>
 80092f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80092f4:	6822      	ldr	r2, [r4, #0]
 80092f6:	3b00      	subs	r3, #0
 80092f8:	bf18      	it	ne
 80092fa:	2301      	movne	r3, #1
 80092fc:	0692      	lsls	r2, r2, #26
 80092fe:	d430      	bmi.n	8009362 <_printf_common+0xba>
 8009300:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009304:	4641      	mov	r1, r8
 8009306:	4638      	mov	r0, r7
 8009308:	47c8      	blx	r9
 800930a:	3001      	adds	r0, #1
 800930c:	d023      	beq.n	8009356 <_printf_common+0xae>
 800930e:	6823      	ldr	r3, [r4, #0]
 8009310:	341a      	adds	r4, #26
 8009312:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8009316:	f003 0306 	and.w	r3, r3, #6
 800931a:	2b04      	cmp	r3, #4
 800931c:	bf0a      	itet	eq
 800931e:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8009322:	2500      	movne	r5, #0
 8009324:	6833      	ldreq	r3, [r6, #0]
 8009326:	f04f 0600 	mov.w	r6, #0
 800932a:	bf08      	it	eq
 800932c:	1aed      	subeq	r5, r5, r3
 800932e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009332:	bf08      	it	eq
 8009334:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009338:	4293      	cmp	r3, r2
 800933a:	bfc4      	itt	gt
 800933c:	1a9b      	subgt	r3, r3, r2
 800933e:	18ed      	addgt	r5, r5, r3
 8009340:	42b5      	cmp	r5, r6
 8009342:	d11a      	bne.n	800937a <_printf_common+0xd2>
 8009344:	2000      	movs	r0, #0
 8009346:	e008      	b.n	800935a <_printf_common+0xb2>
 8009348:	2301      	movs	r3, #1
 800934a:	4652      	mov	r2, sl
 800934c:	4641      	mov	r1, r8
 800934e:	4638      	mov	r0, r7
 8009350:	47c8      	blx	r9
 8009352:	3001      	adds	r0, #1
 8009354:	d103      	bne.n	800935e <_printf_common+0xb6>
 8009356:	f04f 30ff 	mov.w	r0, #4294967295
 800935a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800935e:	3501      	adds	r5, #1
 8009360:	e7c1      	b.n	80092e6 <_printf_common+0x3e>
 8009362:	18e1      	adds	r1, r4, r3
 8009364:	1c5a      	adds	r2, r3, #1
 8009366:	2030      	movs	r0, #48	@ 0x30
 8009368:	3302      	adds	r3, #2
 800936a:	4422      	add	r2, r4
 800936c:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009370:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009374:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009378:	e7c2      	b.n	8009300 <_printf_common+0x58>
 800937a:	2301      	movs	r3, #1
 800937c:	4622      	mov	r2, r4
 800937e:	4641      	mov	r1, r8
 8009380:	4638      	mov	r0, r7
 8009382:	47c8      	blx	r9
 8009384:	3001      	adds	r0, #1
 8009386:	d0e6      	beq.n	8009356 <_printf_common+0xae>
 8009388:	3601      	adds	r6, #1
 800938a:	e7d9      	b.n	8009340 <_printf_common+0x98>

0800938c <_printf_i>:
 800938c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009390:	7e0f      	ldrb	r7, [r1, #24]
 8009392:	4691      	mov	r9, r2
 8009394:	4680      	mov	r8, r0
 8009396:	460c      	mov	r4, r1
 8009398:	2f78      	cmp	r7, #120	@ 0x78
 800939a:	469a      	mov	sl, r3
 800939c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800939e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80093a2:	d807      	bhi.n	80093b4 <_printf_i+0x28>
 80093a4:	2f62      	cmp	r7, #98	@ 0x62
 80093a6:	d80a      	bhi.n	80093be <_printf_i+0x32>
 80093a8:	2f00      	cmp	r7, #0
 80093aa:	f000 80d2 	beq.w	8009552 <_printf_i+0x1c6>
 80093ae:	2f58      	cmp	r7, #88	@ 0x58
 80093b0:	f000 80b9 	beq.w	8009526 <_printf_i+0x19a>
 80093b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80093b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80093bc:	e03a      	b.n	8009434 <_printf_i+0xa8>
 80093be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80093c2:	2b15      	cmp	r3, #21
 80093c4:	d8f6      	bhi.n	80093b4 <_printf_i+0x28>
 80093c6:	a101      	add	r1, pc, #4	@ (adr r1, 80093cc <_printf_i+0x40>)
 80093c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80093cc:	08009425 	.word	0x08009425
 80093d0:	08009439 	.word	0x08009439
 80093d4:	080093b5 	.word	0x080093b5
 80093d8:	080093b5 	.word	0x080093b5
 80093dc:	080093b5 	.word	0x080093b5
 80093e0:	080093b5 	.word	0x080093b5
 80093e4:	08009439 	.word	0x08009439
 80093e8:	080093b5 	.word	0x080093b5
 80093ec:	080093b5 	.word	0x080093b5
 80093f0:	080093b5 	.word	0x080093b5
 80093f4:	080093b5 	.word	0x080093b5
 80093f8:	08009539 	.word	0x08009539
 80093fc:	08009463 	.word	0x08009463
 8009400:	080094f3 	.word	0x080094f3
 8009404:	080093b5 	.word	0x080093b5
 8009408:	080093b5 	.word	0x080093b5
 800940c:	0800955b 	.word	0x0800955b
 8009410:	080093b5 	.word	0x080093b5
 8009414:	08009463 	.word	0x08009463
 8009418:	080093b5 	.word	0x080093b5
 800941c:	080093b5 	.word	0x080093b5
 8009420:	080094fb 	.word	0x080094fb
 8009424:	6833      	ldr	r3, [r6, #0]
 8009426:	1d1a      	adds	r2, r3, #4
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	6032      	str	r2, [r6, #0]
 800942c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009430:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009434:	2301      	movs	r3, #1
 8009436:	e09d      	b.n	8009574 <_printf_i+0x1e8>
 8009438:	6833      	ldr	r3, [r6, #0]
 800943a:	6820      	ldr	r0, [r4, #0]
 800943c:	1d19      	adds	r1, r3, #4
 800943e:	6031      	str	r1, [r6, #0]
 8009440:	0606      	lsls	r6, r0, #24
 8009442:	d501      	bpl.n	8009448 <_printf_i+0xbc>
 8009444:	681d      	ldr	r5, [r3, #0]
 8009446:	e003      	b.n	8009450 <_printf_i+0xc4>
 8009448:	0645      	lsls	r5, r0, #25
 800944a:	d5fb      	bpl.n	8009444 <_printf_i+0xb8>
 800944c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009450:	2d00      	cmp	r5, #0
 8009452:	da03      	bge.n	800945c <_printf_i+0xd0>
 8009454:	232d      	movs	r3, #45	@ 0x2d
 8009456:	426d      	negs	r5, r5
 8009458:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800945c:	4859      	ldr	r0, [pc, #356]	@ (80095c4 <_printf_i+0x238>)
 800945e:	230a      	movs	r3, #10
 8009460:	e011      	b.n	8009486 <_printf_i+0xfa>
 8009462:	6821      	ldr	r1, [r4, #0]
 8009464:	6833      	ldr	r3, [r6, #0]
 8009466:	0608      	lsls	r0, r1, #24
 8009468:	f853 5b04 	ldr.w	r5, [r3], #4
 800946c:	d402      	bmi.n	8009474 <_printf_i+0xe8>
 800946e:	0649      	lsls	r1, r1, #25
 8009470:	bf48      	it	mi
 8009472:	b2ad      	uxthmi	r5, r5
 8009474:	2f6f      	cmp	r7, #111	@ 0x6f
 8009476:	6033      	str	r3, [r6, #0]
 8009478:	4852      	ldr	r0, [pc, #328]	@ (80095c4 <_printf_i+0x238>)
 800947a:	bf14      	ite	ne
 800947c:	230a      	movne	r3, #10
 800947e:	2308      	moveq	r3, #8
 8009480:	2100      	movs	r1, #0
 8009482:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009486:	6866      	ldr	r6, [r4, #4]
 8009488:	2e00      	cmp	r6, #0
 800948a:	60a6      	str	r6, [r4, #8]
 800948c:	bfa2      	ittt	ge
 800948e:	6821      	ldrge	r1, [r4, #0]
 8009490:	f021 0104 	bicge.w	r1, r1, #4
 8009494:	6021      	strge	r1, [r4, #0]
 8009496:	b90d      	cbnz	r5, 800949c <_printf_i+0x110>
 8009498:	2e00      	cmp	r6, #0
 800949a:	d04b      	beq.n	8009534 <_printf_i+0x1a8>
 800949c:	4616      	mov	r6, r2
 800949e:	fbb5 f1f3 	udiv	r1, r5, r3
 80094a2:	fb03 5711 	mls	r7, r3, r1, r5
 80094a6:	5dc7      	ldrb	r7, [r0, r7]
 80094a8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80094ac:	462f      	mov	r7, r5
 80094ae:	460d      	mov	r5, r1
 80094b0:	42bb      	cmp	r3, r7
 80094b2:	d9f4      	bls.n	800949e <_printf_i+0x112>
 80094b4:	2b08      	cmp	r3, #8
 80094b6:	d10b      	bne.n	80094d0 <_printf_i+0x144>
 80094b8:	6823      	ldr	r3, [r4, #0]
 80094ba:	07df      	lsls	r7, r3, #31
 80094bc:	d508      	bpl.n	80094d0 <_printf_i+0x144>
 80094be:	6923      	ldr	r3, [r4, #16]
 80094c0:	6861      	ldr	r1, [r4, #4]
 80094c2:	4299      	cmp	r1, r3
 80094c4:	bfde      	ittt	le
 80094c6:	2330      	movle	r3, #48	@ 0x30
 80094c8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80094cc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80094d0:	1b92      	subs	r2, r2, r6
 80094d2:	6122      	str	r2, [r4, #16]
 80094d4:	464b      	mov	r3, r9
 80094d6:	aa03      	add	r2, sp, #12
 80094d8:	4621      	mov	r1, r4
 80094da:	4640      	mov	r0, r8
 80094dc:	f8cd a000 	str.w	sl, [sp]
 80094e0:	f7ff fee2 	bl	80092a8 <_printf_common>
 80094e4:	3001      	adds	r0, #1
 80094e6:	d14a      	bne.n	800957e <_printf_i+0x1f2>
 80094e8:	f04f 30ff 	mov.w	r0, #4294967295
 80094ec:	b004      	add	sp, #16
 80094ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094f2:	6823      	ldr	r3, [r4, #0]
 80094f4:	f043 0320 	orr.w	r3, r3, #32
 80094f8:	6023      	str	r3, [r4, #0]
 80094fa:	2778      	movs	r7, #120	@ 0x78
 80094fc:	4832      	ldr	r0, [pc, #200]	@ (80095c8 <_printf_i+0x23c>)
 80094fe:	6823      	ldr	r3, [r4, #0]
 8009500:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009504:	061f      	lsls	r7, r3, #24
 8009506:	6831      	ldr	r1, [r6, #0]
 8009508:	f851 5b04 	ldr.w	r5, [r1], #4
 800950c:	d402      	bmi.n	8009514 <_printf_i+0x188>
 800950e:	065f      	lsls	r7, r3, #25
 8009510:	bf48      	it	mi
 8009512:	b2ad      	uxthmi	r5, r5
 8009514:	6031      	str	r1, [r6, #0]
 8009516:	07d9      	lsls	r1, r3, #31
 8009518:	bf44      	itt	mi
 800951a:	f043 0320 	orrmi.w	r3, r3, #32
 800951e:	6023      	strmi	r3, [r4, #0]
 8009520:	b11d      	cbz	r5, 800952a <_printf_i+0x19e>
 8009522:	2310      	movs	r3, #16
 8009524:	e7ac      	b.n	8009480 <_printf_i+0xf4>
 8009526:	4827      	ldr	r0, [pc, #156]	@ (80095c4 <_printf_i+0x238>)
 8009528:	e7e9      	b.n	80094fe <_printf_i+0x172>
 800952a:	6823      	ldr	r3, [r4, #0]
 800952c:	f023 0320 	bic.w	r3, r3, #32
 8009530:	6023      	str	r3, [r4, #0]
 8009532:	e7f6      	b.n	8009522 <_printf_i+0x196>
 8009534:	4616      	mov	r6, r2
 8009536:	e7bd      	b.n	80094b4 <_printf_i+0x128>
 8009538:	6833      	ldr	r3, [r6, #0]
 800953a:	6825      	ldr	r5, [r4, #0]
 800953c:	1d18      	adds	r0, r3, #4
 800953e:	6961      	ldr	r1, [r4, #20]
 8009540:	6030      	str	r0, [r6, #0]
 8009542:	062e      	lsls	r6, r5, #24
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	d501      	bpl.n	800954c <_printf_i+0x1c0>
 8009548:	6019      	str	r1, [r3, #0]
 800954a:	e002      	b.n	8009552 <_printf_i+0x1c6>
 800954c:	0668      	lsls	r0, r5, #25
 800954e:	d5fb      	bpl.n	8009548 <_printf_i+0x1bc>
 8009550:	8019      	strh	r1, [r3, #0]
 8009552:	2300      	movs	r3, #0
 8009554:	4616      	mov	r6, r2
 8009556:	6123      	str	r3, [r4, #16]
 8009558:	e7bc      	b.n	80094d4 <_printf_i+0x148>
 800955a:	6833      	ldr	r3, [r6, #0]
 800955c:	2100      	movs	r1, #0
 800955e:	1d1a      	adds	r2, r3, #4
 8009560:	6032      	str	r2, [r6, #0]
 8009562:	681e      	ldr	r6, [r3, #0]
 8009564:	6862      	ldr	r2, [r4, #4]
 8009566:	4630      	mov	r0, r6
 8009568:	f000 f9b4 	bl	80098d4 <memchr>
 800956c:	b108      	cbz	r0, 8009572 <_printf_i+0x1e6>
 800956e:	1b80      	subs	r0, r0, r6
 8009570:	6060      	str	r0, [r4, #4]
 8009572:	6863      	ldr	r3, [r4, #4]
 8009574:	6123      	str	r3, [r4, #16]
 8009576:	2300      	movs	r3, #0
 8009578:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800957c:	e7aa      	b.n	80094d4 <_printf_i+0x148>
 800957e:	6923      	ldr	r3, [r4, #16]
 8009580:	4632      	mov	r2, r6
 8009582:	4649      	mov	r1, r9
 8009584:	4640      	mov	r0, r8
 8009586:	47d0      	blx	sl
 8009588:	3001      	adds	r0, #1
 800958a:	d0ad      	beq.n	80094e8 <_printf_i+0x15c>
 800958c:	6823      	ldr	r3, [r4, #0]
 800958e:	079b      	lsls	r3, r3, #30
 8009590:	d413      	bmi.n	80095ba <_printf_i+0x22e>
 8009592:	68e0      	ldr	r0, [r4, #12]
 8009594:	9b03      	ldr	r3, [sp, #12]
 8009596:	4298      	cmp	r0, r3
 8009598:	bfb8      	it	lt
 800959a:	4618      	movlt	r0, r3
 800959c:	e7a6      	b.n	80094ec <_printf_i+0x160>
 800959e:	2301      	movs	r3, #1
 80095a0:	4632      	mov	r2, r6
 80095a2:	4649      	mov	r1, r9
 80095a4:	4640      	mov	r0, r8
 80095a6:	47d0      	blx	sl
 80095a8:	3001      	adds	r0, #1
 80095aa:	d09d      	beq.n	80094e8 <_printf_i+0x15c>
 80095ac:	3501      	adds	r5, #1
 80095ae:	68e3      	ldr	r3, [r4, #12]
 80095b0:	9903      	ldr	r1, [sp, #12]
 80095b2:	1a5b      	subs	r3, r3, r1
 80095b4:	42ab      	cmp	r3, r5
 80095b6:	dcf2      	bgt.n	800959e <_printf_i+0x212>
 80095b8:	e7eb      	b.n	8009592 <_printf_i+0x206>
 80095ba:	2500      	movs	r5, #0
 80095bc:	f104 0619 	add.w	r6, r4, #25
 80095c0:	e7f5      	b.n	80095ae <_printf_i+0x222>
 80095c2:	bf00      	nop
 80095c4:	08009c79 	.word	0x08009c79
 80095c8:	08009c8a 	.word	0x08009c8a

080095cc <__sflush_r>:
 80095cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80095d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095d4:	0716      	lsls	r6, r2, #28
 80095d6:	4605      	mov	r5, r0
 80095d8:	460c      	mov	r4, r1
 80095da:	d454      	bmi.n	8009686 <__sflush_r+0xba>
 80095dc:	684b      	ldr	r3, [r1, #4]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	dc02      	bgt.n	80095e8 <__sflush_r+0x1c>
 80095e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	dd48      	ble.n	800967a <__sflush_r+0xae>
 80095e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80095ea:	2e00      	cmp	r6, #0
 80095ec:	d045      	beq.n	800967a <__sflush_r+0xae>
 80095ee:	2300      	movs	r3, #0
 80095f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80095f4:	682f      	ldr	r7, [r5, #0]
 80095f6:	6a21      	ldr	r1, [r4, #32]
 80095f8:	602b      	str	r3, [r5, #0]
 80095fa:	d030      	beq.n	800965e <__sflush_r+0x92>
 80095fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80095fe:	89a3      	ldrh	r3, [r4, #12]
 8009600:	0759      	lsls	r1, r3, #29
 8009602:	d505      	bpl.n	8009610 <__sflush_r+0x44>
 8009604:	6863      	ldr	r3, [r4, #4]
 8009606:	1ad2      	subs	r2, r2, r3
 8009608:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800960a:	b10b      	cbz	r3, 8009610 <__sflush_r+0x44>
 800960c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800960e:	1ad2      	subs	r2, r2, r3
 8009610:	2300      	movs	r3, #0
 8009612:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009614:	6a21      	ldr	r1, [r4, #32]
 8009616:	4628      	mov	r0, r5
 8009618:	47b0      	blx	r6
 800961a:	1c43      	adds	r3, r0, #1
 800961c:	89a3      	ldrh	r3, [r4, #12]
 800961e:	d106      	bne.n	800962e <__sflush_r+0x62>
 8009620:	6829      	ldr	r1, [r5, #0]
 8009622:	291d      	cmp	r1, #29
 8009624:	d82b      	bhi.n	800967e <__sflush_r+0xb2>
 8009626:	4a2a      	ldr	r2, [pc, #168]	@ (80096d0 <__sflush_r+0x104>)
 8009628:	410a      	asrs	r2, r1
 800962a:	07d6      	lsls	r6, r2, #31
 800962c:	d427      	bmi.n	800967e <__sflush_r+0xb2>
 800962e:	2200      	movs	r2, #0
 8009630:	04d9      	lsls	r1, r3, #19
 8009632:	6062      	str	r2, [r4, #4]
 8009634:	6922      	ldr	r2, [r4, #16]
 8009636:	6022      	str	r2, [r4, #0]
 8009638:	d504      	bpl.n	8009644 <__sflush_r+0x78>
 800963a:	1c42      	adds	r2, r0, #1
 800963c:	d101      	bne.n	8009642 <__sflush_r+0x76>
 800963e:	682b      	ldr	r3, [r5, #0]
 8009640:	b903      	cbnz	r3, 8009644 <__sflush_r+0x78>
 8009642:	6560      	str	r0, [r4, #84]	@ 0x54
 8009644:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009646:	602f      	str	r7, [r5, #0]
 8009648:	b1b9      	cbz	r1, 800967a <__sflush_r+0xae>
 800964a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800964e:	4299      	cmp	r1, r3
 8009650:	d002      	beq.n	8009658 <__sflush_r+0x8c>
 8009652:	4628      	mov	r0, r5
 8009654:	f7ff fc9c 	bl	8008f90 <_free_r>
 8009658:	2300      	movs	r3, #0
 800965a:	6363      	str	r3, [r4, #52]	@ 0x34
 800965c:	e00d      	b.n	800967a <__sflush_r+0xae>
 800965e:	2301      	movs	r3, #1
 8009660:	4628      	mov	r0, r5
 8009662:	47b0      	blx	r6
 8009664:	4602      	mov	r2, r0
 8009666:	1c50      	adds	r0, r2, #1
 8009668:	d1c9      	bne.n	80095fe <__sflush_r+0x32>
 800966a:	682b      	ldr	r3, [r5, #0]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d0c6      	beq.n	80095fe <__sflush_r+0x32>
 8009670:	2b1d      	cmp	r3, #29
 8009672:	d001      	beq.n	8009678 <__sflush_r+0xac>
 8009674:	2b16      	cmp	r3, #22
 8009676:	d11d      	bne.n	80096b4 <__sflush_r+0xe8>
 8009678:	602f      	str	r7, [r5, #0]
 800967a:	2000      	movs	r0, #0
 800967c:	e021      	b.n	80096c2 <__sflush_r+0xf6>
 800967e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009682:	b21b      	sxth	r3, r3
 8009684:	e01a      	b.n	80096bc <__sflush_r+0xf0>
 8009686:	690f      	ldr	r7, [r1, #16]
 8009688:	2f00      	cmp	r7, #0
 800968a:	d0f6      	beq.n	800967a <__sflush_r+0xae>
 800968c:	0793      	lsls	r3, r2, #30
 800968e:	680e      	ldr	r6, [r1, #0]
 8009690:	600f      	str	r7, [r1, #0]
 8009692:	bf0c      	ite	eq
 8009694:	694b      	ldreq	r3, [r1, #20]
 8009696:	2300      	movne	r3, #0
 8009698:	eba6 0807 	sub.w	r8, r6, r7
 800969c:	608b      	str	r3, [r1, #8]
 800969e:	f1b8 0f00 	cmp.w	r8, #0
 80096a2:	ddea      	ble.n	800967a <__sflush_r+0xae>
 80096a4:	4643      	mov	r3, r8
 80096a6:	463a      	mov	r2, r7
 80096a8:	6a21      	ldr	r1, [r4, #32]
 80096aa:	4628      	mov	r0, r5
 80096ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80096ae:	47b0      	blx	r6
 80096b0:	2800      	cmp	r0, #0
 80096b2:	dc08      	bgt.n	80096c6 <__sflush_r+0xfa>
 80096b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096bc:	f04f 30ff 	mov.w	r0, #4294967295
 80096c0:	81a3      	strh	r3, [r4, #12]
 80096c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096c6:	4407      	add	r7, r0
 80096c8:	eba8 0800 	sub.w	r8, r8, r0
 80096cc:	e7e7      	b.n	800969e <__sflush_r+0xd2>
 80096ce:	bf00      	nop
 80096d0:	dfbffffe 	.word	0xdfbffffe

080096d4 <_fflush_r>:
 80096d4:	b538      	push	{r3, r4, r5, lr}
 80096d6:	690b      	ldr	r3, [r1, #16]
 80096d8:	4605      	mov	r5, r0
 80096da:	460c      	mov	r4, r1
 80096dc:	b913      	cbnz	r3, 80096e4 <_fflush_r+0x10>
 80096de:	2500      	movs	r5, #0
 80096e0:	4628      	mov	r0, r5
 80096e2:	bd38      	pop	{r3, r4, r5, pc}
 80096e4:	b118      	cbz	r0, 80096ee <_fflush_r+0x1a>
 80096e6:	6a03      	ldr	r3, [r0, #32]
 80096e8:	b90b      	cbnz	r3, 80096ee <_fflush_r+0x1a>
 80096ea:	f7ff fb33 	bl	8008d54 <__sinit>
 80096ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d0f3      	beq.n	80096de <_fflush_r+0xa>
 80096f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80096f8:	07d0      	lsls	r0, r2, #31
 80096fa:	d404      	bmi.n	8009706 <_fflush_r+0x32>
 80096fc:	0599      	lsls	r1, r3, #22
 80096fe:	d402      	bmi.n	8009706 <_fflush_r+0x32>
 8009700:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009702:	f7ff fc3c 	bl	8008f7e <__retarget_lock_acquire_recursive>
 8009706:	4628      	mov	r0, r5
 8009708:	4621      	mov	r1, r4
 800970a:	f7ff ff5f 	bl	80095cc <__sflush_r>
 800970e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009710:	4605      	mov	r5, r0
 8009712:	07da      	lsls	r2, r3, #31
 8009714:	d4e4      	bmi.n	80096e0 <_fflush_r+0xc>
 8009716:	89a3      	ldrh	r3, [r4, #12]
 8009718:	059b      	lsls	r3, r3, #22
 800971a:	d4e1      	bmi.n	80096e0 <_fflush_r+0xc>
 800971c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800971e:	f7ff fc2f 	bl	8008f80 <__retarget_lock_release_recursive>
 8009722:	e7dd      	b.n	80096e0 <_fflush_r+0xc>

08009724 <__swbuf_r>:
 8009724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009726:	460e      	mov	r6, r1
 8009728:	4614      	mov	r4, r2
 800972a:	4605      	mov	r5, r0
 800972c:	b118      	cbz	r0, 8009736 <__swbuf_r+0x12>
 800972e:	6a03      	ldr	r3, [r0, #32]
 8009730:	b90b      	cbnz	r3, 8009736 <__swbuf_r+0x12>
 8009732:	f7ff fb0f 	bl	8008d54 <__sinit>
 8009736:	69a3      	ldr	r3, [r4, #24]
 8009738:	60a3      	str	r3, [r4, #8]
 800973a:	89a3      	ldrh	r3, [r4, #12]
 800973c:	071a      	lsls	r2, r3, #28
 800973e:	d501      	bpl.n	8009744 <__swbuf_r+0x20>
 8009740:	6923      	ldr	r3, [r4, #16]
 8009742:	b943      	cbnz	r3, 8009756 <__swbuf_r+0x32>
 8009744:	4621      	mov	r1, r4
 8009746:	4628      	mov	r0, r5
 8009748:	f000 f82a 	bl	80097a0 <__swsetup_r>
 800974c:	b118      	cbz	r0, 8009756 <__swbuf_r+0x32>
 800974e:	f04f 37ff 	mov.w	r7, #4294967295
 8009752:	4638      	mov	r0, r7
 8009754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009756:	6823      	ldr	r3, [r4, #0]
 8009758:	b2f6      	uxtb	r6, r6
 800975a:	6922      	ldr	r2, [r4, #16]
 800975c:	4637      	mov	r7, r6
 800975e:	1a98      	subs	r0, r3, r2
 8009760:	6963      	ldr	r3, [r4, #20]
 8009762:	4283      	cmp	r3, r0
 8009764:	dc05      	bgt.n	8009772 <__swbuf_r+0x4e>
 8009766:	4621      	mov	r1, r4
 8009768:	4628      	mov	r0, r5
 800976a:	f7ff ffb3 	bl	80096d4 <_fflush_r>
 800976e:	2800      	cmp	r0, #0
 8009770:	d1ed      	bne.n	800974e <__swbuf_r+0x2a>
 8009772:	68a3      	ldr	r3, [r4, #8]
 8009774:	3b01      	subs	r3, #1
 8009776:	60a3      	str	r3, [r4, #8]
 8009778:	6823      	ldr	r3, [r4, #0]
 800977a:	1c5a      	adds	r2, r3, #1
 800977c:	6022      	str	r2, [r4, #0]
 800977e:	701e      	strb	r6, [r3, #0]
 8009780:	1c43      	adds	r3, r0, #1
 8009782:	6962      	ldr	r2, [r4, #20]
 8009784:	429a      	cmp	r2, r3
 8009786:	d004      	beq.n	8009792 <__swbuf_r+0x6e>
 8009788:	89a3      	ldrh	r3, [r4, #12]
 800978a:	07db      	lsls	r3, r3, #31
 800978c:	d5e1      	bpl.n	8009752 <__swbuf_r+0x2e>
 800978e:	2e0a      	cmp	r6, #10
 8009790:	d1df      	bne.n	8009752 <__swbuf_r+0x2e>
 8009792:	4621      	mov	r1, r4
 8009794:	4628      	mov	r0, r5
 8009796:	f7ff ff9d 	bl	80096d4 <_fflush_r>
 800979a:	2800      	cmp	r0, #0
 800979c:	d0d9      	beq.n	8009752 <__swbuf_r+0x2e>
 800979e:	e7d6      	b.n	800974e <__swbuf_r+0x2a>

080097a0 <__swsetup_r>:
 80097a0:	b538      	push	{r3, r4, r5, lr}
 80097a2:	4b29      	ldr	r3, [pc, #164]	@ (8009848 <__swsetup_r+0xa8>)
 80097a4:	4605      	mov	r5, r0
 80097a6:	460c      	mov	r4, r1
 80097a8:	6818      	ldr	r0, [r3, #0]
 80097aa:	b118      	cbz	r0, 80097b4 <__swsetup_r+0x14>
 80097ac:	6a03      	ldr	r3, [r0, #32]
 80097ae:	b90b      	cbnz	r3, 80097b4 <__swsetup_r+0x14>
 80097b0:	f7ff fad0 	bl	8008d54 <__sinit>
 80097b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097b8:	0719      	lsls	r1, r3, #28
 80097ba:	d422      	bmi.n	8009802 <__swsetup_r+0x62>
 80097bc:	06da      	lsls	r2, r3, #27
 80097be:	d407      	bmi.n	80097d0 <__swsetup_r+0x30>
 80097c0:	2209      	movs	r2, #9
 80097c2:	602a      	str	r2, [r5, #0]
 80097c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097c8:	f04f 30ff 	mov.w	r0, #4294967295
 80097cc:	81a3      	strh	r3, [r4, #12]
 80097ce:	e033      	b.n	8009838 <__swsetup_r+0x98>
 80097d0:	0758      	lsls	r0, r3, #29
 80097d2:	d512      	bpl.n	80097fa <__swsetup_r+0x5a>
 80097d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097d6:	b141      	cbz	r1, 80097ea <__swsetup_r+0x4a>
 80097d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097dc:	4299      	cmp	r1, r3
 80097de:	d002      	beq.n	80097e6 <__swsetup_r+0x46>
 80097e0:	4628      	mov	r0, r5
 80097e2:	f7ff fbd5 	bl	8008f90 <_free_r>
 80097e6:	2300      	movs	r3, #0
 80097e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80097ea:	89a3      	ldrh	r3, [r4, #12]
 80097ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80097f0:	81a3      	strh	r3, [r4, #12]
 80097f2:	2300      	movs	r3, #0
 80097f4:	6063      	str	r3, [r4, #4]
 80097f6:	6923      	ldr	r3, [r4, #16]
 80097f8:	6023      	str	r3, [r4, #0]
 80097fa:	89a3      	ldrh	r3, [r4, #12]
 80097fc:	f043 0308 	orr.w	r3, r3, #8
 8009800:	81a3      	strh	r3, [r4, #12]
 8009802:	6923      	ldr	r3, [r4, #16]
 8009804:	b94b      	cbnz	r3, 800981a <__swsetup_r+0x7a>
 8009806:	89a3      	ldrh	r3, [r4, #12]
 8009808:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800980c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009810:	d003      	beq.n	800981a <__swsetup_r+0x7a>
 8009812:	4621      	mov	r1, r4
 8009814:	4628      	mov	r0, r5
 8009816:	f000 f890 	bl	800993a <__smakebuf_r>
 800981a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800981e:	f013 0201 	ands.w	r2, r3, #1
 8009822:	d00a      	beq.n	800983a <__swsetup_r+0x9a>
 8009824:	2200      	movs	r2, #0
 8009826:	60a2      	str	r2, [r4, #8]
 8009828:	6962      	ldr	r2, [r4, #20]
 800982a:	4252      	negs	r2, r2
 800982c:	61a2      	str	r2, [r4, #24]
 800982e:	6922      	ldr	r2, [r4, #16]
 8009830:	b942      	cbnz	r2, 8009844 <__swsetup_r+0xa4>
 8009832:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009836:	d1c5      	bne.n	80097c4 <__swsetup_r+0x24>
 8009838:	bd38      	pop	{r3, r4, r5, pc}
 800983a:	0799      	lsls	r1, r3, #30
 800983c:	bf58      	it	pl
 800983e:	6962      	ldrpl	r2, [r4, #20]
 8009840:	60a2      	str	r2, [r4, #8]
 8009842:	e7f4      	b.n	800982e <__swsetup_r+0x8e>
 8009844:	2000      	movs	r0, #0
 8009846:	e7f7      	b.n	8009838 <__swsetup_r+0x98>
 8009848:	20000028 	.word	0x20000028

0800984c <_raise_r>:
 800984c:	291f      	cmp	r1, #31
 800984e:	b538      	push	{r3, r4, r5, lr}
 8009850:	4605      	mov	r5, r0
 8009852:	460c      	mov	r4, r1
 8009854:	d904      	bls.n	8009860 <_raise_r+0x14>
 8009856:	2316      	movs	r3, #22
 8009858:	6003      	str	r3, [r0, #0]
 800985a:	f04f 30ff 	mov.w	r0, #4294967295
 800985e:	bd38      	pop	{r3, r4, r5, pc}
 8009860:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009862:	b112      	cbz	r2, 800986a <_raise_r+0x1e>
 8009864:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009868:	b94b      	cbnz	r3, 800987e <_raise_r+0x32>
 800986a:	4628      	mov	r0, r5
 800986c:	f000 f830 	bl	80098d0 <_getpid_r>
 8009870:	4622      	mov	r2, r4
 8009872:	4601      	mov	r1, r0
 8009874:	4628      	mov	r0, r5
 8009876:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800987a:	f000 b817 	b.w	80098ac <_kill_r>
 800987e:	2b01      	cmp	r3, #1
 8009880:	d00a      	beq.n	8009898 <_raise_r+0x4c>
 8009882:	1c59      	adds	r1, r3, #1
 8009884:	d103      	bne.n	800988e <_raise_r+0x42>
 8009886:	2316      	movs	r3, #22
 8009888:	6003      	str	r3, [r0, #0]
 800988a:	2001      	movs	r0, #1
 800988c:	e7e7      	b.n	800985e <_raise_r+0x12>
 800988e:	2100      	movs	r1, #0
 8009890:	4620      	mov	r0, r4
 8009892:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009896:	4798      	blx	r3
 8009898:	2000      	movs	r0, #0
 800989a:	e7e0      	b.n	800985e <_raise_r+0x12>

0800989c <raise>:
 800989c:	4b02      	ldr	r3, [pc, #8]	@ (80098a8 <raise+0xc>)
 800989e:	4601      	mov	r1, r0
 80098a0:	6818      	ldr	r0, [r3, #0]
 80098a2:	f7ff bfd3 	b.w	800984c <_raise_r>
 80098a6:	bf00      	nop
 80098a8:	20000028 	.word	0x20000028

080098ac <_kill_r>:
 80098ac:	b538      	push	{r3, r4, r5, lr}
 80098ae:	2300      	movs	r3, #0
 80098b0:	4d06      	ldr	r5, [pc, #24]	@ (80098cc <_kill_r+0x20>)
 80098b2:	4604      	mov	r4, r0
 80098b4:	4608      	mov	r0, r1
 80098b6:	4611      	mov	r1, r2
 80098b8:	602b      	str	r3, [r5, #0]
 80098ba:	f7f8 f841 	bl	8001940 <_kill>
 80098be:	1c43      	adds	r3, r0, #1
 80098c0:	d102      	bne.n	80098c8 <_kill_r+0x1c>
 80098c2:	682b      	ldr	r3, [r5, #0]
 80098c4:	b103      	cbz	r3, 80098c8 <_kill_r+0x1c>
 80098c6:	6023      	str	r3, [r4, #0]
 80098c8:	bd38      	pop	{r3, r4, r5, pc}
 80098ca:	bf00      	nop
 80098cc:	20000480 	.word	0x20000480

080098d0 <_getpid_r>:
 80098d0:	f7f8 b82e 	b.w	8001930 <_getpid>

080098d4 <memchr>:
 80098d4:	b2c9      	uxtb	r1, r1
 80098d6:	4603      	mov	r3, r0
 80098d8:	4402      	add	r2, r0
 80098da:	b510      	push	{r4, lr}
 80098dc:	4293      	cmp	r3, r2
 80098de:	4618      	mov	r0, r3
 80098e0:	d101      	bne.n	80098e6 <memchr+0x12>
 80098e2:	2000      	movs	r0, #0
 80098e4:	e003      	b.n	80098ee <memchr+0x1a>
 80098e6:	7804      	ldrb	r4, [r0, #0]
 80098e8:	3301      	adds	r3, #1
 80098ea:	428c      	cmp	r4, r1
 80098ec:	d1f6      	bne.n	80098dc <memchr+0x8>
 80098ee:	bd10      	pop	{r4, pc}

080098f0 <__swhatbuf_r>:
 80098f0:	b570      	push	{r4, r5, r6, lr}
 80098f2:	460c      	mov	r4, r1
 80098f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098f8:	b096      	sub	sp, #88	@ 0x58
 80098fa:	4615      	mov	r5, r2
 80098fc:	2900      	cmp	r1, #0
 80098fe:	461e      	mov	r6, r3
 8009900:	da0c      	bge.n	800991c <__swhatbuf_r+0x2c>
 8009902:	89a3      	ldrh	r3, [r4, #12]
 8009904:	2100      	movs	r1, #0
 8009906:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800990a:	bf14      	ite	ne
 800990c:	2340      	movne	r3, #64	@ 0x40
 800990e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009912:	2000      	movs	r0, #0
 8009914:	6031      	str	r1, [r6, #0]
 8009916:	602b      	str	r3, [r5, #0]
 8009918:	b016      	add	sp, #88	@ 0x58
 800991a:	bd70      	pop	{r4, r5, r6, pc}
 800991c:	466a      	mov	r2, sp
 800991e:	f000 f849 	bl	80099b4 <_fstat_r>
 8009922:	2800      	cmp	r0, #0
 8009924:	dbed      	blt.n	8009902 <__swhatbuf_r+0x12>
 8009926:	9901      	ldr	r1, [sp, #4]
 8009928:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800992c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009930:	4259      	negs	r1, r3
 8009932:	4159      	adcs	r1, r3
 8009934:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009938:	e7eb      	b.n	8009912 <__swhatbuf_r+0x22>

0800993a <__smakebuf_r>:
 800993a:	898b      	ldrh	r3, [r1, #12]
 800993c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800993e:	079d      	lsls	r5, r3, #30
 8009940:	4606      	mov	r6, r0
 8009942:	460c      	mov	r4, r1
 8009944:	d507      	bpl.n	8009956 <__smakebuf_r+0x1c>
 8009946:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800994a:	6023      	str	r3, [r4, #0]
 800994c:	6123      	str	r3, [r4, #16]
 800994e:	2301      	movs	r3, #1
 8009950:	6163      	str	r3, [r4, #20]
 8009952:	b003      	add	sp, #12
 8009954:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009956:	ab01      	add	r3, sp, #4
 8009958:	466a      	mov	r2, sp
 800995a:	f7ff ffc9 	bl	80098f0 <__swhatbuf_r>
 800995e:	9f00      	ldr	r7, [sp, #0]
 8009960:	4605      	mov	r5, r0
 8009962:	4630      	mov	r0, r6
 8009964:	4639      	mov	r1, r7
 8009966:	f7ff f8dd 	bl	8008b24 <_malloc_r>
 800996a:	b948      	cbnz	r0, 8009980 <__smakebuf_r+0x46>
 800996c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009970:	059a      	lsls	r2, r3, #22
 8009972:	d4ee      	bmi.n	8009952 <__smakebuf_r+0x18>
 8009974:	f023 0303 	bic.w	r3, r3, #3
 8009978:	f043 0302 	orr.w	r3, r3, #2
 800997c:	81a3      	strh	r3, [r4, #12]
 800997e:	e7e2      	b.n	8009946 <__smakebuf_r+0xc>
 8009980:	89a3      	ldrh	r3, [r4, #12]
 8009982:	6020      	str	r0, [r4, #0]
 8009984:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009988:	81a3      	strh	r3, [r4, #12]
 800998a:	9b01      	ldr	r3, [sp, #4]
 800998c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009990:	b15b      	cbz	r3, 80099aa <__smakebuf_r+0x70>
 8009992:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009996:	4630      	mov	r0, r6
 8009998:	f000 f81e 	bl	80099d8 <_isatty_r>
 800999c:	b128      	cbz	r0, 80099aa <__smakebuf_r+0x70>
 800999e:	89a3      	ldrh	r3, [r4, #12]
 80099a0:	f023 0303 	bic.w	r3, r3, #3
 80099a4:	f043 0301 	orr.w	r3, r3, #1
 80099a8:	81a3      	strh	r3, [r4, #12]
 80099aa:	89a3      	ldrh	r3, [r4, #12]
 80099ac:	431d      	orrs	r5, r3
 80099ae:	81a5      	strh	r5, [r4, #12]
 80099b0:	e7cf      	b.n	8009952 <__smakebuf_r+0x18>
	...

080099b4 <_fstat_r>:
 80099b4:	b538      	push	{r3, r4, r5, lr}
 80099b6:	2300      	movs	r3, #0
 80099b8:	4d06      	ldr	r5, [pc, #24]	@ (80099d4 <_fstat_r+0x20>)
 80099ba:	4604      	mov	r4, r0
 80099bc:	4608      	mov	r0, r1
 80099be:	4611      	mov	r1, r2
 80099c0:	602b      	str	r3, [r5, #0]
 80099c2:	f7f8 f81d 	bl	8001a00 <_fstat>
 80099c6:	1c43      	adds	r3, r0, #1
 80099c8:	d102      	bne.n	80099d0 <_fstat_r+0x1c>
 80099ca:	682b      	ldr	r3, [r5, #0]
 80099cc:	b103      	cbz	r3, 80099d0 <_fstat_r+0x1c>
 80099ce:	6023      	str	r3, [r4, #0]
 80099d0:	bd38      	pop	{r3, r4, r5, pc}
 80099d2:	bf00      	nop
 80099d4:	20000480 	.word	0x20000480

080099d8 <_isatty_r>:
 80099d8:	b538      	push	{r3, r4, r5, lr}
 80099da:	2300      	movs	r3, #0
 80099dc:	4d05      	ldr	r5, [pc, #20]	@ (80099f4 <_isatty_r+0x1c>)
 80099de:	4604      	mov	r4, r0
 80099e0:	4608      	mov	r0, r1
 80099e2:	602b      	str	r3, [r5, #0]
 80099e4:	f7f8 f81c 	bl	8001a20 <_isatty>
 80099e8:	1c43      	adds	r3, r0, #1
 80099ea:	d102      	bne.n	80099f2 <_isatty_r+0x1a>
 80099ec:	682b      	ldr	r3, [r5, #0]
 80099ee:	b103      	cbz	r3, 80099f2 <_isatty_r+0x1a>
 80099f0:	6023      	str	r3, [r4, #0]
 80099f2:	bd38      	pop	{r3, r4, r5, pc}
 80099f4:	20000480 	.word	0x20000480

080099f8 <_init>:
 80099f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099fa:	bf00      	nop
 80099fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099fe:	bc08      	pop	{r3}
 8009a00:	469e      	mov	lr, r3
 8009a02:	4770      	bx	lr

08009a04 <_fini>:
 8009a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a06:	bf00      	nop
 8009a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a0a:	bc08      	pop	{r3}
 8009a0c:	469e      	mov	lr, r3
 8009a0e:	4770      	bx	lr
