// SPDX-License-Identifier: GPL-2.0
/*
 * Common Clock Framework support for exynosautov920 SoC.
 *
 * Copyright (c) 2022 Samsung Electronics Co., Ltd.
 *        http://www.samsung.com/
 */

#ifndef __V920_EVT2_CMUCAL_QCH_H__
#define __V920_EVT2_CMUCAL_QCH_H__

#include "../../../cmucal.h"

enum v920_evt2_qch_id {
	V920_EVT2_ACC_CMU_ACC_QCH = QCH_TYPE,
	V920_EVT2_BICM_AXI_D0_ACC_QCH,
	V920_EVT2_BICM_AXI_D0_ACC_QCH_AXI,
	V920_EVT2_BICS_APB_P_ACC_QCH,
	V920_EVT2_CSIS_LINK_MUX3X6_QCH_CSIS0,
	V920_EVT2_CSIS_LINK_MUX3X6_QCH_CSIS1,
	V920_EVT2_CSIS_LINK_MUX3X6_QCH_CSIS2,
	V920_EVT2_CSIS_LINK_MUX3X6_QCH_CSIS3,
	V920_EVT2_CSIS_LINK_MUX3X6_QCH_CSIS4,
	V920_EVT2_CSIS_LINK_MUX3X6_QCH_CSIS5,
	V920_EVT2_D_TZPC_ACC_QCH,
	V920_EVT2_ISPPRE_QCH,
	V920_EVT2_ISPPRE_QCH_CSYNC,
	V920_EVT2_LH_AST_SI_L_ACC_SNW_QCH,
	V920_EVT2_LH_AST_SI_L_ACC_TAA_QCH,
	V920_EVT2_LH_AXI_MI_IP_ORBMCH_QCH,
	V920_EVT2_LH_AXI_SI_D_ACC_QCH,
	V920_EVT2_LH_AXI_SI_IP_ORBMCH_QCH,
	V920_EVT2_ORBMCH_QCH,
	V920_EVT2_PPMU_D_ACC_QCH,
	V920_EVT2_QE_D_ISPPRE_QCH,
	V920_EVT2_QE_D_ORBMCH_QCH,
	V920_EVT2_SFMPU_P_ACC_QCH,
	V920_EVT2_SLH_AXI_MI_P_ACC_QCH,
	V920_EVT2_SYSMMU_S0_ACC_QCH,
	V920_EVT2_SYSMMU_S0_PMMU0_ACC_QCH,
	V920_EVT2_SYSREG_ACC_QCH,
	V920_EVT2_VGEN_D_ISPPRE_QCH,
	V920_EVT2_VGEN_LITE_D_ORBMCH_QCH,
	V920_EVT2_APBIF_GPIO_ALIVE_QCH,
	V920_EVT2_APBIF_INTCOMB_VGPIO2AP_QCH,
	V920_EVT2_APBIF_INTCOMB_VGPIO2APM_QCH,
	V920_EVT2_APBIF_INTCOMB_VGPIO2PMU_QCH,
	V920_EVT2_APBIF_PMU_ALIVE_QCH,
	V920_EVT2_APBIF_RTC_QCH,
	V920_EVT2_APBIF_TOP_RTC_QCH,
	V920_EVT2_APM_CMU_APM_QCH,
	V920_EVT2_APM_DTA_QCH,
	V920_EVT2_ASYNCAHB_MI_APM_QCH,
	V920_EVT2_BIC_APB_ALIVE_QCH,
	V920_EVT2_D_TZPC_APM_QCH,
	V920_EVT2_GREBE_APM_QCH_GREBE,
	V920_EVT2_GREBE_APM_QCH_DBG,
	V920_EVT2_HW_SCANDUMP_CLKSTOP_CTRL_QCH,
	V920_EVT2_INTMEM_ALIVE_QCH,
	V920_EVT2_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH,
	V920_EVT2_LH_AXI_SI_D_ALIVE_QCH,
	V920_EVT2_LH_AXI_SI_IP_ALIVE_QCH,
	V920_EVT2_MAILBOX_APM_AP_QCH,
	V920_EVT2_MAILBOX_APM_SFI0_QCH,
	V920_EVT2_MAILBOX_APM_SFI1_QCH,
	V920_EVT2_MAILBOX_AP_DBGCORE_QCH,
	V920_EVT2_PMU_QCH_PMU,
	V920_EVT2_PMU_INTR_GEN_QCH,
	V920_EVT2_ROM_CRC32_HCU_QCH,
	V920_EVT2_ROM_CRC32_HOST_QCH,
	V920_EVT2_RSTNSYNC_CLK_APM_NOC_QCH_GREBE,
	V920_EVT2_SFMPU_ALIVE_QCH,
	V920_EVT2_SFMPU_INTMEM_QCH,
	V920_EVT2_SLH_AXI_MI_P_ALIVE_QCH,
	V920_EVT2_SPC_APM_QCH,
	V920_EVT2_SPMI_MASTER_PMIC_QCH_P,
	V920_EVT2_SPMI_MASTER_PMIC_QCH_S,
	V920_EVT2_SYSMMU_S0_ALIVE_QCH,
	V920_EVT2_SYSMMU_S0_PMMU0_ALIVE_QCH,
	V920_EVT2_SYSREG_APM_QCH,
	V920_EVT2_VGEN_LITE_APM_QCH,
	V920_EVT2_WDT_APM_QCH,
	V920_EVT2_ABOX_QCH_ACLK,
	V920_EVT2_ABOX_QCH_BCLK0,
	V920_EVT2_ABOX_QCH_BCLK1,
	V920_EVT2_ABOX_QCH_BCLK2,
	V920_EVT2_ABOX_QCH_BCLK3,
	V920_EVT2_ABOX_DMY_QCH_CPU,
	V920_EVT2_ABOX_DMY_QCH_IRQ,
	V920_EVT2_ABOX_QCH_CNT,
	V920_EVT2_ABOX_QCH_BCLK4,
	V920_EVT2_ABOX_QCH_BCLK5,
	V920_EVT2_ABOX_QCH_BCLK6,
	V920_EVT2_ABOX_QCH_SWP0,
	V920_EVT2_ABOX_QCH_SWP1,
	V920_EVT2_ABOX_QCH_SWP2,
	V920_EVT2_ABOX_QCH_BCLK7,
	V920_EVT2_ABOX_QCH_BCLK8,
	V920_EVT2_ABOX_QCH_BCLK9,
	V920_EVT2_ABOX_QCH_BCLKS0,
	V920_EVT2_ABOX_QCH_BCLKS1,
	V920_EVT2_AUD_CMU_AUD_QCH,
	V920_EVT2_AUD_ETHERNET_QCH,
	V920_EVT2_BICS_APB_P0_AUD_QCH,
	V920_EVT2_BICS_APB_P1_AUD_QCH,
	V920_EVT2_CLKMON_PLL_AUD_QCH_APB,
	V920_EVT2_CLKMON_PLL_AUD_QCH_REF0,
	V920_EVT2_CLKMON_PLL_AUD_QCH_REF1,
	V920_EVT2_CLKMON_PLL_AUD_QCH_MON0,
	V920_EVT2_CLKMON_PLL_AUD_QCH_MON1,
	V920_EVT2_CLKMON_PLL_AVB_QCH_APB,
	V920_EVT2_CLKMON_PLL_AVB_QCH_REF0,
	V920_EVT2_CLKMON_PLL_AVB_QCH_REF1,
	V920_EVT2_CLKMON_PLL_AVB_QCH_MON0,
	V920_EVT2_CLKMON_PLL_AVB_QCH_MON1,
	V920_EVT2_DFTMUX_AUD_QCH,
	V920_EVT2_D_TZPC_AUD_QCH,
	V920_EVT2_GPIO_AUD_QCH,
	V920_EVT2_LH_AXI_MI_IP_AUD_QCH,
	V920_EVT2_LH_AXI_SI_D_AUD_QCH,
	V920_EVT2_LH_AXI_SI_IP_AUD_QCH,
	V920_EVT2_PPMU_D_AUD_QCH,
	V920_EVT2_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH,
	V920_EVT2_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH,
	V920_EVT2_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH,
	V920_EVT2_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH,
	V920_EVT2_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH,
	V920_EVT2_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH,
	V920_EVT2_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH,
	V920_EVT2_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH,
	V920_EVT2_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH,
	V920_EVT2_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH,
	V920_EVT2_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH,
	V920_EVT2_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH,
	V920_EVT2_SFMPU_AUD_QCH,
	V920_EVT2_SLH_AXI_MI_P_AUD_QCH,
	V920_EVT2_SYSMMU_S0_AUD_QCH,
	V920_EVT2_SYSMMU_S0_PMMU0_AUD_QCH,
	V920_EVT2_SYSREG_AUD_QCH,
	V920_EVT2_VGEN_AUD0_QCH,
	V920_EVT2_VGEN_AUD1_QCH,
	V920_EVT2_VGEN_AUD2_QCH,
	V920_EVT2_VGEN_LITE_AUD_QCH,
	V920_EVT2_WDT_AUD0_QCH,
	V920_EVT2_WDT_AUD1_QCH,
	V920_EVT2_WDT_AUD2_QCH,
	V920_EVT2_ADD_CH_CLK_QCH,
	V920_EVT2_CLKMON0_PLL_SHARED_QCH_APB,
	V920_EVT2_CLKMON0_PLL_SHARED_QCH_REF0,
	V920_EVT2_CLKMON0_PLL_SHARED_QCH_REF1,
	V920_EVT2_CLKMON0_PLL_SHARED_QCH_MON00,
	V920_EVT2_CLKMON0_PLL_SHARED_QCH_MON10,
	V920_EVT2_CLKMON0_PLL_SHARED_QCH_MON01,
	V920_EVT2_CLKMON0_PLL_SHARED_QCH_MON11,
	V920_EVT2_CLKMON0_PLL_SHARED_QCH_MON02,
	V920_EVT2_CLKMON0_PLL_SHARED_QCH_MON12,
	V920_EVT2_CLKMON0_PLL_SHARED_QCH_MON03,
	V920_EVT2_CLKMON0_PLL_SHARED_QCH_MON13,
	V920_EVT2_CLKMON1_PLL_SHARED_QCH_APB,
	V920_EVT2_CLKMON1_PLL_SHARED_QCH_REF0,
	V920_EVT2_CLKMON1_PLL_SHARED_QCH_REF1,
	V920_EVT2_CLKMON1_PLL_SHARED_QCH_MON00,
	V920_EVT2_CLKMON1_PLL_SHARED_QCH_MON10,
	V920_EVT2_CLKMON1_PLL_SHARED_QCH_MON01,
	V920_EVT2_CLKMON1_PLL_SHARED_QCH_MON11,
	V920_EVT2_CLKMON1_PLL_SHARED_QCH_MON02,
	V920_EVT2_CLKMON1_PLL_SHARED_QCH_MON12,
	V920_EVT2_CLKMON1_PLL_SHARED_QCH_MON03,
	V920_EVT2_CLKMON1_PLL_SHARED_QCH_MON13,
	V920_EVT2_CMU_TOP_CMUREF_QCH,
	V920_EVT2_DFTMUX_CMU_QCH_CIS_MCLK0,
	V920_EVT2_DFTMUX_CMU_QCH_CIS_MCLK1,
	V920_EVT2_DFTMUX_CMU_QCH_CIS_MCLK2,
	V920_EVT2_DFTMUX_CMU_QCH_CIS_MCLK3,
	V920_EVT2_D_TZPC_CMU_QCH,
	V920_EVT2_PLLCLKOUT_CMU_QCH,
	V920_EVT2_SFR_APBIF_CMU_QCH,
	V920_EVT2_SLH_AXI_MI_P_CMU_QCH,
	V920_EVT2_ADM_APB_G_CLUSTER0_QCH,
	V920_EVT2_BICM_AXI_P_CPUCL0_QCH_BIC_APB,
	V920_EVT2_BICM_AXI_P_CPUCL0_QCH_BIC_AXI,
	V920_EVT2_BICS_APB_P_CPUCL0_QCH,
	V920_EVT2_BPS_CPUCL0_QCH,
	V920_EVT2_CLKMON_PLL_CPUCL0_QCH_APB,
	V920_EVT2_CLKMON_PLL_CPUCL0_QCH_REF_CLK0,
	V920_EVT2_CLKMON_PLL_CPUCL0_QCH_REF_CLK1,
	V920_EVT2_CLKMON_PLL_CPUCL0_QCH_MON_CLK00,
	V920_EVT2_CLKMON_PLL_CPUCL0_QCH_MON_CLK10,
	V920_EVT2_CLUSTER0_QCH_SCLK,
	V920_EVT2_CLUSTER0_QCH_ATCLK,
	V920_EVT2_CLUSTER0_QCH_PDBGCLK,
	V920_EVT2_CLUSTER0_QCH_GICCLK,
	V920_EVT2_CLUSTER0_QCH_DBG_PD,
	V920_EVT2_CLUSTER0_QCH_PCLK,
	V920_EVT2_CLUSTER0_QCH_PERIPHCLK,
	V920_EVT2_CLUSTER0_QCH_CORE,
	V920_EVT2_CMU_CPUCL0_CMUREF_QCH,
	V920_EVT2_CMU_CPUCL0_SHORTSTOP_QCH,
	V920_EVT2_CPUCL0_CMU_CPUCL0_QCH,
	V920_EVT2_CSSYS_QCH,
	V920_EVT2_D_TZPC_CPUCL0_QCH,
	V920_EVT2_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH,
	V920_EVT2_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH,
	V920_EVT2_LH_ATB_MI_IT0_CPUCL0_QCH,
	V920_EVT2_LH_ATB_MI_IT1_CPUCL0_QCH,
	V920_EVT2_LH_ATB_MI_IT2_CPUCL0_QCH,
	V920_EVT2_LH_ATB_MI_IT3_CPUCL0_QCH,
	V920_EVT2_LH_ATB_MI_LT0_CPUCL1_CPUCL0_QCH,
	V920_EVT2_LH_ATB_MI_LT0_CPUCL2_CPUCL0_QCH,
	V920_EVT2_LH_ATB_MI_LT0_SFI_QCH,
	V920_EVT2_LH_ATB_MI_LT1_CPUCL1_CPUCL0_QCH,
	V920_EVT2_LH_ATB_MI_LT1_CPUCL2_CPUCL0_QCH,
	V920_EVT2_LH_ATB_MI_LT1_SFI_QCH,
	V920_EVT2_LH_ATB_MI_LT2_CPUCL1_CPUCL0_QCH,
	V920_EVT2_LH_ATB_MI_LT2_SFI_QCH,
	V920_EVT2_LH_ATB_MI_LT3_CPUCL1_CPUCL0_QCH,
	V920_EVT2_LH_ATB_MI_LT3_SFI_QCH,
	V920_EVT2_LH_ATB_MI_T_BDU_QCH,
	V920_EVT2_LH_ATB_SI_IT0_CPUCL0_QCH,
	V920_EVT2_LH_ATB_SI_IT1_CPUCL0_QCH,
	V920_EVT2_LH_ATB_SI_IT2_CPUCL0_QCH,
	V920_EVT2_LH_ATB_SI_IT3_CPUCL0_QCH,
	V920_EVT2_LH_AXI_MI_IG_CSSYS_QCH,
	V920_EVT2_LH_AXI_MI_IG_ETR_QCH,
	V920_EVT2_LH_AXI_MI_IG_STM_QCH,
	V920_EVT2_LH_AXI_SI_G_CSSYS_QCH,
	V920_EVT2_LH_AXI_SI_IG_CSSYS_QCH,
	V920_EVT2_LH_AXI_SI_IG_ETR_QCH,
	V920_EVT2_LH_AXI_SI_IG_STM_QCH,
	V920_EVT2_LH_CHI_SI_D_CLUSTER0_QCH,
	V920_EVT2_PPMU_CPUCL0_QCH,
	V920_EVT2_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_QCH,
	V920_EVT2_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_QCH,
	V920_EVT2_SECJTAG_QCH,
	V920_EVT2_SFMPU_P_CPUCL0_QCH,
	V920_EVT2_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH,
	V920_EVT2_SLH_AXI_MI_P_CPUCL0_QCH,
	V920_EVT2_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH,
	V920_EVT2_SYSREG_CPUCL0_QCH,
	V920_EVT2_ADM_APB_G_CLUSTER1_QCH,
	V920_EVT2_BICM_AXI_P_CPUCL1_QCH_BIC_APB,
	V920_EVT2_BICM_AXI_P_CPUCL1_QCH_BIC_AXI,
	V920_EVT2_BICS_APB_P_CPUCL1_QCH,
	V920_EVT2_CLKMON_PLL_CPUCL1_QCH_APB,
	V920_EVT2_CLKMON_PLL_CPUCL1_QCH_REF_CLK0,
	V920_EVT2_CLKMON_PLL_CPUCL1_QCH_REF_CLK1,
	V920_EVT2_CLKMON_PLL_CPUCL1_QCH_MON_CLK0,
	V920_EVT2_CLKMON_PLL_CPUCL1_QCH_MON_CLK1,
	V920_EVT2_CLUSTER1_QCH_ATCLK,
	V920_EVT2_CLUSTER1_QCH_PCLK,
	V920_EVT2_CLUSTER1_QCH_SCLK,
	V920_EVT2_CLUSTER1_QCH_PDBGCLK,
	V920_EVT2_CLUSTER1_QCH_GICCLK,
	V920_EVT2_CLUSTER1_QCH_DBG_PD,
	V920_EVT2_CLUSTER1_QCH_PERIPHCLK,
	V920_EVT2_CLUSTER1_QCH_CORE,
	V920_EVT2_CMU_CPUCL1_CMUREF_QCH,
	V920_EVT2_CMU_CPUCL1_SHORTSTOP_QCH,
	V920_EVT2_CPUCL1_CMU_CPUCL1_QCH,
	V920_EVT2_D_TZPC_CPUCL1_QCH,
	V920_EVT2_LH_AST_MI_L_IRI_GIC_CLUSTER1_QCH,
	V920_EVT2_LH_AST_SI_L_ICC_CLUSTER1_GIC_QCH,
	V920_EVT2_LH_ATB_SI_LT0_CPUCL1_CPUCL0_QCH,
	V920_EVT2_LH_ATB_SI_LT1_CPUCL1_CPUCL0_QCH,
	V920_EVT2_LH_ATB_SI_LT2_CPUCL1_CPUCL0_QCH,
	V920_EVT2_LH_ATB_SI_LT3_CPUCL1_CPUCL0_QCH,
	V920_EVT2_LH_CHI_SI_D_CLUSTER1_QCH,
	V920_EVT2_PPMU_CPUCL1_QCH,
	V920_EVT2_SFMPU_P_CPUCL1_QCH,
	V920_EVT2_SLH_AXI_MI_P_CPUCL1_QCH,
	V920_EVT2_SLH_AXI_SI_P_CLUSTER1_NOCL0_QCH,
	V920_EVT2_SYSREG_CPUCL1_QCH,
	V920_EVT2_ADM_APB_G_CLUSTER2_QCH,
	V920_EVT2_BICM_AXI_P_CPUCL2_QCH_BIC_APB,
	V920_EVT2_BICM_AXI_P_CPUCL2_QCH_BIC_AXI,
	V920_EVT2_BICS_APB_P_CPUCL2_QCH,
	V920_EVT2_CLKMON_PLL_CPUCL2_QCH_APB,
	V920_EVT2_CLKMON_PLL_CPUCL2_QCH_REF_CLK0,
	V920_EVT2_CLKMON_PLL_CPUCL2_QCH_REF_CLK1,
	V920_EVT2_CLKMON_PLL_CPUCL2_QCH_MON_CLK0,
	V920_EVT2_CLKMON_PLL_CPUCL2_QCH_MON_CLK1,
	V920_EVT2_CLUSTER2_QCH_SCLK,
	V920_EVT2_CLUSTER2_QCH_ATCLK,
	V920_EVT2_CLUSTER2_QCH_DBG_PD,
	V920_EVT2_CLUSTER2_QCH_PERIPHCLK,
	V920_EVT2_CLUSTER2_QCH_PCLK,
	V920_EVT2_CLUSTER2_QCH_CORE,
	V920_EVT2_CLUSTER2_QCH_PDBGCLK,
	V920_EVT2_CLUSTER2_QCH_GIC,
	V920_EVT2_CMU_CPUCL2_CMUREF_QCH,
	V920_EVT2_CMU_CPUCL2_SHORTSTOP_QCH,
	V920_EVT2_CPUCL2_CMU_CPUCL2_QCH,
	V920_EVT2_D_TZPC_CPUCL2_QCH,
	V920_EVT2_LH_AST_MI_L_IRI_GIC_CLUSTER2_QCH,
	V920_EVT2_LH_AST_SI_L_ICC_CLUSTER2_GIC_QCH,
	V920_EVT2_LH_ATB_SI_LT0_CPUCL2_CPUCL0_QCH,
	V920_EVT2_LH_ATB_SI_LT1_CPUCL2_CPUCL0_QCH,
	V920_EVT2_LH_CHI_SI_D_CLUSTER2_QCH,
	V920_EVT2_PPMU_CPUCL2_QCH,
	V920_EVT2_SFMPU_P_CPUCL2_QCH,
	V920_EVT2_SLH_AXI_MI_P_CPUCL2_QCH,
	V920_EVT2_SLH_AXI_SI_P_CLUSTER2_NOCL0_QCH,
	V920_EVT2_SYSREG_CPUCL2_QCH,
	V920_EVT2_APBIF_CSSYS_ALIVE_QCH,
	V920_EVT2_APBIF_S2D_DBGCORE_QCH,
	V920_EVT2_DBGCORE_CMU_DBGCORE_QCH,
	V920_EVT2_D_TZPC_DBGCORE_QCH,
	V920_EVT2_GREBEINTEGRATION_DBGCORE_QCH_GREBE,
	V920_EVT2_GREBEINTEGRATION_DBGCORE_QCH_DBG,
	V920_EVT2_LH_AXI_MI_IP_ALIVE_QCH,
	V920_EVT2_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH,
	V920_EVT2_RSTNSYNC_CLK_DBGCORE_GREBE_QCH,
	V920_EVT2_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH,
	V920_EVT2_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH,
	V920_EVT2_SYSREG_DBGCORE_QCH,
	V920_EVT2_SYSREG_DBGCORE_CORE_QCH,
	V920_EVT2_WDT_DBGCORE_QCH,
	V920_EVT2_ADM_DAP_DNC_QCH,
	V920_EVT2_BAAW_P_DNC_QCH,
	V920_EVT2_BIC_APB_S0_DNC_QCH,
	V920_EVT2_BIC_APB_S1_DNC_QCH,
	V920_EVT2_DNC_CMU_DNC_QCH,
	V920_EVT2_D_TZPC_DNC_QCH,
	V920_EVT2_IP_DNC_QCH,
	V920_EVT2_LH_AST_SI_LG_DNC_NOCL0_QCH,
	V920_EVT2_LH_AXI_MI_ID_IPDNC_QCH,
	V920_EVT2_LH_AXI_MI_LD0_MMU_SDMA_DNC_QCH,
	V920_EVT2_LH_AXI_MI_LD1_MMU_SDMA_DNC_QCH,
	V920_EVT2_LH_AXI_MI_LD2_MMU_SDMA_DNC_QCH,
	V920_EVT2_LH_AXI_MI_LD3_MMU_SDMA_DNC_QCH,
	V920_EVT2_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH,
	V920_EVT2_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH,
	V920_EVT2_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH,
	V920_EVT2_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH,
	V920_EVT2_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH,
	V920_EVT2_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH,
	V920_EVT2_LH_AXI_SI_ID_IPDNC_QCH,
	V920_EVT2_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH,
	V920_EVT2_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH,
	V920_EVT2_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH,
	V920_EVT2_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH,
	V920_EVT2_LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH,
	V920_EVT2_LH_TAXI_SI_D0_DNC_QCH,
	V920_EVT2_LH_TAXI_SI_D1_DNC_QCH,
	V920_EVT2_LH_TAXI_SI_D2_DNC_QCH,
	V920_EVT2_LH_TAXI_SI_D3_DNC_QCH,
	V920_EVT2_PPMU_D0_DNC_QCH,
	V920_EVT2_PPMU_D1_DNC_QCH,
	V920_EVT2_PPMU_D2_DNC_QCH,
	V920_EVT2_PPMU_D3_DNC_QCH,
	V920_EVT2_PPMU_D4_DNC_QCH,
	V920_EVT2_SFMPU_P0_DNC_QCH,
	V920_EVT2_SFMPU_P1_DNC_QCH,
	V920_EVT2_SLH_AXI_MI_P_DNC_QCH,
	V920_EVT2_SLH_AXI_SI_LP_DNC_DSP_QCH,
	V920_EVT2_SLH_AXI_SI_LP_DNC_GNPU0_QCH,
	V920_EVT2_SLH_AXI_SI_LP_DNC_GNPU1_QCH,
	V920_EVT2_SLH_AXI_SI_LP_DNC_SDMA_QCH,
	V920_EVT2_SYSMMU_S0_DNC_QCH_S0,
	V920_EVT2_SYSMMU_S0_PMMU0_DNC_QCH_S0,
	V920_EVT2_SYSMMU_S0_PMMU1_DNC_QCH_S0,
	V920_EVT2_SYSMMU_S0_PMMU2_DNC_QCH_S0,
	V920_EVT2_SYSMMU_S0_PMMU3_DNC_QCH_S0,
	V920_EVT2_SYSMMU_S1_DNC_QCH_S0,
	V920_EVT2_SYSMMU_S1_PMMU0_DNC_QCH_S0,
	V920_EVT2_SYSREG_DNC_QCH,
	V920_EVT2_TREX_D_DNC_QCH,
	V920_EVT2_VGEN_LITE_DNC_QCH,
	V920_EVT2_BIC_DPTX_QCH,
	V920_EVT2_DPTX_CMU_DPTX_QCH,
	V920_EVT2_DP_LINK0_QCH_OSC,
	V920_EVT2_DP_LINK0_QCH_GTC,
	V920_EVT2_DP_LINK0_QCH_PCLK,
	V920_EVT2_DP_LINK1_QCH_OSC,
	V920_EVT2_DP_LINK1_QCH_PCLK,
	V920_EVT2_DP_LINK1_QCH_GTC,
	V920_EVT2_D_TZPC_DPTX_QCH,
	V920_EVT2_SFMPU_DPTX_QCH,
	V920_EVT2_SLH_AXI_MI_P_DPTX_QCH,
	V920_EVT2_SYSREG_DPTX_QCH,
	V920_EVT2_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_CTRL_APB,
	V920_EVT2_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_TCA,
	V920_EVT2_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_CTRL_APB,
	V920_EVT2_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST1_QCH_TCA,
	V920_EVT2_BICS_APB_P0_DPUB_QCH,
	V920_EVT2_DPUB_QCH_DECON_DPUB0,
	V920_EVT2_DPUB_QCH_OSC_DSIM0_DPUB0,
	V920_EVT2_DPUB_QCH_OSC_DSIM1_DPUB0,
	V920_EVT2_DPUB_QCH_OSC_DSIM0_DPUB1,
	V920_EVT2_DPUB_QCH_OSC_DSIM1_DPUB1,
	V920_EVT2_DPUB_QCH_ALV_DSIM0_DPUB0,
	V920_EVT2_DPUB_QCH_ALV_DSIM1_DPUB0,
	V920_EVT2_DPUB_QCH_ALV_DSIM0_DPUB1,
	V920_EVT2_DPUB_QCH_ALV_DSIM1_DPUB1,
	V920_EVT2_DPUB_QCH_DECON_DPUB1,
	V920_EVT2_DPUB_QCH_DECON_DPUB2,
	V920_EVT2_DPUB_CMU_DPUB_QCH,
	V920_EVT2_D_TZPC_DPUB_QCH,
	V920_EVT2_SFMPU_DPUB_QCH,
	V920_EVT2_SLH_AXI_MI_P_DPUB_QCH,
	V920_EVT2_SYSREG_DPUB_QCH,
	V920_EVT2_BIC_DPUF_QCH,
	V920_EVT2_DPUF_QCH_DPUF0,
	V920_EVT2_DPUF_QCH_DPUF1,
	V920_EVT2_DPUF_QCH_VOTF0,
	V920_EVT2_DPUF_QCH_VOTF1,
	V920_EVT2_DPUF_QCH_SRAMC,
	V920_EVT2_DPUF_CMU_DPUF_QCH,
	V920_EVT2_D_TZPC_DPUF_QCH,
	V920_EVT2_LH_AXI_SI_D0_DPUF_QCH,
	V920_EVT2_LH_AXI_SI_D1_DPUF_QCH,
	V920_EVT2_PPMU_D0_DPUF0_QCH,
	V920_EVT2_PPMU_D0_DPUF1_QCH,
	V920_EVT2_PPMU_D1_DPUF0_QCH,
	V920_EVT2_PPMU_D1_DPUF1_QCH,
	V920_EVT2_SFMPU_DPUF_QCH,
	V920_EVT2_SLH_AXI_MI_P_DPUF_QCH,
	V920_EVT2_SYSMMU_S0_DPUF_QCH,
	V920_EVT2_SYSMMU_S0_PMMU0_DPUF_QCH,
	V920_EVT2_SYSMMU_S0_PMMU1_DPUF_QCH,
	V920_EVT2_SYSMMU_S0_PMMU2_DPUF_QCH,
	V920_EVT2_SYSMMU_S0_PMMU3_DPUF_QCH,
	V920_EVT2_SYSREG_DPUF_QCH,
	V920_EVT2_VGEN0_0DPUF_QCH,
	V920_EVT2_VGEN0_1DPUF_QCH,
	V920_EVT2_VGEN1_0DPUF_QCH,
	V920_EVT2_VGEN1_1DPUF_QCH,
	V920_EVT2_DPUF1_CMU_DPUF1_QCH,
	V920_EVT2_DPUF2_CMU_DPUF2_QCH,
	V920_EVT2_BIC_APB_S_DSP_QCH,
	V920_EVT2_DSP_CMU_DSP_QCH,
	V920_EVT2_D_TZPC_DSP_QCH,
	V920_EVT2_IP_DSP_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_DSP_SDMA_QCH,
	V920_EVT2_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH,
	V920_EVT2_LH_AXI_MI_LD_SRAM_SDMA_DSP_QCH,
	V920_EVT2_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH,
	V920_EVT2_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH,
	V920_EVT2_SFMPU_P_DSP_QCH,
	V920_EVT2_SLH_AXI_MI_LP_DNC_DSP_QCH,
	V920_EVT2_SYSREG_DSP_QCH,
	V920_EVT2_ADM_DAP_G_G3D_QCH,
	V920_EVT2_ASB_G3D_QCH_D0,
	V920_EVT2_ASB_G3D_QCH_D1,
	V920_EVT2_ASB_G3D_QCH_D2,
	V920_EVT2_ASB_G3D_QCH_D3,
	V920_EVT2_ASB_G3D_QCH_PTW,
	V920_EVT2_ASB_G3D_QCH_SYSMMU_D0,
	V920_EVT2_ASB_G3D_QCH_SYSMMU_D1,
	V920_EVT2_ASB_G3D_QCH_SYSMMU_D2,
	V920_EVT2_ASB_G3D_QCH_SYSMMU_D3,
	V920_EVT2_ASB_G3D_QCH_SYSMMU,
	V920_EVT2_ASB_G3D_QCH_PPMU_0,
	V920_EVT2_ASB_G3D_QCH_PPMU_1,
	V920_EVT2_ASB_G3D_QCH_PPMU_2,
	V920_EVT2_ASB_G3D_QCH_PPMU_3,
	V920_EVT2_ASB_G3D_QCH_VGEN_0,
	V920_EVT2_ASB_G3D_QCH_VGEN_1,
	V920_EVT2_ASB_G3D_QCH_VGEN_2,
	V920_EVT2_ASB_G3D_QCH_VGEN_3,
	V920_EVT2_ASB_G3D_QCH_IP,
	V920_EVT2_BG3D_PWRCTL_QCH,
	V920_EVT2_D_TZPC_G3D_QCH,
	V920_EVT2_G3D_CMU_G3D_QCH,
	V920_EVT2_GPU_QCH,
	V920_EVT2_GPU_QCH_PCLK,
	V920_EVT2_LH_AXI_SI_IP_G3D_QCH,
	V920_EVT2_SLH_AXI_MI_P_G3D_QCH,
	V920_EVT2_SYSREG_G3D_QCH,
	V920_EVT2_BIC_APB_S_GNPU_QCH,
	V920_EVT2_D_TZPC_GNPU_QCH,
	V920_EVT2_GNPU_CMU_GNPU_QCH,
	V920_EVT2_IP_NPUCORE_QCH_CORE,
	V920_EVT2_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_QCH,
	V920_EVT2_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH,
	V920_EVT2_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH,
	V920_EVT2_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH,
	V920_EVT2_SFMPU_P_GNPU_QCH,
	V920_EVT2_SLH_AXI_MI_LP_DNC_GNPU_QCH,
	V920_EVT2_SYSREG_GNPU_QCH,
	V920_EVT2_D_TZPC_HSI0_0_QCH,
	V920_EVT2_D_TZPC_HSI0_1_QCH,
	V920_EVT2_GPIO_HSI0_QCH,
	V920_EVT2_HSI0_CMU_HSI0_QCH,
	V920_EVT2_LH_ACEL_SI_D0_HSI0_QCH,
	V920_EVT2_LH_ACEL_SI_D1_HSI0_QCH,
	V920_EVT2_PCIE_GEN5_2L_QCH_PCIE1_DBI,
	V920_EVT2_PCIE_GEN5_2L_QCH_PCIE1_SLV,
	V920_EVT2_PCIE_GEN5_2L_QCH_PCLK,
	V920_EVT2_PCIE_GEN5_2L_QCH_PCIE0_DBI,
	V920_EVT2_PCIE_GEN5_2L_QCH_PCIE0_SLV,
	V920_EVT2_PCIE_GEN5_2L_QCH_PCIE0_DOORBELL,
	V920_EVT2_PCIE_GEN5_2L_QCH_PCIE1_DOORBELL,
	V920_EVT2_PCIE_GEN5_4L_QCH_PCLK,
	V920_EVT2_PCIE_GEN5_4L_QCH_PCIE0_DBI,
	V920_EVT2_PCIE_GEN5_4L_QCH_PCIE0_SLV,
	V920_EVT2_PCIE_GEN5_4L_QCH_PCIE1_DBI,
	V920_EVT2_PCIE_GEN5_4L_QCH_PCIE1_SLV,
	V920_EVT2_PCIE_GEN5_4L_QCH_PCIE0_DOORBELL,
	V920_EVT2_PCIE_GEN5_4L_QCH_PCIE1_DOORBELL,
	V920_EVT2_PCIE_GEN5_4L_QCH_PCIE0_MSTR,
	V920_EVT2_PCIE_IA_GEN5A_2L_QCH,
	V920_EVT2_PCIE_IA_GEN5A_4L_QCH,
	V920_EVT2_PCIE_IA_GEN5B_2L_QCH,
	V920_EVT2_PCIE_IA_GEN5B_4L_QCH,
	V920_EVT2_PPMU_D0_HSI0_QCH,
	V920_EVT2_PPMU_D1_HSI0_QCH,
	V920_EVT2_QE_PCIE_GEN5A_2L_QCH,
	V920_EVT2_QE_PCIE_GEN5A_4L_QCH,
	V920_EVT2_QE_PCIE_GEN5B_2L_QCH,
	V920_EVT2_QE_PCIE_GEN5B_4L_QCH,
	V920_EVT2_SLH_AXI_MI_P_HSI0_QCH,
	V920_EVT2_SYSMMU_S0_HSI0_QCH,
	V920_EVT2_SYSMMU_S0_PMMU0_HSI0_QCH,
	V920_EVT2_SYSMMU_S0_PMMU1_HSI0_QCH,
	V920_EVT2_SYSREG_HSI0_QCH,
	V920_EVT2_VGEN_PCIE_GEN5A_2L_QCH,
	V920_EVT2_VGEN_PCIE_GEN5A_4L_QCH,
	V920_EVT2_VGEN_PCIE_GEN5B_2L_QCH,
	V920_EVT2_VGEN_PCIE_GEN5B_4L_QCH,
	V920_EVT2_D_TZPC_HSI1_QCH,
	V920_EVT2_GPIO_HSI1_QCH,
	V920_EVT2_HSI1_CMU_HSI1_QCH,
	V920_EVT2_LH_ACEL_SI_D_HSI1_QCH,
	V920_EVT2_MMC_CARD_QCH,
	V920_EVT2_PPMU_HSI1_QCH,
	V920_EVT2_SLH_AXI_MI_P_HSI1_QCH,
	V920_EVT2_SYSMMU_S0_HSI1_QCH,
	V920_EVT2_SYSMMU_S0_PMMU0_HSI1_QCH,
	V920_EVT2_SYSREG_HSI1_QCH,
	V920_EVT2_USB20DRD_0_QCH_LINK,
	V920_EVT2_USB20DRD_0_QCH_PHY,
	V920_EVT2_USB20DRD_0_QCH,
	V920_EVT2_USB20DRD_1_QCH_LINK,
	V920_EVT2_USB20DRD_1_QCH_PHY,
	V920_EVT2_USB20DRD_1_QCH,
	V920_EVT2_USB20DRD_2_QCH_LINK,
	V920_EVT2_USB20DRD_2_QCH_PHY,
	V920_EVT2_USB20DRD_2_QCH,
	V920_EVT2_USB30DRD_0_QCH_LINK,
	V920_EVT2_USB30DRD_0_QCH_SUBCTL,
	V920_EVT2_USB30DRD_0_QCH_SUSPEND,
	V920_EVT2_USB30DRD_0_QCH_PHY,
	V920_EVT2_VGEN_LITE_HSI1_QCH,
	V920_EVT2_BICM_AXI_D0_HSI2_QCH,
	V920_EVT2_BICM_AXI_D0_HSI2_QCH_AXI,
	V920_EVT2_BICM_AXI_D1_HSI2_QCH,
	V920_EVT2_BICM_AXI_D1_HSI2_QCH_AXI,
	V920_EVT2_BICS_APB_P0_HSI2_QCH,
	V920_EVT2_BICS_APB_P1_HSI2_QCH,
	V920_EVT2_CLKMON_PLL_ETH_QCH_APB,
	V920_EVT2_CLKMON_PLL_ETH_QCH_REF0,
	V920_EVT2_CLKMON_PLL_ETH_QCH_REF1,
	V920_EVT2_CLKMON_PLL_ETH_QCH_MON0,
	V920_EVT2_CLKMON_PLL_ETH_QCH_MON1,
	V920_EVT2_D_TZPC_HSI2_QCH,
	V920_EVT2_ETHERNET0_QCH_S0,
	V920_EVT2_ETHERNET0_QCH_S1,
	V920_EVT2_ETHERNET1_QCH_S0,
	V920_EVT2_ETHERNET1_QCH_S1,
	V920_EVT2_GPIO_HSI2_QCH,
	V920_EVT2_GPIO_HSI2UFS_QCH,
	V920_EVT2_HSI2_CMU_HSI2_QCH,
	V920_EVT2_LH_ACEL_SI_D0_HSI2_QCH,
	V920_EVT2_LH_ACEL_SI_D1_HSI2_QCH,
	V920_EVT2_PPMU_ETHERNET0_QCH,
	V920_EVT2_PPMU_ETHERNET1_QCH,
	V920_EVT2_PPMU_UFS_EMBD0_QCH,
	V920_EVT2_PPMU_UFS_EMBD1_QCH,
	V920_EVT2_QE_ETHERNET0_QCH,
	V920_EVT2_QE_ETHERNET1_QCH,
	V920_EVT2_QE_UFS_EMBD0_QCH,
	V920_EVT2_QE_UFS_EMBD1_QCH,
	V920_EVT2_SFMPU_HSI2_QCH,
	V920_EVT2_SLH_AXI_MI_P_HSI2_QCH,
	V920_EVT2_SPC_HSI2_QCH,
	V920_EVT2_SYSMMU_S0_HSI2_QCH,
	V920_EVT2_SYSMMU_S0_PMMU0_HSI2_QCH,
	V920_EVT2_SYSMMU_S1_HSI2_QCH,
	V920_EVT2_SYSMMU_S1_PMMU0_HSI2_QCH,
	V920_EVT2_SYSREG_HSI2_QCH,
	V920_EVT2_UFS_EMBD0_QCH_UFS,
	V920_EVT2_UFS_EMBD0_QCH_FMP,
	V920_EVT2_UFS_EMBD1_QCH_UFS,
	V920_EVT2_UFS_EMBD1_QCH_FMP,
	V920_EVT2_VGEN_ETHERNET0_QCH,
	V920_EVT2_VGEN_ETHERNET1_QCH,
	V920_EVT2_VGEN_UFS_EMBD0_QCH,
	V920_EVT2_VGEN_UFS_EMBD1_QCH,
	V920_EVT2_BICM_AXI_D0_ISP_QCH,
	V920_EVT2_BICM_AXI_D0_ISP_QCH_AXI,
	V920_EVT2_BICS_APB_P_ISP_QCH,
	V920_EVT2_D_TZPC_ISP_QCH,
	V920_EVT2_ISP_QCH,
	V920_EVT2_ISP_CMU_ISP_QCH,
	V920_EVT2_LH_AST_MI_L0_TAA_ISP_QCH,
	V920_EVT2_LH_AST_SI_L0_ISP_SNW_QCH,
	V920_EVT2_LH_AXI_SI_D_ISP_QCH,
	V920_EVT2_PPMU_D_ISP_QCH,
	V920_EVT2_QE_D0_ISP_QCH,
	V920_EVT2_SFMPU_P_ISP_QCH,
	V920_EVT2_SLH_AST_MI_L1_TAA_ISP_QCH,
	V920_EVT2_SLH_AST_SI_L1_ISP_SNW_QCH,
	V920_EVT2_SLH_AXI_MI_P_ISP_QCH,
	V920_EVT2_SYSMMU_S0_ISP_QCH_S0,
	V920_EVT2_SYSMMU_S0_PMMU0_ISP_QCH_S0,
	V920_EVT2_SYSREG_ISP_QCH,
	V920_EVT2_VGEN_D_ISP_QCH,
	V920_EVT2_D_TZPC_M2M_QCH,
	V920_EVT2_JPEG_QCH,
	V920_EVT2_LH_ACEL_SI_D0_M2M_QCH,
	V920_EVT2_LH_ACEL_SI_D1_M2M_QCH,
	V920_EVT2_LH_AXI_MI_IP_JPEG_QCH,
	V920_EVT2_LH_AXI_SI_IP_JPEG_QCH,
	V920_EVT2_M2M_CMU_M2M_QCH,
	V920_EVT2_M2M_D0_QCH,
	V920_EVT2_M2M_D0_QCH_VOTF,
	V920_EVT2_M2M_D1_QCH,
	V920_EVT2_M2M_D1_QCH_VOTF,
	V920_EVT2_PPMU_D0_M2M_QCH,
	V920_EVT2_PPMU_D1_M2M_QCH,
	V920_EVT2_QE_D_JPEG_QCH,
	V920_EVT2_QE_D_M2M_QCH,
	V920_EVT2_SLH_AXI_MI_P_M2M_QCH,
	V920_EVT2_SYSMMU_S0_M2M_QCH,
	V920_EVT2_SYSMMU_S0_PMMU0_M2M_QCH,
	V920_EVT2_SYSMMU_S0_PMMU1_M2M_QCH,
	V920_EVT2_SYSREG_M2M_QCH,
	V920_EVT2_VGEN_LITE_D_M2M_QCH,
	V920_EVT2_D_TZPC_MFC_QCH,
	V920_EVT2_LH_AST_MI_OTF0_MFD_MFC_QCH,
	V920_EVT2_LH_AST_MI_OTF1_MFD_MFC_QCH,
	V920_EVT2_LH_AST_MI_OTF2_MFD_MFC_QCH,
	V920_EVT2_LH_AST_MI_OTF3_MFD_MFC_QCH,
	V920_EVT2_LH_AST_SI_OTF0_MFC_MFD_QCH,
	V920_EVT2_LH_AST_SI_OTF1_MFC_MFD_QCH,
	V920_EVT2_LH_AST_SI_OTF2_MFC_MFD_QCH,
	V920_EVT2_LH_AST_SI_OTF3_MFC_MFD_QCH,
	V920_EVT2_LH_ATB_MI_IT_MFC_QCH,
	V920_EVT2_LH_ATB_SI_IT_MFC_QCH,
	V920_EVT2_LH_AXI_MI_ID_MFC_QCH,
	V920_EVT2_LH_AXI_SI_D0_MFC_QCH,
	V920_EVT2_LH_AXI_SI_D1_MFC_QCH,
	V920_EVT2_LH_AXI_SI_ID_MFC_QCH,
	V920_EVT2_MFC_QCH,
	V920_EVT2_MFC_QCH_VOTF,
	V920_EVT2_MFC_CMU_MFC_QCH,
	V920_EVT2_PPMU_D0_MFC_QCH,
	V920_EVT2_PPMU_D1_MFC_QCH,
	V920_EVT2_PPMU_D2_WFD_QCH,
	V920_EVT2_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH,
	V920_EVT2_SLH_AXI_MI_P_MFC_QCH,
	V920_EVT2_SYSMMU_S0_MFC_QCH_S0,
	V920_EVT2_SYSMMU_S0_PMMU0_MFC_QCH_S0,
	V920_EVT2_SYSMMU_S0_PMMU1_MFC_QCH_S0,
	V920_EVT2_SYSREG_MFC_QCH,
	V920_EVT2_VGEN_LITE_MFC_QCH,
	V920_EVT2_WFD_QCH,
	V920_EVT2_ADM_APB_MFCMFD_QCH,
	V920_EVT2_D_TZPC_MFD_QCH,
	V920_EVT2_LH_AST_MI_OTF0_MFC_MFD_QCH,
	V920_EVT2_LH_AST_MI_OTF1_MFC_MFD_QCH,
	V920_EVT2_LH_AST_MI_OTF2_MFC_MFD_QCH,
	V920_EVT2_LH_AST_MI_OTF3_MFC_MFD_QCH,
	V920_EVT2_LH_AST_SI_OTF0_MFD_MFC_QCH,
	V920_EVT2_LH_AST_SI_OTF1_MFD_MFC_QCH,
	V920_EVT2_LH_AST_SI_OTF2_MFD_MFC_QCH,
	V920_EVT2_LH_AST_SI_OTF3_MFD_MFC_QCH,
	V920_EVT2_LH_AXI_SI_D0_MFD_QCH,
	V920_EVT2_LH_AXI_SI_D1_MFD_QCH,
	V920_EVT2_MFD_QCH,
	V920_EVT2_MFD_CMU_MFD_QCH,
	V920_EVT2_PPMU_D0_MFD_QCH,
	V920_EVT2_PPMU_D1_MFD_QCH,
	V920_EVT2_RSTNSYNC_CLK_MFD_NOCD_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH,
	V920_EVT2_RSTNSYNC_SR_CLK_MFD_NOCD_SW_RESET_QCH,
	V920_EVT2_SLH_AXI_MI_P_MFD_QCH,
	V920_EVT2_SYSMMU_S0_MFD_QCH_S0,
	V920_EVT2_SYSMMU_S0_PMMU0_MFD_QCH_S0,
	V920_EVT2_SYSMMU_S0_PMMU1_MFD_QCH_S0,
	V920_EVT2_SYSREG_MFD_QCH,
	V920_EVT2_VGEN_LITE_MFD_QCH,
	V920_EVT2_BIC_APB_S_MIF_QCH,
	V920_EVT2_CLKMON_PLL_MIF_QCH_APB,
	V920_EVT2_CLKMON_PLL_MIF_QCH_REF0,
	V920_EVT2_CLKMON_PLL_MIF_QCH_REF1,
	V920_EVT2_CLKMON_PLL_MIF_QCH_MON0,
	V920_EVT2_CLKMON_PLL_MIF_QCH_MON1,
	V920_EVT2_CMU_MIF_CMUREF_QCH,
	V920_EVT2_D_TZPC_MIF_QCH,
	V920_EVT2_MIF_CMU_MIF_QCH,
	V920_EVT2_QCH_ADAPTER_DDRPHY0_QCH,
	V920_EVT2_QCH_ADAPTER_DDRPHY1_QCH,
	V920_EVT2_QCH_ADAPTER_PPC_DEBUG0_QCH,
	V920_EVT2_QCH_ADAPTER_PPC_DEBUG1_QCH,
	V920_EVT2_QCH_ADAPTER_SMC0_QCH,
	V920_EVT2_QCH_ADAPTER_SMC1_QCH,
	V920_EVT2_SFMPU_P_MIF_QCH,
	V920_EVT2_SLH_AXI_MI_P_MIF_QCH,
	V920_EVT2_SMC0_QCH,
	V920_EVT2_SMC1_QCH,
	V920_EVT2_SPC_MIF_QCH,
	V920_EVT2_SPMPU_P_MIF_QCH,
	V920_EVT2_SYSREG_MIF_QCH,
	V920_EVT2_ADC_MISC_QCH,
	V920_EVT2_BICM_AXI_D_MISC_QCH_APB,
	V920_EVT2_BICM_AXI_D_MISC_QCH_AXI,
	V920_EVT2_BICS_APB_P_MISC_QCH,
	V920_EVT2_D_TZPC_MISC_QCH,
	V920_EVT2_GIC_QCH,
	V920_EVT2_LH_ACEL_SI_D_MISC_QCH,
	V920_EVT2_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH,
	V920_EVT2_LH_AST_MI_L_ICC_CLUSTER1_GIC_QCH,
	V920_EVT2_LH_AST_MI_L_ICC_CLUSTER2_GIC_QCH,
	V920_EVT2_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH,
	V920_EVT2_LH_AST_SI_L_IRI_GIC_CLUSTER1_QCH,
	V920_EVT2_LH_AST_SI_L_IRI_GIC_CLUSTER2_QCH,
	V920_EVT2_LH_AXI_MI_ID_MISC_QCH,
	V920_EVT2_LH_AXI_SI_ID_MISC_QCH,
	V920_EVT2_MCT0_MISC_QCH,
	V920_EVT2_MCT1_MISC_QCH,
	V920_EVT2_MISC_CMU_MISC_QCH,
	V920_EVT2_OTP_QCH,
	V920_EVT2_OTP_CON_BIRA_QCH,
	V920_EVT2_OTP_CON_BISR_QCH,
	V920_EVT2_OTP_CON_TOP_QCH,
	V920_EVT2_PDMA0_QCH,
	V920_EVT2_PDMA1_QCH,
	V920_EVT2_PDMA2_QCH,
	V920_EVT2_PDMA3_QCH,
	V920_EVT2_PDMA4_QCH,
	V920_EVT2_PPMU_D0_MISC_QCH,
	V920_EVT2_PPMU_D1_MISC_QCH,
	V920_EVT2_QE_D_GIC_QCH,
	V920_EVT2_QE_D_PDMA0_QCH,
	V920_EVT2_QE_D_PDMA1_QCH,
	V920_EVT2_QE_D_PDMA2_QCH,
	V920_EVT2_QE_D_PDMA3_QCH,
	V920_EVT2_QE_D_PDMA4_QCH,
	V920_EVT2_QE_D_SPDMA0_QCH,
	V920_EVT2_QE_D_SPDMA1_QCH,
	V920_EVT2_SFMPU_P_MISC_QCH,
	V920_EVT2_SLH_AXI_MI_P_MISC_QCH,
	V920_EVT2_SLH_AXI_MI_P_MISC_GIC_QCH,
	V920_EVT2_SPDMA0_QCH,
	V920_EVT2_SPDMA1_QCH,
	V920_EVT2_SYSMMU_S0_MISC_QCH,
	V920_EVT2_SYSMMU_S0_PMMU0_MISC_QCH,
	V920_EVT2_SYSMMU_S1_MISC_QCH,
	V920_EVT2_SYSMMU_S1_PMMU0_MISC_QCH,
	V920_EVT2_SYSREG_MISC_QCH,
	V920_EVT2_SYSREG_MISC_1_QCH,
	V920_EVT2_SYSREG_MISC_2_QCH,
	V920_EVT2_TMU_SUB0_QCH,
	V920_EVT2_TMU_SUB1_QCH,
	V920_EVT2_TMU_TOP_QCH,
	V920_EVT2_VGEN_D_GIC_QCH,
	V920_EVT2_VGEN_D_PDMA0_QCH,
	V920_EVT2_VGEN_D_PDMA1_QCH,
	V920_EVT2_VGEN_D_PDMA2_QCH,
	V920_EVT2_VGEN_D_PDMA3_QCH,
	V920_EVT2_VGEN_D_PDMA4_QCH,
	V920_EVT2_VGEN_D_SPDMA0_QCH,
	V920_EVT2_VGEN_D_SPDMA1_QCH,
	V920_EVT2_VOLMON_INT_QCH,
	V920_EVT2_WDT_CLUSTER0_QCH,
	V920_EVT2_WDT_CLUSTER1_QCH,
	V920_EVT2_BDU_QCH,
	V920_EVT2_BIC_APB_P_NOCL0_QCH,
	V920_EVT2_CMU_NOCL0_CMUREF_QCH,
	V920_EVT2_D_TZPC_NOCL0_QCH,
	V920_EVT2_LH_ACEL_MI_D0_G3D_QCH,
	V920_EVT2_LH_ACEL_MI_D1_G3D_QCH,
	V920_EVT2_LH_ACEL_MI_D2_G3D_QCH,
	V920_EVT2_LH_ACEL_MI_D3_G3D_QCH,
	V920_EVT2_LH_AST_MI_G_NOCL1_QCH,
	V920_EVT2_LH_AST_MI_G_NOCL2_QCH,
	V920_EVT2_LH_AST_MI_LG_DNC_NOCL0_QCH,
	V920_EVT2_LH_ATB_SI_T_BDU_QCH,
	V920_EVT2_LH_CHI_MI_D_CLUSTER0_QCH,
	V920_EVT2_LH_CHI_MI_D_CLUSTER1_QCH,
	V920_EVT2_LH_CHI_MI_D_CLUSTER2_QCH,
	V920_EVT2_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH,
	V920_EVT2_LH_TAXI_MI_D0_NOCL2_NOCL0_QCH,
	V920_EVT2_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH,
	V920_EVT2_LH_TAXI_MI_D1_NOCL2_NOCL0_QCH,
	V920_EVT2_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH,
	V920_EVT2_LH_TAXI_MI_D2_NOCL2_NOCL0_QCH,
	V920_EVT2_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH,
	V920_EVT2_LH_TAXI_MI_D3_NOCL2_NOCL0_QCH,
	V920_EVT2_LH_TAXI_SI_P_NOCL0_NOCL1_QCH,
	V920_EVT2_LH_TAXI_SI_P_NOCL0_NOCL2_QCH,
	V920_EVT2_NOCL0_CMU_NOCL0_QCH,
	V920_EVT2_PPC_G_SCI_QCH,
	V920_EVT2_PPMU_D0_TREX_QCH,
	V920_EVT2_PPMU_D1_TREX_QCH,
	V920_EVT2_PPMU_D2_TREX_QCH,
	V920_EVT2_PPMU_D3_TREX_QCH,
	V920_EVT2_PPMU_DP0_SCI_QCH,
	V920_EVT2_PPMU_DP1_SCI_QCH,
	V920_EVT2_PPMU_DP2_SCI_QCH,
	V920_EVT2_PPMU_DP_TREX_QCH,
	V920_EVT2_PPMU_P_CPUCL0_QCH,
	V920_EVT2_PPMU_P_CPUCL1_QCH,
	V920_EVT2_PPMU_P_CPUCL2_QCH,
	V920_EVT2_SCI_QCH,
	V920_EVT2_SCI_QCH_S,
	V920_EVT2_SFMPU_P_NOCL0_QCH,
	V920_EVT2_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH,
	V920_EVT2_SLH_AXI_MI_P_CLUSTER1_NOCL0_QCH,
	V920_EVT2_SLH_AXI_MI_P_CLUSTER2_NOCL0_QCH,
	V920_EVT2_SLH_AXI_SI_P_ALIVE_QCH,
	V920_EVT2_SLH_AXI_SI_P_CMU_QCH,
	V920_EVT2_SLH_AXI_SI_P_CPUCL0_QCH,
	V920_EVT2_SLH_AXI_SI_P_CPUCL1_QCH,
	V920_EVT2_SLH_AXI_SI_P_CPUCL2_QCH,
	V920_EVT2_SLH_AXI_SI_P_G3D_QCH,
	V920_EVT2_SLH_AXI_SI_P_MIF0_QCH,
	V920_EVT2_SLH_AXI_SI_P_MIF1_QCH,
	V920_EVT2_SLH_AXI_SI_P_MIF2_QCH,
	V920_EVT2_SLH_AXI_SI_P_MIF3_QCH,
	V920_EVT2_SLH_AXI_SI_P_MISC_QCH,
	V920_EVT2_SLH_AXI_SI_P_MISC_GIC_QCH,
	V920_EVT2_SLH_AXI_SI_P_PERIC0_QCH,
	V920_EVT2_SLH_AXI_SI_P_PERIC1_QCH,
	V920_EVT2_SYSREG_NOCL0_QCH,
	V920_EVT2_TREX_D_NOCL0_QCH,
	V920_EVT2_TREX_P_NOCL0_QCH,
	V920_EVT2_WOW_D0_G3D_QCH,
	V920_EVT2_WOW_D0_SCI_QCH,
	V920_EVT2_WOW_D0_TREX_QCH,
	V920_EVT2_WOW_D1_G3D_QCH,
	V920_EVT2_WOW_D1_SCI_QCH,
	V920_EVT2_WOW_D1_TREX_QCH,
	V920_EVT2_WOW_D2_G3D_QCH,
	V920_EVT2_WOW_D2_SCI_QCH,
	V920_EVT2_WOW_D2_TREX_QCH,
	V920_EVT2_WOW_D3_G3D_QCH,
	V920_EVT2_WOW_D3_SCI_QCH,
	V920_EVT2_WOW_D3_TREX_QCH,
	V920_EVT2_WOW_D4_SCI_QCH,
	V920_EVT2_WOW_D5_SCI_QCH,
	V920_EVT2_WOW_D6_SCI_QCH,
	V920_EVT2_WOW_D7_SCI_QCH,
	V920_EVT2_WOW_D_CPUCL0_QCH,
	V920_EVT2_WOW_D_CPUCL1_QCH,
	V920_EVT2_WOW_D_CPUCL2_QCH,
	V920_EVT2_WOW_D_TREX_QURGENT_QCH,
	V920_EVT2_BIC_APB_P_NOCL1_QCH,
	V920_EVT2_CACHEAID_NOCL1_QCH,
	V920_EVT2_CMU_NOCL1_CMUREF_QCH,
	V920_EVT2_D_TZPC_NOCL1_QCH,
	V920_EVT2_LH_ACEL_MI_D0_HSI0_QCH,
	V920_EVT2_LH_ACEL_MI_D0_HSI2_QCH,
	V920_EVT2_LH_ACEL_MI_D1_HSI0_QCH,
	V920_EVT2_LH_ACEL_MI_D1_HSI2_QCH,
	V920_EVT2_LH_ACEL_MI_D_MISC_QCH,
	V920_EVT2_LH_ACEL_MI_D_SSP_QCH,
	V920_EVT2_LH_AST_SI_G_NOCL1_QCH,
	V920_EVT2_LH_AXI_MI_D0_MFC_QCH,
	V920_EVT2_LH_AXI_MI_D0_MFD_QCH,
	V920_EVT2_LH_AXI_MI_D1_MFC_QCH,
	V920_EVT2_LH_AXI_MI_D1_MFD_QCH,
	V920_EVT2_LH_AXI_MI_D_ALIVE_QCH,
	V920_EVT2_LH_AXI_MI_D_AUD_QCH,
	V920_EVT2_LH_AXI_MI_D_G3D_PTW_QCH,
	V920_EVT2_LH_AXI_MI_D_SFI_QCH,
	V920_EVT2_LH_AXI_MI_G_CSSYS_QCH,
	V920_EVT2_LH_TAXI_MI_D0_DNC_QCH,
	V920_EVT2_LH_TAXI_MI_D1_DNC_QCH,
	V920_EVT2_LH_TAXI_MI_D2_DNC_QCH,
	V920_EVT2_LH_TAXI_MI_D3_DNC_QCH,
	V920_EVT2_LH_TAXI_MI_P_NOCL0_NOCL1_QCH,
	V920_EVT2_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH,
	V920_EVT2_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH,
	V920_EVT2_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH,
	V920_EVT2_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH,
	V920_EVT2_NOCL1_CMU_NOCL1_QCH,
	V920_EVT2_PPMU_D0_NOCL1_QCH,
	V920_EVT2_PPMU_D1_NOCL1_QCH,
	V920_EVT2_PPMU_D2_NOCL1_QCH,
	V920_EVT2_PPMU_D3_NOCL1_QCH,
	V920_EVT2_PPMU_D_ALIVE_QCH,
	V920_EVT2_PPMU_D_G3DMMU_QCH,
	V920_EVT2_PPMU_G_CSSYS_QCH,
	V920_EVT2_PPMU_P_HSI0_QCH,
	V920_EVT2_SFMPU_P_NOCL1_QCH,
	V920_EVT2_SLH_AXI_SI_P_AUD_QCH,
	V920_EVT2_SLH_AXI_SI_P_DNC_QCH,
	V920_EVT2_SLH_AXI_SI_P_HSI0_QCH,
	V920_EVT2_SLH_AXI_SI_P_HSI2_QCH,
	V920_EVT2_SLH_AXI_SI_P_MFC_QCH,
	V920_EVT2_SLH_AXI_SI_P_MFD_QCH,
	V920_EVT2_SLH_AXI_SI_P_SFI_QCH,
	V920_EVT2_SLH_AXI_SI_P_SSP_QCH,
	V920_EVT2_SYSREG_NOCL1_QCH,
	V920_EVT2_TREX_D_NOCL1_QCH,
	V920_EVT2_TREX_P_NOCL1_QCH,
	V920_EVT2_BIC_APB_P_NOCL2_QCH,
	V920_EVT2_CACHEAID_NOCL2_QCH,
	V920_EVT2_CMU_NOCL2_CMUREF_QCH,
	V920_EVT2_D_TZPC_NOCL2_QCH,
	V920_EVT2_LH_ACEL_MI_D0_M2M_QCH,
	V920_EVT2_LH_ACEL_MI_D1_M2M_QCH,
	V920_EVT2_LH_ACEL_MI_D_HSI1_QCH,
	V920_EVT2_LH_AST_SI_G_NOCL2_QCH,
	V920_EVT2_LH_AXI_MI_D0_DPUF0_QCH,
	V920_EVT2_LH_AXI_MI_D0_DPUF1_QCH,
	V920_EVT2_LH_AXI_MI_D0_DPUF2_QCH,
	V920_EVT2_LH_AXI_MI_D0_SNW_QCH,
	V920_EVT2_LH_AXI_MI_D1_DPUF0_QCH,
	V920_EVT2_LH_AXI_MI_D1_DPUF1_QCH,
	V920_EVT2_LH_AXI_MI_D1_DPUF2_QCH,
	V920_EVT2_LH_AXI_MI_D1_SNW_QCH,
	V920_EVT2_LH_AXI_MI_D2_SNW_QCH,
	V920_EVT2_LH_AXI_MI_D_ACC_QCH,
	V920_EVT2_LH_AXI_MI_D_ISP_QCH,
	V920_EVT2_LH_AXI_MI_D_TAA_QCH,
	V920_EVT2_LH_TAXI_MI_P_NOCL0_NOCL2_QCH,
	V920_EVT2_LH_TAXI_SI_D0_NOCL2_NOCL0_QCH,
	V920_EVT2_LH_TAXI_SI_D1_NOCL2_NOCL0_QCH,
	V920_EVT2_LH_TAXI_SI_D2_NOCL2_NOCL0_QCH,
	V920_EVT2_LH_TAXI_SI_D3_NOCL2_NOCL0_QCH,
	V920_EVT2_NOCL2_CMU_NOCL2_QCH,
	V920_EVT2_PPMU_D0_NOCL2_QCH,
	V920_EVT2_PPMU_D1_NOCL2_QCH,
	V920_EVT2_PPMU_D2_NOCL2_QCH,
	V920_EVT2_PPMU_D3_NOCL2_QCH,
	V920_EVT2_SFMPU_P_NOCL2_QCH,
	V920_EVT2_SLH_AXI_SI_P_ACC_QCH,
	V920_EVT2_SLH_AXI_SI_P_DPTX_QCH,
	V920_EVT2_SLH_AXI_SI_P_DPUB_QCH,
	V920_EVT2_SLH_AXI_SI_P_DPUF0_QCH,
	V920_EVT2_SLH_AXI_SI_P_DPUF1_QCH,
	V920_EVT2_SLH_AXI_SI_P_DPUF2_QCH,
	V920_EVT2_SLH_AXI_SI_P_HSI1_QCH,
	V920_EVT2_SLH_AXI_SI_P_ISP_QCH,
	V920_EVT2_SLH_AXI_SI_P_M2M_QCH,
	V920_EVT2_SLH_AXI_SI_P_SNW_QCH,
	V920_EVT2_SLH_AXI_SI_P_TAA_QCH,
	V920_EVT2_SYSREG_NOCL2_QCH,
	V920_EVT2_TREX_D_NOCL2_QCH,
	V920_EVT2_TREX_P_NOCL2_QCH,
	V920_EVT2_D_TZPC_PERIC0_QCH,
	V920_EVT2_GPIO_PERIC0_QCH,
	V920_EVT2_I3C0_QCH_P,
	V920_EVT2_I3C0_QCH_S,
	V920_EVT2_I3C1_QCH_S,
	V920_EVT2_I3C1_QCH_P,
	V920_EVT2_I3C2_QCH_P,
	V920_EVT2_I3C2_QCH_S,
	V920_EVT2_I3C3_QCH_S,
	V920_EVT2_I3C3_QCH_P,
	V920_EVT2_PERIC0_CMU_PERIC0_QCH,
	V920_EVT2_PWM_QCH,
	V920_EVT2_SFMPU_P_PERIC0_QCH,
	V920_EVT2_SLH_AXI_MI_P_PERIC0_QCH,
	V920_EVT2_SYSREG_PERIC0_QCH,
	V920_EVT2_USI00_I2C_QCH,
	V920_EVT2_USI00_USI_QCH,
	V920_EVT2_USI01_I2C_QCH,
	V920_EVT2_USI01_USI_QCH,
	V920_EVT2_USI02_I2C_QCH,
	V920_EVT2_USI02_USI_QCH,
	V920_EVT2_USI03_I2C_QCH,
	V920_EVT2_USI03_USI_QCH,
	V920_EVT2_USI04_I2C_QCH,
	V920_EVT2_USI04_USI_QCH,
	V920_EVT2_USI05_I2C_QCH,
	V920_EVT2_USI05_USI_QCH,
	V920_EVT2_USI06_I2C_QCH,
	V920_EVT2_USI06_USI_QCH,
	V920_EVT2_USI07_I2C_QCH,
	V920_EVT2_USI07_USI_QCH,
	V920_EVT2_USI08_I2C_QCH,
	V920_EVT2_USI08_USI_QCH,
	V920_EVT2_D_TZPC_PERIC1_QCH,
	V920_EVT2_GPIO_PERIC1_QCH,
	V920_EVT2_I3C4_QCH_P,
	V920_EVT2_I3C4_QCH_S,
	V920_EVT2_I3C5_QCH_P,
	V920_EVT2_I3C5_QCH_S,
	V920_EVT2_I3C6_QCH_P,
	V920_EVT2_I3C6_QCH_S,
	V920_EVT2_I3C7_QCH_P,
	V920_EVT2_I3C7_QCH_S,
	V920_EVT2_PERIC1_CMU_PERIC1_QCH,
	V920_EVT2_SFMPU_P_PERIC1_QCH,
	V920_EVT2_SLH_AXI_MI_P_PERIC1_QCH,
	V920_EVT2_SYSREG_PERIC1_QCH,
	V920_EVT2_USI09_I2C_QCH,
	V920_EVT2_USI09_USI_QCH,
	V920_EVT2_USI10_I2C_QCH,
	V920_EVT2_USI10_USI_QCH,
	V920_EVT2_USI11_I2C_QCH,
	V920_EVT2_USI11_USI_QCH,
	V920_EVT2_USI12_I2C_QCH,
	V920_EVT2_USI12_USI_QCH,
	V920_EVT2_USI13_I2C_QCH,
	V920_EVT2_USI13_USI_QCH,
	V920_EVT2_USI14_I2C_QCH,
	V920_EVT2_USI14_USI_QCH,
	V920_EVT2_USI15_I2C_QCH,
	V920_EVT2_USI15_USI_QCH,
	V920_EVT2_USI16_I2C_QCH,
	V920_EVT2_USI16_USI_QCH,
	V920_EVT2_USI17_I2C_QCH,
	V920_EVT2_USI17_USI_QCH,
	V920_EVT2_BIS_S2D_QCH,
	V920_EVT2_S2D_CMU_S2D_QCH,
	V920_EVT2_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH,
	V920_EVT2_BIC_APB_S_SDMA_QCH,
	V920_EVT2_D_TZPC_SDMA_QCH,
	V920_EVT2_IP_SDMA_WRAP_QCH,
	V920_EVT2_IP_SDMA_WRAP_QCH_2,
	V920_EVT2_LH_AST_MI_LD_SRAM_DSP_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDREQ0_GNPU0_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDREQ0_GNPU1_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDREQ1_GNPU0_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDREQ1_GNPU1_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDREQ2_GNPU0_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDREQ2_GNPU1_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDREQ3_GNPU0_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDREQ3_GNPU1_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDREQ4_GNPU0_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDREQ4_GNPU1_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDREQ5_GNPU0_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_RDREQ5_GNPU1_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_WR0_GNPU0_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_WR0_GNPU1_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_WR1_GNPU0_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_WR1_GNPU1_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_WR2_GNPU0_SDMA_QCH,
	V920_EVT2_LH_AST_MI_LD_SRAM_WR2_GNPU1_SDMA_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU0_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU1_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU0_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU1_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU0_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU1_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU0_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU1_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU0_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU1_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU0_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU1_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU0_QCH,
	V920_EVT2_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU1_QCH,
	V920_EVT2_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH,
	V920_EVT2_LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH,
	V920_EVT2_LH_AXI_SI_LD0_MMU_SDMA_DNC_QCH,
	V920_EVT2_LH_AXI_SI_LD1_MMU_SDMA_DNC_QCH,
	V920_EVT2_LH_AXI_SI_LD2_MMU_SDMA_DNC_QCH,
	V920_EVT2_LH_AXI_SI_LD3_MMU_SDMA_DNC_QCH,
	V920_EVT2_LH_AXI_SI_LD_SRAM_SDMA_DSP_QCH,
	V920_EVT2_SDMA_CMU_SDMA_QCH,
	V920_EVT2_SFMPU_P_SDMA_QCH,
	V920_EVT2_SLH_AXI_MI_LP_DNC_SDMA_QCH,
	V920_EVT2_SYSREG_SDMA_QCH,
	V920_EVT2_ADM_DAP_G_SFI_QCH,
	V920_EVT2_BAAW_D_SFI_QCH,
	V920_EVT2_BAAW_P_SFI_QCH,
	V920_EVT2_BICM_AXI_D0_SFI_QCH,
	V920_EVT2_BICM_AXI_D0_SFI_QCH_AXI,
	V920_EVT2_BICM_AXI_D1_SFI_QCH,
	V920_EVT2_BICM_AXI_D1_SFI_QCH_AXI,
	V920_EVT2_BICS_APB_P_SFI_QCH,
	V920_EVT2_BICS_AXI_D0_SFI_QCH,
	V920_EVT2_BICS_AXI_D0_SFI_QCH_AXI,
	V920_EVT2_BICS_AXI_D1_SFI_QCH,
	V920_EVT2_BICS_AXI_D1_SFI_QCH_AXI,
	V920_EVT2_BICS_AXI_D2_SFI_QCH,
	V920_EVT2_BICS_AXI_D2_SFI_QCH_AXI,
	V920_EVT2_BICS_AXI_D3_SFI_QCH,
	V920_EVT2_BICS_AXI_D3_SFI_QCH_AXI,
	V920_EVT2_BICS_AXI_D4_SFI_QCH,
	V920_EVT2_BICS_AXI_D4_SFI_QCH_AXI,
	V920_EVT2_CAN_FD0_QCH,
	V920_EVT2_CAN_FD1_QCH,
	V920_EVT2_CLKMON0_QCH_APB,
	V920_EVT2_CLKMON0_QCH_REF0,
	V920_EVT2_CLKMON0_QCH_REF1,
	V920_EVT2_CLKMON0_QCH_MON0,
	V920_EVT2_CLKMON0_QCH_MON1,
	V920_EVT2_CLKMON1_QCH_APB,
	V920_EVT2_CLKMON1_QCH_REF0,
	V920_EVT2_CLKMON1_QCH_REF1,
	V920_EVT2_CLKMON1_QCH_MON0,
	V920_EVT2_CLKMON1_QCH_MON1,
	V920_EVT2_CLKMON2_QCH_APB,
	V920_EVT2_CLKMON2_QCH_REF0,
	V920_EVT2_CLKMON2_QCH_REF1,
	V920_EVT2_CLKMON2_QCH_MON0,
	V920_EVT2_CLKMON2_QCH_MON1,
	V920_EVT2_CLUSTER_SFI_QCH,
	V920_EVT2_DMA_SFI_QCH,
	V920_EVT2_D_SFPC_SFI_QCH,
	V920_EVT2_D_TZPC_SFI_QCH,
	V920_EVT2_FMU_QCH,
	V920_EVT2_GPIO_SFI_QCH,
	V920_EVT2_INTMEM_SFI_QCH,
	V920_EVT2_LH_ATB_SI_LT0_SFI_QCH,
	V920_EVT2_LH_ATB_SI_LT1_SFI_QCH,
	V920_EVT2_LH_ATB_SI_LT2_SFI_QCH,
	V920_EVT2_LH_ATB_SI_LT3_SFI_QCH,
	V920_EVT2_LH_AXI_MI_IDP0_SFI_QCH,
	V920_EVT2_LH_AXI_MI_IDP1_SFI_QCH,
	V920_EVT2_LH_AXI_MI_IP0_SFI_QCH,
	V920_EVT2_LH_AXI_MI_IP1_SFI_QCH,
	V920_EVT2_LH_AXI_MI_IP2_SFI_QCH,
	V920_EVT2_LH_AXI_MI_IP3_SFI_QCH,
	V920_EVT2_LH_AXI_SI_D_SFI_QCH,
	V920_EVT2_LH_AXI_SI_IDP0_SFI_QCH,
	V920_EVT2_LH_AXI_SI_IDP1_SFI_QCH,
	V920_EVT2_LH_AXI_SI_IP0_SFI_QCH,
	V920_EVT2_LH_AXI_SI_IP1_SFI_QCH,
	V920_EVT2_LH_AXI_SI_IP2_SFI_QCH,
	V920_EVT2_LH_AXI_SI_IP3_SFI_QCH,
	V920_EVT2_MAILBOX_ABOX_QCH,
	V920_EVT2_MAILBOX_AP0_QCH,
	V920_EVT2_MAILBOX_AP1_QCH,
	V920_EVT2_MAILBOX_AP2_QCH,
	V920_EVT2_MAILBOX_AP3_QCH,
	V920_EVT2_MAILBOX_AP4_QCH,
	V920_EVT2_MAILBOX_AP5_QCH,
	V920_EVT2_MAILBOX_AP6_QCH,
	V920_EVT2_MAILBOX_AP7_QCH,
	V920_EVT2_MAILBOX_DNC_QCH,
	V920_EVT2_MAILBOX_SFI_QCH,
	V920_EVT2_MCT0_SFI_QCH,
	V920_EVT2_MCT1_SFI_QCH,
	V920_EVT2_PLLCLKOUT_SFI_QCH,
	V920_EVT2_PPMU_D_SFI_QCH,
	V920_EVT2_ROM_CRC32_SFI_QCH,
	V920_EVT2_RSTNSYNC_CLK_SFI_CPU0_QCH,
	V920_EVT2_RSTNSYNC_CLK_SFI_CPU1_QCH,
	V920_EVT2_RSTNSYNC_CLK_SFI_CPU_ACLK_QCH,
	V920_EVT2_SC_SFI_QCH,
	V920_EVT2_SFI_CMU_SFI_QCH,
	V920_EVT2_SFMPU_P0_SFI_QCH,
	V920_EVT2_SFMPU_P1_SFI_QCH,
	V920_EVT2_SFMPU_P2_SFI_QCH,
	V920_EVT2_SFMPU_P3_SFI_QCH,
	V920_EVT2_SFMPU_P4_SFI_QCH,
	V920_EVT2_SFMPU_P5_SFI_QCH,
	V920_EVT2_SLH_AXI_MI_IP4_SFI_QCH,
	V920_EVT2_SLH_AXI_MI_P_SFI_QCH,
	V920_EVT2_SLH_AXI_SI_IP4_SFI_QCH,
	V920_EVT2_SYSMMU_S0_PMMU0_SFI_QCH,
	V920_EVT2_SYSMMU_S0_SFI_QCH,
	V920_EVT2_SYSREG_SFI_QCH,
	V920_EVT2_TMU_SFI_QCH,
	V920_EVT2_USI18_USI_QCH,
	V920_EVT2_USI19_USI_QCH,
	V920_EVT2_USI20_USI_QCH,
	V920_EVT2_USI21_USI_QCH,
	V920_EVT2_VGEN_LITE_D_SFI_QCH,
	V920_EVT2_VOLMON_QCH,
	V920_EVT2_WDT0_SFI_QCH,
	V920_EVT2_WDT1_SFI_QCH,
	V920_EVT2_XSPI_QCH_AXI,
	V920_EVT2_XSPI_QCH_APB,
	V920_EVT2_BICM_AXI_D0_SNW_QCH,
	V920_EVT2_BICM_AXI_D0_SNW_QCH_AXI,
	V920_EVT2_BICM_AXI_D1_SNW_QCH,
	V920_EVT2_BICM_AXI_D1_SNW_QCH_AXI,
	V920_EVT2_BICM_AXI_D2_SNW_QCH,
	V920_EVT2_BICM_AXI_D2_SNW_QCH_AXI,
	V920_EVT2_BICM_AXI_D3_SNW_QCH,
	V920_EVT2_BICM_AXI_D3_SNW_QCH_AXI,
	V920_EVT2_BICS_APB_P_SNW_QCH,
	V920_EVT2_D_TZPC_SNW_QCH,
	V920_EVT2_LH_AST_MI_L0_ISP_SNW_QCH,
	V920_EVT2_LH_AST_MI_L_ACC_SNW_QCH,
	V920_EVT2_LH_AXI_SI_D0_SNW_QCH,
	V920_EVT2_LH_AXI_SI_D1_SNW_QCH,
	V920_EVT2_LH_AXI_SI_D2_SNW_QCH,
	V920_EVT2_PPMU_D0_SNW_QCH,
	V920_EVT2_PPMU_D1_SNW_QCH,
	V920_EVT2_PPMU_D2_SNW_QCH,
	V920_EVT2_QE_D0_SNW_QCH,
	V920_EVT2_QE_D1_SNW_QCH,
	V920_EVT2_QE_D2_SNW_QCH,
	V920_EVT2_QE_D3_SNW_QCH,
	V920_EVT2_SFMPU_P_SNW_QCH,
	V920_EVT2_SLH_AST_MI_L1_ISP_SNW_QCH,
	V920_EVT2_SLH_AXI_MI_P_SNW_QCH,
	V920_EVT2_SNF0_QCH,
	V920_EVT2_SNF1_QCH,
	V920_EVT2_SNW_CMU_SNW_QCH,
	V920_EVT2_SYSMMU_S0_PMMU0_SNW_QCH_S0,
	V920_EVT2_SYSMMU_S0_PMMU1_SNW_QCH_S0,
	V920_EVT2_SYSMMU_S0_PMMU2_SNW_QCH_S0,
	V920_EVT2_SYSMMU_S0_SNW_QCH_S0,
	V920_EVT2_SYSREG_SNW_QCH,
	V920_EVT2_VGEN_D0_SNW_QCH,
	V920_EVT2_VGEN_D1_SNW_QCH,
	V920_EVT2_VGEN_D2_SNW_QCH,
	V920_EVT2_VGEN_D3_SNW_QCH,
	V920_EVT2_WRP_QCH,
	V920_EVT2_BAAW_D_SSP_QCH,
	V920_EVT2_BICS_APB_P_SSP_QCH,
	V920_EVT2_D_TZPC_SSP_QCH,
	V920_EVT2_LH_ACEL_SI_D_SSP_QCH,
	V920_EVT2_LH_AXI_MI_ID_STRONG_QCH,
	V920_EVT2_PPMU_D_SSP_QCH,
	V920_EVT2_QE_D0_SSP_QCH,
	V920_EVT2_QE_D1_SSP_QCH,
	V920_EVT2_QE_D2_SSP_QCH,
	V920_EVT2_RTIC_QCH,
	V920_EVT2_SFMPU_P_SSP_QCH,
	V920_EVT2_SLH_AXI_MI_P_SSP_QCH,
	V920_EVT2_SSP_CMU_SSP_QCH,
	V920_EVT2_SYSMMU_S0_PMMU0_SSP_QCH,
	V920_EVT2_SYSMMU_S0_SSP_QCH,
	V920_EVT2_SYSREG_SSP_QCH,
	V920_EVT2_SECURITYCONTROLLER_QCH,
	V920_EVT2_VGEN_LITE_D_SSP_QCH,
	V920_EVT2_RSTNSYNC_CLK_STRONG_OSCCLK_QCH,
	V920_EVT2_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH,
	V920_EVT2_STRONG_QCH,
	V920_EVT2_STRONG_CMU_STRONG_QCH,
	V920_EVT2_BICS_APB_P_TAA_QCH,
	V920_EVT2_D_TZPC_TAA_QCH,
	V920_EVT2_LH_AST_MI_L_ACC_TAA_QCH,
	V920_EVT2_LH_AST_SI_L0_TAA_ISP_QCH,
	V920_EVT2_LH_AXI_SI_D_TAA_QCH,
	V920_EVT2_PPMU_D_TAA_QCH,
	V920_EVT2_QE_D0_TAA_QCH,
	V920_EVT2_SFMPU_P_TAA_QCH,
	V920_EVT2_SLH_AST_SI_L1_TAA_ISP_QCH,
	V920_EVT2_SLH_AXI_MI_P_TAA_QCH,
	V920_EVT2_SYSMMU_S0_PMMU0_TAA_QCH_S0,
	V920_EVT2_SYSMMU_S0_TAA_QCH_S0,
	V920_EVT2_SYSREG_TAA_QCH,
	V920_EVT2_TAA_QCH,
	V920_EVT2_TAA_CMU_TAA_QCH,
	V920_EVT2_VGEN_D_TAA_QCH,
	v920_evt2_end_of_qch,
	v920_evt2_num_of_qch = (v920_evt2_end_of_qch - QCH_TYPE) & MASK_OF_ID,

};
enum v920_evt2_option_id {
	V920_EVT2_CTRL_OPTION_CMU_ACC = OPTION_TYPE,
	V920_EVT2_CTRL_OPTION_CMU_APM,
	V920_EVT2_CTRL_OPTION_CMU_AUD,
	V920_EVT2_CTRL_OPTION_CMU_TOP,
	V920_EVT2_CTRL_OPTION_CMU_CPUCL0,
	V920_EVT2_CTRL_OPTION_EMBEDDED_CMU_CPUCL0,
	V920_EVT2_CTRL_OPTION_CMU_CPUCL1,
	V920_EVT2_CTRL_OPTION_EMBEDDED_CMU_CPUCL1,
	V920_EVT2_CTRL_OPTION_CMU_CPUCL2,
	V920_EVT2_CTRL_OPTION_EMBEDDED_CMU_CPUCL2,
	V920_EVT2_CTRL_OPTION_CMU_DBGCORE,
	V920_EVT2_CTRL_OPTION_CMU_DNC,
	V920_EVT2_CTRL_OPTION_CMU_DPTX,
	V920_EVT2_CTRL_OPTION_CMU_DPUB,
	V920_EVT2_CTRL_OPTION_CMU_DPUF,
	V920_EVT2_CTRL_OPTION_CMU_DPUF1,
	V920_EVT2_CTRL_OPTION_CMU_DPUF2,
	V920_EVT2_CTRL_OPTION_CMU_DSP,
	V920_EVT2_CTRL_OPTION_CMU_G3D,
	V920_EVT2_CTRL_OPTION_CMU_GNPU,
	V920_EVT2_CTRL_OPTION_CMU_HSI0,
	V920_EVT2_CTRL_OPTION_CMU_HSI1,
	V920_EVT2_CTRL_OPTION_CMU_HSI2,
	V920_EVT2_CTRL_OPTION_CMU_ISP,
	V920_EVT2_CTRL_OPTION_CMU_M2M,
	V920_EVT2_CTRL_OPTION_CMU_MFC,
	V920_EVT2_CTRL_OPTION_CMU_MFD,
	V920_EVT2_CTRL_OPTION_CMU_MIF,
	V920_EVT2_CTRL_OPTION_CMU_MISC,
	V920_EVT2_CTRL_OPTION_CMU_NOCL0,
	V920_EVT2_CTRL_OPTION_CMU_NOCL1,
	V920_EVT2_CTRL_OPTION_CMU_NOCL2,
	V920_EVT2_CTRL_OPTION_CMU_PERIC0,
	V920_EVT2_CTRL_OPTION_CMU_PERIC1,
	V920_EVT2_CTRL_OPTION_CMU_S2D,
	V920_EVT2_CTRL_OPTION_CMU_SDMA,
	V920_EVT2_CTRL_OPTION_CMU_SFI,
	V920_EVT2_CTRL_OPTION_CMU_SNW,
	V920_EVT2_CTRL_OPTION_CMU_SSP,
	V920_EVT2_CTRL_OPTION_CMU_STRONG,
	V920_EVT2_CTRL_OPTION_CMU_TAA,
	v920_evt2_end_of_option,
	v920_evt2_num_of_option = (v920_evt2_end_of_option - OPTION_TYPE) & MASK_OF_ID,

};
#endif
