--------------------------------------------------------------------------------------
Slow Model Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 15.556 ns
From           : lvds_sync
To             : frame_timing:frame_timing_slave|frame_timing_core:ftc|sync_temp
From Clock     : --
To Clock       : inclk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 9.068 ns
From           : dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_b|pres_state.SEND
To             : lvds_txb
From Clock     : inclk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 9.603 ns
From           : rst_n
To             : dac_nclr
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -4.742 ns
From           : lvds_cmd
To             : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_temp
From Clock     : --
To Clock       : inclk
Failed Paths   : 0

Type           : Slow Model Clock Setup: 'bc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 4.338 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 63.85 MHz ( period = 15.662 ns )
From           : dispatch:cmd0|reg:hdr1|reg_o[17]
To             : dispatch:cmd0|altsyncram:buf|altsyncram_a9p3:auto_generated|ram_block1a7~porta_datain_reg0
From Clock     : bc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : bc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Slow Model Clock Setup: 'bc_pll:pll0|altpll:altpll_component|_clk1'
Slack          : 5.359 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 215.47 MHz ( period = 4.641 ns )
From           : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter|count[0]_RTM016
To             : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|cntr_aua:cntr1|safe_q[0]_RTM012
From Clock     : bc_pll:pll0|altpll:altpll_component|_clk1
To Clock       : bc_pll:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Slow Model Clock Setup: 'bc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 13.125 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|ram_16x64:\ram_bank:27:flux_fb_mux_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_blo1:auto_generated|ram_block1a6~portb_address_reg5
To             : bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:27:spi_dac_ctrl_i|spi_if:i_spi_if|data_reg[3]
From Clock     : bc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : bc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Slow Model Clock Hold: 'bc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 0.523 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : id_thermo:id_thermo0|one_wire_master:master|shift_reg:rx_data_reg|reg[1]
To             : id_thermo:id_thermo0|one_wire_master:master|shift_reg:rx_data_reg|reg[0]
From Clock     : bc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : bc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Slow Model Clock Hold: 'bc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 0.540 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:5:spi_dac_ctrl_i|spi_if:i_spi_if|data_reg[7]
To             : bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|spi_dac_ctrl:\gen_spi_flux_fb:5:spi_dac_ctrl_i|spi_if:i_spi_if|data_reg[8]
From Clock     : bc_pll:pll0|altpll:altpll_component|_clk3
To Clock       : bc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Slow Model Clock Hold: 'bc_pll:pll0|altpll:altpll_component|_clk1'
Slack          : 0.544 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_temp
To             : dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds
From Clock     : bc_pll:pll0|altpll:altpll_component|_clk1
To Clock       : bc_pll:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

