#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 28 14:22:39 2021
# Process ID: 6636
# Current directory: C:/Users/user/Desktop/FPGA_UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1156 C:\Users\user\Desktop\FPGA_UART\project_uart3.xpr
# Log file: C:/Users/user/Desktop/FPGA_UART/vivado.log
# Journal file: C:/Users/user/Desktop/FPGA_UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/FPGA_UART/project_uart3.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/user/Desktop/FPGA_UART/project_uart3.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {3 861 544} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {2 457 513} [get_bd_cells axi_bram_ctrl_0]
set_property location {2 447 528} [get_bd_cells axi_bram_ctrl_0]
startgroup
set_property location {5 1599 520} [get_bd_cells axi_bram_ctrl_0]
set_property location {6 1949 530} [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
set_property location {5 1631 -117} [get_bd_cells axi_bram_ctrl_0]
set_property location {6 1931 -107} [get_bd_cells blk_mem_gen_0]
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
endgroup
set_property location {5 1648 531} [get_bd_cells axi_bram_ctrl_0]
set_property location {6 2030 525} [get_bd_cells blk_mem_gen_0]
set_property location {6 2025 530} [get_bd_cells blk_mem_gen_0]
make_wrapper -files [get_files C:/Users/user/Desktop/FPGA_UART/project_uart3.srcs/sources_1/bd/design_1/design_1.bd] -top
set_property location {5 1640 520} [get_bd_cells axi_bram_ctrl_0]
set_property location {5 1640 510} [get_bd_cells axi_bram_ctrl_0]
set_property location {5 1640 520} [get_bd_cells axi_bram_ctrl_0]
set_property location {5 1640 530} [get_bd_cells axi_bram_ctrl_0]
set_property location {5 1640 540} [get_bd_cells axi_bram_ctrl_0]
set_property location {5 1640 530} [get_bd_cells axi_bram_ctrl_0]
make_wrapper -files [get_files C:/Users/user/Desktop/FPGA_UART/project_uart3.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/user/Desktop/FPGA_UART/BRAM_XSA.xsa
