<module name="PRU_ICSSG0_RAT_SLICE0_CFG_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ICSSG_PID" acronym="ICSSG_PID" offset="0x0" width="32" description="The Revision Register contains the major and minor revisions for the module.">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit:10 = Processors" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x680" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="RTL" width="5" begin="15" end="11" resetval="0x5" description="RTL revision.Will vary depending on release." range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major revision" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CONFIG" acronym="ICSSG_CONFIG" offset="0x4" width="32" description="The Config Register contains the configuration values for the module.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR_WIDTH" width="8" begin="23" end="16" resetval="0x30" description="Number of address bits" range="" rwaccess="R"/>
    <bitfield id="ADDRS" width="8" begin="15" end="8" resetval="0x2" description="Number of addresses" range="" rwaccess="R"/>
    <bitfield id="REGIONS" width="8" begin="7" end="0" resetval="0x4" description="Number of regions" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CTRL_j" acronym="ICSSG_CTRL_j" offset="0x20" width="32" description="The Control for Region a Offset = 20h + (j * 10h); where j = 0h to 3h">
    <bitfield id="EN" width="1" begin="31" end="31" resetval="0x0" description="Enable for the Region" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="30" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SIZE" width="6" begin="5" end="0" resetval="0x0" description="Size of the Region in Address Bits.0 = 1 byte, 1 = 2B, 2 = 4B, 3 = 8B, etc. up to 32 = 4GB." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_BASE_j" acronym="ICSSG_BASE_j" offset="0x24" width="32" description="The Base Address for Region a. This is the source address for matching to a region. Offset = 24h + (j * 10h); where j = 0h to 3h">
    <bitfield id="BASE" width="32" begin="31" end="0" resetval="0x0" description="Base Address for the Region.It must be aligned to the programmed size." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TRANS_l_j" acronym="ICSSG_TRANS_l_j" offset="0x28" width="32" description="The Translated Lower Address Bits for Region a Offset = 28h + (j * 10h); where j = 0h to 3h">
    <bitfield id="LOWER" width="32" begin="31" end="0" resetval="0x0" description="Translated Lower Address Bits for the Region.It must be aligned to the programmed size." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TRANS_U_j" acronym="ICSSG_TRANS_U_j" offset="0x2C" width="32" description="The Translated Upper Address Bits for Region a Offset = 2Ch + (j * 10h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="UPPER" width="16" begin="15" end="0" resetval="0x0" description="Translated Upper Address Bits for the Region" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_DESTINATION_ID" acronym="ICSSG_DESTINATION_ID" offset="0x804" width="32" description="The Destination ID Register defines the destination ID value for error messages.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEST_ID" width="8" begin="7" end="0" resetval="0x0" description="The destination ID." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_EXCEPTION_LOGGING_CONTROL" acronym="ICSSG_EXCEPTION_LOGGING_CONTROL" offset="0x820" width="32" description="The Exception Logging Control Register controls the exception logging.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_INTR" width="1" begin="1" end="1" resetval="0x0" description="Disables logging interrupt when set." range="" rwaccess="RW"/>
    <bitfield id="DISABLE_F" width="1" begin="0" end="0" resetval="0x0" description="Disables logging when set." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_EXCEPTION_LOGGING_HEADER0" acronym="ICSSG_EXCEPTION_LOGGING_HEADER0" offset="0x824" width="32" description="The Exception Logging Header 0 Register contains the first word of the header.">
    <bitfield id="TYPE_F" width="8" begin="31" end="24" resetval="0x0" description="Type.4 = RAT." range="" rwaccess="R"/>
    <bitfield id="SRC_ID" width="16" begin="23" end="8" resetval="0x0" description="Source ID." range="" rwaccess="R"/>
    <bitfield id="DEST_ID" width="8" begin="7" end="0" resetval="0x0" description="Destination ID." range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_EXCEPTION_LOGGING_HEADER1" acronym="ICSSG_EXCEPTION_LOGGING_HEADER1" offset="0x828" width="32" description="The Exception Logging Header 1 Register contains the second word of the header.">
    <bitfield id="GROUP" width="8" begin="31" end="24" resetval="0x0" description="Group." range="" rwaccess="R"/>
    <bitfield id="CODE" width="8" begin="23" end="16" resetval="0x0" description="Code.1 = Boundary crossing error." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_EXCEPTION_LOGGING_DATA0" acronym="ICSSG_EXCEPTION_LOGGING_DATA0" offset="0x82C" width="32" description="The Exception Logging Data 0 Register contains the first word of the data.">
    <bitfield id="ADDR_L" width="32" begin="31" end="0" resetval="0x0" description="Address lower 32 bits." range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_EXCEPTION_LOGGING_DATA1" acronym="ICSSG_EXCEPTION_LOGGING_DATA1" offset="0x830" width="32" description="The Exception Logging Data 1 Register contains the second word of the data.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ADDR_H" width="16" begin="15" end="0" resetval="0x0" description="Address upper 12 bits." range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_EXCEPTION_LOGGING_DATA2" acronym="ICSSG_EXCEPTION_LOGGING_DATA2" offset="0x834" width="32" description="The Exception Logging Data 2 Register contains the third word of the data.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ROUTEID" width="12" begin="27" end="16" resetval="0x0" description="Route ID." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="WRITE" width="1" begin="13" end="13" resetval="0x0" description="Write." range="" rwaccess="R"/>
    <bitfield id="READ" width="1" begin="12" end="12" resetval="0x0" description="Read." range="" rwaccess="R"/>
    <bitfield id="DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Debug." range="" rwaccess="R"/>
    <bitfield id="CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Cacheable." range="" rwaccess="R"/>
    <bitfield id="PRIV" width="1" begin="9" end="9" resetval="0x0" description="Priv." range="" rwaccess="R"/>
    <bitfield id="SECURE" width="1" begin="8" end="8" resetval="0x0" description="Secure." range="" rwaccess="R"/>
    <bitfield id="PRIV_ID" width="8" begin="7" end="0" resetval="0x0" description="Priv ID." range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_EXCEPTION_LOGGING_DATA3" acronym="ICSSG_EXCEPTION_LOGGING_DATA3" offset="0x838" width="32" description="The Exception Logging Data 3 Register contains the fourth word of the data. Reading this register will clear the error pending bit.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="BYTECNT" width="10" begin="9" end="0" resetval="0x0" description="Byte count." range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_EXCEPTION_PEND_SET" acronym="ICSSG_EXCEPTION_PEND_SET" offset="0x840" width="32" description="The Exception Logging Interrupt Pending Set Register allows to set the pend signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PEND_SET" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to set the exception pend signal." range="" rwaccess="RW1S"/>
  </register>
  <register id="ICSSG_EXCEPTION_PEND_CLEAR" acronym="ICSSG_EXCEPTION_PEND_CLEAR" offset="0x844" width="32" description="The Exception Logging Interrupt Pending Clear Register allows to clear the pend signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PEND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to clear the exception pend signal." range="" rwaccess="RW1C"/>
  </register>
  <register id="ICSSG_EXCEPTION_ENABLE_SET" acronym="ICSSG_EXCEPTION_ENABLE_SET" offset="0x848" width="32" description="The Exception Logging Interrupt Enable Set Register allows to set the interrupt enable signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to set the exception interrupt enable signal." range="" rwaccess="RW1S"/>
  </register>
  <register id="ICSSG_EXCEPTION_ENABLE_CLEAR" acronym="ICSSG_EXCEPTION_ENABLE_CLEAR" offset="0x84C" width="32" description="The Exception Logging Interrupt Enable Clear Register allows to clear the interrupt enable signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to clear the exception interrupt enable signal." range="" rwaccess="RW1C"/>
  </register>
  <register id="ICSSG_EOI_REG" acronym="ICSSG_EOI_REG" offset="0x850" width="32" description="EOI Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="16" begin="15" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW"/>
  </register>
</module>
