# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim testbench 
# Start time: 17:51:06 on Aug 14,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.instructionFetch
# Loading work.instructionMemory
# Loading work.programCounter
# Loading work.adderProgramCounter
# Loading work.mux2_1_32bits
# Loading work.if_id
# Loading work.instructionDecode
# Loading work.libAritimeticalControl
# Loading work.libInstructions
# Loading work.controller_sv_unit
# Loading work.controller
# Loading work.registerDatabase
# Loading work.signalExtender16_32bits
# Loading work.shiftLef_2_32bits
# Loading work.adder_32bits
# Loading work.zeroTest
# Loading work.branchControl
# Loading work.shiftLeft_2_26_28_bits
# Loading work.id_ex
# Loading work.executing
# Loading work.mux3_1_32bits
# Loading work.mux2_1_5bits
# Loading work.libFunctions
# Loading work.libAlu
# Loading work.aritimeticalControl_sv_unit
# Loading work.aritimeticalControl
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.ex_men
# Loading work.memory
# Loading work.memoryDatabase
add wave -position end  sim:/testbench/clk
add wave -position end  sim:/testbench/reset
add wave -position end  sim:/testbench/hazard
add wave -position end  sim:/testbench/branchControlId
add wave -position end  sim:/testbench/jumpId
add wave -position end  sim:/testbench/flushId
add wave -position end  sim:/testbench/regWriteWb
add wave -position end  sim:/testbench/memToRegId
add wave -position end  sim:/testbench/regWriteId
add wave -position end  sim:/testbench/memWriteId
add wave -position end  sim:/testbench/memReadId
add wave -position end  sim:/testbench/aluSrcId
add wave -position end  sim:/testbench/regDstId
add wave -position end  sim:/testbench/memToRegEx
add wave -position end  sim:/testbench/regWriteEx
add wave -position end  sim:/testbench/memWriteEx
add wave -position end  sim:/testbench/memReadEx
add wave -position end  sim:/testbench/aluSrcEx
add wave -position end  sim:/testbench/regDstEx
add wave -position end  sim:/testbench/memToRegExOutput
add wave -position end  sim:/testbench/regWriteExOutput
add wave -position end  sim:/testbench/memWriteExOutput
add wave -position end  sim:/testbench/memReadExOutput
add wave -position end  sim:/testbench/aluResultZeroEx
add wave -position end  sim:/testbench/memToRegMemInput
add wave -position end  sim:/testbench/regWriteMemInput
add wave -position end  sim:/testbench/memWriteMemInput
add wave -position end  sim:/testbench/memReadMemInput
add wave -position end  sim:/testbench/memToRegMemOutput
add wave -position end  sim:/testbench/regWriteMemOutput
add wave -position end  sim:/testbench/forwardingMux0Ex
add wave -position end  sim:/testbench/forwardingMux1Ex
add wave -position end  sim:/testbench/aluOpId
add wave -position end  sim:/testbench/aluOpEx
add wave -position end  sim:/testbench/writeRegisterWb
add wave -position end  sim:/testbench/addressRsId
add wave -position end  sim:/testbench/addressRtId
add wave -position end  sim:/testbench/addressRdId
add wave -position end  sim:/testbench/addressRsEx
add wave -position end  sim:/testbench/addressRtEx
add wave -position end  sim:/testbench/addressRdEx
add wave -position end  sim:/testbench/regWriteRegisterEx
add wave -position end  sim:/testbench/regWriteRegisterMemInput
add wave -position end  sim:/testbench/regWriteAddressMemOutput
add wave -position end  sim:/testbench/funcId
add wave -position end  sim:/testbench/funcEx
add wave -position end  sim:/testbench/pcBranchId
add wave -position end  sim:/testbench/pcJumpId
add wave -position end  sim:/testbench/instructionIf
add wave -position end  sim:/testbench/pcIf
add wave -position end  sim:/testbench/instructionId
add wave -position end  sim:/testbench/pcId
add wave -position end  sim:/testbench/writeData
add wave -position end  sim:/testbench/immediateExtendedId
add wave -position end  sim:/testbench/dataRsId
add wave -position end  sim:/testbench/dataRtId
add wave -position end  sim:/testbench/immediateExtendedEx
add wave -position end  sim:/testbench/dataRsEx
add wave -position end  sim:/testbench/dataRtEx
add wave -position end  sim:/testbench/regWriteDataWb
add wave -position end  sim:/testbench/aluResultMem
add wave -position end  sim:/testbench/aluResultEx
add wave -position end  sim:/testbench/memWriteDataEx
add wave -position end  sim:/testbench/aluResultMemInput
add wave -position end  sim:/testbench/dataMemoryMemOutput
add wave -position end  sim:/testbench/memWriteDataMemInput
add wave -position end  sim:/testbench/aluResultMemOutput
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Leandro Lázaro  Hostname: PC-LEANDRO  ProcessID: 7516
# 
#           Attempting to use alternate WLF file "./wlftecw5y8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftecw5y8
# 
run
