// Seed: 2449792593
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout supply0 id_2;
  inout wire id_1;
  assign id_2 = 1'h0;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd4,
    parameter id_15 = 32'd87,
    parameter id_21 = 32'd83,
    parameter id_24 = 32'd40,
    parameter id_25 = 32'd21,
    parameter id_26 = 32'd26,
    parameter id_27 = 32'd97,
    parameter id_8  = 32'd5
) (
    input supply1 id_0,
    input tri1 id_1,
    input wand id_2,
    input supply0 id_3,
    input tri id_4,
    output tri id_5,
    output supply1 id_6
    , id_18,
    output supply0 id_7,
    output uwire _id_8,
    output uwire id_9,
    input wand _id_10,
    input uwire id_11,
    input uwire id_12,
    output tri0 id_13,
    output supply1 id_14,
    input wire _id_15,
    input supply1 id_16
);
  wire [1 'd0 : 1] id_19;
  module_0 modCall_1 (
      id_18,
      id_19,
      id_19,
      id_18
  );
  assign id_7 = id_1;
  wire id_20, _id_21, id_22, id_23, _id_24, _id_25, _id_26, _id_27, id_28, id_29;
  logic [7:0] id_30;
  struct packed {
    logic [1 : id_27] id_31;
    logic [(  1 'b0 ==  id_25  ) : id_21] id_32;
  } [id_24 : id_10] id_33[id_8 : id_15];
  ;
  wire id_34;
  assign id_30[id_15==id_26] = id_27 - -1;
endmodule
