

================================================================
== Vitis HLS Report for 'hard_tanh_array_array_ap_fixed_8_1_4_0_0_16u_hard_tanh_config14_s'
================================================================
* Date:           Tue Nov  4 16:14:10 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.931 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 5 [1/1] (1.82ns)   --->   "%layer13_out_read = read i544 @_ssdm_op_Read.ap_fifo.volatile.i544P0A, i544 %layer13_out" [firmware/nnet_utils/nnet_activation_stream.h:479]   --->   Operation 5 'read' 'layer13_out_read' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 544> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln486 = trunc i544 %layer13_out_read" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 6 'trunc' 'trunc_ln486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_s = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 34, i32 67" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 7 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 68, i32 101" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 8 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 102, i32 135" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 9 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 136, i32 169" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 10 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 170, i32 203" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 11 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 204, i32 237" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 12 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 238, i32 271" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 13 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 272, i32 305" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 14 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 306, i32 339" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 15 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 340, i32 373" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 16 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 374, i32 407" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 17 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 408, i32 441" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 18 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 442, i32 475" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 19 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 476, i32 509" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 20 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i34 @_ssdm_op_PartSelect.i34.i544.i32.i32, i544 %layer13_out_read, i32 510, i32 543" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 21 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %trunc_ln486, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln486 = sext i35 %shl_ln" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 23 'sext' 'sext_ln486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.02ns)   --->   "%sigmoid = add i36 %sext_ln486, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 24 'add' 'sigmoid' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%icmp_ln487 = icmp_sgt  i36 %sigmoid, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 25 'icmp' 'icmp_ln487' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%or_ln487 = or i1 %icmp_ln487, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 27 'or' 'or_ln487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%select_ln487 = select i1 %icmp_ln487, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 28 'select' 'select_ln487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%trunc_ln491 = trunc i36 %sigmoid" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 29 'trunc' 'trunc_ln491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%select_ln487_74 = select i1 %or_ln487, i18 %select_ln487, i18 %trunc_ln491" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 30 'select' 'select_ln487_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%shl_ln4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_74, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 31 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491 = add i19 %shl_ln4, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 32 'add' 'add_ln491' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 33 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln491_91 = trunc i19 %add_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 34 'trunc' 'trunc_ln491_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 35 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_s, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 36 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln486_1 = sext i35 %and_ln" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 37 'sext' 'sext_ln486_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.02ns)   --->   "%sigmoid_36 = add i36 %sext_ln486_1, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 38 'add' 'sigmoid_36' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.02ns)   --->   "%icmp_ln487_1 = icmp_sgt  i36 %sigmoid_36, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 39 'icmp' 'icmp_ln487_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_2)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_36, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 40 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_2)   --->   "%or_ln487_1 = or i1 %icmp_ln487_1, i1 %tmp_276" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 41 'or' 'or_ln487_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_2)   --->   "%select_ln487_75 = select i1 %icmp_ln487_1, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 42 'select' 'select_ln487_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_2)   --->   "%trunc_ln491_92 = trunc i36 %sigmoid_36" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 43 'trunc' 'trunc_ln491_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_2)   --->   "%select_ln487_76 = select i1 %or_ln487_1, i18 %select_ln487_75, i18 %trunc_ln491_92" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 44 'select' 'select_ln487_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_2)   --->   "%shl_ln491_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_76, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 45 'bitconcatenate' 'shl_ln491_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_2 = add i19 %shl_ln491_1, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 46 'add' 'add_ln491_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_2, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 47 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln491_93 = trunc i19 %add_ln491_2" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 48 'trunc' 'trunc_ln491_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_2, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 49 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%and_ln486_1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_43, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 50 'bitconcatenate' 'and_ln486_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln486_2 = sext i35 %and_ln486_1" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 51 'sext' 'sext_ln486_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.02ns)   --->   "%sigmoid_37 = add i36 %sext_ln486_2, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 52 'add' 'sigmoid_37' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.02ns)   --->   "%icmp_ln487_2 = icmp_sgt  i36 %sigmoid_37, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 53 'icmp' 'icmp_ln487_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_4)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_37, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 54 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_4)   --->   "%or_ln487_2 = or i1 %icmp_ln487_2, i1 %tmp_282" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 55 'or' 'or_ln487_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_4)   --->   "%select_ln487_77 = select i1 %icmp_ln487_2, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 56 'select' 'select_ln487_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_4)   --->   "%trunc_ln491_94 = trunc i36 %sigmoid_37" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 57 'trunc' 'trunc_ln491_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_4)   --->   "%select_ln487_78 = select i1 %or_ln487_2, i18 %select_ln487_77, i18 %trunc_ln491_94" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 58 'select' 'select_ln487_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_4)   --->   "%shl_ln491_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_78, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 59 'bitconcatenate' 'shl_ln491_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_4 = add i19 %shl_ln491_2, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 60 'add' 'add_ln491_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_4, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 61 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln491_95 = trunc i19 %add_ln491_4" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 62 'trunc' 'trunc_ln491_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_4, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 63 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%and_ln486_2 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_44, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 64 'bitconcatenate' 'and_ln486_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln486_3 = sext i35 %and_ln486_2" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 65 'sext' 'sext_ln486_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.02ns)   --->   "%sigmoid_38 = add i36 %sext_ln486_3, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 66 'add' 'sigmoid_38' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.02ns)   --->   "%icmp_ln487_3 = icmp_sgt  i36 %sigmoid_38, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 67 'icmp' 'icmp_ln487_3' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_6)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_38, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 68 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_6)   --->   "%or_ln487_3 = or i1 %icmp_ln487_3, i1 %tmp_288" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 69 'or' 'or_ln487_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_6)   --->   "%select_ln487_79 = select i1 %icmp_ln487_3, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 70 'select' 'select_ln487_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_6)   --->   "%trunc_ln491_96 = trunc i36 %sigmoid_38" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 71 'trunc' 'trunc_ln491_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_6)   --->   "%select_ln487_80 = select i1 %or_ln487_3, i18 %select_ln487_79, i18 %trunc_ln491_96" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 72 'select' 'select_ln487_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_6)   --->   "%shl_ln491_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_80, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 73 'bitconcatenate' 'shl_ln491_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_6 = add i19 %shl_ln491_3, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 74 'add' 'add_ln491_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_6, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 75 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln491_97 = trunc i19 %add_ln491_6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 76 'trunc' 'trunc_ln491_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_6, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 77 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%and_ln486_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_45, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 78 'bitconcatenate' 'and_ln486_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln486_4 = sext i35 %and_ln486_3" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 79 'sext' 'sext_ln486_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.02ns)   --->   "%sigmoid_39 = add i36 %sext_ln486_4, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 80 'add' 'sigmoid_39' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.02ns)   --->   "%icmp_ln487_4 = icmp_sgt  i36 %sigmoid_39, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 81 'icmp' 'icmp_ln487_4' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_8)   --->   "%tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_39, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 82 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_8)   --->   "%or_ln487_4 = or i1 %icmp_ln487_4, i1 %tmp_294" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 83 'or' 'or_ln487_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_8)   --->   "%select_ln487_81 = select i1 %icmp_ln487_4, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 84 'select' 'select_ln487_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_8)   --->   "%trunc_ln491_98 = trunc i36 %sigmoid_39" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 85 'trunc' 'trunc_ln491_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_8)   --->   "%select_ln487_82 = select i1 %or_ln487_4, i18 %select_ln487_81, i18 %trunc_ln491_98" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 86 'select' 'select_ln487_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_8)   --->   "%shl_ln491_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_82, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 87 'bitconcatenate' 'shl_ln491_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_8 = add i19 %shl_ln491_4, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 88 'add' 'add_ln491_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_8, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 89 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln491_99 = trunc i19 %add_ln491_8" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 90 'trunc' 'trunc_ln491_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_8, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 91 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%and_ln486_4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_46, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 92 'bitconcatenate' 'and_ln486_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln486_5 = sext i35 %and_ln486_4" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 93 'sext' 'sext_ln486_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.02ns)   --->   "%sigmoid_40 = add i36 %sext_ln486_5, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 94 'add' 'sigmoid_40' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.02ns)   --->   "%icmp_ln487_5 = icmp_sgt  i36 %sigmoid_40, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 95 'icmp' 'icmp_ln487_5' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_10)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_40, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 96 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_10)   --->   "%or_ln487_5 = or i1 %icmp_ln487_5, i1 %tmp_300" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 97 'or' 'or_ln487_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_10)   --->   "%select_ln487_83 = select i1 %icmp_ln487_5, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 98 'select' 'select_ln487_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_10)   --->   "%trunc_ln491_100 = trunc i36 %sigmoid_40" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 99 'trunc' 'trunc_ln491_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_10)   --->   "%select_ln487_84 = select i1 %or_ln487_5, i18 %select_ln487_83, i18 %trunc_ln491_100" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 100 'select' 'select_ln487_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_10)   --->   "%shl_ln491_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_84, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 101 'bitconcatenate' 'shl_ln491_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_10 = add i19 %shl_ln491_5, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 102 'add' 'add_ln491_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_10, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 103 'bitselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln491_101 = trunc i19 %add_ln491_10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 104 'trunc' 'trunc_ln491_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 105 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%and_ln486_5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_47, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 106 'bitconcatenate' 'and_ln486_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln486_6 = sext i35 %and_ln486_5" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 107 'sext' 'sext_ln486_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.02ns)   --->   "%sigmoid_41 = add i36 %sext_ln486_6, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 108 'add' 'sigmoid_41' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.02ns)   --->   "%icmp_ln487_6 = icmp_sgt  i36 %sigmoid_41, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 109 'icmp' 'icmp_ln487_6' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_12)   --->   "%tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_41, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 110 'bitselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_12)   --->   "%or_ln487_6 = or i1 %icmp_ln487_6, i1 %tmp_306" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 111 'or' 'or_ln487_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_12)   --->   "%select_ln487_85 = select i1 %icmp_ln487_6, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 112 'select' 'select_ln487_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_12)   --->   "%trunc_ln491_102 = trunc i36 %sigmoid_41" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 113 'trunc' 'trunc_ln491_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_12)   --->   "%select_ln487_86 = select i1 %or_ln487_6, i18 %select_ln487_85, i18 %trunc_ln491_102" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 114 'select' 'select_ln487_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_12)   --->   "%shl_ln491_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_86, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 115 'bitconcatenate' 'shl_ln491_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_12 = add i19 %shl_ln491_6, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 116 'add' 'add_ln491_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_12, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 117 'bitselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln491_103 = trunc i19 %add_ln491_12" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 118 'trunc' 'trunc_ln491_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_12, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 119 'bitselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%and_ln486_6 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_48, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 120 'bitconcatenate' 'and_ln486_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln486_7 = sext i35 %and_ln486_6" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 121 'sext' 'sext_ln486_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.02ns)   --->   "%sigmoid_42 = add i36 %sext_ln486_7, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 122 'add' 'sigmoid_42' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (1.02ns)   --->   "%icmp_ln487_7 = icmp_sgt  i36 %sigmoid_42, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 123 'icmp' 'icmp_ln487_7' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_14)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_42, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 124 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_14)   --->   "%or_ln487_7 = or i1 %icmp_ln487_7, i1 %tmp_312" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 125 'or' 'or_ln487_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_14)   --->   "%select_ln487_87 = select i1 %icmp_ln487_7, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 126 'select' 'select_ln487_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_14)   --->   "%trunc_ln491_104 = trunc i36 %sigmoid_42" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 127 'trunc' 'trunc_ln491_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_14)   --->   "%select_ln487_88 = select i1 %or_ln487_7, i18 %select_ln487_87, i18 %trunc_ln491_104" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 128 'select' 'select_ln487_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_14)   --->   "%shl_ln491_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_88, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 129 'bitconcatenate' 'shl_ln491_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_14 = add i19 %shl_ln491_7, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 130 'add' 'add_ln491_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_14, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 131 'bitselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln491_105 = trunc i19 %add_ln491_14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 132 'trunc' 'trunc_ln491_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_14, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 133 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%and_ln486_7 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_49, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 134 'bitconcatenate' 'and_ln486_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln486_8 = sext i35 %and_ln486_7" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 135 'sext' 'sext_ln486_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.02ns)   --->   "%sigmoid_43 = add i36 %sext_ln486_8, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 136 'add' 'sigmoid_43' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (1.02ns)   --->   "%icmp_ln487_8 = icmp_sgt  i36 %sigmoid_43, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 137 'icmp' 'icmp_ln487_8' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_16)   --->   "%tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_43, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 138 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_16)   --->   "%or_ln487_8 = or i1 %icmp_ln487_8, i1 %tmp_318" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 139 'or' 'or_ln487_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_16)   --->   "%select_ln487_89 = select i1 %icmp_ln487_8, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 140 'select' 'select_ln487_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_16)   --->   "%trunc_ln491_106 = trunc i36 %sigmoid_43" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 141 'trunc' 'trunc_ln491_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_16)   --->   "%select_ln487_90 = select i1 %or_ln487_8, i18 %select_ln487_89, i18 %trunc_ln491_106" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 142 'select' 'select_ln487_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_16)   --->   "%shl_ln491_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_90, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 143 'bitconcatenate' 'shl_ln491_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_16 = add i19 %shl_ln491_8, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 144 'add' 'add_ln491_16' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_16, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 145 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln491_107 = trunc i19 %add_ln491_16" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 146 'trunc' 'trunc_ln491_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_16, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 147 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%and_ln486_8 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_50, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 148 'bitconcatenate' 'and_ln486_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln486_9 = sext i35 %and_ln486_8" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 149 'sext' 'sext_ln486_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.02ns)   --->   "%sigmoid_44 = add i36 %sext_ln486_9, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 150 'add' 'sigmoid_44' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (1.02ns)   --->   "%icmp_ln487_9 = icmp_sgt  i36 %sigmoid_44, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 151 'icmp' 'icmp_ln487_9' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_18)   --->   "%tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_44, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 152 'bitselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_18)   --->   "%or_ln487_9 = or i1 %icmp_ln487_9, i1 %tmp_324" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 153 'or' 'or_ln487_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_18)   --->   "%select_ln487_91 = select i1 %icmp_ln487_9, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 154 'select' 'select_ln487_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_18)   --->   "%trunc_ln491_108 = trunc i36 %sigmoid_44" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 155 'trunc' 'trunc_ln491_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_18)   --->   "%select_ln487_92 = select i1 %or_ln487_9, i18 %select_ln487_91, i18 %trunc_ln491_108" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 156 'select' 'select_ln487_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_18)   --->   "%shl_ln491_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_92, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 157 'bitconcatenate' 'shl_ln491_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_18 = add i19 %shl_ln491_9, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 158 'add' 'add_ln491_18' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_18, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 159 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln491_109 = trunc i19 %add_ln491_18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 160 'trunc' 'trunc_ln491_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_18, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 161 'bitselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%and_ln486_9 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_51, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 162 'bitconcatenate' 'and_ln486_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln486_10 = sext i35 %and_ln486_9" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 163 'sext' 'sext_ln486_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.02ns)   --->   "%sigmoid_45 = add i36 %sext_ln486_10, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 164 'add' 'sigmoid_45' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (1.02ns)   --->   "%icmp_ln487_10 = icmp_sgt  i36 %sigmoid_45, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 165 'icmp' 'icmp_ln487_10' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_20)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_45, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 166 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_20)   --->   "%or_ln487_10 = or i1 %icmp_ln487_10, i1 %tmp_330" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 167 'or' 'or_ln487_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_20)   --->   "%select_ln487_93 = select i1 %icmp_ln487_10, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 168 'select' 'select_ln487_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_20)   --->   "%trunc_ln491_110 = trunc i36 %sigmoid_45" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 169 'trunc' 'trunc_ln491_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_20)   --->   "%select_ln487_94 = select i1 %or_ln487_10, i18 %select_ln487_93, i18 %trunc_ln491_110" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 170 'select' 'select_ln487_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_20)   --->   "%shl_ln491_10 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_94, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 171 'bitconcatenate' 'shl_ln491_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_20 = add i19 %shl_ln491_10, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 172 'add' 'add_ln491_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_20, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 173 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln491_111 = trunc i19 %add_ln491_20" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 174 'trunc' 'trunc_ln491_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_20, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 175 'bitselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%and_ln486_10 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_52, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 176 'bitconcatenate' 'and_ln486_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln486_11 = sext i35 %and_ln486_10" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 177 'sext' 'sext_ln486_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (1.02ns)   --->   "%sigmoid_46 = add i36 %sext_ln486_11, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 178 'add' 'sigmoid_46' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (1.02ns)   --->   "%icmp_ln487_11 = icmp_sgt  i36 %sigmoid_46, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 179 'icmp' 'icmp_ln487_11' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_22)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_46, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 180 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_22)   --->   "%or_ln487_11 = or i1 %icmp_ln487_11, i1 %tmp_336" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 181 'or' 'or_ln487_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_22)   --->   "%select_ln487_95 = select i1 %icmp_ln487_11, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 182 'select' 'select_ln487_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_22)   --->   "%trunc_ln491_112 = trunc i36 %sigmoid_46" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 183 'trunc' 'trunc_ln491_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_22)   --->   "%select_ln487_96 = select i1 %or_ln487_11, i18 %select_ln487_95, i18 %trunc_ln491_112" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 184 'select' 'select_ln487_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_22)   --->   "%shl_ln491_11 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_96, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 185 'bitconcatenate' 'shl_ln491_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_22 = add i19 %shl_ln491_11, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 186 'add' 'add_ln491_22' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_22, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 187 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln491_113 = trunc i19 %add_ln491_22" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 188 'trunc' 'trunc_ln491_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_22, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 189 'bitselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%and_ln486_11 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_53, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 190 'bitconcatenate' 'and_ln486_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln486_12 = sext i35 %and_ln486_11" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 191 'sext' 'sext_ln486_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (1.02ns)   --->   "%sigmoid_47 = add i36 %sext_ln486_12, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 192 'add' 'sigmoid_47' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (1.02ns)   --->   "%icmp_ln487_12 = icmp_sgt  i36 %sigmoid_47, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 193 'icmp' 'icmp_ln487_12' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_24)   --->   "%tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_47, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 194 'bitselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_24)   --->   "%or_ln487_12 = or i1 %icmp_ln487_12, i1 %tmp_342" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 195 'or' 'or_ln487_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_24)   --->   "%select_ln487_97 = select i1 %icmp_ln487_12, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 196 'select' 'select_ln487_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_24)   --->   "%trunc_ln491_114 = trunc i36 %sigmoid_47" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 197 'trunc' 'trunc_ln491_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_24)   --->   "%select_ln487_98 = select i1 %or_ln487_12, i18 %select_ln487_97, i18 %trunc_ln491_114" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 198 'select' 'select_ln487_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_24)   --->   "%shl_ln491_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_98, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 199 'bitconcatenate' 'shl_ln491_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_24 = add i19 %shl_ln491_12, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 200 'add' 'add_ln491_24' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_24, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 201 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln491_115 = trunc i19 %add_ln491_24" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 202 'trunc' 'trunc_ln491_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_24, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 203 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%and_ln486_12 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_54, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 204 'bitconcatenate' 'and_ln486_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln486_13 = sext i35 %and_ln486_12" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 205 'sext' 'sext_ln486_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (1.02ns)   --->   "%sigmoid_48 = add i36 %sext_ln486_13, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 206 'add' 'sigmoid_48' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (1.02ns)   --->   "%icmp_ln487_13 = icmp_sgt  i36 %sigmoid_48, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 207 'icmp' 'icmp_ln487_13' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_26)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_48, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 208 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_26)   --->   "%or_ln487_13 = or i1 %icmp_ln487_13, i1 %tmp_348" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 209 'or' 'or_ln487_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_26)   --->   "%select_ln487_99 = select i1 %icmp_ln487_13, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 210 'select' 'select_ln487_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_26)   --->   "%trunc_ln491_116 = trunc i36 %sigmoid_48" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 211 'trunc' 'trunc_ln491_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_26)   --->   "%select_ln487_100 = select i1 %or_ln487_13, i18 %select_ln487_99, i18 %trunc_ln491_116" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 212 'select' 'select_ln487_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_26)   --->   "%shl_ln491_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_100, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 213 'bitconcatenate' 'shl_ln491_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_26 = add i19 %shl_ln491_13, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 214 'add' 'add_ln491_26' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_26, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 215 'bitselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln491_117 = trunc i19 %add_ln491_26" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 216 'trunc' 'trunc_ln491_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_26, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 217 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%and_ln486_13 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_55, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 218 'bitconcatenate' 'and_ln486_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln486_14 = sext i35 %and_ln486_13" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 219 'sext' 'sext_ln486_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.02ns)   --->   "%sigmoid_49 = add i36 %sext_ln486_14, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 220 'add' 'sigmoid_49' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (1.02ns)   --->   "%icmp_ln487_14 = icmp_sgt  i36 %sigmoid_49, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 221 'icmp' 'icmp_ln487_14' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_28)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_49, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 222 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_28)   --->   "%or_ln487_14 = or i1 %icmp_ln487_14, i1 %tmp_354" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 223 'or' 'or_ln487_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_28)   --->   "%select_ln487_101 = select i1 %icmp_ln487_14, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 224 'select' 'select_ln487_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_28)   --->   "%trunc_ln491_118 = trunc i36 %sigmoid_49" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 225 'trunc' 'trunc_ln491_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_28)   --->   "%select_ln487_102 = select i1 %or_ln487_14, i18 %select_ln487_101, i18 %trunc_ln491_118" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 226 'select' 'select_ln487_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_28)   --->   "%shl_ln491_14 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_102, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 227 'bitconcatenate' 'shl_ln491_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_28 = add i19 %shl_ln491_14, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 228 'add' 'add_ln491_28' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_28, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 229 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln491_119 = trunc i19 %add_ln491_28" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 230 'trunc' 'trunc_ln491_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_28, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 231 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%and_ln486_14 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i34.i1, i34 %tmp_56, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 232 'bitconcatenate' 'and_ln486_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln486_15 = sext i35 %and_ln486_14" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 233 'sext' 'sext_ln486_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (1.02ns)   --->   "%sigmoid_50 = add i36 %sext_ln486_15, i36 65536" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 234 'add' 'sigmoid_50' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (1.02ns)   --->   "%icmp_ln487_15 = icmp_sgt  i36 %sigmoid_50, i36 131072" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 235 'icmp' 'icmp_ln487_15' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_30)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %sigmoid_50, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 236 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_30)   --->   "%or_ln487_15 = or i1 %icmp_ln487_15, i1 %tmp_360" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 237 'or' 'or_ln487_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_30)   --->   "%select_ln487_103 = select i1 %icmp_ln487_15, i18 131072, i18 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 238 'select' 'select_ln487_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_30)   --->   "%trunc_ln491_120 = trunc i36 %sigmoid_50" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 239 'trunc' 'trunc_ln491_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_30)   --->   "%select_ln487_104 = select i1 %or_ln487_15, i18 %select_ln487_103, i18 %trunc_ln491_120" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 240 'select' 'select_ln487_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_30)   --->   "%shl_ln491_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln487_104, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 241 'bitconcatenate' 'shl_ln491_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln491_30 = add i19 %shl_ln491_15, i19 393216" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 242 'add' 'add_ln491_30' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_30, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 243 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln491_121 = trunc i19 %add_ln491_30" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 244 'trunc' 'trunc_ln491_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_30, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 245 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.22>
ST_3 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_1)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 246 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_1)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 247 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_1)   --->   "%tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 248 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.77ns)   --->   "%icmp_ln491_2 = icmp_ne  i9 %trunc_ln491_91, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 249 'icmp' 'icmp_ln491_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_1)   --->   "%or_ln491 = or i1 %tmp_272, i1 %icmp_ln491_2" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 250 'or' 'or_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_1)   --->   "%and_ln491 = and i1 %or_ln491, i1 %tmp_273" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 251 'and' 'and_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_1)   --->   "%zext_ln491 = zext i1 %and_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 252 'zext' 'zext_ln491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_1 = add i8 %trunc_ln, i8 %zext_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 253 'add' 'add_ln491_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_1, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 254 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_186)   --->   "%xor_ln491 = xor i1 %tmp_275, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 255 'xor' 'xor_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_3)   --->   "%xor_ln491_1 = xor i1 %tmp_274, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 256 'xor' 'xor_ln491_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_3)   --->   "%or_ln491_48 = or i1 %tmp_275, i1 %xor_ln491_1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 257 'or' 'or_ln491_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_186)   --->   "%and_ln491_1 = and i1 %tmp_271, i1 %xor_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 258 'and' 'and_ln491_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_186)   --->   "%and_ln491_2 = and i1 %and_ln491_1, i1 %tmp_274" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 259 'and' 'and_ln491_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_3)   --->   "%xor_ln491_4 = xor i1 %tmp_271, i1 %or_ln491_48" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 260 'xor' 'xor_ln491_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_3)   --->   "%xor_ln491_2 = xor i1 %xor_ln491_4, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 261 'xor' 'xor_ln491_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_3)   --->   "%or_ln491_1 = or i1 %tmp_275, i1 %xor_ln491_2" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 262 'or' 'or_ln491_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_3)   --->   "%xor_ln491_3 = xor i1 %tmp_271, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 263 'xor' 'xor_ln491_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_3 = and i1 %or_ln491_1, i1 %xor_ln491_3" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 264 'and' 'and_ln491_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_186)   --->   "%and_ln491_4 = and i1 %tmp_275, i1 %tmp_271" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 265 'and' 'and_ln491_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_186)   --->   "%or_ln491_49 = or i1 %and_ln491_2, i1 %and_ln491_4" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 266 'or' 'or_ln491_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_186 = xor i1 %or_ln491_49, i1 %tmp_271" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 267 'xor' 'xor_ln491_186' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%select_ln491 = select i1 %and_ln491_3, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 268 'select' 'select_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%or_ln491_2 = or i1 %and_ln491_3, i1 %xor_ln491_186" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 269 'or' 'or_ln491_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data = select i1 %or_ln491_2, i8 %select_ln491, i8 %add_ln491_1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 270 'select' 'out_data' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_3)   --->   "%trunc_ln491_1 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_2, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 271 'partselect' 'trunc_ln491_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_3)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_2, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 272 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_3)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_2, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 273 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.77ns)   --->   "%icmp_ln491_7 = icmp_ne  i9 %trunc_ln491_93, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 274 'icmp' 'icmp_ln491_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_3)   --->   "%or_ln491_3 = or i1 %tmp_278, i1 %icmp_ln491_7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 275 'or' 'or_ln491_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_3)   --->   "%and_ln491_6 = and i1 %or_ln491_3, i1 %tmp_279" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 276 'and' 'and_ln491_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_3)   --->   "%zext_ln491_1 = zext i1 %and_ln491_6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 277 'zext' 'zext_ln491_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_3 = add i8 %trunc_ln491_1, i8 %zext_ln491_1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 278 'add' 'add_ln491_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_3, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 279 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_187)   --->   "%xor_ln491_5 = xor i1 %tmp_281, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 280 'xor' 'xor_ln491_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_9)   --->   "%xor_ln491_9 = xor i1 %tmp_280, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 281 'xor' 'xor_ln491_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_9)   --->   "%or_ln491_50 = or i1 %tmp_281, i1 %xor_ln491_9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 282 'or' 'or_ln491_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_187)   --->   "%and_ln491_7 = and i1 %tmp_277, i1 %xor_ln491_5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 283 'and' 'and_ln491_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_187)   --->   "%and_ln491_8 = and i1 %and_ln491_7, i1 %tmp_280" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 284 'and' 'and_ln491_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_9)   --->   "%xor_ln491_11 = xor i1 %tmp_277, i1 %or_ln491_50" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 285 'xor' 'xor_ln491_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_9)   --->   "%xor_ln491_7 = xor i1 %xor_ln491_11, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 286 'xor' 'xor_ln491_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_9)   --->   "%or_ln491_4 = or i1 %tmp_281, i1 %xor_ln491_7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 287 'or' 'or_ln491_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_9)   --->   "%xor_ln491_8 = xor i1 %tmp_277, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 288 'xor' 'xor_ln491_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_9 = and i1 %or_ln491_4, i1 %xor_ln491_8" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 289 'and' 'and_ln491_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_187)   --->   "%and_ln491_10 = and i1 %tmp_281, i1 %tmp_277" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 290 'and' 'and_ln491_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_187)   --->   "%or_ln491_51 = or i1 %and_ln491_8, i1 %and_ln491_10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 291 'or' 'or_ln491_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_187 = xor i1 %or_ln491_51, i1 %tmp_277" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 292 'xor' 'xor_ln491_187' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node out_data_19)   --->   "%select_ln491_2 = select i1 %and_ln491_9, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 293 'select' 'select_ln491_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node out_data_19)   --->   "%or_ln491_5 = or i1 %and_ln491_9, i1 %xor_ln491_187" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 294 'or' 'or_ln491_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_19 = select i1 %or_ln491_5, i8 %select_ln491_2, i8 %add_ln491_3" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 295 'select' 'out_data_19' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_5)   --->   "%trunc_ln491_2 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_4, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 296 'partselect' 'trunc_ln491_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_5)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_4, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 297 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_5)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_4, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 298 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.77ns)   --->   "%icmp_ln491_12 = icmp_ne  i9 %trunc_ln491_95, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 299 'icmp' 'icmp_ln491_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_5)   --->   "%or_ln491_6 = or i1 %tmp_284, i1 %icmp_ln491_12" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 300 'or' 'or_ln491_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_5)   --->   "%and_ln491_12 = and i1 %or_ln491_6, i1 %tmp_285" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 301 'and' 'and_ln491_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_5)   --->   "%zext_ln491_2 = zext i1 %and_ln491_12" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 302 'zext' 'zext_ln491_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_5 = add i8 %trunc_ln491_2, i8 %zext_ln491_2" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 303 'add' 'add_ln491_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_5, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 304 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_188)   --->   "%xor_ln491_10 = xor i1 %tmp_287, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 305 'xor' 'xor_ln491_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_15)   --->   "%xor_ln491_16 = xor i1 %tmp_286, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 306 'xor' 'xor_ln491_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_15)   --->   "%or_ln491_52 = or i1 %tmp_287, i1 %xor_ln491_16" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 307 'or' 'or_ln491_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_188)   --->   "%and_ln491_13 = and i1 %tmp_283, i1 %xor_ln491_10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 308 'and' 'and_ln491_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_188)   --->   "%and_ln491_14 = and i1 %and_ln491_13, i1 %tmp_286" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 309 'and' 'and_ln491_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_15)   --->   "%xor_ln491_19 = xor i1 %tmp_283, i1 %or_ln491_52" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 310 'xor' 'xor_ln491_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_15)   --->   "%xor_ln491_12 = xor i1 %xor_ln491_19, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 311 'xor' 'xor_ln491_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_15)   --->   "%or_ln491_7 = or i1 %tmp_287, i1 %xor_ln491_12" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 312 'or' 'or_ln491_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_15)   --->   "%xor_ln491_13 = xor i1 %tmp_283, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 313 'xor' 'xor_ln491_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_15 = and i1 %or_ln491_7, i1 %xor_ln491_13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 314 'and' 'and_ln491_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_188)   --->   "%and_ln491_16 = and i1 %tmp_287, i1 %tmp_283" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 315 'and' 'and_ln491_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_188)   --->   "%or_ln491_53 = or i1 %and_ln491_14, i1 %and_ln491_16" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 316 'or' 'or_ln491_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_188 = xor i1 %or_ln491_53, i1 %tmp_283" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 317 'xor' 'xor_ln491_188' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node out_data_20)   --->   "%select_ln491_4 = select i1 %and_ln491_15, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 318 'select' 'select_ln491_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node out_data_20)   --->   "%or_ln491_8 = or i1 %and_ln491_15, i1 %xor_ln491_188" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 319 'or' 'or_ln491_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_20 = select i1 %or_ln491_8, i8 %select_ln491_4, i8 %add_ln491_5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 320 'select' 'out_data_20' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_7)   --->   "%trunc_ln491_3 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_6, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 321 'partselect' 'trunc_ln491_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_7)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_6, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 322 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_7)   --->   "%tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_6, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 323 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.77ns)   --->   "%icmp_ln491_17 = icmp_ne  i9 %trunc_ln491_97, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 324 'icmp' 'icmp_ln491_17' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_7)   --->   "%or_ln491_9 = or i1 %tmp_290, i1 %icmp_ln491_17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 325 'or' 'or_ln491_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_7)   --->   "%and_ln491_18 = and i1 %or_ln491_9, i1 %tmp_291" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 326 'and' 'and_ln491_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_7)   --->   "%zext_ln491_3 = zext i1 %and_ln491_18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 327 'zext' 'zext_ln491_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_7 = add i8 %trunc_ln491_3, i8 %zext_ln491_3" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 328 'add' 'add_ln491_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_7, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 329 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_189)   --->   "%xor_ln491_15 = xor i1 %tmp_293, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 330 'xor' 'xor_ln491_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_21)   --->   "%xor_ln491_24 = xor i1 %tmp_292, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 331 'xor' 'xor_ln491_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_21)   --->   "%or_ln491_54 = or i1 %tmp_293, i1 %xor_ln491_24" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 332 'or' 'or_ln491_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_189)   --->   "%and_ln491_19 = and i1 %tmp_289, i1 %xor_ln491_15" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 333 'and' 'and_ln491_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_189)   --->   "%and_ln491_20 = and i1 %and_ln491_19, i1 %tmp_292" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 334 'and' 'and_ln491_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_21)   --->   "%xor_ln491_26 = xor i1 %tmp_289, i1 %or_ln491_54" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 335 'xor' 'xor_ln491_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_21)   --->   "%xor_ln491_17 = xor i1 %xor_ln491_26, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 336 'xor' 'xor_ln491_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_21)   --->   "%or_ln491_10 = or i1 %tmp_293, i1 %xor_ln491_17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 337 'or' 'or_ln491_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_21)   --->   "%xor_ln491_18 = xor i1 %tmp_289, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 338 'xor' 'xor_ln491_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_21 = and i1 %or_ln491_10, i1 %xor_ln491_18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 339 'and' 'and_ln491_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_189)   --->   "%and_ln491_22 = and i1 %tmp_293, i1 %tmp_289" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 340 'and' 'and_ln491_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_189)   --->   "%or_ln491_55 = or i1 %and_ln491_20, i1 %and_ln491_22" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 341 'or' 'or_ln491_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_189 = xor i1 %or_ln491_55, i1 %tmp_289" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 342 'xor' 'xor_ln491_189' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node out_data_21)   --->   "%select_ln491_6 = select i1 %and_ln491_21, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 343 'select' 'select_ln491_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node out_data_21)   --->   "%or_ln491_11 = or i1 %and_ln491_21, i1 %xor_ln491_189" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 344 'or' 'or_ln491_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_21 = select i1 %or_ln491_11, i8 %select_ln491_6, i8 %add_ln491_7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 345 'select' 'out_data_21' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_9)   --->   "%trunc_ln491_4 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_8, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 346 'partselect' 'trunc_ln491_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_9)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_8, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 347 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_9)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_8, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 348 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.77ns)   --->   "%icmp_ln491_22 = icmp_ne  i9 %trunc_ln491_99, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 349 'icmp' 'icmp_ln491_22' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_9)   --->   "%or_ln491_12 = or i1 %tmp_296, i1 %icmp_ln491_22" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 350 'or' 'or_ln491_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_9)   --->   "%and_ln491_24 = and i1 %or_ln491_12, i1 %tmp_297" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 351 'and' 'and_ln491_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_9)   --->   "%zext_ln491_4 = zext i1 %and_ln491_24" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 352 'zext' 'zext_ln491_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_9 = add i8 %trunc_ln491_4, i8 %zext_ln491_4" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 353 'add' 'add_ln491_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_9, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 354 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_190)   --->   "%xor_ln491_20 = xor i1 %tmp_299, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 355 'xor' 'xor_ln491_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_27)   --->   "%xor_ln491_31 = xor i1 %tmp_298, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 356 'xor' 'xor_ln491_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_27)   --->   "%or_ln491_56 = or i1 %tmp_299, i1 %xor_ln491_31" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 357 'or' 'or_ln491_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_190)   --->   "%and_ln491_25 = and i1 %tmp_295, i1 %xor_ln491_20" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 358 'and' 'and_ln491_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_190)   --->   "%and_ln491_26 = and i1 %and_ln491_25, i1 %tmp_298" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 359 'and' 'and_ln491_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_27)   --->   "%xor_ln491_34 = xor i1 %tmp_295, i1 %or_ln491_56" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 360 'xor' 'xor_ln491_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_27)   --->   "%xor_ln491_22 = xor i1 %xor_ln491_34, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 361 'xor' 'xor_ln491_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_27)   --->   "%or_ln491_13 = or i1 %tmp_299, i1 %xor_ln491_22" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 362 'or' 'or_ln491_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_27)   --->   "%xor_ln491_23 = xor i1 %tmp_295, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 363 'xor' 'xor_ln491_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_27 = and i1 %or_ln491_13, i1 %xor_ln491_23" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 364 'and' 'and_ln491_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_190)   --->   "%and_ln491_28 = and i1 %tmp_299, i1 %tmp_295" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 365 'and' 'and_ln491_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_190)   --->   "%or_ln491_57 = or i1 %and_ln491_26, i1 %and_ln491_28" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 366 'or' 'or_ln491_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_190 = xor i1 %or_ln491_57, i1 %tmp_295" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 367 'xor' 'xor_ln491_190' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node out_data_22)   --->   "%select_ln491_8 = select i1 %and_ln491_27, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 368 'select' 'select_ln491_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node out_data_22)   --->   "%or_ln491_14 = or i1 %and_ln491_27, i1 %xor_ln491_190" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 369 'or' 'or_ln491_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_22 = select i1 %or_ln491_14, i8 %select_ln491_8, i8 %add_ln491_9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 370 'select' 'out_data_22' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_11)   --->   "%trunc_ln491_5 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_10, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 371 'partselect' 'trunc_ln491_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_11)   --->   "%tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_10, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 372 'bitselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_11)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_10, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 373 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.77ns)   --->   "%icmp_ln491_27 = icmp_ne  i9 %trunc_ln491_101, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 374 'icmp' 'icmp_ln491_27' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_11)   --->   "%or_ln491_15 = or i1 %tmp_302, i1 %icmp_ln491_27" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 375 'or' 'or_ln491_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_11)   --->   "%and_ln491_30 = and i1 %or_ln491_15, i1 %tmp_303" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 376 'and' 'and_ln491_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_11)   --->   "%zext_ln491_5 = zext i1 %and_ln491_30" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 377 'zext' 'zext_ln491_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_11 = add i8 %trunc_ln491_5, i8 %zext_ln491_5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 378 'add' 'add_ln491_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_11, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 379 'bitselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_191)   --->   "%xor_ln491_25 = xor i1 %tmp_305, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 380 'xor' 'xor_ln491_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_33)   --->   "%xor_ln491_39 = xor i1 %tmp_304, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 381 'xor' 'xor_ln491_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_33)   --->   "%or_ln491_58 = or i1 %tmp_305, i1 %xor_ln491_39" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 382 'or' 'or_ln491_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_191)   --->   "%and_ln491_31 = and i1 %tmp_301, i1 %xor_ln491_25" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 383 'and' 'and_ln491_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_191)   --->   "%and_ln491_32 = and i1 %and_ln491_31, i1 %tmp_304" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 384 'and' 'and_ln491_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_33)   --->   "%xor_ln491_41 = xor i1 %tmp_301, i1 %or_ln491_58" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 385 'xor' 'xor_ln491_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_33)   --->   "%xor_ln491_27 = xor i1 %xor_ln491_41, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 386 'xor' 'xor_ln491_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_33)   --->   "%or_ln491_16 = or i1 %tmp_305, i1 %xor_ln491_27" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 387 'or' 'or_ln491_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_33)   --->   "%xor_ln491_28 = xor i1 %tmp_301, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 388 'xor' 'xor_ln491_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_33 = and i1 %or_ln491_16, i1 %xor_ln491_28" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 389 'and' 'and_ln491_33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_191)   --->   "%and_ln491_34 = and i1 %tmp_305, i1 %tmp_301" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 390 'and' 'and_ln491_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_191)   --->   "%or_ln491_59 = or i1 %and_ln491_32, i1 %and_ln491_34" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 391 'or' 'or_ln491_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_191 = xor i1 %or_ln491_59, i1 %tmp_301" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 392 'xor' 'xor_ln491_191' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node out_data_23)   --->   "%select_ln491_10 = select i1 %and_ln491_33, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 393 'select' 'select_ln491_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node out_data_23)   --->   "%or_ln491_17 = or i1 %and_ln491_33, i1 %xor_ln491_191" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 394 'or' 'or_ln491_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_23 = select i1 %or_ln491_17, i8 %select_ln491_10, i8 %add_ln491_11" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 395 'select' 'out_data_23' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_13)   --->   "%trunc_ln491_6 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_12, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 396 'partselect' 'trunc_ln491_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_13)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_12, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 397 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_13)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_12, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 398 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.77ns)   --->   "%icmp_ln491_32 = icmp_ne  i9 %trunc_ln491_103, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 399 'icmp' 'icmp_ln491_32' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_13)   --->   "%or_ln491_18 = or i1 %tmp_308, i1 %icmp_ln491_32" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 400 'or' 'or_ln491_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_13)   --->   "%and_ln491_36 = and i1 %or_ln491_18, i1 %tmp_309" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 401 'and' 'and_ln491_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_13)   --->   "%zext_ln491_6 = zext i1 %and_ln491_36" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 402 'zext' 'zext_ln491_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_13 = add i8 %trunc_ln491_6, i8 %zext_ln491_6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 403 'add' 'add_ln491_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_13, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 404 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_192)   --->   "%xor_ln491_30 = xor i1 %tmp_311, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 405 'xor' 'xor_ln491_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_39)   --->   "%xor_ln491_46 = xor i1 %tmp_310, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 406 'xor' 'xor_ln491_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_39)   --->   "%or_ln491_60 = or i1 %tmp_311, i1 %xor_ln491_46" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 407 'or' 'or_ln491_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_192)   --->   "%and_ln491_37 = and i1 %tmp_307, i1 %xor_ln491_30" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 408 'and' 'and_ln491_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_192)   --->   "%and_ln491_38 = and i1 %and_ln491_37, i1 %tmp_310" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 409 'and' 'and_ln491_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_39)   --->   "%xor_ln491_49 = xor i1 %tmp_307, i1 %or_ln491_60" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 410 'xor' 'xor_ln491_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_39)   --->   "%xor_ln491_32 = xor i1 %xor_ln491_49, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 411 'xor' 'xor_ln491_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_39)   --->   "%or_ln491_19 = or i1 %tmp_311, i1 %xor_ln491_32" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 412 'or' 'or_ln491_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_39)   --->   "%xor_ln491_33 = xor i1 %tmp_307, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 413 'xor' 'xor_ln491_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_39 = and i1 %or_ln491_19, i1 %xor_ln491_33" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 414 'and' 'and_ln491_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_192)   --->   "%and_ln491_40 = and i1 %tmp_311, i1 %tmp_307" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 415 'and' 'and_ln491_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_192)   --->   "%or_ln491_61 = or i1 %and_ln491_38, i1 %and_ln491_40" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 416 'or' 'or_ln491_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_192 = xor i1 %or_ln491_61, i1 %tmp_307" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 417 'xor' 'xor_ln491_192' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node out_data_24)   --->   "%select_ln491_12 = select i1 %and_ln491_39, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 418 'select' 'select_ln491_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node out_data_24)   --->   "%or_ln491_20 = or i1 %and_ln491_39, i1 %xor_ln491_192" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 419 'or' 'or_ln491_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_24 = select i1 %or_ln491_20, i8 %select_ln491_12, i8 %add_ln491_13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 420 'select' 'out_data_24' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_15)   --->   "%trunc_ln491_7 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_14, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 421 'partselect' 'trunc_ln491_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_15)   --->   "%tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_14, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 422 'bitselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_15)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_14, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 423 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.77ns)   --->   "%icmp_ln491 = icmp_ne  i9 %trunc_ln491_105, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 424 'icmp' 'icmp_ln491' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_15)   --->   "%or_ln491_21 = or i1 %tmp_314, i1 %icmp_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 425 'or' 'or_ln491_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_15)   --->   "%and_ln491_42 = and i1 %or_ln491_21, i1 %tmp_315" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 426 'and' 'and_ln491_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_15)   --->   "%zext_ln491_7 = zext i1 %and_ln491_42" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 427 'zext' 'zext_ln491_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_15 = add i8 %trunc_ln491_7, i8 %zext_ln491_7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 428 'add' 'add_ln491_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_15, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 429 'bitselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_193)   --->   "%xor_ln491_35 = xor i1 %tmp_317, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 430 'xor' 'xor_ln491_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_45)   --->   "%xor_ln491_54 = xor i1 %tmp_316, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 431 'xor' 'xor_ln491_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_45)   --->   "%or_ln491_62 = or i1 %tmp_317, i1 %xor_ln491_54" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 432 'or' 'or_ln491_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_193)   --->   "%and_ln491_43 = and i1 %tmp_313, i1 %xor_ln491_35" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 433 'and' 'and_ln491_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_193)   --->   "%and_ln491_44 = and i1 %and_ln491_43, i1 %tmp_316" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 434 'and' 'and_ln491_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_45)   --->   "%xor_ln491_56 = xor i1 %tmp_313, i1 %or_ln491_62" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 435 'xor' 'xor_ln491_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_45)   --->   "%xor_ln491_37 = xor i1 %xor_ln491_56, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 436 'xor' 'xor_ln491_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_45)   --->   "%or_ln491_22 = or i1 %tmp_317, i1 %xor_ln491_37" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 437 'or' 'or_ln491_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_45)   --->   "%xor_ln491_38 = xor i1 %tmp_313, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 438 'xor' 'xor_ln491_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_45 = and i1 %or_ln491_22, i1 %xor_ln491_38" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 439 'and' 'and_ln491_45' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_193)   --->   "%and_ln491_46 = and i1 %tmp_317, i1 %tmp_313" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 440 'and' 'and_ln491_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_193)   --->   "%or_ln491_63 = or i1 %and_ln491_44, i1 %and_ln491_46" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 441 'or' 'or_ln491_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_193 = xor i1 %or_ln491_63, i1 %tmp_313" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 442 'xor' 'xor_ln491_193' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node out_data_25)   --->   "%select_ln491_14 = select i1 %and_ln491_45, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 443 'select' 'select_ln491_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node out_data_25)   --->   "%or_ln491_23 = or i1 %and_ln491_45, i1 %xor_ln491_193" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 444 'or' 'or_ln491_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_25 = select i1 %or_ln491_23, i8 %select_ln491_14, i8 %add_ln491_15" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 445 'select' 'out_data_25' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_17)   --->   "%trunc_ln491_8 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_16, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 446 'partselect' 'trunc_ln491_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_17)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_16, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 447 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_17)   --->   "%tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_16, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 448 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.77ns)   --->   "%icmp_ln491_36 = icmp_ne  i9 %trunc_ln491_107, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 449 'icmp' 'icmp_ln491_36' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_17)   --->   "%or_ln491_24 = or i1 %tmp_320, i1 %icmp_ln491_36" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 450 'or' 'or_ln491_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_17)   --->   "%and_ln491_48 = and i1 %or_ln491_24, i1 %tmp_321" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 451 'and' 'and_ln491_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_17)   --->   "%zext_ln491_8 = zext i1 %and_ln491_48" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 452 'zext' 'zext_ln491_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_17 = add i8 %trunc_ln491_8, i8 %zext_ln491_8" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 453 'add' 'add_ln491_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_17, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 454 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_194)   --->   "%xor_ln491_40 = xor i1 %tmp_323, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 455 'xor' 'xor_ln491_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_51)   --->   "%xor_ln491_61 = xor i1 %tmp_322, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 456 'xor' 'xor_ln491_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_51)   --->   "%or_ln491_64 = or i1 %tmp_323, i1 %xor_ln491_61" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 457 'or' 'or_ln491_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_194)   --->   "%and_ln491_49 = and i1 %tmp_319, i1 %xor_ln491_40" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 458 'and' 'and_ln491_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_194)   --->   "%and_ln491_50 = and i1 %and_ln491_49, i1 %tmp_322" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 459 'and' 'and_ln491_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_51)   --->   "%xor_ln491_64 = xor i1 %tmp_319, i1 %or_ln491_64" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 460 'xor' 'xor_ln491_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_51)   --->   "%xor_ln491_42 = xor i1 %xor_ln491_64, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 461 'xor' 'xor_ln491_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_51)   --->   "%or_ln491_25 = or i1 %tmp_323, i1 %xor_ln491_42" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 462 'or' 'or_ln491_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_51)   --->   "%xor_ln491_43 = xor i1 %tmp_319, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 463 'xor' 'xor_ln491_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_51 = and i1 %or_ln491_25, i1 %xor_ln491_43" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 464 'and' 'and_ln491_51' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_194)   --->   "%and_ln491_52 = and i1 %tmp_323, i1 %tmp_319" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 465 'and' 'and_ln491_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_194)   --->   "%or_ln491_65 = or i1 %and_ln491_50, i1 %and_ln491_52" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 466 'or' 'or_ln491_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_194 = xor i1 %or_ln491_65, i1 %tmp_319" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 467 'xor' 'xor_ln491_194' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_17)   --->   "%select_ln491_16 = select i1 %and_ln491_51, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 468 'select' 'select_ln491_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_17)   --->   "%or_ln491_26 = or i1 %and_ln491_51, i1 %xor_ln491_194" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 469 'or' 'or_ln491_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_17 = select i1 %or_ln491_26, i8 %select_ln491_16, i8 %add_ln491_17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 470 'select' 'select_ln491_17' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_19)   --->   "%trunc_ln491_9 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_18, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 471 'partselect' 'trunc_ln491_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_19)   --->   "%tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_18, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 472 'bitselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_19)   --->   "%tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_18, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 473 'bitselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.77ns)   --->   "%icmp_ln491_37 = icmp_ne  i9 %trunc_ln491_109, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 474 'icmp' 'icmp_ln491_37' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_19)   --->   "%or_ln491_27 = or i1 %tmp_326, i1 %icmp_ln491_37" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 475 'or' 'or_ln491_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_19)   --->   "%and_ln491_54 = and i1 %or_ln491_27, i1 %tmp_327" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 476 'and' 'and_ln491_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_19)   --->   "%zext_ln491_9 = zext i1 %and_ln491_54" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 477 'zext' 'zext_ln491_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_19 = add i8 %trunc_ln491_9, i8 %zext_ln491_9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 478 'add' 'add_ln491_19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_19, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 479 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_195)   --->   "%xor_ln491_45 = xor i1 %tmp_329, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 480 'xor' 'xor_ln491_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_57)   --->   "%xor_ln491_69 = xor i1 %tmp_328, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 481 'xor' 'xor_ln491_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_57)   --->   "%or_ln491_66 = or i1 %tmp_329, i1 %xor_ln491_69" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 482 'or' 'or_ln491_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_195)   --->   "%and_ln491_55 = and i1 %tmp_325, i1 %xor_ln491_45" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 483 'and' 'and_ln491_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_195)   --->   "%and_ln491_56 = and i1 %and_ln491_55, i1 %tmp_328" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 484 'and' 'and_ln491_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_57)   --->   "%xor_ln491_71 = xor i1 %tmp_325, i1 %or_ln491_66" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 485 'xor' 'xor_ln491_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_57)   --->   "%xor_ln491_47 = xor i1 %xor_ln491_71, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 486 'xor' 'xor_ln491_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_57)   --->   "%or_ln491_28 = or i1 %tmp_329, i1 %xor_ln491_47" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 487 'or' 'or_ln491_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_57)   --->   "%xor_ln491_48 = xor i1 %tmp_325, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 488 'xor' 'xor_ln491_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_57 = and i1 %or_ln491_28, i1 %xor_ln491_48" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 489 'and' 'and_ln491_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_195)   --->   "%and_ln491_58 = and i1 %tmp_329, i1 %tmp_325" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 490 'and' 'and_ln491_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_195)   --->   "%or_ln491_67 = or i1 %and_ln491_56, i1 %and_ln491_58" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 491 'or' 'or_ln491_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 492 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_195 = xor i1 %or_ln491_67, i1 %tmp_325" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 492 'xor' 'xor_ln491_195' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_19)   --->   "%select_ln491_18 = select i1 %and_ln491_57, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 493 'select' 'select_ln491_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_19)   --->   "%or_ln491_29 = or i1 %and_ln491_57, i1 %xor_ln491_195" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 494 'or' 'or_ln491_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_19 = select i1 %or_ln491_29, i8 %select_ln491_18, i8 %add_ln491_19" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 495 'select' 'select_ln491_19' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_21)   --->   "%trunc_ln491_10 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_20, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 496 'partselect' 'trunc_ln491_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_21)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_20, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 497 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_21)   --->   "%tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_20, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 498 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.77ns)   --->   "%icmp_ln491_38 = icmp_ne  i9 %trunc_ln491_111, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 499 'icmp' 'icmp_ln491_38' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_21)   --->   "%or_ln491_30 = or i1 %tmp_332, i1 %icmp_ln491_38" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 500 'or' 'or_ln491_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_21)   --->   "%and_ln491_60 = and i1 %or_ln491_30, i1 %tmp_333" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 501 'and' 'and_ln491_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_21)   --->   "%zext_ln491_10 = zext i1 %and_ln491_60" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 502 'zext' 'zext_ln491_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_21 = add i8 %trunc_ln491_10, i8 %zext_ln491_10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 503 'add' 'add_ln491_21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_21, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 504 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_196)   --->   "%xor_ln491_50 = xor i1 %tmp_335, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 505 'xor' 'xor_ln491_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_63)   --->   "%xor_ln491_76 = xor i1 %tmp_334, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 506 'xor' 'xor_ln491_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_63)   --->   "%or_ln491_68 = or i1 %tmp_335, i1 %xor_ln491_76" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 507 'or' 'or_ln491_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_196)   --->   "%and_ln491_61 = and i1 %tmp_331, i1 %xor_ln491_50" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 508 'and' 'and_ln491_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_196)   --->   "%and_ln491_62 = and i1 %and_ln491_61, i1 %tmp_334" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 509 'and' 'and_ln491_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_63)   --->   "%xor_ln491_79 = xor i1 %tmp_331, i1 %or_ln491_68" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 510 'xor' 'xor_ln491_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_63)   --->   "%xor_ln491_52 = xor i1 %xor_ln491_79, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 511 'xor' 'xor_ln491_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_63)   --->   "%or_ln491_31 = or i1 %tmp_335, i1 %xor_ln491_52" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 512 'or' 'or_ln491_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_63)   --->   "%xor_ln491_53 = xor i1 %tmp_331, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 513 'xor' 'xor_ln491_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_63 = and i1 %or_ln491_31, i1 %xor_ln491_53" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 514 'and' 'and_ln491_63' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_196)   --->   "%and_ln491_64 = and i1 %tmp_335, i1 %tmp_331" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 515 'and' 'and_ln491_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_196)   --->   "%or_ln491_69 = or i1 %and_ln491_62, i1 %and_ln491_64" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 516 'or' 'or_ln491_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 517 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_196 = xor i1 %or_ln491_69, i1 %tmp_331" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 517 'xor' 'xor_ln491_196' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_21)   --->   "%select_ln491_20 = select i1 %and_ln491_63, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 518 'select' 'select_ln491_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_21)   --->   "%or_ln491_32 = or i1 %and_ln491_63, i1 %xor_ln491_196" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 519 'or' 'or_ln491_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_21 = select i1 %or_ln491_32, i8 %select_ln491_20, i8 %add_ln491_21" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 520 'select' 'select_ln491_21' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_23)   --->   "%trunc_ln491_11 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_22, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 521 'partselect' 'trunc_ln491_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_23)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_22, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 522 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_23)   --->   "%tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_22, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 523 'bitselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.77ns)   --->   "%icmp_ln491_39 = icmp_ne  i9 %trunc_ln491_113, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 524 'icmp' 'icmp_ln491_39' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_23)   --->   "%or_ln491_33 = or i1 %tmp_338, i1 %icmp_ln491_39" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 525 'or' 'or_ln491_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_23)   --->   "%and_ln491_66 = and i1 %or_ln491_33, i1 %tmp_339" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 526 'and' 'and_ln491_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_23)   --->   "%zext_ln491_11 = zext i1 %and_ln491_66" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 527 'zext' 'zext_ln491_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_23 = add i8 %trunc_ln491_11, i8 %zext_ln491_11" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 528 'add' 'add_ln491_23' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_23, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 529 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_197)   --->   "%xor_ln491_55 = xor i1 %tmp_341, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 530 'xor' 'xor_ln491_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_69)   --->   "%xor_ln491_81 = xor i1 %tmp_340, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 531 'xor' 'xor_ln491_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_69)   --->   "%or_ln491_70 = or i1 %tmp_341, i1 %xor_ln491_81" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 532 'or' 'or_ln491_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_197)   --->   "%and_ln491_67 = and i1 %tmp_337, i1 %xor_ln491_55" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 533 'and' 'and_ln491_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_197)   --->   "%and_ln491_68 = and i1 %and_ln491_67, i1 %tmp_340" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 534 'and' 'and_ln491_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_69)   --->   "%xor_ln491_82 = xor i1 %tmp_337, i1 %or_ln491_70" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 535 'xor' 'xor_ln491_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_69)   --->   "%xor_ln491_57 = xor i1 %xor_ln491_82, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 536 'xor' 'xor_ln491_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_69)   --->   "%or_ln491_34 = or i1 %tmp_341, i1 %xor_ln491_57" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 537 'or' 'or_ln491_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_69)   --->   "%xor_ln491_58 = xor i1 %tmp_337, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 538 'xor' 'xor_ln491_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_69 = and i1 %or_ln491_34, i1 %xor_ln491_58" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 539 'and' 'and_ln491_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_197)   --->   "%and_ln491_70 = and i1 %tmp_341, i1 %tmp_337" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 540 'and' 'and_ln491_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_197)   --->   "%or_ln491_71 = or i1 %and_ln491_68, i1 %and_ln491_70" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 541 'or' 'or_ln491_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 542 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_197 = xor i1 %or_ln491_71, i1 %tmp_337" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 542 'xor' 'xor_ln491_197' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_23)   --->   "%select_ln491_22 = select i1 %and_ln491_69, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 543 'select' 'select_ln491_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_23)   --->   "%or_ln491_35 = or i1 %and_ln491_69, i1 %xor_ln491_197" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 544 'or' 'or_ln491_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 545 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_23 = select i1 %or_ln491_35, i8 %select_ln491_22, i8 %add_ln491_23" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 545 'select' 'select_ln491_23' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_25)   --->   "%trunc_ln491_12 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_24, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 546 'partselect' 'trunc_ln491_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_25)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_24, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 547 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_25)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_24, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 548 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.77ns)   --->   "%icmp_ln491_40 = icmp_ne  i9 %trunc_ln491_115, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 549 'icmp' 'icmp_ln491_40' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_25)   --->   "%or_ln491_36 = or i1 %tmp_344, i1 %icmp_ln491_40" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 550 'or' 'or_ln491_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_25)   --->   "%and_ln491_72 = and i1 %or_ln491_36, i1 %tmp_345" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 551 'and' 'and_ln491_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_25)   --->   "%zext_ln491_12 = zext i1 %and_ln491_72" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 552 'zext' 'zext_ln491_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_25 = add i8 %trunc_ln491_12, i8 %zext_ln491_12" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 553 'add' 'add_ln491_25' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_25, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 554 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_198)   --->   "%xor_ln491_60 = xor i1 %tmp_347, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 555 'xor' 'xor_ln491_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_75)   --->   "%xor_ln491_84 = xor i1 %tmp_346, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 556 'xor' 'xor_ln491_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_75)   --->   "%or_ln491_72 = or i1 %tmp_347, i1 %xor_ln491_84" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 557 'or' 'or_ln491_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_198)   --->   "%and_ln491_73 = and i1 %tmp_343, i1 %xor_ln491_60" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 558 'and' 'and_ln491_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_198)   --->   "%and_ln491_74 = and i1 %and_ln491_73, i1 %tmp_346" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 559 'and' 'and_ln491_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_75)   --->   "%xor_ln491_85 = xor i1 %tmp_343, i1 %or_ln491_72" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 560 'xor' 'xor_ln491_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_75)   --->   "%xor_ln491_62 = xor i1 %xor_ln491_85, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 561 'xor' 'xor_ln491_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_75)   --->   "%or_ln491_37 = or i1 %tmp_347, i1 %xor_ln491_62" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 562 'or' 'or_ln491_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_75)   --->   "%xor_ln491_63 = xor i1 %tmp_343, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 563 'xor' 'xor_ln491_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_75 = and i1 %or_ln491_37, i1 %xor_ln491_63" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 564 'and' 'and_ln491_75' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_198)   --->   "%and_ln491_76 = and i1 %tmp_347, i1 %tmp_343" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 565 'and' 'and_ln491_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_198)   --->   "%or_ln491_73 = or i1 %and_ln491_74, i1 %and_ln491_76" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 566 'or' 'or_ln491_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_198 = xor i1 %or_ln491_73, i1 %tmp_343" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 567 'xor' 'xor_ln491_198' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_25)   --->   "%select_ln491_24 = select i1 %and_ln491_75, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 568 'select' 'select_ln491_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_25)   --->   "%or_ln491_38 = or i1 %and_ln491_75, i1 %xor_ln491_198" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 569 'or' 'or_ln491_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 570 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_25 = select i1 %or_ln491_38, i8 %select_ln491_24, i8 %add_ln491_25" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 570 'select' 'select_ln491_25' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_27)   --->   "%trunc_ln491_13 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_26, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 571 'partselect' 'trunc_ln491_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_27)   --->   "%tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_26, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 572 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_27)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_26, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 573 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.77ns)   --->   "%icmp_ln491_41 = icmp_ne  i9 %trunc_ln491_117, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 574 'icmp' 'icmp_ln491_41' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_27)   --->   "%or_ln491_39 = or i1 %tmp_350, i1 %icmp_ln491_41" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 575 'or' 'or_ln491_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_27)   --->   "%and_ln491_78 = and i1 %or_ln491_39, i1 %tmp_351" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 576 'and' 'and_ln491_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_27)   --->   "%zext_ln491_13 = zext i1 %and_ln491_78" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 577 'zext' 'zext_ln491_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 578 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_27 = add i8 %trunc_ln491_13, i8 %zext_ln491_13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 578 'add' 'add_ln491_27' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_27, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 579 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_199)   --->   "%xor_ln491_65 = xor i1 %tmp_353, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 580 'xor' 'xor_ln491_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_81)   --->   "%xor_ln491_87 = xor i1 %tmp_352, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 581 'xor' 'xor_ln491_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_81)   --->   "%or_ln491_74 = or i1 %tmp_353, i1 %xor_ln491_87" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 582 'or' 'or_ln491_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_199)   --->   "%and_ln491_79 = and i1 %tmp_349, i1 %xor_ln491_65" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 583 'and' 'and_ln491_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_199)   --->   "%and_ln491_80 = and i1 %and_ln491_79, i1 %tmp_352" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 584 'and' 'and_ln491_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_81)   --->   "%xor_ln491_88 = xor i1 %tmp_349, i1 %or_ln491_74" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 585 'xor' 'xor_ln491_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_81)   --->   "%xor_ln491_67 = xor i1 %xor_ln491_88, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 586 'xor' 'xor_ln491_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_81)   --->   "%or_ln491_40 = or i1 %tmp_353, i1 %xor_ln491_67" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 587 'or' 'or_ln491_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_81)   --->   "%xor_ln491_68 = xor i1 %tmp_349, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 588 'xor' 'xor_ln491_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 589 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_81 = and i1 %or_ln491_40, i1 %xor_ln491_68" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 589 'and' 'and_ln491_81' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_199)   --->   "%and_ln491_82 = and i1 %tmp_353, i1 %tmp_349" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 590 'and' 'and_ln491_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_199)   --->   "%or_ln491_75 = or i1 %and_ln491_80, i1 %and_ln491_82" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 591 'or' 'or_ln491_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 592 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_199 = xor i1 %or_ln491_75, i1 %tmp_349" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 592 'xor' 'xor_ln491_199' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_27)   --->   "%select_ln491_26 = select i1 %and_ln491_81, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 593 'select' 'select_ln491_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_27)   --->   "%or_ln491_41 = or i1 %and_ln491_81, i1 %xor_ln491_199" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 594 'or' 'or_ln491_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 595 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_27 = select i1 %or_ln491_41, i8 %select_ln491_26, i8 %add_ln491_27" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 595 'select' 'select_ln491_27' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_29)   --->   "%trunc_ln491_14 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_28, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 596 'partselect' 'trunc_ln491_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_29)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_28, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 597 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_29)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_28, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 598 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 599 [1/1] (0.77ns)   --->   "%icmp_ln491_42 = icmp_ne  i9 %trunc_ln491_119, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 599 'icmp' 'icmp_ln491_42' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_29)   --->   "%or_ln491_42 = or i1 %tmp_356, i1 %icmp_ln491_42" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 600 'or' 'or_ln491_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_29)   --->   "%and_ln491_84 = and i1 %or_ln491_42, i1 %tmp_357" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 601 'and' 'and_ln491_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_29)   --->   "%zext_ln491_14 = zext i1 %and_ln491_84" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 602 'zext' 'zext_ln491_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 603 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_29 = add i8 %trunc_ln491_14, i8 %zext_ln491_14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 603 'add' 'add_ln491_29' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_29, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 604 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_200)   --->   "%xor_ln491_70 = xor i1 %tmp_359, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 605 'xor' 'xor_ln491_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_87)   --->   "%xor_ln491_90 = xor i1 %tmp_358, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 606 'xor' 'xor_ln491_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_87)   --->   "%or_ln491_76 = or i1 %tmp_359, i1 %xor_ln491_90" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 607 'or' 'or_ln491_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_200)   --->   "%and_ln491_85 = and i1 %tmp_355, i1 %xor_ln491_70" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 608 'and' 'and_ln491_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_200)   --->   "%and_ln491_86 = and i1 %and_ln491_85, i1 %tmp_358" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 609 'and' 'and_ln491_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_87)   --->   "%xor_ln491_91 = xor i1 %tmp_355, i1 %or_ln491_76" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 610 'xor' 'xor_ln491_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_87)   --->   "%xor_ln491_72 = xor i1 %xor_ln491_91, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 611 'xor' 'xor_ln491_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_87)   --->   "%or_ln491_43 = or i1 %tmp_359, i1 %xor_ln491_72" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 612 'or' 'or_ln491_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_87)   --->   "%xor_ln491_73 = xor i1 %tmp_355, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 613 'xor' 'xor_ln491_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_87 = and i1 %or_ln491_43, i1 %xor_ln491_73" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 614 'and' 'and_ln491_87' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_200)   --->   "%and_ln491_88 = and i1 %tmp_359, i1 %tmp_355" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 615 'and' 'and_ln491_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_200)   --->   "%or_ln491_77 = or i1 %and_ln491_86, i1 %and_ln491_88" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 616 'or' 'or_ln491_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 617 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_200 = xor i1 %or_ln491_77, i1 %tmp_355" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 617 'xor' 'xor_ln491_200' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_29)   --->   "%select_ln491_28 = select i1 %and_ln491_87, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 618 'select' 'select_ln491_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_29)   --->   "%or_ln491_44 = or i1 %and_ln491_87, i1 %xor_ln491_200" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 619 'or' 'or_ln491_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 620 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_29 = select i1 %or_ln491_44, i8 %select_ln491_28, i8 %add_ln491_29" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 620 'select' 'select_ln491_29' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_31)   --->   "%trunc_ln491_15 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln491_30, i32 10, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 621 'partselect' 'trunc_ln491_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_31)   --->   "%tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_30, i32 10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 622 'bitselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_31)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln491_30, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 623 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.77ns)   --->   "%icmp_ln491_43 = icmp_ne  i9 %trunc_ln491_121, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 624 'icmp' 'icmp_ln491_43' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_31)   --->   "%or_ln491_45 = or i1 %tmp_362, i1 %icmp_ln491_43" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 625 'or' 'or_ln491_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_31)   --->   "%and_ln491_90 = and i1 %or_ln491_45, i1 %tmp_363" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 626 'and' 'and_ln491_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_31)   --->   "%zext_ln491_15 = zext i1 %and_ln491_90" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 627 'zext' 'zext_ln491_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_31 = add i8 %trunc_ln491_15, i8 %zext_ln491_15" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 628 'add' 'add_ln491_31' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_31, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 629 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_201)   --->   "%xor_ln491_75 = xor i1 %tmp_365, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 630 'xor' 'xor_ln491_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_93)   --->   "%xor_ln491_93 = xor i1 %tmp_364, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 631 'xor' 'xor_ln491_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_93)   --->   "%or_ln491_78 = or i1 %tmp_365, i1 %xor_ln491_93" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 632 'or' 'or_ln491_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_201)   --->   "%and_ln491_91 = and i1 %tmp_361, i1 %xor_ln491_75" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 633 'and' 'and_ln491_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_201)   --->   "%and_ln491_92 = and i1 %and_ln491_91, i1 %tmp_364" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 634 'and' 'and_ln491_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_93)   --->   "%xor_ln491_94 = xor i1 %tmp_361, i1 %or_ln491_78" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 635 'xor' 'xor_ln491_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_93)   --->   "%xor_ln491_77 = xor i1 %xor_ln491_94, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 636 'xor' 'xor_ln491_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_93)   --->   "%or_ln491_46 = or i1 %tmp_365, i1 %xor_ln491_77" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 637 'or' 'or_ln491_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_93)   --->   "%xor_ln491_78 = xor i1 %tmp_361, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 638 'xor' 'xor_ln491_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_93 = and i1 %or_ln491_46, i1 %xor_ln491_78" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 639 'and' 'and_ln491_93' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_201)   --->   "%and_ln491_94 = and i1 %tmp_365, i1 %tmp_361" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 640 'and' 'and_ln491_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_201)   --->   "%or_ln491_79 = or i1 %and_ln491_92, i1 %and_ln491_94" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 641 'or' 'or_ln491_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 642 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_201 = xor i1 %or_ln491_79, i1 %tmp_361" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 642 'xor' 'xor_ln491_201' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_31)   --->   "%select_ln491_30 = select i1 %and_ln491_93, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 643 'select' 'select_ln491_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_31)   --->   "%or_ln491_47 = or i1 %and_ln491_93, i1 %xor_ln491_201" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 644 'or' 'or_ln491_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 645 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_31 = select i1 %or_ln491_47, i8 %select_ln491_30, i8 %add_ln491_31" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 645 'select' 'select_ln491_31' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 646 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer14_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 646 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 647 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i544 %layer13_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 647 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 648 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln491_31, i8 %select_ln491_29, i8 %select_ln491_27, i8 %select_ln491_25, i8 %select_ln491_23, i8 %select_ln491_21, i8 %select_ln491_19, i8 %select_ln491_17, i8 %out_data_25, i8 %out_data_24, i8 %out_data_23, i8 %out_data_22, i8 %out_data_21, i8 %out_data_20, i8 %out_data_19, i8 %out_data" [firmware/nnet_utils/nnet_activation_stream.h:494]   --->   Operation 648 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 649 [1/1] (1.82ns)   --->   "%write_ln494 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer14_out, i128 %p_s" [firmware/nnet_utils/nnet_activation_stream.h:494]   --->   Operation 649 'write' 'write_ln494' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 1> <FIFO>
ST_4 : Operation 650 [1/1] (0.00ns)   --->   "%ret_ln496 = ret" [firmware/nnet_utils/nnet_activation_stream.h:496]   --->   Operation 650 'ret' 'ret_ln496' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.825ns
The critical path consists of the following:
	fifo read operation ('layer13_out_read', firmware/nnet_utils/nnet_activation_stream.h:479) on port 'layer13_out' (firmware/nnet_utils/nnet_activation_stream.h:479) [5]  (1.825 ns)

 <State 2>: 2.931ns
The critical path consists of the following:
	'add' operation 36 bit ('sigmoid', firmware/nnet_utils/nnet_activation_stream.h:486) [9]  (1.023 ns)
	'icmp' operation 1 bit ('icmp_ln487', firmware/nnet_utils/nnet_activation_stream.h:487) [10]  (1.025 ns)
	'or' operation 1 bit ('or_ln487', firmware/nnet_utils/nnet_activation_stream.h:487) [12]  (0.000 ns)
	'select' operation 18 bit ('select_ln487_74', firmware/nnet_utils/nnet_activation_stream.h:487) [15]  (0.000 ns)
	'add' operation 19 bit ('add_ln491', firmware/nnet_utils/nnet_activation_stream.h:491) [17]  (0.884 ns)

 <State 3>: 2.221ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln491_2', firmware/nnet_utils/nnet_activation_stream.h:491) [23]  (0.776 ns)
	'or' operation 1 bit ('or_ln491', firmware/nnet_utils/nnet_activation_stream.h:491) [25]  (0.000 ns)
	'and' operation 1 bit ('and_ln491', firmware/nnet_utils/nnet_activation_stream.h:491) [26]  (0.000 ns)
	'add' operation 8 bit ('add_ln491_1', firmware/nnet_utils/nnet_activation_stream.h:491) [28]  (0.765 ns)
	'and' operation 1 bit ('and_ln491_4', firmware/nnet_utils/nnet_activation_stream.h:491) [40]  (0.000 ns)
	'or' operation 1 bit ('or_ln491_49', firmware/nnet_utils/nnet_activation_stream.h:491) [41]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln491_186', firmware/nnet_utils/nnet_activation_stream.h:491) [42]  (0.287 ns)
	'or' operation 1 bit ('or_ln491_2', firmware/nnet_utils/nnet_activation_stream.h:491) [44]  (0.000 ns)
	'select' operation 8 bit ('out_data', firmware/nnet_utils/nnet_activation_stream.h:491) [45]  (0.393 ns)

 <State 4>: 1.825ns
The critical path consists of the following:
	fifo write operation ('write_ln494', firmware/nnet_utils/nnet_activation_stream.h:494) on port 'layer14_out' (firmware/nnet_utils/nnet_activation_stream.h:494) [647]  (1.825 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
