Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 27 23:59:30 2023
| Host         : Arnav-G15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sys_top_timing_summary_routed.rpt -pb sys_top_timing_summary_routed.pb -rpx sys_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sys_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       48          
TIMING-20  Warning           Non-clocked latch                                                 18          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (167)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (136)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (42)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (167)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl_inst/data_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: clk_div_128_inst/clk_divider_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: musiccode_top_inst/mucodec_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: musiccode_top_inst/mucodec_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: musiccode_top_inst/mucodec_inst/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: musiccode_top_inst/mucodec_inst/note_byte_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: musiccode_top_inst/mucodec_inst/note_byte_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: musiccode_top_inst/mucodec_inst/note_byte_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: musiccode_top_inst/mucodec_inst/note_byte_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: musiccode_top_inst/mucodec_inst/note_byte_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: musiccode_top_inst/mucodec_inst/note_byte_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: musiccode_top_inst/symb_det_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: musiccode_top_inst/symb_det_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: musiccode_top_inst/symb_det_inst/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: musiccode_top_inst/uart_inst/state_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: musiccode_top_inst/uart_inst/wen_buffer_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (136)
--------------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (42)
-------------------------------
 There are 42 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.714        0.000                      0                   69        0.031        0.000                      0                   69        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_100m                  {0.000 5.000}      10.000          100.000         
  clk_12288k_clk_wiz_0    {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_12288k_clk_wiz_0_1  {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0_1    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100m                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_12288k_clk_wiz_0         77.714        0.000                      0                   69        0.214        0.000                      0                   69       40.190        0.000                       0                    44  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_12288k_clk_wiz_0_1       77.725        0.000                      0                   69        0.214        0.000                      0                   69       40.190        0.000                       0                    44  
  clkfbout_clk_wiz_0_1                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12288k_clk_wiz_0_1  clk_12288k_clk_wiz_0         77.714        0.000                      0                   69        0.031        0.000                      0                   69  
clk_12288k_clk_wiz_0    clk_12288k_clk_wiz_0_1       77.714        0.000                      0                   69        0.031        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                                                  
(none)                  clk_12288k_clk_wiz_0                            
(none)                  clk_12288k_clk_wiz_0_1                          
(none)                  clkfbout_clk_wiz_0                              
(none)                  clkfbout_clk_wiz_0_1                            
(none)                                          clk_12288k_clk_wiz_0    
(none)                                          clk_12288k_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100m
  To Clock:  clk_100m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0
  To Clock:  clk_12288k_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.714ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.870ns (27.227%)  route 2.325ns (72.773%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           1.013     1.770    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.152     1.922 r  adc_ctrl_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.382     2.305    adc_ctrl_inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.578    80.467    
                         clock uncertainty           -0.184    80.283    
    SLICE_X1Y23          FDCE (Setup_fdce_C_D)       -0.264    80.019    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         80.019    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 77.714    

Slack (MET) :             77.826ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.842ns (26.949%)  route 2.282ns (73.051%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.663     1.420    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.690     2.234    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.184    80.265    
    SLICE_X4Y25          FDRE (Setup_fdre_C_CE)      -0.205    80.060    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                         80.060    
                         arrival time                          -2.234    
  -------------------------------------------------------------------
                         slack                                 77.826    

Slack (MET) :             77.861ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.842ns (27.113%)  route 2.264ns (72.887%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.666     2.215    adc_ctrl_inst/dshift
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
                         clock pessimism              0.578    80.465    
                         clock uncertainty           -0.184    80.281    
    SLICE_X1Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.076    adc_ctrl_inst/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         80.076    
                         arrival time                          -2.215    
  -------------------------------------------------------------------
                         slack                                 77.861    

Slack (MET) :             77.990ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.184    80.305    
    SLICE_X1Y23          FDPE (Setup_fdpe_C_CE)      -0.205    80.100    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         80.100    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 77.990    

Slack (MET) :             77.990ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.184    80.305    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    80.100    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         80.100    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 77.990    

Slack (MET) :             77.990ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.184    80.305    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    80.100    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         80.100    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 77.990    

Slack (MET) :             77.990ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.184    80.305    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    80.100    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         80.100    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 77.990    

Slack (MET) :             78.003ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.842ns (28.566%)  route 2.106ns (71.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.508     2.057    adc_ctrl_inst/dshift
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.184    80.265    
    SLICE_X5Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.060    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                         80.060    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 78.003    

Slack (MET) :             78.003ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.842ns (28.566%)  route 2.106ns (71.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.508     2.057    adc_ctrl_inst/dshift
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.184    80.265    
    SLICE_X5Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.060    adc_ctrl_inst/data_i_reg[11]
  -------------------------------------------------------------------
                         required time                         80.060    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 78.003    

Slack (MET) :             78.003ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.842ns (28.566%)  route 2.106ns (71.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.508     2.057    adc_ctrl_inst/dshift
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.184    80.265    
    SLICE_X5Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.060    adc_ctrl_inst/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         80.060    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 78.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.112%)  route 0.122ns (48.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.122    -0.351    adc_ctrl_inst/data_i[9]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[9]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.023    -0.565    adc_ctrl_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.283%)  route 0.132ns (50.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.342    adc_ctrl_inst/data_i[8]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[8]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.018    -0.570    adc_ctrl_inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.386%)  route 0.137ns (51.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.337    adc_ctrl_inst/data_i[7]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.021    -0.567    adc_ctrl_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.515%)  route 0.176ns (55.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X3Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/data_i_reg[4]/Q
                         net (fo=2, routed)           0.176    -0.283    adc_ctrl_inst/data_i[4]
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
                         clock pessimism              0.274    -0.567    
    SLICE_X5Y24          FDCE (Hold_fdce_C_D)         0.047    -0.520    adc_ctrl_inst/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[7]/Q
                         net (fo=2, routed)           0.131    -0.343    adc_ctrl_inst/data_i[7]
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X5Y24          FDCE (Hold_fdce_C_D)         0.017    -0.584    adc_ctrl_inst/data_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.367%)  route 0.184ns (56.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X3Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/data_i_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.274    adc_ctrl_inst/data_i[4]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
                         clock pessimism              0.274    -0.567    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.047    -0.520    adc_ctrl_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.153%)  route 0.117ns (47.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.356    adc_ctrl_inst/data_i[9]
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X5Y24          FDCE (Hold_fdce_C_D)        -0.007    -0.608    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.421%)  route 0.217ns (60.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  adc_ctrl_inst/data_i_reg[11]/Q
                         net (fo=1, routed)           0.217    -0.244    adc_ctrl_inst/data_i[11]
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.274    -0.567    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.070    -0.497    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.975%)  route 0.182ns (49.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.182    -0.274    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y23          LUT5 (Prop_lut5_I3_O)        0.048    -0.226 r  adc_ctrl_inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    adc_ctrl_inst/plusOp__0[4]
    SLICE_X0Y23          FDCE                                         r  adc_ctrl_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.851    -0.839    adc_ctrl_inst/CLK
    SLICE_X0Y23          FDCE                                         r  adc_ctrl_inst/cnt_reg[4]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105    -0.480    adc_ctrl_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.774%)  route 0.189ns (57.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/data_i_reg[0]/Q
                         net (fo=2, routed)           0.189    -0.270    adc_ctrl_inst/data_i[0]
    SLICE_X2Y24          FDRE                                         r  adc_ctrl_inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X2Y24          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.059    -0.527    adc_ctrl_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288k_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0_1
  To Clock:  clk_12288k_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.725ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.870ns (27.227%)  route 2.325ns (72.773%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           1.013     1.770    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.152     1.922 r  adc_ctrl_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.382     2.305    adc_ctrl_inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.578    80.467    
                         clock uncertainty           -0.173    80.294    
    SLICE_X1Y23          FDCE (Setup_fdce_C_D)       -0.264    80.030    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         80.030    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 77.725    

Slack (MET) :             77.837ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.842ns (26.949%)  route 2.282ns (73.051%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.663     1.420    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.690     2.234    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.173    80.276    
    SLICE_X4Y25          FDRE (Setup_fdre_C_CE)      -0.205    80.071    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                         80.071    
                         arrival time                          -2.234    
  -------------------------------------------------------------------
                         slack                                 77.837    

Slack (MET) :             77.872ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.842ns (27.113%)  route 2.264ns (72.887%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.666     2.215    adc_ctrl_inst/dshift
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
                         clock pessimism              0.578    80.465    
                         clock uncertainty           -0.173    80.292    
    SLICE_X1Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.087    adc_ctrl_inst/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         80.087    
                         arrival time                          -2.215    
  -------------------------------------------------------------------
                         slack                                 77.872    

Slack (MET) :             78.001ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.173    80.316    
    SLICE_X1Y23          FDPE (Setup_fdpe_C_CE)      -0.205    80.111    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         80.111    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 78.001    

Slack (MET) :             78.001ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.173    80.316    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    80.111    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         80.111    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 78.001    

Slack (MET) :             78.001ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.173    80.316    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    80.111    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         80.111    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 78.001    

Slack (MET) :             78.001ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.173    80.316    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    80.111    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         80.111    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 78.001    

Slack (MET) :             78.014ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.842ns (28.566%)  route 2.106ns (71.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.508     2.057    adc_ctrl_inst/dshift
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.173    80.276    
    SLICE_X5Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.071    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                         80.071    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 78.014    

Slack (MET) :             78.014ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.842ns (28.566%)  route 2.106ns (71.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.508     2.057    adc_ctrl_inst/dshift
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.173    80.276    
    SLICE_X5Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.071    adc_ctrl_inst/data_i_reg[11]
  -------------------------------------------------------------------
                         required time                         80.071    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 78.014    

Slack (MET) :             78.014ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.842ns (28.566%)  route 2.106ns (71.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.508     2.057    adc_ctrl_inst/dshift
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.173    80.276    
    SLICE_X5Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.071    adc_ctrl_inst/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         80.071    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 78.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.112%)  route 0.122ns (48.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.122    -0.351    adc_ctrl_inst/data_i[9]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[9]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.023    -0.565    adc_ctrl_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.283%)  route 0.132ns (50.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.342    adc_ctrl_inst/data_i[8]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[8]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.018    -0.570    adc_ctrl_inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.386%)  route 0.137ns (51.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.337    adc_ctrl_inst/data_i[7]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.021    -0.567    adc_ctrl_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.515%)  route 0.176ns (55.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X3Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/data_i_reg[4]/Q
                         net (fo=2, routed)           0.176    -0.283    adc_ctrl_inst/data_i[4]
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
                         clock pessimism              0.274    -0.567    
    SLICE_X5Y24          FDCE (Hold_fdce_C_D)         0.047    -0.520    adc_ctrl_inst/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[7]/Q
                         net (fo=2, routed)           0.131    -0.343    adc_ctrl_inst/data_i[7]
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X5Y24          FDCE (Hold_fdce_C_D)         0.017    -0.584    adc_ctrl_inst/data_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.367%)  route 0.184ns (56.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X3Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/data_i_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.274    adc_ctrl_inst/data_i[4]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
                         clock pessimism              0.274    -0.567    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.047    -0.520    adc_ctrl_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.153%)  route 0.117ns (47.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.356    adc_ctrl_inst/data_i[9]
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X5Y24          FDCE (Hold_fdce_C_D)        -0.007    -0.608    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.421%)  route 0.217ns (60.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  adc_ctrl_inst/data_i_reg[11]/Q
                         net (fo=1, routed)           0.217    -0.244    adc_ctrl_inst/data_i[11]
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.274    -0.567    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.070    -0.497    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.975%)  route 0.182ns (49.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.182    -0.274    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y23          LUT5 (Prop_lut5_I3_O)        0.048    -0.226 r  adc_ctrl_inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    adc_ctrl_inst/plusOp__0[4]
    SLICE_X0Y23          FDCE                                         r  adc_ctrl_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.851    -0.839    adc_ctrl_inst/CLK
    SLICE_X0Y23          FDCE                                         r  adc_ctrl_inst/cnt_reg[4]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105    -0.480    adc_ctrl_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.774%)  route 0.189ns (57.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/data_i_reg[0]/Q
                         net (fo=2, routed)           0.189    -0.270    adc_ctrl_inst/data_i[0]
    SLICE_X2Y24          FDRE                                         r  adc_ctrl_inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X2Y24          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.059    -0.527    adc_ctrl_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288k_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.380      80.380     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X1Y23      adc_ctrl_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.690      40.190     SLICE_X0Y22      adc_ctrl_inst/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0_1
  To Clock:  clk_12288k_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.714ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.870ns (27.227%)  route 2.325ns (72.773%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           1.013     1.770    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.152     1.922 r  adc_ctrl_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.382     2.305    adc_ctrl_inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.578    80.467    
                         clock uncertainty           -0.184    80.283    
    SLICE_X1Y23          FDCE (Setup_fdce_C_D)       -0.264    80.019    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         80.019    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 77.714    

Slack (MET) :             77.826ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.842ns (26.949%)  route 2.282ns (73.051%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.663     1.420    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.690     2.234    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.184    80.265    
    SLICE_X4Y25          FDRE (Setup_fdre_C_CE)      -0.205    80.060    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                         80.060    
                         arrival time                          -2.234    
  -------------------------------------------------------------------
                         slack                                 77.826    

Slack (MET) :             77.861ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.842ns (27.113%)  route 2.264ns (72.887%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.666     2.215    adc_ctrl_inst/dshift
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
                         clock pessimism              0.578    80.465    
                         clock uncertainty           -0.184    80.281    
    SLICE_X1Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.076    adc_ctrl_inst/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         80.076    
                         arrival time                          -2.215    
  -------------------------------------------------------------------
                         slack                                 77.861    

Slack (MET) :             77.990ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.184    80.305    
    SLICE_X1Y23          FDPE (Setup_fdpe_C_CE)      -0.205    80.100    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         80.100    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 77.990    

Slack (MET) :             77.990ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.184    80.305    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    80.100    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         80.100    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 77.990    

Slack (MET) :             77.990ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.184    80.305    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    80.100    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         80.100    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 77.990    

Slack (MET) :             77.990ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.184    80.305    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    80.100    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         80.100    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 77.990    

Slack (MET) :             78.003ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.842ns (28.566%)  route 2.106ns (71.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.508     2.057    adc_ctrl_inst/dshift
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.184    80.265    
    SLICE_X5Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.060    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                         80.060    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 78.003    

Slack (MET) :             78.003ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.842ns (28.566%)  route 2.106ns (71.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.508     2.057    adc_ctrl_inst/dshift
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.184    80.265    
    SLICE_X5Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.060    adc_ctrl_inst/data_i_reg[11]
  -------------------------------------------------------------------
                         required time                         80.060    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 78.003    

Slack (MET) :             78.003ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0 rise@81.380ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.842ns (28.566%)  route 2.106ns (71.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.508     2.057    adc_ctrl_inst/dshift
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.184    80.265    
    SLICE_X5Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.060    adc_ctrl_inst/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         80.060    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 78.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.112%)  route 0.122ns (48.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.122    -0.351    adc_ctrl_inst/data_i[9]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[9]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.184    -0.404    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.023    -0.381    adc_ctrl_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.283%)  route 0.132ns (50.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.342    adc_ctrl_inst/data_i[8]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[8]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.184    -0.404    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.018    -0.386    adc_ctrl_inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.386%)  route 0.137ns (51.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.337    adc_ctrl_inst/data_i[7]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.184    -0.404    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.021    -0.383    adc_ctrl_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.515%)  route 0.176ns (55.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X3Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/data_i_reg[4]/Q
                         net (fo=2, routed)           0.176    -0.283    adc_ctrl_inst/data_i[4]
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
                         clock pessimism              0.274    -0.567    
                         clock uncertainty            0.184    -0.383    
    SLICE_X5Y24          FDCE (Hold_fdce_C_D)         0.047    -0.336    adc_ctrl_inst/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[7]/Q
                         net (fo=2, routed)           0.131    -0.343    adc_ctrl_inst/data_i[7]
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.184    -0.417    
    SLICE_X5Y24          FDCE (Hold_fdce_C_D)         0.017    -0.400    adc_ctrl_inst/data_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.367%)  route 0.184ns (56.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X3Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/data_i_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.274    adc_ctrl_inst/data_i[4]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
                         clock pessimism              0.274    -0.567    
                         clock uncertainty            0.184    -0.383    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.047    -0.336    adc_ctrl_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.153%)  route 0.117ns (47.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.356    adc_ctrl_inst/data_i[9]
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.184    -0.417    
    SLICE_X5Y24          FDCE (Hold_fdce_C_D)        -0.007    -0.424    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.421%)  route 0.217ns (60.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  adc_ctrl_inst/data_i_reg[11]/Q
                         net (fo=1, routed)           0.217    -0.244    adc_ctrl_inst/data_i[11]
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.274    -0.567    
                         clock uncertainty            0.184    -0.383    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.070    -0.313    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.975%)  route 0.182ns (49.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.182    -0.274    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y23          LUT5 (Prop_lut5_I3_O)        0.048    -0.226 r  adc_ctrl_inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    adc_ctrl_inst/plusOp__0[4]
    SLICE_X0Y23          FDCE                                         r  adc_ctrl_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.851    -0.839    adc_ctrl_inst/CLK
    SLICE_X0Y23          FDCE                                         r  adc_ctrl_inst/cnt_reg[4]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.184    -0.401    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105    -0.296    adc_ctrl_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0 rise@0.000ns - clk_12288k_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.774%)  route 0.189ns (57.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/data_i_reg[0]/Q
                         net (fo=2, routed)           0.189    -0.270    adc_ctrl_inst/data_i[0]
    SLICE_X2Y24          FDRE                                         r  adc_ctrl_inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X2Y24          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.184    -0.402    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.059    -0.343    adc_ctrl_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288k_clk_wiz_0
  To Clock:  clk_12288k_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.714ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.870ns (27.227%)  route 2.325ns (72.773%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           1.013     1.770    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.152     1.922 r  adc_ctrl_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.382     2.305    adc_ctrl_inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.578    80.467    
                         clock uncertainty           -0.184    80.283    
    SLICE_X1Y23          FDCE (Setup_fdce_C_D)       -0.264    80.019    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         80.019    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                 77.714    

Slack (MET) :             77.826ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.842ns (26.949%)  route 2.282ns (73.051%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 f  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 f  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.663     1.420    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  adc_ctrl_inst/data[11]_i_1/O
                         net (fo=12, routed)          0.690     2.234    adc_ctrl_inst/data[11]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.184    80.265    
    SLICE_X4Y25          FDRE (Setup_fdre_C_CE)      -0.205    80.060    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                         80.060    
                         arrival time                          -2.234    
  -------------------------------------------------------------------
                         slack                                 77.826    

Slack (MET) :             77.861ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.842ns (27.113%)  route 2.264ns (72.887%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 79.887 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.666     2.215    adc_ctrl_inst/dshift
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    79.887    adc_ctrl_inst/CLK
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
                         clock pessimism              0.578    80.465    
                         clock uncertainty           -0.184    80.281    
    SLICE_X1Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.076    adc_ctrl_inst/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         80.076    
                         arrival time                          -2.215    
  -------------------------------------------------------------------
                         slack                                 77.861    

Slack (MET) :             77.990ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.184    80.305    
    SLICE_X1Y23          FDPE (Setup_fdpe_C_CE)      -0.205    80.100    adc_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         80.100    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 77.990    

Slack (MET) :             77.990ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.184    80.305    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    80.100    adc_ctrl_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         80.100    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 77.990    

Slack (MET) :             77.990ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.184    80.305    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    80.100    adc_ctrl_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         80.100    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 77.990    

Slack (MET) :             77.990ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.839ns (27.955%)  route 2.162ns (72.045%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 79.889 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 r  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.701     0.228    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.296     0.524 r  adc_ctrl_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.804     1.328    adc_ctrl_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124     1.452 r  adc_ctrl_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.658     2.110    adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    79.889    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.600    80.489    
                         clock uncertainty           -0.184    80.305    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    80.100    adc_ctrl_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         80.100    
                         arrival time                          -2.110    
  -------------------------------------------------------------------
                         slack                                 77.990    

Slack (MET) :             78.003ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.842ns (28.566%)  route 2.106ns (71.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.508     2.057    adc_ctrl_inst/dshift
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.184    80.265    
    SLICE_X5Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.060    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                         80.060    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 78.003    

Slack (MET) :             78.003ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.842ns (28.566%)  route 2.106ns (71.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.508     2.057    adc_ctrl_inst/dshift
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.184    80.265    
    SLICE_X5Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.060    adc_ctrl_inst/data_i_reg[11]
  -------------------------------------------------------------------
                         required time                         80.060    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 78.003    

Slack (MET) :             78.003ns  (required time - arrival time)
  Source:                 adc_ctrl_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_12288k_clk_wiz_0_1 rise@81.380ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.842ns (28.566%)  route 2.106ns (71.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 79.885 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.621    -0.891    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  adc_ctrl_inst/cnt_reg[1]/Q
                         net (fo=8, routed)           0.930     0.458    adc_ctrl_inst/cnt_reg[1]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.299     0.757 r  adc_ctrl_inst/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.668     1.425    adc_ctrl_inst/FSM_onehot_state[2]_i_2_n_0
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.124     1.549 r  adc_ctrl_inst/data_i[11]_i_1/O
                         net (fo=12, routed)          0.508     2.057    adc_ctrl_inst/dshift
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    W5                                                0.000    81.380 r  clk_100m (IN)
                         net (fo=0)                   0.000    81.380    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.768 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.930    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.713 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    78.294    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.385 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    79.885    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
                         clock pessimism              0.564    80.449    
                         clock uncertainty           -0.184    80.265    
    SLICE_X5Y24          FDCE (Setup_fdce_C_CE)      -0.205    80.060    adc_ctrl_inst/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         80.060    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 78.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.112%)  route 0.122ns (48.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.122    -0.351    adc_ctrl_inst/data_i[9]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[9]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.184    -0.404    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.023    -0.381    adc_ctrl_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.283%)  route 0.132ns (50.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[8]/Q
                         net (fo=2, routed)           0.132    -0.342    adc_ctrl_inst/data_i[8]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[8]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.184    -0.404    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.018    -0.386    adc_ctrl_inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.386%)  route 0.137ns (51.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[7]/Q
                         net (fo=2, routed)           0.137    -0.337    adc_ctrl_inst/data_i[7]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.184    -0.404    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.021    -0.383    adc_ctrl_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.515%)  route 0.176ns (55.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X3Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/data_i_reg[4]/Q
                         net (fo=2, routed)           0.176    -0.283    adc_ctrl_inst/data_i[4]
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[5]/C
                         clock pessimism              0.274    -0.567    
                         clock uncertainty            0.184    -0.383    
    SLICE_X5Y24          FDCE (Hold_fdce_C_D)         0.047    -0.336    adc_ctrl_inst/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[7]/Q
                         net (fo=2, routed)           0.131    -0.343    adc_ctrl_inst/data_i[7]
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[8]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.184    -0.417    
    SLICE_X5Y24          FDCE (Hold_fdce_C_D)         0.017    -0.400    adc_ctrl_inst/data_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.367%)  route 0.184ns (56.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X3Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/data_i_reg[4]/Q
                         net (fo=2, routed)           0.184    -0.274    adc_ctrl_inst/data_i[4]
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C
                         clock pessimism              0.274    -0.567    
                         clock uncertainty            0.184    -0.383    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.047    -0.336    adc_ctrl_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.153%)  route 0.117ns (47.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  adc_ctrl_inst/data_i_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.356    adc_ctrl_inst/data_i[9]
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.184    -0.417    
    SLICE_X5Y24          FDCE (Hold_fdce_C_D)        -0.007    -0.424    adc_ctrl_inst/data_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.421%)  route 0.217ns (60.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.580    -0.601    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  adc_ctrl_inst/data_i_reg[11]/Q
                         net (fo=1, routed)           0.217    -0.244    adc_ctrl_inst/data_i[11]
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.848    -0.842    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C
                         clock pessimism              0.274    -0.567    
                         clock uncertainty            0.184    -0.383    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.070    -0.313    adc_ctrl_inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.975%)  route 0.182ns (49.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.596    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  adc_ctrl_inst/cnt_reg[2]/Q
                         net (fo=7, routed)           0.182    -0.274    adc_ctrl_inst/cnt_reg[2]
    SLICE_X0Y23          LUT5 (Prop_lut5_I3_O)        0.048    -0.226 r  adc_ctrl_inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    adc_ctrl_inst/plusOp__0[4]
    SLICE_X0Y23          FDCE                                         r  adc_ctrl_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.851    -0.839    adc_ctrl_inst/CLK
    SLICE_X0Y23          FDCE                                         r  adc_ctrl_inst/cnt_reg[4]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.184    -0.401    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105    -0.296    adc_ctrl_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 adc_ctrl_inst/data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            adc_ctrl_inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_12288k_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288k_clk_wiz_0_1 rise@0.000ns - clk_12288k_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.774%)  route 0.189ns (57.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.582    -0.599    adc_ctrl_inst/CLK
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  adc_ctrl_inst/data_i_reg[0]/Q
                         net (fo=2, routed)           0.189    -0.270    adc_ctrl_inst/data_i[0]
    SLICE_X2Y24          FDRE                                         r  adc_ctrl_inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X2Y24          FDRE                                         r  adc_ctrl_inst/data_reg[0]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.184    -0.402    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.059    -0.343    adc_ctrl_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.074    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 musiccode_top_inst/uart_inst/bit_seq_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.687ns  (logic 4.360ns (40.795%)  route 6.327ns (59.205%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE                         0.000     0.000 r  musiccode_top_inst/uart_inst/bit_seq_reg[2]/C
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  musiccode_top_inst/uart_inst/bit_seq_reg[2]/Q
                         net (fo=7, routed)           1.071     1.490    musiccode_top_inst/uart_inst/bit_seq[2]
    SLICE_X5Y31          LUT3 (Prop_lut3_I2_O)        0.299     1.789 f  musiccode_top_inst/uart_inst/sout_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.822     2.612    musiccode_top_inst/uart_inst/sout_OBUF_inst_i_2_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.124     2.736 r  musiccode_top_inst/uart_inst/sout_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.434     7.169    sout_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    10.687 r  sout_OBUF_inst/O
                         net (fo=0)                   0.000    10.687    sout
    A18                                                               r  sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 musiccode_top_inst/mucodec_inst/note_order_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.937ns  (logic 4.023ns (57.993%)  route 2.914ns (42.007%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE                         0.000     0.000 r  musiccode_top_inst/mucodec_inst/note_order_reg/C
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  musiccode_top_inst/mucodec_inst/note_order_reg/Q
                         net (fo=5, routed)           2.914     3.432    led_busy_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.937 r  led_busy_OBUF_inst/O
                         net (fo=0)                   0.000     6.937    led_busy
    U16                                                               r  led_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            musiccode_top_inst/uart_inst/baud_timer_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.938ns  (logic 1.595ns (26.868%)  route 4.342ns (73.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.004     4.446    musiccode_top_inst/symb_det_inst/clr_IBUF
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.154     4.600 r  musiccode_top_inst/symb_det_inst/note_clk_counter[3]_i_1/O
                         net (fo=21, routed)          1.338     5.938    musiccode_top_inst/uart_inst/E[0]
    SLICE_X4Y33          FDRE                                         r  musiccode_top_inst/uart_inst/baud_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            musiccode_top_inst/uart_inst/baud_timer_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.938ns  (logic 1.595ns (26.868%)  route 4.342ns (73.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.004     4.446    musiccode_top_inst/symb_det_inst/clr_IBUF
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.154     4.600 r  musiccode_top_inst/symb_det_inst/note_clk_counter[3]_i_1/O
                         net (fo=21, routed)          1.338     5.938    musiccode_top_inst/uart_inst/E[0]
    SLICE_X4Y33          FDRE                                         r  musiccode_top_inst/uart_inst/baud_timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            musiccode_top_inst/uart_inst/baud_timer_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.938ns  (logic 1.595ns (26.868%)  route 4.342ns (73.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.004     4.446    musiccode_top_inst/symb_det_inst/clr_IBUF
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.154     4.600 r  musiccode_top_inst/symb_det_inst/note_clk_counter[3]_i_1/O
                         net (fo=21, routed)          1.338     5.938    musiccode_top_inst/uart_inst/E[0]
    SLICE_X4Y33          FDRE                                         r  musiccode_top_inst/uart_inst/baud_timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            musiccode_top_inst/uart_inst/baud_timer_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.938ns  (logic 1.595ns (26.868%)  route 4.342ns (73.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.004     4.446    musiccode_top_inst/symb_det_inst/clr_IBUF
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.154     4.600 r  musiccode_top_inst/symb_det_inst/note_clk_counter[3]_i_1/O
                         net (fo=21, routed)          1.338     5.938    musiccode_top_inst/uart_inst/E[0]
    SLICE_X4Y33          FDRE                                         r  musiccode_top_inst/uart_inst/baud_timer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            musiccode_top_inst/symb_det_inst/note_clk_counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.714ns  (logic 1.595ns (27.917%)  route 4.119ns (72.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.004     4.446    musiccode_top_inst/symb_det_inst/clr_IBUF
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.154     4.600 r  musiccode_top_inst/symb_det_inst/note_clk_counter[3]_i_1/O
                         net (fo=21, routed)          1.115     5.714    musiccode_top_inst/symb_det_inst/p_1_in
    SLICE_X3Y28          FDRE                                         r  musiccode_top_inst/symb_det_inst/note_clk_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            musiccode_top_inst/symb_det_inst/note_clk_counter_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.714ns  (logic 1.595ns (27.917%)  route 4.119ns (72.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.004     4.446    musiccode_top_inst/symb_det_inst/clr_IBUF
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.154     4.600 r  musiccode_top_inst/symb_det_inst/note_clk_counter[3]_i_1/O
                         net (fo=21, routed)          1.115     5.714    musiccode_top_inst/symb_det_inst/p_1_in
    SLICE_X3Y28          FDRE                                         r  musiccode_top_inst/symb_det_inst/note_clk_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            musiccode_top_inst/mucodec_inst/valid_buffer_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.603ns  (logic 1.595ns (28.471%)  route 4.008ns (71.529%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.004     4.446    musiccode_top_inst/symb_det_inst/clr_IBUF
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.154     4.600 r  musiccode_top_inst/symb_det_inst/note_clk_counter[3]_i_1/O
                         net (fo=21, routed)          1.004     5.603    musiccode_top_inst/mucodec_inst/p_1_in
    SLICE_X5Y28          FDRE                                         r  musiccode_top_inst/mucodec_inst/valid_buffer_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            musiccode_top_inst/symb_det_inst/note_clk_buffer_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.603ns  (logic 1.595ns (28.471%)  route 4.008ns (71.529%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          3.004     4.446    musiccode_top_inst/symb_det_inst/clr_IBUF
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.154     4.600 r  musiccode_top_inst/symb_det_inst/note_clk_counter[3]_i_1/O
                         net (fo=21, routed)          1.004     5.603    musiccode_top_inst/symb_det_inst/p_1_in
    SLICE_X5Y28          FDRE                                         r  musiccode_top_inst/symb_det_inst/note_clk_buffer_reg/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 musiccode_top_inst/mucodec_inst/dout_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            musiccode_top_inst/uart_inst/din_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.158ns (60.318%)  route 0.104ns (39.682%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          LDCE                         0.000     0.000 r  musiccode_top_inst/mucodec_inst/dout_reg[6]/G
    SLICE_X7Y32          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  musiccode_top_inst/mucodec_inst/dout_reg[6]/Q
                         net (fo=1, routed)           0.104     0.262    musiccode_top_inst/uart_inst/D[6]
    SLICE_X4Y32          LDCE                                         r  musiccode_top_inst/uart_inst/din_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 musiccode_top_inst/symb_det_inst/symbol_out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            musiccode_top_inst/mucodec_inst/note_byte_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.158ns (59.944%)  route 0.106ns (40.056%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          LDCE                         0.000     0.000 r  musiccode_top_inst/symb_det_inst/symbol_out_reg[1]/G
    SLICE_X4Y30          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  musiccode_top_inst/symb_det_inst/symbol_out_reg[1]/Q
                         net (fo=1, routed)           0.106     0.264    musiccode_top_inst/mucodec_inst/note_byte_reg[2]_0[1]
    SLICE_X7Y30          FDRE                                         r  musiccode_top_inst/mucodec_inst/note_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 musiccode_top_inst/mucodec_inst/dout_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            musiccode_top_inst/uart_inst/din_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.178ns (63.798%)  route 0.101ns (36.202%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          LDCE                         0.000     0.000 r  musiccode_top_inst/mucodec_inst/dout_reg[1]/G
    SLICE_X6Y32          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  musiccode_top_inst/mucodec_inst/dout_reg[1]/Q
                         net (fo=1, routed)           0.101     0.279    musiccode_top_inst/uart_inst/D[1]
    SLICE_X4Y32          LDCE                                         r  musiccode_top_inst/uart_inst/din_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 musiccode_top_inst/symb_det_inst/note_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            musiccode_top_inst/symb_det_inst/note_clk_buffer_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.075%)  route 0.141ns (49.925%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE                         0.000     0.000 r  musiccode_top_inst/symb_det_inst/note_clk_reg/C
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  musiccode_top_inst/symb_det_inst/note_clk_reg/Q
                         net (fo=3, routed)           0.141     0.282    musiccode_top_inst/symb_det_inst/note_clk_reg_n_0
    SLICE_X5Y28          FDRE                                         r  musiccode_top_inst/symb_det_inst/note_clk_buffer_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 musiccode_top_inst/mucodec_inst/note_byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            musiccode_top_inst/mucodec_inst/note_byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE                         0.000     0.000 r  musiccode_top_inst/mucodec_inst/note_byte_reg[2]/C
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  musiccode_top_inst/mucodec_inst/note_byte_reg[2]/Q
                         net (fo=11, routed)          0.122     0.286    musiccode_top_inst/mucodec_inst/note_byte[2]
    SLICE_X6Y30          FDRE                                         r  musiccode_top_inst/mucodec_inst/note_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 musiccode_top_inst/mucodec_inst/note_order_buffer_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            musiccode_top_inst/mucodec_inst/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE                         0.000     0.000 r  musiccode_top_inst/mucodec_inst/note_order_buffer_reg/C
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  musiccode_top_inst/mucodec_inst/note_order_buffer_reg/Q
                         net (fo=2, routed)           0.094     0.258    musiccode_top_inst/mucodec_inst/note_order_buffer
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.045     0.303 r  musiccode_top_inst/mucodec_inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    musiccode_top_inst/mucodec_inst/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y31          FDCE                                         r  musiccode_top_inst/mucodec_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 musiccode_top_inst/symb_det_inst/squared_adc_buffer_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            musiccode_top_inst/symb_det_inst/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.134%)  route 0.118ns (38.866%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE                         0.000     0.000 r  musiccode_top_inst/symb_det_inst/squared_adc_buffer_reg/C
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  musiccode_top_inst/symb_det_inst/squared_adc_buffer_reg/Q
                         net (fo=3, routed)           0.118     0.259    musiccode_top_inst/symb_det_inst/squared_adc_buffer
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  musiccode_top_inst/symb_det_inst/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.304    musiccode_top_inst/symb_det_inst/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X2Y28          FDCE                                         r  musiccode_top_inst/symb_det_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 musiccode_top_inst/symb_det_inst/squared_adc_buffer_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            musiccode_top_inst/symb_det_inst/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.134%)  route 0.118ns (38.866%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE                         0.000     0.000 r  musiccode_top_inst/symb_det_inst/squared_adc_buffer_reg/C
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  musiccode_top_inst/symb_det_inst/squared_adc_buffer_reg/Q
                         net (fo=3, routed)           0.118     0.259    musiccode_top_inst/symb_det_inst/squared_adc_buffer
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045     0.304 r  musiccode_top_inst/symb_det_inst/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.304    musiccode_top_inst/symb_det_inst/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X2Y28          FDCE                                         r  musiccode_top_inst/symb_det_inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 musiccode_top_inst/symb_det_inst/symbol_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            musiccode_top_inst/mucodec_inst/note_byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.158ns (50.781%)  route 0.153ns (49.219%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          LDCE                         0.000     0.000 r  musiccode_top_inst/symb_det_inst/symbol_out_reg[0]/G
    SLICE_X5Y30          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  musiccode_top_inst/symb_det_inst/symbol_out_reg[0]/Q
                         net (fo=1, routed)           0.153     0.311    musiccode_top_inst/mucodec_inst/note_byte_reg[2]_0[0]
    SLICE_X7Y30          FDRE                                         r  musiccode_top_inst/mucodec_inst/note_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 musiccode_top_inst/mucodec_inst/dout_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            musiccode_top_inst/uart_inst/din_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.158ns (50.178%)  route 0.157ns (49.822%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          LDCE                         0.000     0.000 r  musiccode_top_inst/mucodec_inst/dout_reg[5]/G
    SLICE_X7Y32          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  musiccode_top_inst/mucodec_inst/dout_reg[5]/Q
                         net (fo=1, routed)           0.157     0.315    musiccode_top_inst/uart_inst/D[5]
    SLICE_X5Y33          LDCE                                         r  musiccode_top_inst/uart_inst/din_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_12288k_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.390ns  (logic 4.414ns (69.080%)  route 1.976ns (30.920%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.299    -0.174    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.292     0.118 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.677     1.795    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.703     5.499 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.499    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.887ns  (logic 3.987ns (67.726%)  route 1.900ns (32.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDPE (Prop_fdpe_C_Q)         0.456    -0.436 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.900     1.464    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531     4.995 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     4.995    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            musiccode_top_inst/symb_det_inst/squared_adc_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.640ns  (logic 1.113ns (42.151%)  route 1.527ns (57.849%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  adc_ctrl_inst/data_reg[6]/Q
                         net (fo=2, routed)           0.985     0.545    adc_ctrl_inst/data[6]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.669 r  adc_ctrl_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     0.669    musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry__0_1[3]
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.045 r  musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     1.054    musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.211 f  musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.533     1.744    musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry__0_n_2
    SLICE_X3Y25          LDCE                                         f  musiccode_top_inst/symb_det_inst/squared_adc_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            musiccode_top_inst/symb_det_inst/squared_adc_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.134ns  (logic 1.297ns (60.790%)  route 0.837ns (39.210%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  adc_ctrl_inst/data_reg[7]/Q
                         net (fo=2, routed)           0.828     0.350    adc_ctrl_inst/data[7]
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.299     0.649 r  adc_ctrl_inst/squared_adc0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.649    musiccode_top_inst/symb_det_inst/S[3]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.050 r  musiccode_top_inst/symb_det_inst/squared_adc0_carry/CO[3]
                         net (fo=1, routed)           0.009     1.059    musiccode_top_inst/symb_det_inst/squared_adc0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.237 r  musiccode_top_inst/symb_det_inst/squared_adc0_carry__0/CO[1]
                         net (fo=2, routed)           0.000     1.237    musiccode_top_inst/symb_det_inst/squared_adc0_carry__0_n_2
    SLICE_X3Y25          LDCE                                         r  musiccode_top_inst/symb_det_inst/squared_adc_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            musiccode_top_inst/symb_det_inst/squared_adc_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.221ns  (logic 0.916ns (75.015%)  route 0.305ns (24.985%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    -1.491    adc_ctrl_inst/CLK
    SLICE_X3Y23          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.367    -1.124 r  adc_ctrl_inst/data_reg[1]/Q
                         net (fo=4, routed)           0.296    -0.828    musiccode_top_inst/symb_det_inst/DI[0]
    SLICE_X3Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.424    -0.404 r  musiccode_top_inst/symb_det_inst/squared_adc0_carry/CO[3]
                         net (fo=1, routed)           0.009    -0.395    musiccode_top_inst/symb_det_inst/squared_adc0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125    -0.270 r  musiccode_top_inst/symb_det_inst/squared_adc0_carry__0/CO[1]
                         net (fo=2, routed)           0.000    -0.270    musiccode_top_inst/symb_det_inst/squared_adc0_carry__0_n_2
    SLICE_X3Y25          LDCE                                         r  musiccode_top_inst/symb_det_inst/squared_adc_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            musiccode_top_inst/symb_det_inst/squared_adc_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.345ns (50.171%)  route 0.343ns (49.829%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.598    adc_ctrl_inst/CLK
    SLICE_X3Y23          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  adc_ctrl_inst/data_reg[2]/Q
                         net (fo=4, routed)           0.154    -0.303    adc_ctrl_inst/data[2]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.048    -0.255 r  adc_ctrl_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000    -0.255    musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry__0_0[1]
    SLICE_X2Y24          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111    -0.144 r  musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    -0.135    musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.090 f  musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.179     0.089    musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry__0_n_2
    SLICE_X3Y25          LDCE                                         f  musiccode_top_inst/symb_det_inst/squared_adc_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.373ns (75.358%)  route 0.449ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.598    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.449    -0.008    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.232     1.223 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     1.223    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.499ns (76.363%)  route 0.464ns (23.637%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.598    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.128    -0.470 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.118    -0.353    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.104    -0.249 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.346     0.097    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.267     1.364 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.364    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_12288k_clk_wiz_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.390ns  (logic 4.414ns (69.080%)  route 1.976ns (30.920%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.473 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.299    -0.174    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.292     0.118 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.677     1.795    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.703     5.499 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.499    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.887ns  (logic 3.987ns (67.726%)  route 1.900ns (32.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.892    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDPE (Prop_fdpe_C_Q)         0.456    -0.436 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           1.900     1.464    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531     4.995 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     4.995    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            musiccode_top_inst/symb_det_inst/squared_adc_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.640ns  (logic 1.113ns (42.151%)  route 1.527ns (57.849%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  adc_ctrl_inst/data_reg[6]/Q
                         net (fo=2, routed)           0.985     0.545    adc_ctrl_inst/data[6]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     0.669 r  adc_ctrl_inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000     0.669    musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry__0_1[3]
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.045 r  musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     1.054    musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.211 f  musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.533     1.744    musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry__0_n_2
    SLICE_X3Y25          LDCE                                         f  musiccode_top_inst/symb_det_inst/squared_adc_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            musiccode_top_inst/symb_det_inst/squared_adc_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.134ns  (logic 1.297ns (60.790%)  route 0.837ns (39.210%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -0.897    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  adc_ctrl_inst/data_reg[7]/Q
                         net (fo=2, routed)           0.828     0.350    adc_ctrl_inst/data[7]
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.299     0.649 r  adc_ctrl_inst/squared_adc0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.649    musiccode_top_inst/symb_det_inst/S[3]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.050 r  musiccode_top_inst/symb_det_inst/squared_adc0_carry/CO[3]
                         net (fo=1, routed)           0.009     1.059    musiccode_top_inst/symb_det_inst/squared_adc0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.237 r  musiccode_top_inst/symb_det_inst/squared_adc0_carry__0/CO[1]
                         net (fo=2, routed)           0.000     1.237    musiccode_top_inst/symb_det_inst/squared_adc0_carry__0_n_2
    SLICE_X3Y25          LDCE                                         r  musiccode_top_inst/symb_det_inst/squared_adc_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            musiccode_top_inst/symb_det_inst/squared_adc_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.221ns  (logic 0.916ns (75.015%)  route 0.305ns (24.985%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.504    -1.491    adc_ctrl_inst/CLK
    SLICE_X3Y23          FDRE                                         r  adc_ctrl_inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.367    -1.124 r  adc_ctrl_inst/data_reg[1]/Q
                         net (fo=4, routed)           0.296    -0.828    musiccode_top_inst/symb_det_inst/DI[0]
    SLICE_X3Y24          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.424    -0.404 r  musiccode_top_inst/symb_det_inst/squared_adc0_carry/CO[3]
                         net (fo=1, routed)           0.009    -0.395    musiccode_top_inst/symb_det_inst/squared_adc0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125    -0.270 r  musiccode_top_inst/symb_det_inst/squared_adc0_carry__0/CO[1]
                         net (fo=2, routed)           0.000    -0.270    musiccode_top_inst/symb_det_inst/squared_adc0_carry__0_n_2
    SLICE_X3Y25          LDCE                                         r  musiccode_top_inst/symb_det_inst/squared_adc_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            musiccode_top_inst/symb_det_inst/squared_adc_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.345ns (50.171%)  route 0.343ns (49.829%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.598    adc_ctrl_inst/CLK
    SLICE_X3Y23          FDRE                                         r  adc_ctrl_inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  adc_ctrl_inst/data_reg[2]/Q
                         net (fo=4, routed)           0.154    -0.303    adc_ctrl_inst/data[2]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.048    -0.255 r  adc_ctrl_inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000    -0.255    musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry__0_0[1]
    SLICE_X2Y24          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111    -0.144 r  musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    -0.135    musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.090 f  musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.179     0.089    musiccode_top_inst/symb_det_inst/squared_adc0_inferred__0/i__carry__0_n_2
    SLICE_X3Y25          LDCE                                         f  musiccode_top_inst/symb_det_inst/squared_adc_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            csn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.373ns (75.358%)  route 0.449ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.598    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  adc_ctrl_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.449    -0.008    csn_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.232     1.223 r  csn_OBUF_inst/O
                         net (fo=0)                   0.000     1.223    csn
    L17                                                               r  csn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.499ns (76.363%)  route 0.464ns (23.637%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.598    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.128    -0.470 f  adc_ctrl_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.118    -0.353    adc_ctrl_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.104    -0.249 r  adc_ctrl_inst/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.346     0.097    sclk_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.267     1.364 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.364    sclk
    R18                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk_100m (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.311 f  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk_100m (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.311 f  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.394ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_12288k_clk_wiz_0

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.688ns  (logic 1.441ns (39.079%)  route 2.247ns (60.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          2.247     3.688    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.389ns  (logic 1.441ns (42.525%)  route 1.948ns (57.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          1.948     3.389    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y24          FDCE                                         f  adc_ctrl_inst/data_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    -1.493    adc_ctrl_inst/CLK
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.441ns (43.077%)  route 1.905ns (56.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.905     3.346    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.441ns (43.077%)  route 1.905ns (56.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.905     3.346    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.441ns (43.077%)  route 1.905ns (56.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.905     3.346    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.441ns (43.077%)  route 1.905ns (56.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.905     3.346    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.441ns (43.077%)  route 1.905ns (56.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.905     3.346    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.441ns (43.077%)  route 1.905ns (56.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.905     3.346    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[8]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.441ns (43.077%)  route 1.905ns (56.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.905     3.346    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[9]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 1.441ns (43.133%)  route 1.900ns (56.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          1.900     3.341    adc_ctrl_inst/clr_IBUF
    SLICE_X5Y24          FDCE                                         f  adc_ctrl_inst/data_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdata
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.210ns (37.509%)  route 0.350ns (62.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  sdata (IN)
                         net (fo=0)                   0.000     0.000    sdata
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sdata_IBUF_inst/O
                         net (fo=1, routed)           0.350     0.560    adc_ctrl_inst/D[0]
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.210ns (28.254%)  route 0.532ns (71.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.532     0.742    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y22          FDCE                                         f  adc_ctrl_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.210ns (28.254%)  route 0.532ns (71.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.532     0.742    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y22          FDCE                                         f  adc_ctrl_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.210ns (28.254%)  route 0.532ns (71.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.532     0.742    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y22          FDCE                                         f  adc_ctrl_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.210ns (28.254%)  route 0.532ns (71.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.532     0.742    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y22          FDCE                                         f  adc_ctrl_inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.210ns (28.254%)  route 0.532ns (71.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.532     0.742    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y22          FDCE                                         f  adc_ctrl_inst/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.210ns (24.393%)  route 0.649ns (75.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.649     0.859    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y23          FDPE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.851    -0.839    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.210ns (24.393%)  route 0.649ns (75.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.649     0.859    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y23          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.851    -0.839    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.210ns (24.393%)  route 0.649ns (75.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.649     0.859    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y23          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.851    -0.839    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.210ns (24.393%)  route 0.649ns (75.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.649     0.859    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y23          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.851    -0.839    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_12288k_clk_wiz_0_1

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.688ns  (logic 1.441ns (39.079%)  route 2.247ns (60.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          2.247     3.688    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y25          FDRE                                         r  adc_ctrl_inst/data_reg[11]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.389ns  (logic 1.441ns (42.525%)  route 1.948ns (57.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          1.948     3.389    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y24          FDCE                                         f  adc_ctrl_inst/data_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.502    -1.493    adc_ctrl_inst/CLK
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.441ns (43.077%)  route 1.905ns (56.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.905     3.346    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[10]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.441ns (43.077%)  route 1.905ns (56.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.905     3.346    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.441ns (43.077%)  route 1.905ns (56.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.905     3.346    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.441ns (43.077%)  route 1.905ns (56.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.905     3.346    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[6]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.441ns (43.077%)  route 1.905ns (56.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.905     3.346    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[7]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.441ns (43.077%)  route 1.905ns (56.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.905     3.346    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[8]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.441ns (43.077%)  route 1.905ns (56.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=51, routed)          1.905     3.346    adc_ctrl_inst/clr_IBUF
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X4Y24          FDRE                                         r  adc_ctrl_inst/data_reg[9]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 1.441ns (43.133%)  route 1.900ns (56.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  clr_IBUF_inst/O
                         net (fo=51, routed)          1.900     3.341    adc_ctrl_inst/clr_IBUF
    SLICE_X5Y24          FDCE                                         f  adc_ctrl_inst/data_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    -1.495    adc_ctrl_inst/CLK
    SLICE_X5Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdata
                            (input port)
  Destination:            adc_ctrl_inst/data_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.210ns (37.509%)  route 0.350ns (62.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  sdata (IN)
                         net (fo=0)                   0.000     0.000    sdata
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sdata_IBUF_inst/O
                         net (fo=1, routed)           0.350     0.560    adc_ctrl_inst/D[0]
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.850    -0.840    adc_ctrl_inst/CLK
    SLICE_X1Y24          FDCE                                         r  adc_ctrl_inst/data_i_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.210ns (28.254%)  route 0.532ns (71.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.532     0.742    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y22          FDCE                                         f  adc_ctrl_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.210ns (28.254%)  route 0.532ns (71.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.532     0.742    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y22          FDCE                                         f  adc_ctrl_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.210ns (28.254%)  route 0.532ns (71.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.532     0.742    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y22          FDCE                                         f  adc_ctrl_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.210ns (28.254%)  route 0.532ns (71.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.532     0.742    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y22          FDCE                                         f  adc_ctrl_inst/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.210ns (28.254%)  route 0.532ns (71.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.532     0.742    adc_ctrl_inst/clr_IBUF
    SLICE_X0Y22          FDCE                                         f  adc_ctrl_inst/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.837    adc_ctrl_inst/CLK
    SLICE_X0Y22          FDCE                                         r  adc_ctrl_inst/cnt_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.210ns (24.393%)  route 0.649ns (75.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.649     0.859    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y23          FDPE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.851    -0.839    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDPE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.210ns (24.393%)  route 0.649ns (75.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.649     0.859    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y23          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.851    -0.839    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.210ns (24.393%)  route 0.649ns (75.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.649     0.859    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y23          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.851    -0.839    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            adc_ctrl_inst/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_12288k_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.210ns (24.393%)  route 0.649ns (75.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=51, routed)          0.649     0.859    adc_ctrl_inst/clr_IBUF
    SLICE_X1Y23          FDCE                                         f  adc_ctrl_inst/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288k_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_100m_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_12288k_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=42, routed)          0.851    -0.839    adc_ctrl_inst/CLK
    SLICE_X1Y23          FDCE                                         r  adc_ctrl_inst/FSM_onehot_state_reg[3]/C





