// Seed: 1648656029
module module_0 (
    output wand id_0,
    output tri0 id_1,
    output tri id_2,
    input uwire id_3,
    input tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    input uwire id_7,
    output tri0 id_8,
    input wire id_9,
    input supply0 id_10,
    input uwire id_11,
    output wand id_12,
    input supply0 id_13
);
  assign id_12 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input wand id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input uwire id_7,
    output uwire id_8
    , id_22,
    output supply1 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wand id_12,
    output tri0 id_13,
    input tri1 id_14,
    input wire id_15,
    input tri1 id_16,
    output tri0 id_17,
    input tri id_18,
    input wand id_19,
    output wire id_20
);
  module_0(
      id_9, id_9, id_8, id_19, id_14, id_19, id_17, id_11, id_17, id_11, id_4, id_15, id_9, id_5
  );
endmodule
