INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 26 01:37:29 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : getTanh
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.055ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c_LSQ_A/storeQ/addrQ_15_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 1.789ns (20.504%)  route 6.936ns (79.496%))
  Logic Levels:           16  (CARRY4=4 LUT2=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 6.526 - 5.000 ) 
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4277, unset)         1.588     1.588    c_LSQ_A/loadQ/clk
    SLICE_X54Y57         FDRE                                         r  c_LSQ_A/loadQ/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.308     1.896 f  c_LSQ_A/loadQ/head_reg[2]/Q
                         net (fo=150, routed)         0.774     2.670    c_LSQ_A/loadQ/Q[2]
    SLICE_X51Y56         LUT6 (Prop_lut6_I3_O)        0.053     2.723 f  c_LSQ_A/loadQ/reg_value_i_11/O
                         net (fo=3, routed)           0.684     3.407    c_LSQ_A/loadQ/reg_value_i_11_n_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I4_O)        0.053     3.460 r  c_LSQ_A/loadQ/data_reg[31]_i_15/O
                         net (fo=128, routed)         0.944     4.404    c_LSQ_A/loadQ/_T_98214[1]
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.053     4.457 f  c_LSQ_A/loadQ/data_reg[2]_i_6/O
                         net (fo=1, routed)           0.000     4.457    c_LSQ_A/loadQ/data_reg[2]_i_6_n_0
    SLICE_X52Y50         MUXF7 (Prop_muxf7_I1_O)      0.129     4.586 f  c_LSQ_A/loadQ/data_reg_reg[2]_i_2/O
                         net (fo=1, routed)           0.429     5.016    c_LSQ_A/loadQ/data_reg_reg[2]_i_2_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.153     5.169 f  c_LSQ_A/loadQ/data_reg[2]_i_1/O
                         net (fo=6, routed)           0.513     5.682    c_LSQ_A/loadQ/D[2]
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.053     5.735 r  c_LSQ_A/loadQ/dataOutArray[0]0_carry_i_9/O
                         net (fo=1, routed)           0.000     5.735    icmp_8/S[0]
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.048 r  icmp_8/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.048    icmp_8/dataOutArray[0]0_carry_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.106 r  icmp_8/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.107    icmp_8/dataOutArray[0]0_carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.165 r  icmp_8/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.165    icmp_8/dataOutArray[0]0_carry__1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     6.297 f  icmp_8/dataOutArray[0]0_carry__2/CO[2]
                         net (fo=35, routed)          0.337     6.634    c_LSQ_A/loadQ/reg_value_reg_7[0]
    SLICE_X54Y51         LUT6 (Prop_lut6_I4_O)        0.161     6.795 f  c_LSQ_A/loadQ/full_reg_i_2__2/O
                         net (fo=28, routed)          0.975     7.770    c_LSQ_A/loadQ/reg_value_reg_0
    SLICE_X69Y58         LUT6 (Prop_lut6_I0_O)        0.053     7.823 f  c_LSQ_A/loadQ/cnt[4]_i_4/O
                         net (fo=4, routed)           0.159     7.982    c_LSQ_A/STORE_ADDR_PORT_LSQ_A/cnt_reg[0]_0
    SLICE_X69Y58         LUT6 (Prop_lut6_I5_O)        0.053     8.035 r  c_LSQ_A/STORE_ADDR_PORT_LSQ_A/addrKnown_0_i_2/O
                         net (fo=19, routed)          0.835     8.870    c_LSQ_A/STORE_ADDR_PORT_LSQ_A/storeQ_io_storeAddrEnable_0
    SLICE_X81Y63         LUT2 (Prop_lut2_I0_O)        0.053     8.923 r  c_LSQ_A/STORE_ADDR_PORT_LSQ_A/addrKnown_15_i_3/O
                         net (fo=1, routed)           0.394     9.317    c_LSQ_A/storeQ/addrQ_15_reg[0]_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I0_O)        0.053     9.370 r  c_LSQ_A/storeQ/addrKnown_15_i_2/O
                         net (fo=2, routed)           0.437     9.808    c_LSQ_A/storeQ/_T_8122
    SLICE_X82Y68         LUT2 (Prop_lut2_I0_O)        0.053     9.861 r  c_LSQ_A/storeQ/addrQ_15[31]_i_1__0/O
                         net (fo=32, routed)          0.453    10.313    c_LSQ_A/storeQ/addrQ_15
    SLICE_X83Y68         FDRE                                         r  c_LSQ_A/storeQ/addrQ_15_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=4277, unset)         1.526     6.526    c_LSQ_A/storeQ/clk
    SLICE_X83Y68         FDRE                                         r  c_LSQ_A/storeQ/addrQ_15_reg[12]/C
                         clock pessimism              0.012     6.538    
                         clock uncertainty           -0.035     6.503    
    SLICE_X83Y68         FDRE (Setup_fdre_C_CE)      -0.244     6.259    c_LSQ_A/storeQ/addrQ_15_reg[12]
  -------------------------------------------------------------------
                         required time                          6.259    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                 -4.055    




report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2908.898 ; gain = 0.000
