("NOR_gate:/\tNOR_gate Components schematic" (("open" (nil hierarchy "/{Components NOR_gate schematic }:a"))) (((-1.00625 -1.625) (3.81875 2.13125)) "a" "Schematics" 9))("inverter:/\tinverter Components schematic" (("open" (nil hierarchy "/{Components inverter schematic }:a"))) (((-0.76875 -5.5625) (2.44375 -3.05625)) "a" "Schematics" 7))("inverter:/\tinverter Components layout" (("open" (nil hierarchy "/{Components inverter layout }:a"))) (((-0.7405 0.025) (0.9675 0.818)) "a" "Layout" 10))("NOR_gate:/\tNOR_gate Components layout" (("open" (nil hierarchy "/{Components NOR_gate layout }:a"))) (((-0.6175 -0.1995) (1.3415 0.7095)) "a" "Layout" 8))("critical_path_complete_optimized_tb:/\tcritical_path_complete_optimized_tb Test schematic" (("open" (nil hierarchy "/{Test critical_path_complete_optimized_tb schematic }:a"))) (((-4.925 -3.75625) (7.225 2.1625)) "a" "Schematics" 11))("critical_path_complete_unoptimized_tb:/\tcritical_path_complete_unoptimized_tb Test schematic" (("open" (nil hierarchy "/{Test critical_path_complete_unoptimized_tb schematic }:a"))) (((-3.28125 -3.975) (8.91875 1.975)) "a" "Schematics" 8))("critical_path_complete_tb:/\tcritical_path_complete_tb Test schematic" (("open" (nil hierarchy "/{Test critical_path_complete_tb schematic }:a"))) (((-2.78125 -3.41875) (9.35625 2.5)) "a" "Schematics" 2))("critical_path_group_pg_tb:/\tcritical_path_group_pg_tb Test schematic" (("open" (nil hierarchy "/{Test critical_path_group_pg_tb schematic }:a"))) (((-2.6 -1.38125) (4.1 1.73125)) "a" "analogArtist-Schematic" 5))("critical_path_delay:/\tcritical_path_delay Test schematic" (("open" (nil hierarchy "/{Test critical_path_delay schematic }:a"))) (((-4.06875 -2.825) (6.325 2.24375)) "a" "Schematics" 2))("Group_PG_BK_unoptimized:/\tGroup_PG_BK_unoptimized Adder schematic" (("open" (nil hierarchy "/{Adder Group_PG_BK_unoptimized schematic }:a"))) (((-14.7625 -19.95) (37.8 5.6875)) "a" "Schematics" 2))