[input_output]
; input_path - write the name of the input file
; to run on a whole dir, set the input_dir variable and run_dir=True
input_dir=EPFL
run_dir=True
input_path=Opcodes/and3.v
; input_format - the allowed values: verilog, blif
input_format=verilog
; output_path - write the desired name of the netlist generated using ABC 
output_path=full_adder_1bit_output

[SIMPLER_Mapping]
; Max_num_gates - write the maximum number of gates the tool allows
Max_num_gates=20000
; ROW_SIZE - write all the desired row sizes (including the cells storing the inputs)
ROW_SIZE=[512,1024]
; generate_json,print_mapping,print_warnings - the allowed values: True/False 
generate_json=False
print_mapping=False
print_warnings=True
