INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Seven_Segment_Display/Seven_Segment_Display.srcs/sources_1/new/seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Seven_Segment_Display/Seven_Segment_Display.srcs/sim_1/imports/imported/SevenSegmentDisplay_tf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentDisplay_tf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Seven_Segment_Display/Seven_Segment_Display.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
