# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/autoConvTest {E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:04 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/autoConvTest" E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv 
# -- Compiling module signedMod
# 
# Top level modules:
# 	signedMod
# End time: 11:09:04 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/autoConvTest {E:/My_Document/ECE385/Final/autoConvTest/findMaxIdx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:04 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/autoConvTest" E:/My_Document/ECE385/Final/autoConvTest/findMaxIdx.sv 
# -- Compiling module findMaxIdx
# 
# Top level modules:
# 	findMaxIdx
# End time: 11:09:04 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/autoConvTest {E:/My_Document/ECE385/Final/autoConvTest/convolutionSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:04 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/autoConvTest" E:/My_Document/ECE385/Final/autoConvTest/convolutionSM.sv 
# -- Compiling module convolutionSM
# 
# Top level modules:
# 	convolutionSM
# End time: 11:09:04 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/autoConvTest {E:/My_Document/ECE385/Final/autoConvTest/signedMult.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:04 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/autoConvTest" E:/My_Document/ECE385/Final/autoConvTest/signedMult.sv 
# -- Compiling module signedMult
# 
# Top level modules:
# 	signedMult
# End time: 11:09:04 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/autoConvTest {E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:04 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/autoConvTest" E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv 
# -- Compiling module autoConvolution
# 
# Top level modules:
# 	autoConvolution
# End time: 11:09:05 on Apr 25,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/autoConvTest {E:/My_Document/ECE385/Final/autoConvTest/testbench2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:05 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/autoConvTest" E:/My_Document/ECE385/Final/autoConvTest/testbench2.sv 
# -- Compiling module testbench2
# 
# Top level modules:
# 	testbench2
# End time: 11:09:05 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench2 
# Start time: 11:09:05 on Apr 25,2019
# Loading sv_std.std
# Loading work.testbench2
# Loading work.autoConvolution
# Loading work.signedMod
# Loading work.signedMult
# Loading work.convolutionSM
# Loading work.findMaxIdx
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Administrator  Hostname: RP7YXKPRY5IB25S  ProcessID: 105324
#           Attempting to use alternate WLF file "./wlftj995da".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj995da
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
do test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/autoConvTest {E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:12 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/autoConvTest" E:/My_Document/ECE385/Final/autoConvTest/signedMod.sv 
# -- Compiling module signedMod
# 
# Top level modules:
# 	signedMod
# End time: 11:09:12 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/autoConvTest {E:/My_Document/ECE385/Final/autoConvTest/findMaxIdx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:12 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/autoConvTest" E:/My_Document/ECE385/Final/autoConvTest/findMaxIdx.sv 
# -- Compiling module findMaxIdx
# 
# Top level modules:
# 	findMaxIdx
# End time: 11:09:12 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/autoConvTest {E:/My_Document/ECE385/Final/autoConvTest/convolutionSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:13 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/autoConvTest" E:/My_Document/ECE385/Final/autoConvTest/convolutionSM.sv 
# -- Compiling module convolutionSM
# 
# Top level modules:
# 	convolutionSM
# End time: 11:09:13 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/autoConvTest {E:/My_Document/ECE385/Final/autoConvTest/signedMult.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:13 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/autoConvTest" E:/My_Document/ECE385/Final/autoConvTest/signedMult.sv 
# -- Compiling module signedMult
# 
# Top level modules:
# 	signedMult
# End time: 11:09:13 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/autoConvTest {E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:13 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/autoConvTest" E:/My_Document/ECE385/Final/autoConvTest/autoConvolution.sv 
# -- Compiling module autoConvolution
# 
# Top level modules:
# 	autoConvolution
# End time: 11:09:13 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/My_Document/ECE385/Final/autoConvTest {E:/My_Document/ECE385/Final/autoConvTest/testbench2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:13 on Apr 25,2019
# vlog -reportprogress 300 -sv -work work "+incdir+E:/My_Document/ECE385/Final/autoConvTest" E:/My_Document/ECE385/Final/autoConvTest/testbench2.sv 
# -- Compiling module testbench2
# 
# Top level modules:
# 	testbench2
# End time: 11:09:13 on Apr 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench2
# End time: 11:09:14 on Apr 25,2019, Elapsed time: 0:00:09
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench2 
# Start time: 11:09:14 on Apr 25,2019
# Loading sv_std.std
# Loading work.testbench2
# Loading work.autoConvolution
# Loading work.signedMod
# Loading work.signedMult
# Loading work.convolutionSM
# Loading work.findMaxIdx
# WARNING: No extended dataflow license exists
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Administrator  Hostname: RP7YXKPRY5IB25S  ProcessID: 105324
#           Attempting to use alternate WLF file "./wlftvr5bfd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvr5bfd
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
restart -f; run 20ms
# End time: 18:08:53 on Apr 29,2019, Elapsed time: 102:59:39
# Errors: 0, Warnings: 3
