<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cuda_half_t.h source code [tvm/src/target/source/literal/cuda_half_t.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'tvm/src/target/source/literal/cuda_half_t.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>tvm</a>/<a href='../../..'>src</a>/<a href='../..'>target</a>/<a href='..'>source</a>/<a href='./'>literal</a>/<a href='cuda_half_t.h.html'>cuda_half_t.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Licensed to the Apache Software Foundation (ASF) under one</i></td></tr>
<tr><th id="3">3</th><td><i> * or more contributor license agreements.  See the NOTICE file</i></td></tr>
<tr><th id="4">4</th><td><i> * distributed with this work for additional information</i></td></tr>
<tr><th id="5">5</th><td><i> * regarding copyright ownership.  The ASF licenses this file</i></td></tr>
<tr><th id="6">6</th><td><i> * to you under the Apache License, Version 2.0 (the</i></td></tr>
<tr><th id="7">7</th><td><i> * "License"); you may not use this file except in compliance</i></td></tr>
<tr><th id="8">8</th><td><i> * with the License.  You may obtain a copy of the License at</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> *   <a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a></i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * Unless required by applicable law or agreed to in writing,</i></td></tr>
<tr><th id="13">13</th><td><i> * software distributed under the License is distributed on an</i></td></tr>
<tr><th id="14">14</th><td><i> * "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY</i></td></tr>
<tr><th id="15">15</th><td><i> * KIND, either express or implied.  See the License for the</i></td></tr>
<tr><th id="16">16</th><td><i> * specific language governing permissions and limitations</i></td></tr>
<tr><th id="17">17</th><td><i> * under the License.</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><i class="doc">/*!</i></td></tr>
<tr><th id="21">21</th><td><i class="doc"> * <span class="command">\file</span> <span class="verb">cuda_half_t.h</span></i></td></tr>
<tr><th id="22">22</th><td><i class="doc"> * <span class="command">\brief</span> half_t (fp16) definition for cuda codegen.</i></td></tr>
<tr><th id="23">23</th><td><i class="doc"> */</i></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/TVM_TARGET_SOURCE_LITERAL_CUDA_HALF_T_H_">TVM_TARGET_SOURCE_LITERAL_CUDA_HALF_T_H_</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/TVM_TARGET_SOURCE_LITERAL_CUDA_HALF_T_H_" data-ref="_M/TVM_TARGET_SOURCE_LITERAL_CUDA_HALF_T_H_">TVM_TARGET_SOURCE_LITERAL_CUDA_HALF_T_H_</dfn></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><em>static</em> <b>constexpr</b> <em>const</em> <em>char</em>* <dfn class="decl def" id="_cuda_half_t_def" title='_cuda_half_t_def' data-ref="_cuda_half_t_def" data-ref-filename="_cuda_half_t_def">_cuda_half_t_def</dfn> = <q>R"(</q></td></tr>
<tr><th id="28">28</th><td><q>typedef unsigned short uint16_t;</q></td></tr>
<tr><th id="29">29</th><td><q>typedef unsigned char uint8_t;</q></td></tr>
<tr><th id="30">30</th><td><q>typedef signed char int8_t;</q></td></tr>
<tr><th id="31">31</th><td><q>typedef int int32_t;</q></td></tr>
<tr><th id="32">32</th><td><q>typedef unsigned long long uint64_t;</q></td></tr>
<tr><th id="33">33</th><td><q>typedef unsigned int uint32_t;</q></td></tr>
<tr><th id="34">34</th><td><q></q></td></tr>
<tr><th id="35">35</th><td><q>#define TVM_FORCE_INLINE inline __attribute__((always_inline))</q></td></tr>
<tr><th id="36">36</th><td><q>#define TVM_XINLINE TVM_FORCE_INLINE __device__ __host__</q></td></tr>
<tr><th id="37">37</th><td><q>#define TVM_ALIGNED(x) __attribute__ ((aligned(x)))</q></td></tr>
<tr><th id="38">38</th><td><q>#define TVM_HALF_OPERATOR(RTYPE, OP)                              \</q></td></tr>
<tr><th id="39">39</th><td><q>  TVM_XINLINE RTYPE operator OP (half a, half b) {                \</q></td></tr>
<tr><th id="40">40</th><td><q>    return RTYPE(float(a) OP float(b));                           \</q></td></tr>
<tr><th id="41">41</th><td><q>  }                                                               \</q></td></tr>
<tr><th id="42">42</th><td><q>  template&lt;typename T&gt;                                            \</q></td></tr>
<tr><th id="43">43</th><td><q>  TVM_XINLINE RTYPE operator OP (half a, T b) {                   \</q></td></tr>
<tr><th id="44">44</th><td><q>    return RTYPE(float(a) OP float(b));                           \</q></td></tr>
<tr><th id="45">45</th><td><q>  }                                                               \</q></td></tr>
<tr><th id="46">46</th><td><q>  template&lt;typename T&gt;                                            \</q></td></tr>
<tr><th id="47">47</th><td><q>  TVM_XINLINE RTYPE operator OP (T a, half b) {                   \</q></td></tr>
<tr><th id="48">48</th><td><q>    return RTYPE(float(a) OP float(b));                           \</q></td></tr>
<tr><th id="49">49</th><td><q>  }</q></td></tr>
<tr><th id="50">50</th><td><q></q></td></tr>
<tr><th id="51">51</th><td><q>#define TVM_HALF_ASSIGNOP(AOP, OP)                                \</q></td></tr>
<tr><th id="52">52</th><td><q>  template&lt;typename T&gt;                                            \</q></td></tr>
<tr><th id="53">53</th><td><q>  TVM_XINLINE half operator AOP (const T&amp; a) {                    \</q></td></tr>
<tr><th id="54">54</th><td><q>    return *this = half(float(*this) OP float(a));                \</q></td></tr>
<tr><th id="55">55</th><td><q>  }                                                               \</q></td></tr>
<tr><th id="56">56</th><td><q>  template&lt;typename T&gt;                                            \</q></td></tr>
<tr><th id="57">57</th><td><q>  TVM_XINLINE half operator AOP (const volatile T&amp; a) volatile {  \</q></td></tr>
<tr><th id="58">58</th><td><q>    return *this = half(float(*this) OP float(a));                \</q></td></tr>
<tr><th id="59">59</th><td><q>  }</q></td></tr>
<tr><th id="60">60</th><td><q></q></td></tr>
<tr><th id="61">61</th><td><q>class TVM_ALIGNED(2) half {</q></td></tr>
<tr><th id="62">62</th><td><q> public:</q></td></tr>
<tr><th id="63">63</th><td><q>  uint16_t half_;</q></td></tr>
<tr><th id="64">64</th><td><q></q></td></tr>
<tr><th id="65">65</th><td><q>  static TVM_XINLINE half Binary(uint16_t value) {</q></td></tr>
<tr><th id="66">66</th><td><q>    half res;</q></td></tr>
<tr><th id="67">67</th><td><q>    res.half_ = value;</q></td></tr>
<tr><th id="68">68</th><td><q>    return res;</q></td></tr>
<tr><th id="69">69</th><td><q>  }</q></td></tr>
<tr><th id="70">70</th><td><q></q></td></tr>
<tr><th id="71">71</th><td><q>  TVM_XINLINE half() {}</q></td></tr>
<tr><th id="72">72</th><td><q></q></td></tr>
<tr><th id="73">73</th><td><q>  TVM_XINLINE half(const float&amp; value) { constructor(value); }</q></td></tr>
<tr><th id="74">74</th><td><q>  TVM_XINLINE explicit half(const double&amp; value) { constructor(value); }</q></td></tr>
<tr><th id="75">75</th><td><q>  TVM_XINLINE explicit half(const int8_t&amp; value) { constructor(value); }</q></td></tr>
<tr><th id="76">76</th><td><q>  TVM_XINLINE explicit half(const uint8_t&amp; value) { constructor(value); }</q></td></tr>
<tr><th id="77">77</th><td><q>  TVM_XINLINE explicit half(const int32_t&amp; value) { constructor(value); }</q></td></tr>
<tr><th id="78">78</th><td><q>  TVM_XINLINE explicit half(const uint32_t&amp; value) { constructor(value); }</q></td></tr>
<tr><th id="79">79</th><td><q>  TVM_XINLINE explicit half(const long long&amp; value) { constructor(value); }</q></td></tr>
<tr><th id="80">80</th><td><q>  TVM_XINLINE explicit half(const uint64_t&amp; value) { constructor(value); }</q></td></tr>
<tr><th id="81">81</th><td><q></q></td></tr>
<tr><th id="82">82</th><td><q>  TVM_XINLINE operator float() const {                          \</q></td></tr>
<tr><th id="83">83</th><td><q>    return float(half2float(half_));                            \</q></td></tr>
<tr><th id="84">84</th><td><q>  }                                                             \</q></td></tr>
<tr><th id="85">85</th><td><q>  TVM_XINLINE operator float() const volatile {                 \</q></td></tr>
<tr><th id="86">86</th><td><q>    return float(half2float(half_));                            \</q></td></tr>
<tr><th id="87">87</th><td><q>  }</q></td></tr>
<tr><th id="88">88</th><td><q></q></td></tr>
<tr><th id="89">89</th><td><q></q></td></tr>
<tr><th id="90">90</th><td><q>  TVM_HALF_ASSIGNOP(+=, +)</q></td></tr>
<tr><th id="91">91</th><td><q>  TVM_HALF_ASSIGNOP(-=, -)</q></td></tr>
<tr><th id="92">92</th><td><q>  TVM_HALF_ASSIGNOP(*=, *)</q></td></tr>
<tr><th id="93">93</th><td><q>  TVM_HALF_ASSIGNOP(/=, /)</q></td></tr>
<tr><th id="94">94</th><td><q></q></td></tr>
<tr><th id="95">95</th><td><q>  TVM_XINLINE half operator+() {</q></td></tr>
<tr><th id="96">96</th><td><q>    return *this;</q></td></tr>
<tr><th id="97">97</th><td><q>  }</q></td></tr>
<tr><th id="98">98</th><td><q></q></td></tr>
<tr><th id="99">99</th><td><q>  TVM_XINLINE half operator-() {</q></td></tr>
<tr><th id="100">100</th><td><q>    return half(-float(*this));</q></td></tr>
<tr><th id="101">101</th><td><q>  }</q></td></tr>
<tr><th id="102">102</th><td><q></q></td></tr>
<tr><th id="103">103</th><td><q>  TVM_XINLINE half operator=(const half&amp; a) {</q></td></tr>
<tr><th id="104">104</th><td><q>    half_ = a.half_;</q></td></tr>
<tr><th id="105">105</th><td><q>    return a;</q></td></tr>
<tr><th id="106">106</th><td><q>  }</q></td></tr>
<tr><th id="107">107</th><td><q></q></td></tr>
<tr><th id="108">108</th><td><q>  template&lt;typename T&gt;</q></td></tr>
<tr><th id="109">109</th><td><q>  TVM_XINLINE half operator=(const T&amp; a) {</q></td></tr>
<tr><th id="110">110</th><td><q>    return *this = half(a);</q></td></tr>
<tr><th id="111">111</th><td><q>  }</q></td></tr>
<tr><th id="112">112</th><td><q></q></td></tr>
<tr><th id="113">113</th><td><q>  TVM_XINLINE half operator=(const half&amp; a) volatile {</q></td></tr>
<tr><th id="114">114</th><td><q>    half_ = a.half_;</q></td></tr>
<tr><th id="115">115</th><td><q>    return a;</q></td></tr>
<tr><th id="116">116</th><td><q>  }</q></td></tr>
<tr><th id="117">117</th><td><q></q></td></tr>
<tr><th id="118">118</th><td><q>  template&lt;typename T&gt;</q></td></tr>
<tr><th id="119">119</th><td><q>  TVM_XINLINE half operator=(const T&amp; a) volatile {</q></td></tr>
<tr><th id="120">120</th><td><q>    return *this = half(a);</q></td></tr>
<tr><th id="121">121</th><td><q>  }</q></td></tr>
<tr><th id="122">122</th><td><q></q></td></tr>
<tr><th id="123">123</th><td><q> private:</q></td></tr>
<tr><th id="124">124</th><td><q>  union Bits {</q></td></tr>
<tr><th id="125">125</th><td><q>    float f;</q></td></tr>
<tr><th id="126">126</th><td><q>    int32_t si;</q></td></tr>
<tr><th id="127">127</th><td><q>    uint32_t ui;</q></td></tr>
<tr><th id="128">128</th><td><q>  };</q></td></tr>
<tr><th id="129">129</th><td><q></q></td></tr>
<tr><th id="130">130</th><td><q>  static int const fp16FractionBits = 10;</q></td></tr>
<tr><th id="131">131</th><td><q>  static int const fp32FractionBits = 23;</q></td></tr>
<tr><th id="132">132</th><td><q>  static int32_t const fp32FractionMask = ~(~0u &lt;&lt; fp32FractionBits);   // == 0x7fffff</q></td></tr>
<tr><th id="133">133</th><td><q>  static int32_t const fp32HiddenBit = 1 &lt;&lt; fp32FractionBits;   // == 0x800000</q></td></tr>
<tr><th id="134">134</th><td><q>  static int const shift = fp32FractionBits - fp16FractionBits;   // == 13</q></td></tr>
<tr><th id="135">135</th><td><q>  static int const shiftSign = 16;</q></td></tr>
<tr><th id="136">136</th><td><q>  static int32_t const expAdjust = 127 - 15;   // exp32-127 = exp16-15, so exp16 = exp32 - (127-15)</q></td></tr>
<tr><th id="137">137</th><td><q></q></td></tr>
<tr><th id="138">138</th><td><q>  static int32_t const infN = 0x7F800000;   // flt32 infinity</q></td></tr>
<tr><th id="139">139</th><td><q>  static int32_t const maxN = 0x477FFFFF;   // max flt32 that's a flt16 normal after &gt;&gt; by shift</q></td></tr>
<tr><th id="140">140</th><td><q>  static int32_t const minN = 0x38800000;   // min flt16 normal as a flt32</q></td></tr>
<tr><th id="141">141</th><td><q>  static int32_t const maxZ = 0x33000000;   // max fp32 number that's still rounded to zero in fp16</q></td></tr>
<tr><th id="142">142</th><td><q>  static int32_t const signN = 0x80000000;  // flt32 sign bit</q></td></tr>
<tr><th id="143">143</th><td><q></q></td></tr>
<tr><th id="144">144</th><td><q>  static int32_t const infC = infN &gt;&gt; shift;</q></td></tr>
<tr><th id="145">145</th><td><q>  static int32_t const nanN = (infC + 1) &lt;&lt; shift;   // minimum flt16 nan as a flt32</q></td></tr>
<tr><th id="146">146</th><td><q>  static int32_t const maxC = maxN &gt;&gt; shift;</q></td></tr>
<tr><th id="147">147</th><td><q>  static int32_t const minC = minN &gt;&gt; shift;</q></td></tr>
<tr><th id="148">148</th><td><q>  static int32_t const signC = signN &gt;&gt; shiftSign;  // flt16 sign bit</q></td></tr>
<tr><th id="149">149</th><td><q></q></td></tr>
<tr><th id="150">150</th><td><q>  static int32_t const mulN = 0x52000000;  // (1 &lt;&lt; 23) / minN</q></td></tr>
<tr><th id="151">151</th><td><q>  static int32_t const mulC = 0x33800000;  // minN / (1 &lt;&lt; (23 - shift))</q></td></tr>
<tr><th id="152">152</th><td><q></q></td></tr>
<tr><th id="153">153</th><td><q>  static int32_t const subC = 0x003FF;  // max flt32 subnormal down shifted</q></td></tr>
<tr><th id="154">154</th><td><q>  static int32_t const norC = 0x00400;  // min flt32 normal down shifted</q></td></tr>
<tr><th id="155">155</th><td><q></q></td></tr>
<tr><th id="156">156</th><td><q>  static int32_t const maxD = infC - maxC - 1;</q></td></tr>
<tr><th id="157">157</th><td><q>  static int32_t const minD = minC - subC - 1;</q></td></tr>
<tr><th id="158">158</th><td><q></q></td></tr>
<tr><th id="159">159</th><td><q>  TVM_XINLINE uint16_t float2half(const float&amp; value) const {</q></td></tr>
<tr><th id="160">160</th><td><q>    Bits v;</q></td></tr>
<tr><th id="161">161</th><td><q>    v.f = value;</q></td></tr>
<tr><th id="162">162</th><td><q>    uint32_t sign = v.si &amp; signN;    // grab sign bit</q></td></tr>
<tr><th id="163">163</th><td><q>    v.si ^= sign;                    // clear sign bit from v</q></td></tr>
<tr><th id="164">164</th><td><q>    sign &gt;&gt;= shiftSign;              // logical shift sign to fp16 position</q></td></tr>
<tr><th id="165">165</th><td><q></q></td></tr>
<tr><th id="166">166</th><td><q>    if (v.si &lt;= maxZ) {</q></td></tr>
<tr><th id="167">167</th><td><q>      // Handle eventual zeros here to ensure</q></td></tr>
<tr><th id="168">168</th><td><q>      // vshift will not exceed 32 below.</q></td></tr>
<tr><th id="169">169</th><td><q>      v.ui = 0;</q></td></tr>
<tr><th id="170">170</th><td><q>    } else if (v.si &lt; minN) {</q></td></tr>
<tr><th id="171">171</th><td><q>      // Handle denorms</q></td></tr>
<tr><th id="172">172</th><td><q>      uint32_t exp32 = v.ui &gt;&gt; fp32FractionBits;</q></td></tr>
<tr><th id="173">173</th><td><q>      int32_t exp16 = exp32 - expAdjust;</q></td></tr>
<tr><th id="174">174</th><td><q>      // If exp16 == 0 (just into the denorm range), then significant should be shifted right 1.</q></td></tr>
<tr><th id="175">175</th><td><q>      // Smaller (so negative) exp16 values should result in greater right shifts.</q></td></tr>
<tr><th id="176">176</th><td><q>      uint32_t vshift = 1 - exp16;</q></td></tr>
<tr><th id="177">177</th><td><q>      uint32_t significand = fp32HiddenBit | (v.ui &amp; fp32FractionMask);</q></td></tr>
<tr><th id="178">178</th><td><q>      v.ui = significand &gt;&gt; vshift;</q></td></tr>
<tr><th id="179">179</th><td><q>      v.ui += (v.ui &amp; 0x3fff) != 0x1000 || (significand &amp; 0x7ff) ? 0x1000 : 0;</q></td></tr>
<tr><th id="180">180</th><td><q>    } else if (v.si &lt;= maxN) {</q></td></tr>
<tr><th id="181">181</th><td><q>      // Handle norms</q></td></tr>
<tr><th id="182">182</th><td><q>      v.ui += (v.ui &amp; 0x3fff) != 0x1000 ? 0x1000 : 0;</q></td></tr>
<tr><th id="183">183</th><td><q>      v.ui -= expAdjust &lt;&lt; fp32FractionBits;</q></td></tr>
<tr><th id="184">184</th><td><q>    } else if (v.si &lt;= infN) {</q></td></tr>
<tr><th id="185">185</th><td><q>      v.si = infN;</q></td></tr>
<tr><th id="186">186</th><td><q>    } else if (v.si &lt; nanN) {</q></td></tr>
<tr><th id="187">187</th><td><q>      v.si = nanN;</q></td></tr>
<tr><th id="188">188</th><td><q>    }</q></td></tr>
<tr><th id="189">189</th><td><q></q></td></tr>
<tr><th id="190">190</th><td><q>    v.ui &gt;&gt;= shift;</q></td></tr>
<tr><th id="191">191</th><td><q>    return sign | (v.ui &amp; 0x7fff);</q></td></tr>
<tr><th id="192">192</th><td><q>  }</q></td></tr>
<tr><th id="193">193</th><td><q></q></td></tr>
<tr><th id="194">194</th><td><q>  // Same as above routine, except for addition of volatile keyword</q></td></tr>
<tr><th id="195">195</th><td><q>  TVM_XINLINE uint16_t float2half(</q></td></tr>
<tr><th id="196">196</th><td><q>    const volatile float&amp; value) const volatile {</q></td></tr>
<tr><th id="197">197</th><td><q>    Bits v;</q></td></tr>
<tr><th id="198">198</th><td><q>    v.f = value;</q></td></tr>
<tr><th id="199">199</th><td><q>    uint32_t sign = v.si &amp; signN;    // grab sign bit</q></td></tr>
<tr><th id="200">200</th><td><q>    v.si ^= sign;                    // clear sign bit from v</q></td></tr>
<tr><th id="201">201</th><td><q>    sign &gt;&gt;= shiftSign;              // logical shift sign to fp16 position</q></td></tr>
<tr><th id="202">202</th><td><q></q></td></tr>
<tr><th id="203">203</th><td><q>    if (v.si &lt;= maxZ) {</q></td></tr>
<tr><th id="204">204</th><td><q>      // Handle eventual zeros here to ensure</q></td></tr>
<tr><th id="205">205</th><td><q>      // vshift will not exceed 32 below.</q></td></tr>
<tr><th id="206">206</th><td><q>      v.ui = 0;</q></td></tr>
<tr><th id="207">207</th><td><q>    } else if (v.si &lt; minN) {</q></td></tr>
<tr><th id="208">208</th><td><q>      // Handle denorms</q></td></tr>
<tr><th id="209">209</th><td><q>      uint32_t exp32 = v.ui &gt;&gt; fp32FractionBits;</q></td></tr>
<tr><th id="210">210</th><td><q>      int32_t exp16 = exp32 - expAdjust;</q></td></tr>
<tr><th id="211">211</th><td><q>      // If exp16 == 0 (just into the denorm range), then significant should be shifted right 1.</q></td></tr>
<tr><th id="212">212</th><td><q>      // Smaller (so negative) exp16 values should result in greater right shifts.</q></td></tr>
<tr><th id="213">213</th><td><q>      uint32_t vshift = 1 - exp16;</q></td></tr>
<tr><th id="214">214</th><td><q>      uint32_t significand = fp32HiddenBit | (v.ui &amp; fp32FractionMask);</q></td></tr>
<tr><th id="215">215</th><td><q>      v.ui = significand &gt;&gt; vshift;</q></td></tr>
<tr><th id="216">216</th><td><q>      v.ui += (v.ui &amp; 0x3fff) != 0x1000 || (significand &amp; 0x7ff) ? 0x1000 : 0;</q></td></tr>
<tr><th id="217">217</th><td><q>    } else if (v.si &lt;= maxN) {</q></td></tr>
<tr><th id="218">218</th><td><q>      // Handle norms</q></td></tr>
<tr><th id="219">219</th><td><q>      v.ui += (v.ui &amp; 0x3fff) != 0x1000 ? 0x1000 : 0;</q></td></tr>
<tr><th id="220">220</th><td><q>      v.ui -= expAdjust &lt;&lt; fp32FractionBits;</q></td></tr>
<tr><th id="221">221</th><td><q>    } else if (v.si &lt;= infN) {</q></td></tr>
<tr><th id="222">222</th><td><q>      v.si = infN;</q></td></tr>
<tr><th id="223">223</th><td><q>    } else if (v.si &lt; nanN) {</q></td></tr>
<tr><th id="224">224</th><td><q>      v.si = nanN;</q></td></tr>
<tr><th id="225">225</th><td><q>    }</q></td></tr>
<tr><th id="226">226</th><td><q></q></td></tr>
<tr><th id="227">227</th><td><q>    v.ui &gt;&gt;= shift;</q></td></tr>
<tr><th id="228">228</th><td><q>    return sign | (v.ui &amp; 0x7fff);</q></td></tr>
<tr><th id="229">229</th><td><q>  }</q></td></tr>
<tr><th id="230">230</th><td><q></q></td></tr>
<tr><th id="231">231</th><td><q>  TVM_XINLINE float half2float(const uint16_t&amp; value) const {</q></td></tr>
<tr><th id="232">232</th><td><q>    Bits v;</q></td></tr>
<tr><th id="233">233</th><td><q>    v.ui = value;</q></td></tr>
<tr><th id="234">234</th><td><q>    int32_t sign = v.si &amp; signC;</q></td></tr>
<tr><th id="235">235</th><td><q>    v.si ^= sign;</q></td></tr>
<tr><th id="236">236</th><td><q>    sign &lt;&lt;= shiftSign;</q></td></tr>
<tr><th id="237">237</th><td><q>    v.si ^= ((v.si + minD) ^ v.si) &amp; -(v.si &gt; subC);</q></td></tr>
<tr><th id="238">238</th><td><q>    v.si ^= ((v.si + maxD) ^ v.si) &amp; -(v.si &gt; maxC);</q></td></tr>
<tr><th id="239">239</th><td><q>    Bits s;</q></td></tr>
<tr><th id="240">240</th><td><q>    s.si = mulC;</q></td></tr>
<tr><th id="241">241</th><td><q>    s.f *= v.si;</q></td></tr>
<tr><th id="242">242</th><td><q>    int32_t mask = -(norC &gt; v.si);</q></td></tr>
<tr><th id="243">243</th><td><q>    v.si &lt;&lt;= shift;</q></td></tr>
<tr><th id="244">244</th><td><q>    v.si ^= (s.si ^ v.si) &amp; mask;</q></td></tr>
<tr><th id="245">245</th><td><q>    v.si |= sign;</q></td></tr>
<tr><th id="246">246</th><td><q>    return v.f;</q></td></tr>
<tr><th id="247">247</th><td><q>  }</q></td></tr>
<tr><th id="248">248</th><td><q></q></td></tr>
<tr><th id="249">249</th><td><q>  TVM_XINLINE float half2float(</q></td></tr>
<tr><th id="250">250</th><td><q>    const volatile uint16_t&amp; value) const volatile {</q></td></tr>
<tr><th id="251">251</th><td><q>    Bits v;</q></td></tr>
<tr><th id="252">252</th><td><q>    v.ui = value;</q></td></tr>
<tr><th id="253">253</th><td><q>    int32_t sign = v.si &amp; signC;</q></td></tr>
<tr><th id="254">254</th><td><q>    v.si ^= sign;</q></td></tr>
<tr><th id="255">255</th><td><q>    sign &lt;&lt;= shiftSign;</q></td></tr>
<tr><th id="256">256</th><td><q>    v.si ^= ((v.si + minD) ^ v.si) &amp; -(v.si &gt; subC);</q></td></tr>
<tr><th id="257">257</th><td><q>    v.si ^= ((v.si + maxD) ^ v.si) &amp; -(v.si &gt; maxC);</q></td></tr>
<tr><th id="258">258</th><td><q>    Bits s;</q></td></tr>
<tr><th id="259">259</th><td><q>    s.si = mulC;</q></td></tr>
<tr><th id="260">260</th><td><q>    s.f *= v.si;</q></td></tr>
<tr><th id="261">261</th><td><q>    int32_t mask = -(norC &gt; v.si);</q></td></tr>
<tr><th id="262">262</th><td><q>    v.si &lt;&lt;= shift;</q></td></tr>
<tr><th id="263">263</th><td><q>    v.si ^= (s.si ^ v.si) &amp; mask;</q></td></tr>
<tr><th id="264">264</th><td><q>    v.si |= sign;</q></td></tr>
<tr><th id="265">265</th><td><q>    return v.f;</q></td></tr>
<tr><th id="266">266</th><td><q>  }</q></td></tr>
<tr><th id="267">267</th><td><q></q></td></tr>
<tr><th id="268">268</th><td><q>  template&lt;typename T&gt;</q></td></tr>
<tr><th id="269">269</th><td><q>  TVM_XINLINE void constructor(const T&amp; value) {</q></td></tr>
<tr><th id="270">270</th><td><q>    half_ = float2half(float(value));</q></td></tr>
<tr><th id="271">271</th><td><q>  }</q></td></tr>
<tr><th id="272">272</th><td><q>};</q></td></tr>
<tr><th id="273">273</th><td><q></q></td></tr>
<tr><th id="274">274</th><td><q>TVM_HALF_OPERATOR(half, +)</q></td></tr>
<tr><th id="275">275</th><td><q>TVM_HALF_OPERATOR(half, -)</q></td></tr>
<tr><th id="276">276</th><td><q>TVM_HALF_OPERATOR(half, *)</q></td></tr>
<tr><th id="277">277</th><td><q>TVM_HALF_OPERATOR(half, /)</q></td></tr>
<tr><th id="278">278</th><td><q>TVM_HALF_OPERATOR(bool, &gt;)</q></td></tr>
<tr><th id="279">279</th><td><q>TVM_HALF_OPERATOR(bool, &lt;)</q></td></tr>
<tr><th id="280">280</th><td><q>TVM_HALF_OPERATOR(bool, &gt;=)</q></td></tr>
<tr><th id="281">281</th><td><q>TVM_HALF_OPERATOR(bool, &lt;=)</q></td></tr>
<tr><th id="282">282</th><td><q></q></td></tr>
<tr><th id="283">283</th><td><q>TVM_XINLINE half __float2half_rn(const float a) {</q></td></tr>
<tr><th id="284">284</th><td><q>  return half(a);</q></td></tr>
<tr><th id="285">285</th><td><q>}</q></td></tr>
<tr><th id="286">286</th><td><q>)"</q>;</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><em>static</em> <b>constexpr</b> <em>const</em> <em>char</em>* <dfn class="decl def" id="_cuda_half_util" title='_cuda_half_util' data-ref="_cuda_half_util" data-ref-filename="_cuda_half_util">_cuda_half_util</dfn> = <q>R"(</q></td></tr>
<tr><th id="289">289</th><td><q>// Pack two half values.</q></td></tr>
<tr><th id="290">290</th><td><q>static inline __device__ __host__ unsigned</q></td></tr>
<tr><th id="291">291</th><td><q>__pack_half2(const half x, const half y) {</q></td></tr>
<tr><th id="292">292</th><td><q>  unsigned v0 = *((unsigned short *)&amp;x);</q></td></tr>
<tr><th id="293">293</th><td><q>  unsigned v1 = *((unsigned short *)&amp;y);</q></td></tr>
<tr><th id="294">294</th><td><q>  return (v1 &lt;&lt; 16) | v0;</q></td></tr>
<tr><th id="295">295</th><td><q>}</q></td></tr>
<tr><th id="296">296</th><td><q></q></td></tr>
<tr><th id="297">297</th><td><q>// Some fp16 math functions are not supported in cuda_fp16.h,</q></td></tr>
<tr><th id="298">298</th><td><q>// so we define them here to make sure the generated CUDA code</q></td></tr>
<tr><th id="299">299</th><td><q>// is valid.</q></td></tr>
<tr><th id="300">300</th><td><q>#if defined(__CUDA_ARCH__) &amp;&amp; (__CUDA_ARCH__ &gt;= 530)</q></td></tr>
<tr><th id="301">301</th><td><q>#define CUDA_UNSUPPORTED_HALF_MATH_BINARY(HALF_MATH_NAME, FP32_MATH_NAME) \</q></td></tr>
<tr><th id="302">302</th><td><q>static inline __device__ __host__ half HALF_MATH_NAME(half x, half y) {   \</q></td></tr>
<tr><th id="303">303</th><td><q>  float tmp_x = __half2float(x);                                          \</q></td></tr>
<tr><th id="304">304</th><td><q>  float tmp_y = __half2float(y);                                          \</q></td></tr>
<tr><th id="305">305</th><td><q>  float result = FP32_MATH_NAME(tmp_x, tmp_y);                            \</q></td></tr>
<tr><th id="306">306</th><td><q>  return __float2half(result);                                            \</q></td></tr>
<tr><th id="307">307</th><td><q>}</q></td></tr>
<tr><th id="308">308</th><td><q></q></td></tr>
<tr><th id="309">309</th><td><q>#define CUDA_UNSUPPORTED_HALF_MATH_UNARY(HALF_MATH_NAME, FP32_MATH_NAME) \</q></td></tr>
<tr><th id="310">310</th><td><q>static inline __device__ __host__ half HALF_MATH_NAME(half x) {          \</q></td></tr>
<tr><th id="311">311</th><td><q>  float tmp_x = __half2float(x);                                         \</q></td></tr>
<tr><th id="312">312</th><td><q>  float result = FP32_MATH_NAME(tmp_x);                                  \</q></td></tr>
<tr><th id="313">313</th><td><q>  return __float2half(result);                                           \</q></td></tr>
<tr><th id="314">314</th><td><q>}</q></td></tr>
<tr><th id="315">315</th><td><q></q></td></tr>
<tr><th id="316">316</th><td><q>CUDA_UNSUPPORTED_HALF_MATH_BINARY(hpow, powf)</q></td></tr>
<tr><th id="317">317</th><td><q>CUDA_UNSUPPORTED_HALF_MATH_UNARY(htanh, tanhf)</q></td></tr>
<tr><th id="318">318</th><td><q>CUDA_UNSUPPORTED_HALF_MATH_UNARY(htan, tanf)</q></td></tr>
<tr><th id="319">319</th><td><q>CUDA_UNSUPPORTED_HALF_MATH_UNARY(hatan, atanf)</q></td></tr>
<tr><th id="320">320</th><td><q>CUDA_UNSUPPORTED_HALF_MATH_UNARY(herf, erf)</q></td></tr>
<tr><th id="321">321</th><td><q></q></td></tr>
<tr><th id="322">322</th><td><q>#undef CUDA_UNSUPPORTED_HALF_MATH_BINARY</q></td></tr>
<tr><th id="323">323</th><td><q>#undef CUDA_UNSUPPORTED_HALF_MATH_UNARY</q></td></tr>
<tr><th id="324">324</th><td><q></q></td></tr>
<tr><th id="325">325</th><td><q>#endif</q></td></tr>
<tr><th id="326">326</th><td><q>)"</q>;</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><em>static</em> <b>constexpr</b> <em>const</em> <em>char</em>* <dfn class="decl def" id="_cuda_bfloat16_util" title='_cuda_bfloat16_util' data-ref="_cuda_bfloat16_util" data-ref-filename="_cuda_bfloat16_util">_cuda_bfloat16_util</dfn> = <q>R"(</q></td></tr>
<tr><th id="329">329</th><td><q>// Pack two bfloat16 values.</q></td></tr>
<tr><th id="330">330</th><td><q>static inline __device__ __host__ unsigned</q></td></tr>
<tr><th id="331">331</th><td><q>__pack_nv_bfloat162(const nv_bfloat16 x, const nv_bfloat16 y) {</q></td></tr>
<tr><th id="332">332</th><td><q>  unsigned v0 = *((unsigned short *)&amp;x);</q></td></tr>
<tr><th id="333">333</th><td><q>  unsigned v1 = *((unsigned short *)&amp;y);</q></td></tr>
<tr><th id="334">334</th><td><q>  return (v1 &lt;&lt; 16) | v0;</q></td></tr>
<tr><th id="335">335</th><td><q>}</q></td></tr>
<tr><th id="336">336</th><td><q></q></td></tr>
<tr><th id="337">337</th><td><q>// Some bfp16 math functions are not supported in cuda_bfp16.h,</q></td></tr>
<tr><th id="338">338</th><td><q>// so we define them here to make sure the generated CUDA code</q></td></tr>
<tr><th id="339">339</th><td><q>// is valid.</q></td></tr>
<tr><th id="340">340</th><td><q>#define CUDA_UNSUPPORTED_HALF_MATH_BINARY(HALF_MATH_NAME, FP32_MATH_NAME) \</q></td></tr>
<tr><th id="341">341</th><td><q>static inline __device__ __host__ nv_bfloat16 HALF_MATH_NAME(nv_bfloat16 x, nv_bfloat16 y) {   \</q></td></tr>
<tr><th id="342">342</th><td><q>  float tmp_x = __bfloat162float(x);                                      \</q></td></tr>
<tr><th id="343">343</th><td><q>  float tmp_y = __bfloat162float(y);                                      \</q></td></tr>
<tr><th id="344">344</th><td><q>  float result = FP32_MATH_NAME(tmp_x, tmp_y);                            \</q></td></tr>
<tr><th id="345">345</th><td><q>  return __float2bfloat16(result);                                        \</q></td></tr>
<tr><th id="346">346</th><td><q>}</q></td></tr>
<tr><th id="347">347</th><td><q></q></td></tr>
<tr><th id="348">348</th><td><q>#define CUDA_UNSUPPORTED_HALF_MATH_UNARY(HALF_MATH_NAME, FP32_MATH_NAME) \</q></td></tr>
<tr><th id="349">349</th><td><q>static inline __device__ __host__ nv_bfloat16 HALF_MATH_NAME(nv_bfloat16 x) {          \</q></td></tr>
<tr><th id="350">350</th><td><q>  float tmp_x = __bfloat162float(x);                                     \</q></td></tr>
<tr><th id="351">351</th><td><q>  float result = FP32_MATH_NAME(tmp_x);                                  \</q></td></tr>
<tr><th id="352">352</th><td><q>  return __float2bfloat16(result);                                       \</q></td></tr>
<tr><th id="353">353</th><td><q>}</q></td></tr>
<tr><th id="354">354</th><td><q></q></td></tr>
<tr><th id="355">355</th><td><q>CUDA_UNSUPPORTED_HALF_MATH_BINARY(hpow, powf)</q></td></tr>
<tr><th id="356">356</th><td><q>CUDA_UNSUPPORTED_HALF_MATH_UNARY(htanh, tanhf)</q></td></tr>
<tr><th id="357">357</th><td><q>CUDA_UNSUPPORTED_HALF_MATH_UNARY(htan, tanf)</q></td></tr>
<tr><th id="358">358</th><td><q>CUDA_UNSUPPORTED_HALF_MATH_UNARY(hatan, atanf)</q></td></tr>
<tr><th id="359">359</th><td><q>CUDA_UNSUPPORTED_HALF_MATH_UNARY(herf, erf)</q></td></tr>
<tr><th id="360">360</th><td><q></q></td></tr>
<tr><th id="361">361</th><td><q>#undef CUDA_UNSUPPORTED_HALF_MATH_BINARY</q></td></tr>
<tr><th id="362">362</th><td><q>#undef CUDA_UNSUPPORTED_HALF_MATH_UNARY</q></td></tr>
<tr><th id="363">363</th><td><q>)"</q>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><em>static</em> <b>constexpr</b> <em>const</em> <em>char</em>* <dfn class="decl def" id="_cuda_warp_intrinsic_util" title='_cuda_warp_intrinsic_util' data-ref="_cuda_warp_intrinsic_util" data-ref-filename="_cuda_warp_intrinsic_util">_cuda_warp_intrinsic_util</dfn> = <q>R"(</q></td></tr>
<tr><th id="366">366</th><td><q>#if defined(__CUDA_ARCH__) &amp;&amp; (__CUDA_ARCH__ &lt; 700)</q></td></tr>
<tr><th id="367">367</th><td><q>#define __shfl_sync(mask, var, lane, width) \</q></td></tr>
<tr><th id="368">368</th><td><q>        __shfl((var), (lane), (width))</q></td></tr>
<tr><th id="369">369</th><td><q></q></td></tr>
<tr><th id="370">370</th><td><q>#define __shfl_down_sync(mask, var, offset, width) \</q></td></tr>
<tr><th id="371">371</th><td><q>        __shfl_down((var), (offset), (width))</q></td></tr>
<tr><th id="372">372</th><td><q></q></td></tr>
<tr><th id="373">373</th><td><q>#define __shfl_up_sync(mask, var, offset, width) \</q></td></tr>
<tr><th id="374">374</th><td><q>        __shfl_up((var), (offset), (width))</q></td></tr>
<tr><th id="375">375</th><td><q>#endif</q></td></tr>
<tr><th id="376">376</th><td><q></q></td></tr>
<tr><th id="377">377</th><td><q>)"</q>;</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><u>#<span data-ppcond="24">endif</span>  // TVM_TARGET_SOURCE_LITERAL_CUDA_HALF_T_H_</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../codegen_cuda.cc.html'>tvm/src/target/source/codegen_cuda.cc</a><br/>Generated on <em>2022-Dec-01</em> from project tvm revision <em>6782a35</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
