// Seed: 112960603
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8,
    input id_9,
    input id_10,
    input id_11,
    input id_12,
    input id_13,
    input logic id_14,
    output logic id_15,
    input id_16,
    input logic id_17,
    output id_18,
    output id_19
);
  always @({id_16
  } or id_1)
  begin
    id_8 = 1;
    id_0 <= 1;
    id_2 <= id_7;
    if (id_11) SystemTFIdentifier(1 < 1, 1, 1, 1, 1);
  end
  assign id_0 = 1'b0;
  logic id_20;
  always @(posedge 1 or negedge id_5) begin
    if (1) begin
      id_2 = 1;
    end else begin
      id_8 = id_11;
    end
  end
  logic id_21 = id_17 + id_16;
endmodule
