

================================================================
== Vitis HLS Report for 'compute_neighbor_tables_Pipeline_VITIS_LOOP_27_2'
================================================================
* Date:           Thu May 15 14:37:44 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        compute_neighbor_tables
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.403 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %edge_list, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%num_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_edges"   --->   Operation 11 'read' 'num_edges_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc28"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i31 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 17 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 18 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln27 = icmp_slt  i32 %zext_ln27, i32 %num_edges_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 19 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.87ns)   --->   "%add_ln27 = add i31 %i_1, i31 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 20 'add' 'add_ln27' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.end30.loopexit.exitStub, void %for.inc28.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 21 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %trunc_ln27, i1 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:29]   --->   Operation 22 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln30 = or i11 %tmp_1, i11 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 23 'or' 'or_ln30' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i11 %or_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 24 'zext' 'zext_ln30' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 25 'getelementptr' 'edge_list_addr_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.20ns)   --->   "%dest = load i11 %edge_list_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 26 'load' 'dest' <Predicate = (icmp_ln27)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln27 = store i31 %add_ln27, i31 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 27 'store' 'store_ln27' <Predicate = (icmp_ln27)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i11 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:29]   --->   Operation 28 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:29]   --->   Operation 29 'getelementptr' 'edge_list_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.20ns)   --->   "%source = load i11 %edge_list_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:29]   --->   Operation 30 'load' 'source' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 31 [1/2] (1.20ns)   --->   "%dest = load i11 %edge_list_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30]   --->   Operation 31 'load' 'dest' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i32 %dest" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 32 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%neightbor_table_offsets_temp_addr = getelementptr i32 %neightbor_table_offsets_temp, i64 0, i64 %zext_ln32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 33 'getelementptr' 'neightbor_table_offsets_temp_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 34 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.60ns)   --->   "%neightbor_table_offsets_temp_load = load i7 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 35 'load' 'neightbor_table_offsets_temp_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 36 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 36 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln32 = store i64 %zext_ln32, i64 %reuse_addr_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 37 'store' 'store_ln32' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:28]   --->   Operation 38 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 39 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (1.20ns)   --->   "%source = load i11 %edge_list_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:29]   --->   Operation 40 'load' 'source' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 41 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (0.60ns)   --->   "%neightbor_table_offsets_temp_load = load i7 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 42 'load' 'neightbor_table_offsets_temp_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 43 [1/1] (0.22ns)   --->   "%offset = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %neightbor_table_offsets_temp_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32]   --->   Operation 43 'select' 'offset' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i32 %offset" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 44 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%neighbor_table_addr = getelementptr i32 %neighbor_table, i64 0, i64 %zext_ln33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 45 'getelementptr' 'neighbor_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.20ns)   --->   "%store_ln33 = store i32 %source, i10 %neighbor_table_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33]   --->   Operation 46 'store' 'store_ln33' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 47 [1/1] (0.88ns)   --->   "%add_ln34 = add i32 %offset, i32 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:34]   --->   Operation 47 'add' 'add_ln34' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.60ns)   --->   "%store_ln34 = store i32 %add_ln34, i7 %neightbor_table_offsets_temp_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:34]   --->   Operation 48 'store' 'store_ln34' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln34 = store i32 %add_ln34, i32 %reuse_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:34]   --->   Operation 49 'store' 'store_ln34' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27]   --->   Operation 50 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.26ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27) on local variable 'i' [16]  (0 ns)
	'add' operation ('add_ln27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27) [20]  (0.874 ns)
	'store' operation ('store_ln27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27) of variable 'add_ln27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:27 on local variable 'i' [47]  (0.387 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'load' operation ('dest', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:30) on array 'edge_list' [32]  (1.2 ns)
	'icmp' operation ('addr_cmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:32) [38]  (1.06 ns)

 <State 3>: 2.4ns
The critical path consists of the following:
	'load' operation ('source', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:29) on array 'edge_list' [31]  (1.2 ns)
	'store' operation ('store_ln33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:33) of variable 'source', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_neighbor_tables/compute_neighbor_tables_fast.cpp:29 on array 'neighbor_table' [42]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
