srcscan starts
INFO: analyzing module ControlleINFO: analyzingINFO: analyzing module GIN (VERIINFO: anC:/Users/8787y/AppData/Local/TemC:/Users/8787y/AppData/Local/Temp/VivadoEditorAssist5148265342099145069.tmp(98): WARNING: extra semicolon is not allowed here in this dialect; use SystemVeINFO: analyzing module GIN_Bus (INFO: analyzC:/Users/8787y/AppData/Local/TemC:/Users/8787y/AppData/Local/Temp/VivadoEditorAssist4741567623171706311.tmp(42): WARNING: extra semicolon is not allowed here in this dialect; use SystemVeINFO: analyzing module GIN_MultiINFO: analyzing module GIN_MINFO: analyzing module GON (VERIINFO: anD:/FPGA/PE_array/GON/GON.v(76): D:/FPGA/PE_array/GON/GON.v(76): WARNING: extra semicolon is not allowed here in this dialect; use SystemVeINFO: analyzing module GON_Bus (INFO: analyzD:/FPGA/PE_array/GON/GON_Bus.v(4D:/FPGA/PE_array/GON/GON_Bus.v(40): WARNING: extra semicolon is not allowed here in this dialect; use SystemVeINFO: analyzing module GON_MultiINFO: analyzing module GON_MINFO: analyzing module PE (VERI-INFO: aINFO: analyzing module PE_array INFO: analyziC:/Users/8787y/AppData/Local/TemC:/Users/8787y/AppData/Local/Temp/VivadoEditorAssist1408188910410836961.tmp(264): WARNING: extra semicolon is not allowed here in this dialect; use SystemVeINFO: analyzing module ControlleINFO: analyzingD:/FPGA/PE_array/Controller.v(1)D:/FPGA/PE_array/Controller.v(1): WARNING: overwriting previous definition of mINFO: analyzing module GIN (VERIINFO: anC:/Users/8787y/AppData/Local/TemC:/Users/8787y/AppData/Local/Temp/VivadoEditorAssist5148265342099145069.tmp(98): WARNING: extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead (VERI-2050)
C:/Users/8787y/AppData/Local/Temp/VivadoEditorAssist5148265342099145069.tmp(25): WARNING: overwriting previous definitiINFO: analyzing module GIN_Bus (INFO: analyzing module GIN_Bus (VERI-9002)
C:/Users/8787y/AppData/Local/Temp/VivadoEditorAssist4741567623171706311.tmp(42): WARNING: extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead (VERI-2050)
C:/Users/8787y/AppData/Local/Temp/VivadoEditorAssist4741567623171706311.tmp(1): WARNING: overwriting previous definition oINFO: analyzing module GIN_MultiINFO: analyzing module GIN_MulticastController (VERI-9002)
D:/FPGA/PE_array/GIN/GIN_MulticastController.v(1): WARNING: overwriting previous definition of module 'GIN_MuINFO: analyzing module GON (VERIINFO: analyzing module GON (VERI-9002)
D:/FPGA/PE_array/GON/GON.v(76): WARNING: extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead (VERI-2050)
D:/FPGA/PE_array/GON/GON.v(1): WARNING: overwriting previous definitiINFO: analyzing module GON_Bus (INFO: analyzing module GON_Bus (VERI-9002)
D:/FPGA/PE_array/GON/GON_Bus.v(40): WARNING: extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead (VERI-2050)
D:/FPGA/PE_array/GON/GON_Bus.v(1): WARNING: overwriting previous definition oINFO: analyzing module GON_MultiINFO: analyzing module GON_MulticastController (VERI-9002)
D:/FPGA/PE_array/GON/GON_MulticastController.v(1): WARNING: overwriting previous definition of module 'GON_MuINFO: analyzing module PE (VERI-INFO: aD:/FPGA/PE_array/PE.v(1): WARNIND:/FPGA/PE_array/PE.v(1): WARNING: overwriting previous definitINFO: analyzing module PE_array INFO: analyziC:/Users/8787y/AppData/Local/TemC:/Users/8787y/AppData/Local/Temp/VivadoEditorAssist1408188910410836961.tmp(264): WARNING: extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead (VERI-2050)
C:/Users/8787y/AppData/Local/Temp/VivadoEditorAssist1408188910410836961.tmp(25): WARNING: overwriting previous definition ofsrcscan exits with return value srcscan exits with return value 0
