--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml toplvl.twx toplvl.ncd -o toplvl.twr toplvl.pcf -ucf exam1.ucf

Design file:              toplvl.ncd
Physical constraint file: toplvl.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: OFFSET = OUT 5.667 ns AFTER COMP "d_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 2 endpoints analyzed, 2 failing endpoints
 2 timing errors detected.
 Minimum allowable offset is   9.790ns.
--------------------------------------------------------------------------------

Paths for end point rd_l (P60.PAD), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -4.123ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               controlModule/state_FSM_FFd12 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Requirement:          5.667ns
  Data Path Delay:      6.147ns (Levels of Logic = 2)
  Clock Path Delay:     3.618ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y2.CLK      net (fanout=45)       1.465   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (1.246ns logic, 2.372ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd12 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.BQ       Tcko                  0.525   controlModule/state_FSM_FFd12
                                                       controlModule/state_FSM_FFd12
    SLICE_X17Y2.D2       net (fanout=6)        0.548   controlModule/state_FSM_FFd12
    SLICE_X17Y2.DMUX     Tilo                  0.337   controlModule/state_FSM_FFd1
                                                       controlModule/state__n01191
    P60.O                net (fanout=1)        2.395   rd_l_OBUF
    P60.PAD              Tioop                 2.342   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      6.147ns (3.204ns logic, 2.943ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -4.097ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               controlModule/state_FSM_FFd10 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Requirement:          5.667ns
  Data Path Delay:      6.123ns (Levels of Logic = 2)
  Clock Path Delay:     3.616ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y3.CLK      net (fanout=45)       1.463   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.246ns logic, 2.370ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd10 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y3.AQ       Tcko                  0.525   controlModule/state_FSM_FFd4
                                                       controlModule/state_FSM_FFd10
    SLICE_X17Y2.D5       net (fanout=3)        0.524   controlModule/state_FSM_FFd10
    SLICE_X17Y2.DMUX     Tilo                  0.337   controlModule/state_FSM_FFd1
                                                       controlModule/state__n01191
    P60.O                net (fanout=1)        2.395   rd_l_OBUF
    P60.PAD              Tioop                 2.342   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      6.123ns (3.204ns logic, 2.919ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -4.037ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               controlModule/state_FSM_FFd1 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Requirement:          5.667ns
  Data Path Delay:      6.061ns (Levels of Logic = 2)
  Clock Path Delay:     3.618ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X17Y2.CLK      net (fanout=45)       1.465   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (1.246ns logic, 2.372ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd1 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y2.CQ       Tcko                  0.430   controlModule/state_FSM_FFd1
                                                       controlModule/state_FSM_FFd1
    SLICE_X17Y2.D1       net (fanout=7)        0.557   controlModule/state_FSM_FFd1
    SLICE_X17Y2.DMUX     Tilo                  0.337   controlModule/state_FSM_FFd1
                                                       controlModule/state__n01191
    P60.O                net (fanout=1)        2.395   rd_l_OBUF
    P60.PAD              Tioop                 2.342   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      6.061ns (3.109ns logic, 2.952ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point oe_l (P58.PAD), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -3.875ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               controlModule/state_FSM_FFd12 (FF)
  Destination:          oe_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Requirement:          5.667ns
  Data Path Delay:      5.899ns (Levels of Logic = 2)
  Clock Path Delay:     3.618ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y2.CLK      net (fanout=45)       1.465   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (1.246ns logic, 2.372ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd12 to oe_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.BQ       Tcko                  0.525   controlModule/state_FSM_FFd12
                                                       controlModule/state_FSM_FFd12
    SLICE_X17Y2.D2       net (fanout=6)        0.548   controlModule/state_FSM_FFd12
    SLICE_X17Y2.D        Tilo                  0.259   controlModule/state_FSM_FFd1
                                                       controlModule/state_oe_l1
    P58.O                net (fanout=1)        2.225   oe_l_OBUF
    P58.PAD              Tioop                 2.342   oe_l
                                                       oe_l_OBUF
                                                       oe_l
    -------------------------------------------------  ---------------------------
    Total                                      5.899ns (3.126ns logic, 2.773ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -3.789ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               controlModule/state_FSM_FFd1 (FF)
  Destination:          oe_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Requirement:          5.667ns
  Data Path Delay:      5.813ns (Levels of Logic = 2)
  Clock Path Delay:     3.618ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X17Y2.CLK      net (fanout=45)       1.465   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (1.246ns logic, 2.372ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd1 to oe_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y2.CQ       Tcko                  0.430   controlModule/state_FSM_FFd1
                                                       controlModule/state_FSM_FFd1
    SLICE_X17Y2.D1       net (fanout=7)        0.557   controlModule/state_FSM_FFd1
    SLICE_X17Y2.D        Tilo                  0.259   controlModule/state_FSM_FFd1
                                                       controlModule/state_oe_l1
    P58.O                net (fanout=1)        2.225   oe_l_OBUF
    P58.PAD              Tioop                 2.342   oe_l
                                                       oe_l_OBUF
                                                       oe_l
    -------------------------------------------------  ---------------------------
    Total                                      5.813ns (3.031ns logic, 2.782ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -3.735ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               controlModule/state_FSM_FFd11 (FF)
  Destination:          oe_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Requirement:          5.667ns
  Data Path Delay:      5.759ns (Levels of Logic = 2)
  Clock Path Delay:     3.618ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y2.CLK      net (fanout=45)       1.465   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (1.246ns logic, 2.372ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path at Slow Process Corner: controlModule/state_FSM_FFd11 to oe_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.AQ       Tcko                  0.525   controlModule/state_FSM_FFd12
                                                       controlModule/state_FSM_FFd11
    SLICE_X17Y2.D3       net (fanout=3)        0.408   controlModule/state_FSM_FFd11
    SLICE_X17Y2.D        Tilo                  0.259   controlModule/state_FSM_FFd1
                                                       controlModule/state_oe_l1
    P58.O                net (fanout=1)        2.225   oe_l_OBUF
    P58.PAD              Tioop                 2.342   oe_l
                                                       oe_l_OBUF
                                                       oe_l
    -------------------------------------------------  ---------------------------
    Total                                      5.759ns (3.126ns logic, 2.633ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 5.667 ns AFTER COMP "d_clk";
--------------------------------------------------------------------------------

Paths for end point oe_l (P58.PAD), 3 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.957ns (clock arrival + clock path + data path - uncertainty)
  Source:               controlModule/state_FSM_FFd12 (FF)
  Destination:          oe_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Data Path Delay:      2.747ns (Levels of Logic = 2)
  Clock Path Delay:     1.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: d_clk to controlModule/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y2.CLK      net (fanout=45)       0.522   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.380ns logic, 0.855ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd12 to oe_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.BQ       Tcko                  0.234   controlModule/state_FSM_FFd12
                                                       controlModule/state_FSM_FFd12
    SLICE_X17Y2.D2       net (fanout=6)        0.269   controlModule/state_FSM_FFd12
    SLICE_X17Y2.D        Tilo                  0.156   controlModule/state_FSM_FFd1
                                                       controlModule/state_oe_l1
    P58.O                net (fanout=1)        1.050   oe_l_OBUF
    P58.PAD              Tioop                 1.038   oe_l
                                                       oe_l_OBUF
                                                       oe_l
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (1.428ns logic, 1.319ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.931ns (clock arrival + clock path + data path - uncertainty)
  Source:               controlModule/state_FSM_FFd1 (FF)
  Destination:          oe_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Data Path Delay:      2.721ns (Levels of Logic = 2)
  Clock Path Delay:     1.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: d_clk to controlModule/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X17Y2.CLK      net (fanout=45)       0.522   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.380ns logic, 0.855ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd1 to oe_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y2.CQ       Tcko                  0.198   controlModule/state_FSM_FFd1
                                                       controlModule/state_FSM_FFd1
    SLICE_X17Y2.D1       net (fanout=7)        0.279   controlModule/state_FSM_FFd1
    SLICE_X17Y2.D        Tilo                  0.156   controlModule/state_FSM_FFd1
                                                       controlModule/state_oe_l1
    P58.O                net (fanout=1)        1.050   oe_l_OBUF
    P58.PAD              Tioop                 1.038   oe_l
                                                       oe_l_OBUF
                                                       oe_l
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (1.392ns logic, 1.329ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.874ns (clock arrival + clock path + data path - uncertainty)
  Source:               controlModule/state_FSM_FFd11 (FF)
  Destination:          oe_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Data Path Delay:      2.664ns (Levels of Logic = 2)
  Clock Path Delay:     1.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: d_clk to controlModule/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y2.CLK      net (fanout=45)       0.522   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.380ns logic, 0.855ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd11 to oe_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.AQ       Tcko                  0.234   controlModule/state_FSM_FFd12
                                                       controlModule/state_FSM_FFd11
    SLICE_X17Y2.D3       net (fanout=3)        0.186   controlModule/state_FSM_FFd11
    SLICE_X17Y2.D        Tilo                  0.156   controlModule/state_FSM_FFd1
                                                       controlModule/state_oe_l1
    P58.O                net (fanout=1)        1.050   oe_l_OBUF
    P58.PAD              Tioop                 1.038   oe_l
                                                       oe_l_OBUF
                                                       oe_l
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (1.428ns logic, 1.236ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point rd_l (P60.PAD), 5 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.988ns (clock arrival + clock path + data path - uncertainty)
  Source:               controlModule/state_FSM_FFd11 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Data Path Delay:      2.778ns (Levels of Logic = 2)
  Clock Path Delay:     1.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: d_clk to controlModule/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y2.CLK      net (fanout=45)       0.522   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.380ns logic, 0.855ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd11 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y2.AQ       Tcko                  0.234   controlModule/state_FSM_FFd12
                                                       controlModule/state_FSM_FFd11
    SLICE_X17Y2.D3       net (fanout=3)        0.186   controlModule/state_FSM_FFd11
    SLICE_X17Y2.DMUX     Tilo                  0.203   controlModule/state_FSM_FFd1
                                                       controlModule/state__n01191
    P60.O                net (fanout=1)        1.117   rd_l_OBUF
    P60.PAD              Tioop                 1.038   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      2.778ns (1.475ns logic, 1.303ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.965ns (clock arrival + clock path + data path - uncertainty)
  Source:               controlModule/state_FSM_FFd10 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Data Path Delay:      2.757ns (Levels of Logic = 2)
  Clock Path Delay:     1.233ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: d_clk to controlModule/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y3.CLK      net (fanout=45)       0.520   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.380ns logic, 0.853ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd10 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y3.AQ       Tcko                  0.234   controlModule/state_FSM_FFd4
                                                       controlModule/state_FSM_FFd10
    SLICE_X17Y2.D5       net (fanout=3)        0.165   controlModule/state_FSM_FFd10
    SLICE_X17Y2.DMUX     Tilo                  0.203   controlModule/state_FSM_FFd1
                                                       controlModule/state__n01191
    P60.O                net (fanout=1)        1.117   rd_l_OBUF
    P60.PAD              Tioop                 1.038   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (1.475ns logic, 1.282ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.892ns (clock arrival + clock path + data path - uncertainty)
  Source:               controlModule/state_FSM_FFd9 (FF)
  Destination:          rd_l (PAD)
  Source Clock:         d_clk_BUFGP rising
  Data Path Delay:      2.682ns (Levels of Logic = 2)
  Clock Path Delay:     1.235ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: d_clk to controlModule/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.321   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.333   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X17Y2.CLK      net (fanout=45)       0.522   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.380ns logic, 0.855ns route)
                                                       (30.8% logic, 69.2% route)

  Minimum Data Path at Fast Process Corner: controlModule/state_FSM_FFd9 to rd_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y2.BQ       Tcko                  0.198   controlModule/state_FSM_FFd1
                                                       controlModule/state_FSM_FFd9
    SLICE_X17Y2.D4       net (fanout=5)        0.126   controlModule/state_FSM_FFd9
    SLICE_X17Y2.DMUX     Tilo                  0.203   controlModule/state_FSM_FFd1
                                                       controlModule/state__n01191
    P60.O                net (fanout=1)        1.117   rd_l_OBUF
    P60.PAD              Tioop                 1.038   rd_l
                                                       rd_l_OBUF
                                                       rd_l
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (1.439ns logic, 1.243ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "d_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 31 paths analyzed, 31 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Minimum allowable offset is   3.351ns.
--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd11 (SLICE_X16Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.649ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset_h (PAD)
  Destination:          controlModule/state_FSM_FFd11 (FF)
  Destination Clock:    d_clk_BUFGP rising
  Requirement:          9.000ns
  Data Path Delay:      6.022ns (Levels of Logic = 2)
  Clock Path Delay:     2.696ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_h to controlModule/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P64.I                Tiopi                 1.037   reset_h
                                                       reset_h
                                                       reset_h_IBUF
                                                       ProtoComp1.IMUX
    SLICE_X19Y7.B3       net (fanout=40)       3.258   reset_h_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   controlModule/reset_ext_crap_OR_1_o
                                                       controlModule/reset_ext_crap_OR_1_o1
    SLICE_X16Y2.SR       net (fanout=1)        1.040   controlModule/reset_ext_crap_OR_1_o
    SLICE_X16Y2.CLK      Tsrck                 0.428   controlModule/state_FSM_FFd12
                                                       controlModule/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      6.022ns (1.724ns logic, 4.298ns route)
                                                       (28.6% logic, 71.4% route)

  Minimum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.902   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.716   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y2.CLK      net (fanout=45)       0.881   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (1.099ns logic, 1.597ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd12 (SLICE_X16Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.680ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset_h (PAD)
  Destination:          controlModule/state_FSM_FFd12 (FF)
  Destination Clock:    d_clk_BUFGP rising
  Requirement:          9.000ns
  Data Path Delay:      5.991ns (Levels of Logic = 2)
  Clock Path Delay:     2.696ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_h to controlModule/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P64.I                Tiopi                 1.037   reset_h
                                                       reset_h
                                                       reset_h_IBUF
                                                       ProtoComp1.IMUX
    SLICE_X19Y7.B3       net (fanout=40)       3.258   reset_h_IBUF
    SLICE_X19Y7.B        Tilo                  0.259   controlModule/reset_ext_crap_OR_1_o
                                                       controlModule/reset_ext_crap_OR_1_o1
    SLICE_X16Y2.SR       net (fanout=1)        1.040   controlModule/reset_ext_crap_OR_1_o
    SLICE_X16Y2.CLK      Tsrck                 0.397   controlModule/state_FSM_FFd12
                                                       controlModule/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      5.991ns (1.693ns logic, 4.298ns route)
                                                       (28.3% logic, 71.7% route)

  Minimum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.902   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.716   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X16Y2.CLK      net (fanout=45)       0.881   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (1.099ns logic, 1.597ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point controlModule/state_FSM_FFd8 (SLICE_X17Y2.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.829ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset_h (PAD)
  Destination:          controlModule/state_FSM_FFd8 (FF)
  Destination Clock:    d_clk_BUFGP rising
  Requirement:          9.000ns
  Data Path Delay:      4.842ns (Levels of Logic = 2)
  Clock Path Delay:     2.696ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_h to controlModule/state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P64.I                Tiopi                 1.037   reset_h
                                                       reset_h
                                                       reset_h_IBUF
                                                       ProtoComp1.IMUX
    SLICE_X17Y2.A3       net (fanout=40)       3.432   reset_h_IBUF
    SLICE_X17Y2.CLK      Tas                   0.373   controlModule/state_FSM_FFd1
                                                       controlModule/state_FSM_FFd8_rstpot
                                                       controlModule/state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (1.410ns logic, 3.432ns route)
                                                       (29.1% logic, 70.9% route)

  Minimum Clock Path at Slow Process Corner: d_clk to controlModule/state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 0.902   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.716   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X17Y2.CLK      net (fanout=45)       0.881   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (1.099ns logic, 1.597ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "d_clk";
--------------------------------------------------------------------------------

Paths for end point controlModule/d_lower_2 (SLICE_X4Y2.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.218ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               data<2> (PAD)
  Destination:          controlModule/d_lower_2 (FF)
  Destination Clock:    d_clk_BUFGP rising
  Requirement:          0.500ns
  Data Path Delay:      2.961ns (Levels of Logic = 1)
  Clock Path Delay:     3.654ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: data<2> to controlModule/d_lower_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P45.I                Tiopi                 0.902   data<2>
                                                       data<2>
                                                       data_2_IBUF
                                                       ProtoComp1.IMUX.3
    SLICE_X4Y2.CX        net (fanout=1)        2.049   data_2_IBUF
    SLICE_X4Y2.CLK       Tckdi       (-Th)    -0.010   controlModule/d_lower<3>
                                                       controlModule/d_lower_2
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.912ns logic, 2.049ns route)
                                                       (30.8% logic, 69.2% route)

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/d_lower_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X4Y2.CLK       net (fanout=45)       1.501   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (1.246ns logic, 2.408ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point controlModule/d_lower_0 (SLICE_X4Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               data<0> (PAD)
  Destination:          controlModule/d_lower_0 (FF)
  Destination Clock:    d_clk_BUFGP rising
  Requirement:          0.500ns
  Data Path Delay:      3.197ns (Levels of Logic = 1)
  Clock Path Delay:     3.654ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: data<0> to controlModule/d_lower_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P47.I                Tiopi                 0.902   data<0>
                                                       data<0>
                                                       data_0_IBUF
                                                       ProtoComp1.IMUX.1
    SLICE_X4Y2.AX        net (fanout=1)        2.285   data_0_IBUF
    SLICE_X4Y2.CLK       Tckdi       (-Th)    -0.010   controlModule/d_lower<3>
                                                       controlModule/d_lower_0
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (0.912ns logic, 2.285ns route)
                                                       (28.5% logic, 71.5% route)

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/d_lower_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X4Y2.CLK       net (fanout=45)       1.501   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (1.246ns logic, 2.408ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point controlModule/d_lower_1 (SLICE_X4Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               data<1> (PAD)
  Destination:          controlModule/d_lower_1 (FF)
  Destination Clock:    d_clk_BUFGP rising
  Requirement:          0.500ns
  Data Path Delay:      3.275ns (Levels of Logic = 1)
  Clock Path Delay:     3.654ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: data<1> to controlModule/d_lower_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P46.I                Tiopi                 0.902   data<1>
                                                       data<1>
                                                       data_1_IBUF
                                                       ProtoComp1.IMUX.2
    SLICE_X4Y2.BX        net (fanout=1)        2.363   data_1_IBUF
    SLICE_X4Y2.CLK       Tckdi       (-Th)    -0.010   controlModule/d_lower<3>
                                                       controlModule/d_lower_1
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (0.912ns logic, 2.363ns route)
                                                       (27.8% logic, 72.2% route)

  Maximum Clock Path at Slow Process Corner: d_clk to controlModule/d_lower_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P21.I                Tiopi                 1.037   d_clk
                                                       d_clk
                                                       d_clk_BUFGP/IBUFG
                                                       ProtoComp1.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.907   d_clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   d_clk_BUFGP/BUFG
                                                       d_clk_BUFGP/BUFG
    SLICE_X4Y2.CLK       net (fanout=45)       1.501   d_clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (1.246ns logic, 2.408ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock d_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data<0>     |    0.833(R)|      SLOW  |    0.482(R)|      SLOW  |d_clk_BUFGP       |   0.000|
data<1>     |    0.919(R)|      SLOW  |    0.404(R)|      SLOW  |d_clk_BUFGP       |   0.000|
data<2>     |    0.587(R)|      SLOW  |    0.718(R)|      SLOW  |d_clk_BUFGP       |   0.000|
data<3>     |    1.302(R)|      SLOW  |    0.030(R)|      SLOW  |d_clk_BUFGP       |   0.000|
data<4>     |    1.173(R)|      SLOW  |    0.150(R)|      SLOW  |d_clk_BUFGP       |   0.000|
data<5>     |    1.361(R)|      SLOW  |   -0.025(R)|      SLOW  |d_clk_BUFGP       |   0.000|
data<6>     |    1.294(R)|      SLOW  |    0.038(R)|      SLOW  |d_clk_BUFGP       |   0.000|
data<7>     |    1.356(R)|      SLOW  |   -0.019(R)|      SLOW  |d_clk_BUFGP       |   0.000|
reset_h     |    3.351(R)|      SLOW  |   -0.541(R)|      SLOW  |d_clk_BUFGP       |   0.000|
rxf_l       |    1.679(R)|      SLOW  |    0.238(R)|      SLOW  |d_clk_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock d_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
oe_l        |         9.542(R)|      SLOW  |         3.874(R)|      FAST  |d_clk_BUFGP       |   0.000|
rd_l        |         9.790(R)|      SLOW  |         3.892(R)|      FAST  |d_clk_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

OFFSET = IN 9 ns VALID 9.5 ns BEFORE COMP "d_clk";
Worst Case Data Window 4.069; Ideal Clock Offset To Actual Clock -2.934; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
data<0>           |    0.833(R)|      SLOW  |    0.482(R)|      SLOW  |    8.167|    0.018|        4.074|
data<1>           |    0.919(R)|      SLOW  |    0.404(R)|      SLOW  |    8.081|    0.096|        3.993|
data<2>           |    0.587(R)|      SLOW  |    0.718(R)|      SLOW  |    8.413|   -0.218|        4.316|
data<3>           |    1.302(R)|      SLOW  |    0.030(R)|      SLOW  |    7.698|    0.470|        3.614|
data<4>           |    1.173(R)|      SLOW  |    0.150(R)|      SLOW  |    7.827|    0.350|        3.739|
data<5>           |    1.361(R)|      SLOW  |   -0.025(R)|      SLOW  |    7.639|    0.525|        3.557|
data<6>           |    1.294(R)|      SLOW  |    0.038(R)|      SLOW  |    7.706|    0.462|        3.622|
data<7>           |    1.356(R)|      SLOW  |   -0.019(R)|      SLOW  |    7.644|    0.519|        3.563|
reset_h           |    3.351(R)|      SLOW  |   -0.541(R)|      SLOW  |    5.649|    1.041|        2.304|
rxf_l             |    1.679(R)|      SLOW  |    0.238(R)|      SLOW  |    7.321|    0.262|        3.530|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       3.351|         -  |       0.718|         -  |    5.649|   -0.218|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 5.667 ns AFTER COMP "d_clk";
Bus Skew: 0.248 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
oe_l                                           |        9.542|      SLOW  |        3.874|      FAST  |         0.000|
rd_l                                           |        9.790|      SLOW  |        3.892|      FAST  |         0.248|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 3  Score: 8216  (Setup/Max: 7998, Hold: 218)

Constraints cover 39 paths, 0 nets, and 40 connections

Design statistics:
   Minimum input required time before clock:   3.351ns
   Minimum output required time after clock:   9.790ns


Analysis completed Tue Mar 01 03:50:15 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



