 Timing Path to InputRegisterB_register_reg[0]/D 
  
 Path Start Point : Multiplier[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[0] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[0]                            Rise  0.2000 0.0000 0.1000 0.740929 1.05273 1.79366           1       76.2277  c             | 
|    InputRegisterB_register_reg[0]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 1.81734  15.4351  17.2524           3       76.2277  c    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2310          1.8122                                      AL            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1150 17.7863  31.2514  49.0377           32      76.2277  AL   K        | 
|    InputRegisterB_register_reg[0]/CK        DFFR_X1       Rise  0.1000 0.0330 0.2310          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.1000 0.1000 | 
| library hold check                        |  0.0660 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[1]/D 
  
 Path Start Point : Multiplier[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[1] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[1]                            Rise  0.2000 0.0000 0.1000 1.74544  1.05273 2.79817           1       76.2277  c             | 
|    InputRegisterB_register_reg[1]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                                  | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 1.81734  15.4351  17.2524           3       76.2277  c    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2310          1.8122                                      AL            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1150 17.7863  31.2514  49.0377           32      76.2277  AL   K        | 
|    InputRegisterB_register_reg[1]/CK        DFFR_X1       Rise  0.1000 0.0330 0.2310          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.1000 0.1000 | 
| library hold check                        |  0.0660 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[10]/D 
  
 Path Start Point : Multiplier[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[10] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[10]                            Rise  0.2000 0.0000 0.1000 1.19337  1.05273 2.24611           1       76.2277  c             | 
|    InputRegisterB_register_reg[10]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                                  | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 1.81734  15.4351  17.2524           3       76.2277  c    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2310          1.8122                                      AL            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1150 17.7863  31.2514  49.0377           32      76.2277  AL   K        | 
|    InputRegisterB_register_reg[10]/CK       DFFR_X1       Rise  0.1000 0.0330 0.2310          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.1000 0.1000 | 
| library hold check                        |  0.0660 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[13]/D 
  
 Path Start Point : Multiplier[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[13] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[13]                            Rise  0.2000 0.0000 0.1000 0.740929 1.05273 1.79366           1       76.2277  c             | 
|    InputRegisterB_register_reg[13]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                                  | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 1.81734  15.4351  17.2524           3       76.2277  c    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2310          1.8122                                      AL            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1150 17.7863  31.2514  49.0377           32      76.2277  AL   K        | 
|    InputRegisterB_register_reg[13]/CK       DFFR_X1       Rise  0.1000 0.0330 0.2310          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.1000 0.1000 | 
| library hold check                        |  0.0660 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[14]/D 
  
 Path Start Point : Multiplier[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[14] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[14]                            Rise  0.2000 0.0000 0.1000 1.60683  1.05273 2.65956           1       76.2277  c             | 
|    InputRegisterB_register_reg[14]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                                  | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 1.81734  15.4351  17.2524           3       76.2277  c    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2310          1.8122                                      AL            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1150 17.7863  31.2514  49.0377           32      76.2277  AL   K        | 
|    InputRegisterB_register_reg[14]/CK       DFFR_X1       Rise  0.1000 0.0330 0.2310          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.1000 0.1000 | 
| library hold check                        |  0.0660 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[15]/D 
  
 Path Start Point : Multiplier[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[15] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[15]                            Rise  0.2000 0.0000 0.1000 1.38028  1.05273 2.43301           1       76.2277  c             | 
|    InputRegisterB_register_reg[15]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                                  | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 1.81734  15.4351  17.2524           3       76.2277  c    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2310          1.8122                                      AL            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1150 17.7863  31.2514  49.0377           32      76.2277  AL   K        | 
|    InputRegisterB_register_reg[15]/CK       DFFR_X1       Rise  0.1000 0.0330 0.2310          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.1000 0.1000 | 
| library hold check                        |  0.0660 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[16]/D 
  
 Path Start Point : Multiplier[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[16] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[16]                            Rise  0.2000 0.0000 0.1000 0.740929 1.05273 1.79366           1       76.2277  c             | 
|    InputRegisterB_register_reg[16]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                                  | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 1.81734  15.4351  17.2524           3       76.2277  c    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2310          1.8122                                      AL            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1150 17.7863  31.2514  49.0377           32      76.2277  AL   K        | 
|    InputRegisterB_register_reg[16]/CK       DFFR_X1       Rise  0.1000 0.0330 0.2310          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.1000 0.1000 | 
| library hold check                        |  0.0660 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[17]/D 
  
 Path Start Point : Multiplier[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[17] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[17]                            Rise  0.2000 0.0000 0.1000 0.974019 1.05273 2.02675           1       76.2277  c             | 
|    InputRegisterB_register_reg[17]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                                  | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 1.81734  15.4351  17.2524           3       76.2277  c    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2310          1.8122                                      AL            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1150 17.7863  31.2514  49.0377           32      76.2277  AL   K        | 
|    InputRegisterB_register_reg[17]/CK       DFFR_X1       Rise  0.1000 0.0330 0.2310          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.1000 0.1000 | 
| library hold check                        |  0.0660 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[18]/D 
  
 Path Start Point : Multiplier[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[18] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[18]                            Rise  0.2000 0.0000 0.1000 0.974019 1.05273 2.02675           1       76.2277  c             | 
|    InputRegisterB_register_reg[18]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                                  | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 1.81734  15.4351  17.2524           3       76.2277  c    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2310          1.8122                                      AL            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1150 17.7863  31.2514  49.0377           32      76.2277  AL   K        | 
|    InputRegisterB_register_reg[18]/CK       DFFR_X1       Rise  0.1000 0.0330 0.2310          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.1000 0.1000 | 
| library hold check                        |  0.0660 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to InputRegisterB_register_reg[19]/D 
  
 Path Start Point : Multiplier[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : InputRegisterB_register_reg[19] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    Multiplier[19]                            Rise  0.2000 0.0000 0.1000 0.348177 1.05273 1.40091           1       76.2277  c             | 
|    InputRegisterB_register_reg[19]/D DFFR_X1 Rise  0.2000 0.0000 0.1000          1.12828                                                  | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to InputRegisterB_register_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                    Rise  0.0000 0.0000 0.1000 1.81734  15.4351  17.2524           3       76.2277  c    K        | 
|    InputRegisterB_clk_gate_register_reg/CK  CLKGATETST_X1 Rise  0.0130 0.0130 0.2310          1.8122                                      AL            | 
|    InputRegisterB_clk_gate_register_reg/GCK CLKGATETST_X1 Rise  0.0670 0.0540 0.1150 17.7863  31.2514  49.0377           32      76.2277  AL   K        | 
|    InputRegisterB_register_reg[19]/CK       DFFR_X1       Rise  0.1000 0.0330 0.2310          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.1000 0.1000 | 
| library hold check                        |  0.0660 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2000        | 
| data required time                        | -0.1660        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1687M, PVMEM - 1839M)
