

================================================================
== Vitis HLS Report for 'stream_2_buf'
================================================================
* Date:           Thu Oct 13 07:49:24 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.356 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|       18|  10.000 ns|  90.000 ns|    2|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_70_1  |        0|       16|         2|          1|          1|  0 ~ 16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      86|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      81|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      81|     140|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_121_p2                     |         +|   0|  0|  15|           8|           1|
    |sub_ln708_2_fu_143_p2             |         -|   0|  0|  10|           3|           3|
    |sub_ln708_fu_137_p2               |         -|   0|  0|  10|           3|           3|
    |ap_condition_98                   |       and|   0|  0|   2|           1|           1|
    |p_Result_s_fu_169_p2              |       and|   0|  0|   6|           6|           6|
    |icmp_ln1057_fu_115_p2             |      icmp|   0|  0|  11|           8|           8|
    |lshr_ln708_2_fu_163_p2            |      lshr|   0|  0|  13|           2|           6|
    |lshr_ln708_fu_157_p2              |      lshr|   0|  0|  13|           6|           6|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  86|          40|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_return                |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_3     |   9|          2|    8|         16|
    |c_row_op_trans_st_blk_n  |   9|          2|    1|          2|
    |i_fu_64                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   51|        102|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   1|   0|    1|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_return_preg                  |  32|   0|   32|          0|
    |c_row_op_trans_st_read_reg_199  |  32|   0|   32|          0|
    |i_fu_64                         |   8|   0|    8|          0|
    |p_Result_s_reg_194              |   6|   0|    6|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  81|   0|   81|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|       stream_2_buf|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|       stream_2_buf|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|       stream_2_buf|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|       stream_2_buf|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|       stream_2_buf|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|       stream_2_buf|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|       stream_2_buf|  return value|
|ap_return                  |  out|   32|  ap_ctrl_hs|       stream_2_buf|  return value|
|c_row_op_trans_st_dout     |   in|   32|     ap_fifo|  c_row_op_trans_st|       pointer|
|c_row_op_trans_st_empty_n  |   in|    1|     ap_fifo|  c_row_op_trans_st|       pointer|
|c_row_op_trans_st_read     |  out|    1|     ap_fifo|  c_row_op_trans_st|       pointer|
|input_buffer_address0      |  out|    6|   ap_memory|       input_buffer|         array|
|input_buffer_ce0           |  out|    1|   ap_memory|       input_buffer|         array|
|input_buffer_we0           |  out|    1|   ap_memory|       input_buffer|         array|
|input_buffer_d0            |  out|   32|   ap_memory|       input_buffer|         array|
|p_read                     |   in|   32|     ap_none|             p_read|        scalar|
+---------------------------+-----+-----+------------+-------------------+--------------+

