Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  9 21:58:53 2023
| Host         : peacewang running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_shell_control_sets_placed.rpt
| Design       : top_shell
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            1 |
|    16+ |           19 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             110 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             150 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             146 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                      Enable Signal                     |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+-----------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|  datapath_1/PC_reg/ram_reg[2]_6   |                                                        |                                                                  |                1 |              2 |
|  clk_IBUF_BUFG                    |                                                        |                                                                  |                2 |              4 |
|  datapath_1/FPGADigit1/div/clk_0  |                                                        |                                                                  |                2 |              6 |
|  VGA_shell1/clk_wiz/inst/clk_out1 | VGA_shell1/vga_display1/vga_sync_generator/y_counter_0 | VGA_shell1/vga_display1/vga_sync_generator/y_counter[10]_i_1_n_1 |                3 |             20 |
|  VGA_shell1/clk_wiz/inst/clk_out1 |                                                        | VGA_shell1/vga_display1/vga_sync_generator/y_counter_0           |                3 |             22 |
|  VGA_shell1/clk_wiz/inst/clk_out1 |                                                        |                                                                  |               10 |             34 |
|  CLK_N                            | datapath_1/regfile1/ram_reg[1][0]                      | rst_IBUF                                                         |               24 |             62 |
|  CLK_N                            | datapath_1/regfile1/E[0]                               | rst_IBUF                                                         |               13 |             64 |
|  clk_IBUF_BUFG                    |                                                        | datapath_1/FPGADigit1/div/clear                                  |                8 |             64 |
|  clk_IBUF_BUFG                    |                                                        | datapath_1/divider2/clear                                        |                8 |             64 |
|  n_0_2046_BUFG                    |                                                        |                                                                  |               27 |             64 |
|  CLK_N                            | datapath_1/alu1/vga_reg[3]_6                           |                                                                  |               16 |            128 |
|  CLK_N                            | datapath_1/alu1/vga_reg[3]_7                           |                                                                  |                8 |            128 |
|  CLK_N                            | datapath_1/alu1/vga_reg[3]                             |                                                                  |                8 |            128 |
|  CLK_N                            | datapath_1/PC_reg/p_0_in                               |                                                                  |               12 |            192 |
|  CLK_N                            | datapath_1/alu1/vga_reg[3]_5                           |                                                                  |               32 |            256 |
|  CLK_N                            | datapath_1/alu1/vga_reg[3]_4                           |                                                                  |               32 |            256 |
|  CLK_N                            | datapath_1/alu1/vga_reg[3]_8                           |                                                                  |               32 |            256 |
|  CLK_N                            | datapath_1/alu1/vga_reg[3]_0                           |                                                                  |               32 |            256 |
|  CLK_N                            | datapath_1/alu1/vga_reg[3]_2                           |                                                                  |               32 |            256 |
|  CLK_N                            | datapath_1/alu1/vga_reg[3]_3                           |                                                                  |               32 |            256 |
|  CLK_N                            | datapath_1/alu1/vga_reg[3]_1                           |                                                                  |               32 |            256 |
+-----------------------------------+--------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+


