 
****************************************
Report : clock_gating
Design : systolic_array
Version: J-2014.09
Date   : Thu Feb 21 21:49:34 2019
****************************************



                             Clock Gating Summary
          ------------------------------------------------------------
          |    Number of Clock gating elements    |        0         |
          |                                       |                  |
          |    Number of Gated registers          |     0 (0.00%)    |
          |                                       |                  |
          |    Number of Ungated registers        |   161 (100.00%)  |
          |                                       |                  |
          |    Total number of registers          |      161         |
          ------------------------------------------------------------



1
