V 000035 56 403 1268927340459 AND2
(_unit AND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 765
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 766
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 405 1268927340464 AND2FT
(_unit AND2FT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 806
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 807
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 571 1268927340469 AND3
(_unit AND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 850
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 851
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 852
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 574 1268927340474 AND3FFT
(_unit AND3FFT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 897
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 898
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 899
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 574 1268927340482 AND3FTT
(_unit AND3FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 943
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 944
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 945
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 571 1268927340498 AO21
(_unit AO21
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 988
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 989
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 990
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927340503 AO21FTF
(_unit AO21FTF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1035
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1036
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1037
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927340508 AO21FTT
(_unit AO21FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1081
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1082
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1083
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927340514 AO21TTF
(_unit AO21TTF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1127
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1128
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1129
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927340529 AOI21
(_unit AOI21
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1176
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1177
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1178
			(_port B in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927340545 AOI21FTF
(_unit AOI21FTF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1223
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1224
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1225
			(_port B in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927340550 AOI21FTT
(_unit AOI21FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1271
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1272
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1273
			(_port B in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927340555 AOI21TTF
(_unit AOI21TTF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1319
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1320
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1321
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 235 1268927340562 BFR
(_unit BFR
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1358
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 238 1268927340567 BUBBLE
(_unit BUBBLE
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1395
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927340572 DMUX
(_unit DMUX
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1438
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1439
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1440
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 245 1268927340577 GL25
(_unit GL25
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1477
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000037 56 247 1268927340593 GL25LP
(_unit GL25LP
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1514
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000038 56 248 1268927340606 GL25LPU
(_unit GL25LPU
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1552
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000036 56 246 1268927340611 GL25U
(_unit GL25U
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1590
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000035 56 245 1268927340616 GL33
(_unit GL33
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1627
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000036 56 246 1268927340621 GL33U
(_unit GL33U
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1665
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000036 56 240 1268927340626 GLINT
(_unit GLINT
	(_specify
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1702
			(_port A in )
			(_port GL out )
		)
	)
)
V 000033 56 66 1268927340631 GND
(_unit GND
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000035 56 242 1268927340636 IB25
(_unit IB25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1772
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000037 56 244 1268927340641 IB25LP
(_unit IB25LP
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1809
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 245 1268927340654 IB25LPU
(_unit IB25LPU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1847
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000036 56 243 1268927340659 IB25U
(_unit IB25U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1885
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000035 56 242 1268927340670 IB33
(_unit IB33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1922
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000036 56 243 1268927340686 IB33U
(_unit IB33U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1960
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000034 56 235 1268927340701 INV
(_unit INV
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1997
			(_port A in )
			(_port Y out )
		)
	)
)
V 000034 56 1061 1268927340717 LD
(_unit LD
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2049
			(_code  1 EN)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 2051
			(_port EN in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 2055
			(_port D (posedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2056
			(_port EN (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2057
			(_port D (negedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2058
			(_port EN (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2065
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 2572 1268927340722 LDB
(_unit LDB
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2132
			(_code  1 EN*AN*NT*CLR*AN*NT*SET)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 2135
			(_code  2 Enable1)
			(_port EN in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2136
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 2137
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2139
			(_code  3 NT*CLR)
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 2141
			(_code  4 EN*AN*NT*CLR)
			(_port SET in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2145
			(_port D (posedge))
			(_port EN (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2146
			(_port EN (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2147
			(_port D (negedge))
			(_port EN (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2148
			(_port EN (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2155
			(_port EN (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2156
			(_port SET (posedge) (_code  10 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2157
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2159
			(_port SET (negedge))
			(_port EN (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2160
			(_port EN (negedge) (_code  12 Enable3))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2161
			(_port CLR (negedge))
			(_port EN (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2162
			(_port EN (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2615 1268927340733 LDBI
(_unit LDBI
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2229
			(_code  1 EN*AN*NT*CLR*AN*NT*SET)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 2232
			(_code  2 Enable1)
			(_port EN in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2233
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 2234
			(_port CLR in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2236
			(_code  3 NT*CLR)
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 2238
			(_code  4 EN*AN*NT*CLR)
			(_port SET in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2242
			(_port D (posedge))
			(_port EN (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2243
			(_port EN (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2244
			(_port D (negedge))
			(_port EN (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2245
			(_port EN (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2252
			(_port EN (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2253
			(_port SET (posedge) (_code  10 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2254
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2256
			(_port SET (negedge))
			(_port EN (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2257
			(_port EN (negedge) (_code  12 Enable3))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2258
			(_port CLR (negedge))
			(_port EN (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2259
			(_port EN (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1784 1268927340738 LDC
(_unit LDC
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2319
			(_code  1 EN*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 2322
			(_code  2 Enable1)
			(_port EN in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2323
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 2324
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2328
			(_port D (posedge))
			(_port EN (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2329
			(_port EN (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2330
			(_port D (negedge))
			(_port EN (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2331
			(_port EN (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2338
			(_port EN (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2339
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2341
			(_port CLR (negedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2342
			(_port EN (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1815 1268927340743 LDCI
(_unit LDCI
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2403
			(_code  1 EN*AN*NT*CLR)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 2406
			(_code  2 Enable1)
			(_port EN in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2407
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 2408
			(_port CLR in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2412
			(_port D (posedge))
			(_port EN (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2413
			(_port EN (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2414
			(_port D (negedge))
			(_port EN (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2415
			(_port EN (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2422
			(_port EN (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2423
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2425
			(_port CLR (negedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2426
			(_port EN (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1080 1268927340749 LDI
(_unit LDI
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2480
			(_code  1 EN)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 2482
			(_port EN in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 2486
			(_port D (posedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2487
			(_port EN (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2488
			(_port D (negedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2489
			(_port EN (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2496
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1065 1268927340765 LDL
(_unit LDL
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2550
			(_code  1 NT*EN)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 2552
			(_port EN in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2556
			(_port D (posedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2557
			(_port EN (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2558
			(_port D (negedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2559
			(_port EN (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2566
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2579 1268927340770 LDLB
(_unit LDLB
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2633
			(_code  1 NT*EN*AN*NT*CLR*AN*NT*SET)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 2636
			(_code  2 Enable1)
			(_port EN in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2637
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 2638
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2640
			(_code  3 NT*CLR)
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 2642
			(_code  4 NT*EN*AN*NT*CLR)
			(_port SET in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2646
			(_port D (posedge))
			(_port EN (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2647
			(_port EN (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2648
			(_port D (negedge))
			(_port EN (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2649
			(_port EN (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2656
			(_port EN (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2657
			(_port SET (posedge) (_code  10 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2658
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2660
			(_port SET (negedge))
			(_port EN (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2661
			(_port EN (posedge) (_code  12 Enable3))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2662
			(_port CLR (negedge))
			(_port EN (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2663
			(_port EN (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2622 1268927340779 LDLBI
(_unit LDLBI
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2730
			(_code  1 NT*EN*AN*NT*CLR*AN*NT*SET)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 2733
			(_code  2 Enable1)
			(_port EN in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2734
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 2735
			(_port CLR in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2737
			(_code  3 NT*CLR)
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 2739
			(_code  4 NT*EN*AN*NT*CLR)
			(_port SET in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2743
			(_port D (posedge))
			(_port EN (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2744
			(_port EN (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2745
			(_port D (negedge))
			(_port EN (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2746
			(_port EN (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2753
			(_port EN (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2754
			(_port SET (posedge) (_code  10 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2755
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2757
			(_port SET (negedge))
			(_port EN (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2758
			(_port EN (posedge) (_code  12 Enable3))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2759
			(_port CLR (negedge))
			(_port EN (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2760
			(_port EN (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1788 1268927340784 LDLC
(_unit LDLC
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2820
			(_code  1 NT*EN*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 2823
			(_code  2 Enable1)
			(_port EN in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2824
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 2825
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2829
			(_port D (posedge))
			(_port EN (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2830
			(_port EN (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2831
			(_port D (negedge))
			(_port EN (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2832
			(_port EN (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2839
			(_port EN (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2840
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2842
			(_port CLR (negedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2843
			(_port EN (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1819 1268927340795 LDLCI
(_unit LDLCI
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2904
			(_code  1 NT*EN*AN*NT*CLR)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 2907
			(_code  2 Enable1)
			(_port EN in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2908
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 2909
			(_port CLR in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2913
			(_port D (posedge))
			(_port EN (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2914
			(_port EN (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2915
			(_port D (negedge))
			(_port EN (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2916
			(_port EN (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2923
			(_port EN (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2924
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2926
			(_port CLR (negedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2927
			(_port EN (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1084 1268927340800 LDLI
(_unit LDLI
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2981
			(_code  1 NT*EN)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 2983
			(_port EN in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2987
			(_port D (posedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2988
			(_port EN (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2989
			(_port D (negedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2990
			(_port EN (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2997
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1846 1268927340812 LDLS
(_unit LDLS
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 3059
			(_code  1 NT*EN*AN*NT*SET)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 3062
			(_code  2 Enable1)
			(_port EN in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3063
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 3065
			(_code  3 NT*EN)
			(_port SET in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3069
			(_port D (posedge))
			(_port EN (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3070
			(_port EN (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3071
			(_port D (negedge))
			(_port EN (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3072
			(_port EN (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3079
			(_port EN (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3080
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3082
			(_port SET (negedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3083
			(_port EN (posedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1877 1268927340826 LDLSI
(_unit LDLSI
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 3145
			(_code  1 NT*EN*AN*NT*SET)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 3148
			(_code  2 Enable1)
			(_port EN in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3149
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 3151
			(_code  3 NT*EN)
			(_port SET in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3155
			(_port D (posedge))
			(_port EN (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3156
			(_port EN (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3157
			(_port D (negedge))
			(_port EN (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3158
			(_port EN (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3165
			(_port EN (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3166
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3168
			(_port SET (negedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3169
			(_port EN (posedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1839 1268927340831 LDS
(_unit LDS
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 3230
			(_code  1 EN*AN*NT*SET)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 3233
			(_code  2 Enable1)
			(_port EN in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3234
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 3236
			(_code  3 EN)
			(_port SET in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3240
			(_port D (posedge))
			(_port EN (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3241
			(_port EN (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3242
			(_port D (negedge))
			(_port EN (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3243
			(_port EN (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3250
			(_port EN (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3251
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3253
			(_port SET (negedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3254
			(_port EN (negedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1870 1268927340836 LDSI
(_unit LDSI
	(_specify
		(_specparam libname string \A500K\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 3316
			(_code  1 EN*AN*NT*SET)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 3319
			(_code  2 Enable1)
			(_port EN in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3320
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 3322
			(_code  3 EN)
			(_port SET in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3326
			(_port D (posedge))
			(_port EN (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3327
			(_port EN (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3328
			(_port D (negedge))
			(_port EN (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3329
			(_port EN (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3336
			(_port EN (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3337
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3339
			(_port SET (negedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3340
			(_port EN (negedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 575 1268927340843 MUX2H
(_unit MUX2H
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3384
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3385
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3386
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927340848 MUX2L
(_unit MUX2L
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3429
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3430
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3431
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 406 1268927340853 NAND2
(_unit NAND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3472
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3473
			(_port B in )
			(_port Y out )
		)
	)
)
V 000038 56 408 1268927340858 NAND2FT
(_unit NAND2FT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3513
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3514
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927340863 NAND3
(_unit NAND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3560
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3561
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3562
			(_port C in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927340868 NAND3FFT
(_unit NAND3FFT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3606
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3607
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3608
			(_port C in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927340873 NAND3FTT
(_unit NAND3FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3653
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3654
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3655
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 405 1268927340878 NOR2
(_unit NOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3696
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3697
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 407 1268927340883 NOR2FT
(_unit NOR2FT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3737
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3738
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927340890 NOR3
(_unit NOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3784
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3785
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3786
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927340905 NOR3FFT
(_unit NOR3FFT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3830
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3831
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3832
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927340910 NOR3FTT
(_unit NOR3FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3877
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3878
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3879
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 238 1268927340915 NUBBLE
(_unit NUBBLE
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3916
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927340920 OA21
(_unit OA21
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3960
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3961
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3962
			(_port B in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927340925 OA21FTF
(_unit OA21FTF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4008
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4009
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4010
			(_port B in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927340937 OA21FTT
(_unit OA21FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4055
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4056
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4057
			(_port B in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927340951 OA21TTF
(_unit OA21TTF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4102
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4103
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4104
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927340956 OAI21
(_unit OAI21
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4150
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4151
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4152
			(_port C in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927340961 OAI21FTF
(_unit OAI21FTF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4196
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4197
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4198
			(_port C in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927340967 OAI21FTT
(_unit OAI21FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4243
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4244
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4245
			(_port C in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927340983 OAI21TTF
(_unit OAI21TTF
	(_specify
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4290
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4291
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4292
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 244 1268927340988 OB25HH
(_unit OB25HH
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4329
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927340993 OB25HL
(_unit OB25HL
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4366
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927341014 OB25HN
(_unit OB25HN
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4403
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927341019 OB25LH
(_unit OB25LH
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4440
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927341024 OB25LL
(_unit OB25LL
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4477
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927341030 OB25LN
(_unit OB25LN
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4514
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 246 1268927341046 OB25LPHH
(_unit OB25LPHH
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4551
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 246 1268927341062 OB25LPHL
(_unit OB25LPHL
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4588
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 246 1268927341067 OB25LPHN
(_unit OB25LPHN
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4625
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 246 1268927341072 OB25LPLH
(_unit OB25LPLH
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4662
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 246 1268927341077 OB25LPLL
(_unit OB25LPLL
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4699
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 246 1268927341082 OB25LPLN
(_unit OB25LPLN
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4736
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927341087 OB33LH
(_unit OB33LH
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4773
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927341093 OB33LL
(_unit OB33LL
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4810
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927341098 OB33LN
(_unit OB33LN
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4847
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927341107 OB33PH
(_unit OB33PH
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4884
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927341123 OB33PL
(_unit OB33PL
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4921
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927341154 OB33PN
(_unit OB33PN
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4958
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000034 56 404 1268927341159 OR2
(_unit OR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4997
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4998
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 406 1268927341164 OR2FT
(_unit OR2FT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5038
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5039
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 573 1268927341169 OR3
(_unit OR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5082
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5083
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5084
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 576 1268927341174 OR3FFT
(_unit OR3FFT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5129
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5130
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5131
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 576 1268927341179 OR3FTT
(_unit OR3FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5175
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5176
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5177
			(_port C in )
			(_port Y out )
		)
	)
)
V 000033 56 66 1268927341201 PWR
(_unit PWR
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000036 56 406 1268927341206 XNOR2
(_unit XNOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5251
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5252
			(_port B in )
			(_port Y out )
		)
	)
)
V 000038 56 408 1268927341211 XNOR2FT
(_unit XNOR2FT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5293
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5294
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 405 1268927341216 XOR2
(_unit XOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5335
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5336
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 407 1268927341233 XOR2FT
(_unit XOR2FT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5377
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5378
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 807 1268927341238 DFF
(_unit DFF
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 5426
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 5430
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5431
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5432
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5433
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5440
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5441
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1974 1268927341249 DFFB
(_unit DFFB
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 5504
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5505
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 5506
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5510
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5511
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5512
			(_port CLK (posedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5513
			(_port CLK (posedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5518
			(_port CLK (posedge) (_code  5 Enable2))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5519
			(_port CLK (posedge) (_code  6 Enable4))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5523
			(_port CLK (posedge) (_code  7 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5524
			(_port CLK (negedge) (_code  8 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5525
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5526
			(_port SET (posedge) (_code  9 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5530
			(_port SET (negedge))
			(_port CLK (posedge) (_code  10 Enable2))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5531
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable4))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2002 1268927341254 DFFBI
(_unit DFFBI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 5592
			(_port CLK in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5593
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 5594
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_tchk setup 0 5598
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5599
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5600
			(_port CLK (posedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5601
			(_port CLK (posedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5606
			(_port CLK (posedge) (_code  5 Enable2))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5607
			(_port CLK (posedge) (_code  6 Enable4))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5611
			(_port CLK (posedge) (_code  7 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5612
			(_port CLK (negedge) (_code  8 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5613
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5614
			(_port SET (posedge) (_code  9 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5618
			(_port SET (negedge))
			(_port CLK (posedge) (_code  10 Enable2))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5619
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable4))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1401 1268927341259 DFFC
(_unit DFFC
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 5675
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5676
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5680
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5681
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5682
			(_port CLK (posedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5683
			(_port CLK (posedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5687
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5691
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5692
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5693
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5697
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1420 1268927341265 DFFCI
(_unit DFFCI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 5754
			(_port CLK in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5755
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_tchk setup 0 5759
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5760
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5761
			(_port CLK (posedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5762
			(_port CLK (posedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5766
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5770
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5771
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5772
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5776
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 817 1268927341295 DFFI
(_unit DFFI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 5826
			(_port CLK in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 5830
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5831
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5832
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5833
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5840
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5841
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 808 1268927341342 DFFL
(_unit DFFL
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 5894
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 5898
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5899
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5900
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5901
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5908
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5909
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1975 1268927341347 DFFLB
(_unit DFFLB
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 5973
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 5974
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 5975
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5979
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5980
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5981
			(_port CLK (negedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5982
			(_port CLK (negedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5987
			(_port CLK (negedge) (_code  5 Enable2))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5988
			(_port CLK (negedge) (_code  6 Enable4))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5992
			(_port CLK (posedge) (_code  7 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5993
			(_port CLK (negedge) (_code  8 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5994
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5995
			(_port SET (posedge) (_code  9 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5999
			(_port SET (negedge))
			(_port CLK (negedge) (_code  10 Enable2))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6000
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable4))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2003 1268927341352 DFFLBI
(_unit DFFLBI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6062
			(_port CLK in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6063
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 6064
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_tchk setup 0 6068
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6069
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6070
			(_port CLK (negedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6071
			(_port CLK (negedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6076
			(_port CLK (negedge) (_code  5 Enable2))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6077
			(_port CLK (negedge) (_code  6 Enable4))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6081
			(_port CLK (posedge) (_code  7 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6082
			(_port CLK (negedge) (_code  8 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6083
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6084
			(_port SET (posedge) (_code  9 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6088
			(_port SET (negedge))
			(_port CLK (negedge) (_code  10 Enable2))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6089
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable4))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1402 1268927341373 DFFLC
(_unit DFFLC
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6146
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6147
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6151
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6152
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6153
			(_port CLK (negedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6154
			(_port CLK (negedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6158
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6162
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6163
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6164
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6168
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1421 1268927341378 DFFLCI
(_unit DFFLCI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6226
			(_port CLK in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6227
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_tchk setup 0 6231
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6232
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6233
			(_port CLK (negedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6234
			(_port CLK (negedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6238
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6242
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6243
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6244
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6248
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 818 1268927341383 DFFLI
(_unit DFFLI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6299
			(_port CLK in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6303
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6304
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6305
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6306
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6313
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6314
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1402 1268927341388 DFFLS
(_unit DFFLS
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6374
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6375
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6379
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6380
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6381
			(_port CLK (negedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6382
			(_port CLK (negedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6387
			(_port CLK (negedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6391
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6392
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6393
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6397
			(_port SET (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1421 1268927341393 DFFLSI
(_unit DFFLSI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6455
			(_port CLK in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6456
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_tchk setup 0 6460
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6461
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6462
			(_port CLK (negedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6463
			(_port CLK (negedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6468
			(_port CLK (negedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6472
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6473
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6474
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6478
			(_port SET (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1401 1268927341398 DFFS
(_unit DFFS
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6534
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6535
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6539
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6540
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6541
			(_port CLK (posedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6542
			(_port CLK (posedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6547
			(_port CLK (posedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6551
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6552
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6553
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6557
			(_port SET (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1420 1268927341403 DFFSI
(_unit DFFSI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6614
			(_port CLK in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6615
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_tchk setup 0 6619
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6620
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6621
			(_port CLK (posedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6622
			(_port CLK (posedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6627
			(_port CLK (posedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6631
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6632
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6633
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6637
			(_port SET (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 416 1268927341408 GLIB25
(_unit GLIB25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6678
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6679
			(_port A in )
			(_port GL out )
		)
	)
)
V 000039 56 418 1268927341413 GLIB25LP
(_unit GLIB25LP
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6719
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6720
			(_port A in )
			(_port GL out )
		)
	)
)
V 000040 56 419 1268927341418 GLIB25LPU
(_unit GLIB25LPU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6761
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6762
			(_port A in )
			(_port GL out )
		)
	)
)
V 000038 56 417 1268927341423 GLIB25U
(_unit GLIB25U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6803
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6804
			(_port A in )
			(_port GL out )
		)
	)
)
V 000037 56 416 1268927341428 GLIB33
(_unit GLIB33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6844
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6845
			(_port A in )
			(_port GL out )
		)
	)
)
V 000038 56 417 1268927341433 GLIB33U
(_unit GLIB33U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6886
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6887
			(_port A in )
			(_port GL out )
		)
	)
)
V 000038 56 770 1268927341438 GLMIB25
(_unit GLMIB25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6933
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6934
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 6935
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 6936
			(_port A in )
			(_port GL out )
		)
	)
)
V 000038 56 770 1268927341443 GLMIB33
(_unit GLMIB33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6982
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6983
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 6984
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 6985
			(_port A in )
			(_port GL out )
		)
	)
)
V 000040 56 772 1268927341448 GLMIB25LP
(_unit GLMIB25LP
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7031
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7032
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7033
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7034
			(_port A in )
			(_port GL out )
		)
	)
)
V 000039 56 771 1268927341453 GLMIB25U
(_unit GLMIB25U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7081
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7082
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7083
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7084
			(_port A in )
			(_port GL out )
		)
	)
)
V 000039 56 771 1268927341458 GLMIB33U
(_unit GLMIB33U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7131
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7132
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7133
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7134
			(_port A in )
			(_port GL out )
		)
	)
)
V 000041 56 773 1268927341463 GLMIB25LPU
(_unit GLMIB25LPU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7181
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7182
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7183
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7184
			(_port A in )
			(_port GL out )
		)
	)
)
V 000039 56 771 1268927341468 GLMIBL25
(_unit GLMIBL25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7230
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7231
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7232
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7233
			(_port A in )
			(_port GL out )
		)
	)
)
V 000039 56 771 1268927341473 GLMIBL33
(_unit GLMIBL33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7279
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7280
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7281
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7282
			(_port A in )
			(_port GL out )
		)
	)
)
V 000041 56 773 1268927341478 GLMIBL25LP
(_unit GLMIBL25LP
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7328
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7329
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7330
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7331
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 774 1268927341483 GLMIBL25LPU
(_unit GLMIBL25LPU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7378
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7379
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7380
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7381
			(_port A in )
			(_port GL out )
		)
	)
)
V 000040 56 772 1268927341488 GLMIBL33U
(_unit GLMIBL33U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7428
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7429
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7430
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7431
			(_port A in )
			(_port GL out )
		)
	)
)
V 000040 56 772 1268927341493 GLMIBL25U
(_unit GLMIBL25U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7478
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7479
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7480
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7481
			(_port A in )
			(_port GL out )
		)
	)
)
V 000038 56 949 1268927341498 IOB25HH
(_unit IOB25HH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7529
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7531
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7532
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7533
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7534
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927341503 IOB25HL
(_unit IOB25HL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7582
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7584
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7585
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7586
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7587
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927341508 IOB25HN
(_unit IOB25HN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7635
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7637
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7638
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7639
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7640
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927341513 IOB25LH
(_unit IOB25LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7688
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7690
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7691
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7692
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7693
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927341518 IOB25LL
(_unit IOB25LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7741
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7743
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7744
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7745
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7746
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927341523 IOB25LN
(_unit IOB25LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7794
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7796
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7797
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7798
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7799
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341528 IOB25HHU
(_unit IOB25HHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7848
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7850
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7851
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7852
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7853
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341533 IOB25HLU
(_unit IOB25HLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7902
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7904
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7905
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7906
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7907
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341538 IOB25HNU
(_unit IOB25HNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7956
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7958
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 7959
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7960
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7961
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341546 IOB25LHU
(_unit IOB25LHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8010
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8012
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8013
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8014
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8015
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341562 IOB25LLU
(_unit IOB25LLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8064
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8066
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8067
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8068
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8069
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341567 IOB25LNU
(_unit IOB25LNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8118
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8120
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8121
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8122
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8123
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927341572 IOB25LPHH
(_unit IOB25LPHH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8171
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8173
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8174
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8175
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8176
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927341577 IOB25LPHL
(_unit IOB25LPHL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8224
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8226
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8227
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8228
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8229
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927341607 IOB25LPHN
(_unit IOB25LPHN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8277
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8279
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8280
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8281
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8282
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927341612 IOB25LPLH
(_unit IOB25LPLH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8330
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8332
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8333
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8334
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8335
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927341623 IOB25LPLL
(_unit IOB25LPLL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8383
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8385
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8386
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8387
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8388
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927341639 IOB25LPLN
(_unit IOB25LPLN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8436
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8438
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8439
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8440
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8441
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 952 1268927341644 IOB25LPHHU
(_unit IOB25LPHHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8490
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8492
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8493
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8494
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8495
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 952 1268927341655 IOB25LPHLU
(_unit IOB25LPHLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8544
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8546
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8547
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8548
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8549
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 952 1268927341660 IOB25LPHNU
(_unit IOB25LPHNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8598
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8600
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8601
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8602
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8603
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 952 1268927341665 IOB25LPLHU
(_unit IOB25LPLHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8652
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8654
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8655
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8656
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8657
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 952 1268927341670 IOB25LPLLU
(_unit IOB25LPLLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8706
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8708
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8709
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8710
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8711
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 952 1268927341686 IOB25LPLNU
(_unit IOB25LPLNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8760
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8762
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8763
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8764
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8765
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927341691 IOB33LH
(_unit IOB33LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8813
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8815
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8816
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8817
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8818
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927341696 IOB33LL
(_unit IOB33LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8866
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8868
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8869
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8870
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8871
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927341701 IOB33LN
(_unit IOB33LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8919
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8921
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8922
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8923
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8924
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927341706 IOB33PH
(_unit IOB33PH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8972
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8974
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8975
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8976
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8977
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927341711 IOB33PL
(_unit IOB33PL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9025
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9027
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9028
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9029
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9030
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927341716 IOB33PN
(_unit IOB33PN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9078
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9080
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9081
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9082
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9083
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341721 IOB33LHU
(_unit IOB33LHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9132
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9134
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9135
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9136
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9137
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341726 IOB33LLU
(_unit IOB33LLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9186
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9188
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9189
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9190
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9191
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341731 IOB33LNU
(_unit IOB33LNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9240
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9242
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9243
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9244
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9245
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341736 IOB33PHU
(_unit IOB33PHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9294
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9296
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9297
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9298
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9299
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341741 IOB33PLU
(_unit IOB33PLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9348
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9350
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9351
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9352
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9353
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341746 IOB33PNU
(_unit IOB33PNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9402
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9404
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9405
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9406
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9407
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341751 IOBL25HH
(_unit IOBL25HH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9456
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9458
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9459
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9460
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9461
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341756 IOBL25HL
(_unit IOBL25HL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9510
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9512
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9513
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9514
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9515
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341761 IOBL25HN
(_unit IOBL25HN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9564
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9566
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9567
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9568
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9569
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341766 IOBL25LH
(_unit IOBL25LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9618
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9620
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9621
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9622
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9623
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341779 IOBL25LL
(_unit IOBL25LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9672
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9674
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9675
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9676
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9677
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927341784 IOBL25LN
(_unit IOBL25LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9726
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9728
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9729
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9730
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9731
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927341796 IOBL25HHU
(_unit IOBL25HHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9781
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9783
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9784
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9785
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9786
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927341801 IOBL25HLU
(_unit IOBL25HLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9836
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9838
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9839
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9840
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9841
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927341806 IOBL25HNU
(_unit IOBL25HNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9891
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9893
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9894
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9895
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9896
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927341811 IOBL25LHU
(_unit IOBL25LHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9946
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9948
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9949
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9950
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9951
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927341816 IOBL25LLU
(_unit IOBL25LLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10001
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10003
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10004
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10005
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10006
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927341821 IOBL25LNU
(_unit IOBL25LNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10056
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10058
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10059
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10060
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10061
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 957 1268927341826 IOBL25LPHH
(_unit IOBL25LPHH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10110
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10112
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10113
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10114
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10115
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 957 1268927341831 IOBL25LPHL
(_unit IOBL25LPHL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10164
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10166
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10167
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10168
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10169
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 957 1268927341836 IOBL25LPHN
(_unit IOBL25LPHN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10218
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10220
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10221
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10222
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10223
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 957 1268927341842 IOBL25LPLH
(_unit IOBL25LPLH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10272
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10274
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10275
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10276
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10277
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 957 1268927341847 IOBL25LPLL
(_unit IOBL25LPLL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10326
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10328
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10329
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10330
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10331
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 957 1268927341852 IOBL25LPLN
(_unit IOBL25LPLN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10380
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10382
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10383
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10384
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10385
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000042 56 958 1268927341857 IOBL25LPHHU
(_unit IOBL25LPHHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10435
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10437
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10438
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10439
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10440
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000042 56 958 1268927341862 IOBL25LPHLU
(_unit IOBL25LPHLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10490
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10492
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10493
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10494
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10495
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000042 56 958 1268927341867 IOBL25LPHNU
(_unit IOBL25LPHNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10545
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10547
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10548
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10549
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10550
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000042 56 958 1268927341873 IOBL25LPLHU
(_unit IOBL25LPLHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10600
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10602
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10603
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10604
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10605
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000042 56 958 1268927341889 IOBL25LPLLU
(_unit IOBL25LPLLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10655
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10657
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10658
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10659
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10660
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000042 56 958 1268927341894 IOBL25LPLNU
(_unit IOBL25LPLNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10710
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10712
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10713
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10714
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10715
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927341899 IOBL33LH
(_unit IOBL33LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10764
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10766
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10767
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10768
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10769
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927341905 IOBL33LL
(_unit IOBL33LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10818
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10820
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10821
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10822
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10823
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927341910 IOBL33LN
(_unit IOBL33LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10872
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10874
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10875
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10876
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10877
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927341915 IOBL33PH
(_unit IOBL33PH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10926
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10928
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10929
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10930
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10931
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927341920 IOBL33PL
(_unit IOBL33PL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10980
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10982
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10983
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10984
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10985
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927341925 IOBL33PN
(_unit IOBL33PN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11034
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11036
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11037
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11038
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11039
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927341930 IOBL33LHU
(_unit IOBL33LHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11089
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11091
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11092
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11093
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11094
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927341935 IOBL33LLU
(_unit IOBL33LLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11144
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11146
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11147
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11148
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11149
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927341940 IOBL33LNU
(_unit IOBL33LNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11199
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11201
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11202
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11203
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11204
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927341945 IOBL33PHU
(_unit IOBL33PHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11254
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11256
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11257
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11258
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11259
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927341950 IOBL33PLU
(_unit IOBL33PLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11309
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11311
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11312
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11313
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11314
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927341955 IOBL33PNU
(_unit IOBL33PNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11364
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11366
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11367
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11368
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11369
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 625 1268927341960 OTB25HH
(_unit OTB25HH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11413
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11415
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927341965 OTB25HL
(_unit OTB25HL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11459
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11461
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927341970 OTB25HN
(_unit OTB25HN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11505
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11507
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927341975 OTB25LH
(_unit OTB25LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11551
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11553
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927341980 OTB25LL
(_unit OTB25LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11597
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11599
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927341985 OTB25LN
(_unit OTB25LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11643
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11645
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000040 56 627 1268927341990 OTB25LPLH
(_unit OTB25LPLH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11689
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11691
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000040 56 627 1268927341995 OTB25LPLL
(_unit OTB25LPLL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11735
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11737
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000040 56 627 1268927342000 OTB25LPLN
(_unit OTB25LPLN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11781
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11783
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000040 56 627 1268927342005 OTB25LPHH
(_unit OTB25LPHH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11827
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11829
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000040 56 627 1268927342010 OTB25LPHL
(_unit OTB25LPHL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11873
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11875
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000040 56 627 1268927342015 OTB25LPHN
(_unit OTB25LPHN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11919
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11921
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927342020 OTB33LH
(_unit OTB33LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11965
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11967
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927342025 OTB33LL
(_unit OTB33LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12011
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12013
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927342030 OTB33LN
(_unit OTB33LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12057
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12059
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927342035 OTB33PH
(_unit OTB33PH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12103
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12105
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927342040 OTB33PL
(_unit OTB33PL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12149
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12151
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927342045 OTB33PN
(_unit OTB33PN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12195
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12197
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927342050 OTBL25HH
(_unit OTBL25HH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12242
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12244
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927342055 OTBL25HL
(_unit OTBL25HL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12289
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12291
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927342060 OTBL25HN
(_unit OTBL25HN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12336
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12338
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927342065 OTBL25LH
(_unit OTBL25LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12383
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12385
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927342070 OTBL25LL
(_unit OTBL25LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12430
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12432
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927342075 OTBL25LN
(_unit OTBL25LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12477
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12479
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000041 56 628 1268927342080 OTBL25LPLH
(_unit OTBL25LPLH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12524
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12526
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000041 56 628 1268927342085 OTBL25LPLL
(_unit OTBL25LPLL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12571
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12573
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000041 56 628 1268927342090 OTBL25LPLN
(_unit OTBL25LPLN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12618
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12620
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000041 56 628 1268927342095 OTBL25LPHH
(_unit OTBL25LPHH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12665
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12667
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000041 56 628 1268927342100 OTBL25LPHL
(_unit OTBL25LPHL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12712
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12714
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000041 56 628 1268927342105 OTBL25LPHN
(_unit OTBL25LPHN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12759
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12761
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927342110 OTBL33LH
(_unit OTBL33LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12806
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12808
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927342115 OTBL33LL
(_unit OTBL33LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12853
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12855
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927342120 OTBL33LN
(_unit OTBL33LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12900
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12902
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927342125 OTBL33PH
(_unit OTBL33PH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12947
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12949
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927342130 OTBL33PL
(_unit OTBL33PL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12994
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12996
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927342135 OTBL33PN
(_unit OTBL33PN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13041
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13043
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000043 56 37879 1268927342144 RAM256x9AA
(_unit RAM256x9AA
	(_specify
		(_modpath parallel unknown 0 13694
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 13697
			(_port WADDR0 (posedge))
			(_port WRB (negedge) (_code  25 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13698
			(_port WRB (negedge) (_code  26 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13699
			(_port WADDR0 (posedge))
			(_port WBLKB (negedge) (_code  27 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13700
			(_port WBLKB (negedge) (_code  28 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13701
			(_port WADDR0 (negedge))
			(_port WRB (negedge) (_code  29 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13702
			(_port WRB (negedge) (_code  30 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13703
			(_port WADDR0 (negedge))
			(_port WBLKB (negedge) (_code  31 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13704
			(_port WBLKB (negedge) (_code  32 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13705
			(_port WADDR1 (posedge))
			(_port WRB (negedge) (_code  33 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13706
			(_port WRB (negedge) (_code  34 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13707
			(_port WADDR1 (posedge))
			(_port WBLKB (negedge) (_code  35 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13708
			(_port WBLKB (negedge) (_code  36 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13709
			(_port WADDR1 (negedge))
			(_port WRB (negedge) (_code  37 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13710
			(_port WRB (negedge) (_code  38 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13711
			(_port WADDR1 (negedge))
			(_port WBLKB (negedge) (_code  39 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13712
			(_port WBLKB (negedge) (_code  40 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13713
			(_port WADDR2 (posedge))
			(_port WRB (negedge) (_code  41 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13714
			(_port WRB (negedge) (_code  42 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13715
			(_port WADDR2 (posedge))
			(_port WBLKB (negedge) (_code  43 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13716
			(_port WBLKB (negedge) (_code  44 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13717
			(_port WADDR2 (negedge))
			(_port WRB (negedge) (_code  45 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13718
			(_port WRB (negedge) (_code  46 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13719
			(_port WADDR2 (negedge))
			(_port WBLKB (negedge) (_code  47 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13720
			(_port WBLKB (negedge) (_code  48 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13721
			(_port WADDR3 (posedge))
			(_port WRB (negedge) (_code  49 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13722
			(_port WRB (negedge) (_code  50 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13723
			(_port WADDR3 (posedge))
			(_port WBLKB (negedge) (_code  51 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13724
			(_port WBLKB (negedge) (_code  52 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13725
			(_port WADDR3 (negedge))
			(_port WRB (negedge) (_code  53 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13726
			(_port WRB (negedge) (_code  54 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13727
			(_port WADDR3 (negedge))
			(_port WBLKB (negedge) (_code  55 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13728
			(_port WBLKB (negedge) (_code  56 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13729
			(_port WADDR4 (posedge))
			(_port WRB (negedge) (_code  57 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13730
			(_port WRB (negedge) (_code  58 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13731
			(_port WADDR4 (posedge))
			(_port WBLKB (negedge) (_code  59 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13732
			(_port WBLKB (negedge) (_code  60 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13733
			(_port WADDR4 (negedge))
			(_port WRB (negedge) (_code  61 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13734
			(_port WRB (negedge) (_code  62 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13735
			(_port WADDR4 (negedge))
			(_port WBLKB (negedge) (_code  63 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13736
			(_port WBLKB (negedge) (_code  64 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13737
			(_port WADDR5 (posedge))
			(_port WRB (negedge) (_code  65 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13738
			(_port WRB (negedge) (_code  66 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13739
			(_port WADDR5 (posedge))
			(_port WBLKB (negedge) (_code  67 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13740
			(_port WBLKB (negedge) (_code  68 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13741
			(_port WADDR5 (negedge))
			(_port WRB (negedge) (_code  69 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13742
			(_port WRB (negedge) (_code  70 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13743
			(_port WADDR5 (negedge))
			(_port WBLKB (negedge) (_code  71 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13744
			(_port WBLKB (negedge) (_code  72 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13745
			(_port WADDR6 (posedge))
			(_port WRB (negedge) (_code  73 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13746
			(_port WRB (negedge) (_code  74 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13747
			(_port WADDR6 (posedge))
			(_port WBLKB (negedge) (_code  75 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13748
			(_port WBLKB (negedge) (_code  76 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13749
			(_port WADDR6 (negedge))
			(_port WRB (negedge) (_code  77 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13750
			(_port WRB (negedge) (_code  78 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13751
			(_port WADDR6 (negedge))
			(_port WBLKB (negedge) (_code  79 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13752
			(_port WBLKB (negedge) (_code  80 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13753
			(_port WADDR7 (posedge))
			(_port WRB (negedge) (_code  81 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13754
			(_port WRB (negedge) (_code  82 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13755
			(_port WADDR7 (posedge))
			(_port WBLKB (negedge) (_code  83 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13756
			(_port WBLKB (negedge) (_code  84 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13757
			(_port WADDR7 (negedge))
			(_port WRB (negedge) (_code  85 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13758
			(_port WRB (negedge) (_code  86 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13759
			(_port WADDR7 (negedge))
			(_port WBLKB (negedge) (_code  87 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13760
			(_port WBLKB (negedge) (_code  88 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13763
			(_port WADDR0 (posedge))
			(_port WRB (posedge) (_code  89 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13764
			(_port WRB (posedge) (_code  90 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13765
			(_port WADDR0 (posedge))
			(_port WBLKB (posedge) (_code  91 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13766
			(_port WBLKB (posedge) (_code  92 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13767
			(_port WADDR0 (negedge))
			(_port WRB (posedge) (_code  93 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13768
			(_port WRB (posedge) (_code  94 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13769
			(_port WADDR0 (negedge))
			(_port WBLKB (posedge) (_code  95 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13770
			(_port WBLKB (posedge) (_code  96 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13771
			(_port WADDR1 (posedge))
			(_port WRB (posedge) (_code  97 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13772
			(_port WRB (posedge) (_code  98 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13773
			(_port WADDR1 (posedge))
			(_port WBLKB (posedge) (_code  99 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13774
			(_port WBLKB (posedge) (_code  100 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13775
			(_port WADDR1 (negedge))
			(_port WRB (posedge) (_code  101 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13776
			(_port WRB (posedge) (_code  102 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13777
			(_port WADDR1 (negedge))
			(_port WBLKB (posedge) (_code  103 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13778
			(_port WBLKB (posedge) (_code  104 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13779
			(_port WADDR2 (posedge))
			(_port WRB (posedge) (_code  105 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13780
			(_port WRB (posedge) (_code  106 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13781
			(_port WADDR2 (posedge))
			(_port WBLKB (posedge) (_code  107 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13782
			(_port WBLKB (posedge) (_code  108 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13783
			(_port WADDR2 (negedge))
			(_port WRB (posedge) (_code  109 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13784
			(_port WRB (posedge) (_code  110 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13785
			(_port WADDR2 (negedge))
			(_port WBLKB (posedge) (_code  111 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13786
			(_port WBLKB (posedge) (_code  112 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13787
			(_port WADDR3 (posedge))
			(_port WRB (posedge) (_code  113 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13788
			(_port WRB (posedge) (_code  114 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13789
			(_port WADDR3 (posedge))
			(_port WBLKB (posedge) (_code  115 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13790
			(_port WBLKB (posedge) (_code  116 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13791
			(_port WADDR3 (negedge))
			(_port WRB (posedge) (_code  117 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13792
			(_port WRB (posedge) (_code  118 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13793
			(_port WADDR3 (negedge))
			(_port WBLKB (posedge) (_code  119 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13794
			(_port WBLKB (posedge) (_code  120 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13795
			(_port WADDR4 (posedge))
			(_port WRB (posedge) (_code  121 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13796
			(_port WRB (posedge) (_code  122 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13797
			(_port WADDR4 (posedge))
			(_port WBLKB (posedge) (_code  123 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13798
			(_port WBLKB (posedge) (_code  124 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13799
			(_port WADDR4 (negedge))
			(_port WRB (posedge) (_code  125 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13800
			(_port WRB (posedge) (_code  126 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13801
			(_port WADDR4 (negedge))
			(_port WBLKB (posedge) (_code  127 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13802
			(_port WBLKB (posedge) (_code  128 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13803
			(_port WADDR5 (posedge))
			(_port WRB (posedge) (_code  129 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13804
			(_port WRB (posedge) (_code  130 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13805
			(_port WADDR5 (posedge))
			(_port WBLKB (posedge) (_code  131 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13806
			(_port WBLKB (posedge) (_code  132 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13807
			(_port WADDR5 (negedge))
			(_port WRB (posedge) (_code  133 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13808
			(_port WRB (posedge) (_code  134 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13809
			(_port WADDR5 (negedge))
			(_port WBLKB (posedge) (_code  135 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13810
			(_port WBLKB (posedge) (_code  136 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13811
			(_port WADDR6 (posedge))
			(_port WRB (posedge) (_code  137 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13812
			(_port WRB (posedge) (_code  138 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13813
			(_port WADDR6 (posedge))
			(_port WBLKB (posedge) (_code  139 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13814
			(_port WBLKB (posedge) (_code  140 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13815
			(_port WADDR6 (negedge))
			(_port WRB (posedge) (_code  141 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13816
			(_port WRB (posedge) (_code  142 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13817
			(_port WADDR6 (negedge))
			(_port WBLKB (posedge) (_code  143 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13818
			(_port WBLKB (posedge) (_code  144 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13819
			(_port WADDR7 (posedge))
			(_port WRB (posedge) (_code  145 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13820
			(_port WRB (posedge) (_code  146 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13821
			(_port WADDR7 (posedge))
			(_port WBLKB (posedge) (_code  147 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13822
			(_port WBLKB (posedge) (_code  148 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13823
			(_port WADDR7 (negedge))
			(_port WRB (posedge) (_code  149 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13824
			(_port WRB (posedge) (_code  150 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13825
			(_port WADDR7 (negedge))
			(_port WBLKB (posedge) (_code  151 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13826
			(_port WBLKB (posedge) (_code  152 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13829
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  153 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13830
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  154 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13831
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  155 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13832
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  156 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13833
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  157 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13834
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  158 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13835
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  159 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13836
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  160 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13837
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  161 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13838
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  162 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13839
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  163 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13840
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  164 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13841
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  165 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13842
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  166 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13843
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  167 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13844
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  168 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13845
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  169 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13846
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  170 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13847
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  171 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13848
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  172 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13849
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  173 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13850
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  174 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13851
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  175 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13852
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  176 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13853
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  177 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13854
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  178 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13855
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  179 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13856
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  180 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13857
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  181 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13858
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  182 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13859
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  183 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13860
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  184 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13861
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  185 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13862
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  186 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13863
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  187 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13864
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  188 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13867
			(_port WRB (posedge) (_code  189 WBLKB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13868
			(_port WBLKB (posedge) (_code  190 WRB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13869
			(_port WRB (posedge) (_code  191 WBLKB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13870
			(_port WBLKB (posedge) (_code  192 WRB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13871
			(_port WRB (posedge) (_code  193 WBLKB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13872
			(_port WBLKB (posedge) (_code  194 WRB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13873
			(_port WRB (posedge) (_code  195 WBLKB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13874
			(_port WBLKB (posedge) (_code  196 WRB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13875
			(_port WRB (posedge) (_code  197 WBLKB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13876
			(_port WBLKB (posedge) (_code  198 WRB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13877
			(_port WRB (posedge) (_code  199 WBLKB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13878
			(_port WBLKB (posedge) (_code  200 WRB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13879
			(_port WRB (posedge) (_code  201 WBLKB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13880
			(_port WBLKB (posedge) (_code  202 WRB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13881
			(_port WRB (posedge) (_code  203 WBLKB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13882
			(_port WBLKB (posedge) (_code  204 WRB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13883
			(_port WRB (posedge) (_code  205 WBLKB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13884
			(_port WBLKB (posedge) (_code  206 WRB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13885
			(_port WRB (posedge) (_code  207 WBLKB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13886
			(_port WBLKB (posedge) (_code  208 WRB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13887
			(_port WRB (posedge) (_code  209 WBLKB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13888
			(_port WBLKB (posedge) (_code  210 WRB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13889
			(_port WRB (posedge) (_code  211 WBLKB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13890
			(_port WBLKB (posedge) (_code  212 WRB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13891
			(_port WRB (posedge) (_code  213 WBLKB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13892
			(_port WBLKB (posedge) (_code  214 WRB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13893
			(_port WRB (posedge) (_code  215 WBLKB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13894
			(_port WBLKB (posedge) (_code  216 WRB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13895
			(_port WRB (posedge) (_code  217 WBLKB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13896
			(_port WBLKB (posedge) (_code  218 WRB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13897
			(_port WRB (posedge) (_code  219 WBLKB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13898
			(_port WBLKB (posedge) (_code  220 WRB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13899
			(_port WRB (posedge) (_code  221 WBLKB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13900
			(_port WBLKB (posedge) (_code  222 WRB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13901
			(_port WRB (posedge) (_code  223 WBLKB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13902
			(_port WBLKB (posedge) (_code  224 WRB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 13905
			(_port DI0 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 13906
			(_port DI1 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 13907
			(_port DI2 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 13908
			(_port DI3 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 13909
			(_port DI4 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 13910
			(_port DI5 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 13911
			(_port DI6 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 13912
			(_port DI7 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 13913
			(_port DI8 in )
			(_port WPE out )
		)
		(_tchk width 0 13916
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13917
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13918
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13919
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 13922
			(_port RADDR0 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 13923
			(_port RADDR0 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 13924
			(_port RADDR0 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 13925
			(_port RADDR0 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 13926
			(_port RADDR0 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 13927
			(_port RADDR0 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 13928
			(_port RADDR0 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 13929
			(_port RADDR0 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 13930
			(_port RADDR0 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 13931
			(_port RADDR0 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 13932
			(_port RADDR1 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 13933
			(_port RADDR1 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 13934
			(_port RADDR1 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 13935
			(_port RADDR1 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 13936
			(_port RADDR1 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 13937
			(_port RADDR1 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 13938
			(_port RADDR1 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 13939
			(_port RADDR1 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 13940
			(_port RADDR1 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 13941
			(_port RADDR1 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 13942
			(_port RADDR2 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 13943
			(_port RADDR2 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 13944
			(_port RADDR2 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 13945
			(_port RADDR2 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 13946
			(_port RADDR2 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 13947
			(_port RADDR2 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 13948
			(_port RADDR2 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 13949
			(_port RADDR2 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 13950
			(_port RADDR2 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 13951
			(_port RADDR2 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 13952
			(_port RADDR3 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 13953
			(_port RADDR3 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 13954
			(_port RADDR3 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 13955
			(_port RADDR3 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 13956
			(_port RADDR3 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 13957
			(_port RADDR3 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 13958
			(_port RADDR3 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 13959
			(_port RADDR3 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 13960
			(_port RADDR3 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 13961
			(_port RADDR3 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 13962
			(_port RADDR4 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 13963
			(_port RADDR4 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 13964
			(_port RADDR4 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 13965
			(_port RADDR4 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 13966
			(_port RADDR4 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 13967
			(_port RADDR4 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 13968
			(_port RADDR4 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 13969
			(_port RADDR4 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 13970
			(_port RADDR4 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 13971
			(_port RADDR4 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 13972
			(_port RADDR5 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 13973
			(_port RADDR5 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 13974
			(_port RADDR5 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 13975
			(_port RADDR5 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 13976
			(_port RADDR5 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 13977
			(_port RADDR5 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 13978
			(_port RADDR5 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 13979
			(_port RADDR5 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 13980
			(_port RADDR5 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 13981
			(_port RADDR5 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 13982
			(_port RADDR6 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 13983
			(_port RADDR6 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 13984
			(_port RADDR6 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 13985
			(_port RADDR6 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 13986
			(_port RADDR6 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 13987
			(_port RADDR6 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 13988
			(_port RADDR6 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 13989
			(_port RADDR6 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 13990
			(_port RADDR6 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 13991
			(_port RADDR6 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 13992
			(_port RADDR7 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 13993
			(_port RADDR7 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 13994
			(_port RADDR7 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 13995
			(_port RADDR7 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 13996
			(_port RADDR7 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 13997
			(_port RADDR7 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 13998
			(_port RADDR7 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 13999
			(_port RADDR7 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 14000
			(_port RADDR7 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 14001
			(_port RADDR7 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 14004
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 14005
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 14006
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 14007
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 14008
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 14009
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 14010
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 14011
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 14012
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 14013
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 14014
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 14015
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 14016
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 14017
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 14018
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 14019
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 14020
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 14021
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 14022
			(_port RDB in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 14023
			(_port RBLKB in )
			(_port RPE out )
		)
		(_tchk width 0 14026
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14027
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14028
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14029
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14031
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14032
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14033
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14034
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14035
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14036
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14037
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14038
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14039
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14040
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14041
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14042
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14043
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14044
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14045
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14046
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 36333 1268927342149 RAM256x9AAP
(_unit RAM256x9AAP
	(_specify
		(_modpath parallel unknown 0 14560
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 14563
			(_port WADDR0 (posedge))
			(_port WRB (negedge) (_code  24 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14564
			(_port WRB (negedge) (_code  25 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14565
			(_port WADDR0 (posedge))
			(_port WBLKB (negedge) (_code  26 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14566
			(_port WBLKB (negedge) (_code  27 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14567
			(_port WADDR0 (negedge))
			(_port WRB (negedge) (_code  28 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14568
			(_port WRB (negedge) (_code  29 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14569
			(_port WADDR0 (negedge))
			(_port WBLKB (negedge) (_code  30 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14570
			(_port WBLKB (negedge) (_code  31 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14571
			(_port WADDR1 (posedge))
			(_port WRB (negedge) (_code  32 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14572
			(_port WRB (negedge) (_code  33 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14573
			(_port WADDR1 (posedge))
			(_port WBLKB (negedge) (_code  34 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14574
			(_port WBLKB (negedge) (_code  35 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14575
			(_port WADDR1 (negedge))
			(_port WRB (negedge) (_code  36 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14576
			(_port WRB (negedge) (_code  37 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14577
			(_port WADDR1 (negedge))
			(_port WBLKB (negedge) (_code  38 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14578
			(_port WBLKB (negedge) (_code  39 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14579
			(_port WADDR2 (posedge))
			(_port WRB (negedge) (_code  40 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14580
			(_port WRB (negedge) (_code  41 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14581
			(_port WADDR2 (posedge))
			(_port WBLKB (negedge) (_code  42 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14582
			(_port WBLKB (negedge) (_code  43 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14583
			(_port WADDR2 (negedge))
			(_port WRB (negedge) (_code  44 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14584
			(_port WRB (negedge) (_code  45 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14585
			(_port WADDR2 (negedge))
			(_port WBLKB (negedge) (_code  46 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14586
			(_port WBLKB (negedge) (_code  47 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14587
			(_port WADDR3 (posedge))
			(_port WRB (negedge) (_code  48 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14588
			(_port WRB (negedge) (_code  49 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14589
			(_port WADDR3 (posedge))
			(_port WBLKB (negedge) (_code  50 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14590
			(_port WBLKB (negedge) (_code  51 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14591
			(_port WADDR3 (negedge))
			(_port WRB (negedge) (_code  52 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14592
			(_port WRB (negedge) (_code  53 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14593
			(_port WADDR3 (negedge))
			(_port WBLKB (negedge) (_code  54 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14594
			(_port WBLKB (negedge) (_code  55 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14595
			(_port WADDR4 (posedge))
			(_port WRB (negedge) (_code  56 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14596
			(_port WRB (negedge) (_code  57 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14597
			(_port WADDR4 (posedge))
			(_port WBLKB (negedge) (_code  58 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14598
			(_port WBLKB (negedge) (_code  59 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14599
			(_port WADDR4 (negedge))
			(_port WRB (negedge) (_code  60 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14600
			(_port WRB (negedge) (_code  61 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14601
			(_port WADDR4 (negedge))
			(_port WBLKB (negedge) (_code  62 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14602
			(_port WBLKB (negedge) (_code  63 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14603
			(_port WADDR5 (posedge))
			(_port WRB (negedge) (_code  64 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14604
			(_port WRB (negedge) (_code  65 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14605
			(_port WADDR5 (posedge))
			(_port WBLKB (negedge) (_code  66 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14606
			(_port WBLKB (negedge) (_code  67 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14607
			(_port WADDR5 (negedge))
			(_port WRB (negedge) (_code  68 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14608
			(_port WRB (negedge) (_code  69 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14609
			(_port WADDR5 (negedge))
			(_port WBLKB (negedge) (_code  70 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14610
			(_port WBLKB (negedge) (_code  71 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14611
			(_port WADDR6 (posedge))
			(_port WRB (negedge) (_code  72 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14612
			(_port WRB (negedge) (_code  73 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14613
			(_port WADDR6 (posedge))
			(_port WBLKB (negedge) (_code  74 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14614
			(_port WBLKB (negedge) (_code  75 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14615
			(_port WADDR6 (negedge))
			(_port WRB (negedge) (_code  76 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14616
			(_port WRB (negedge) (_code  77 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14617
			(_port WADDR6 (negedge))
			(_port WBLKB (negedge) (_code  78 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14618
			(_port WBLKB (negedge) (_code  79 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14619
			(_port WADDR7 (posedge))
			(_port WRB (negedge) (_code  80 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14620
			(_port WRB (negedge) (_code  81 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14621
			(_port WADDR7 (posedge))
			(_port WBLKB (negedge) (_code  82 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14622
			(_port WBLKB (negedge) (_code  83 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14623
			(_port WADDR7 (negedge))
			(_port WRB (negedge) (_code  84 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14624
			(_port WRB (negedge) (_code  85 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14625
			(_port WADDR7 (negedge))
			(_port WBLKB (negedge) (_code  86 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14626
			(_port WBLKB (negedge) (_code  87 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14629
			(_port WADDR0 (posedge))
			(_port WRB (posedge) (_code  88 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14630
			(_port WRB (posedge) (_code  89 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14631
			(_port WADDR0 (posedge))
			(_port WBLKB (posedge) (_code  90 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14632
			(_port WBLKB (posedge) (_code  91 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14633
			(_port WADDR0 (negedge))
			(_port WRB (posedge) (_code  92 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14634
			(_port WRB (posedge) (_code  93 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14635
			(_port WADDR0 (negedge))
			(_port WBLKB (posedge) (_code  94 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14636
			(_port WBLKB (posedge) (_code  95 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14637
			(_port WADDR1 (posedge))
			(_port WRB (posedge) (_code  96 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14638
			(_port WRB (posedge) (_code  97 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14639
			(_port WADDR1 (posedge))
			(_port WBLKB (posedge) (_code  98 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14640
			(_port WBLKB (posedge) (_code  99 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14641
			(_port WADDR1 (negedge))
			(_port WRB (posedge) (_code  100 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14642
			(_port WRB (posedge) (_code  101 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14643
			(_port WADDR1 (negedge))
			(_port WBLKB (posedge) (_code  102 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14644
			(_port WBLKB (posedge) (_code  103 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14645
			(_port WADDR2 (posedge))
			(_port WRB (posedge) (_code  104 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14646
			(_port WRB (posedge) (_code  105 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14647
			(_port WADDR2 (posedge))
			(_port WBLKB (posedge) (_code  106 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14648
			(_port WBLKB (posedge) (_code  107 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14649
			(_port WADDR2 (negedge))
			(_port WRB (posedge) (_code  108 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14650
			(_port WRB (posedge) (_code  109 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14651
			(_port WADDR2 (negedge))
			(_port WBLKB (posedge) (_code  110 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14652
			(_port WBLKB (posedge) (_code  111 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14653
			(_port WADDR3 (posedge))
			(_port WRB (posedge) (_code  112 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14654
			(_port WRB (posedge) (_code  113 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14655
			(_port WADDR3 (posedge))
			(_port WBLKB (posedge) (_code  114 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14656
			(_port WBLKB (posedge) (_code  115 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14657
			(_port WADDR3 (negedge))
			(_port WRB (posedge) (_code  116 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14658
			(_port WRB (posedge) (_code  117 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14659
			(_port WADDR3 (negedge))
			(_port WBLKB (posedge) (_code  118 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14660
			(_port WBLKB (posedge) (_code  119 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14661
			(_port WADDR4 (posedge))
			(_port WRB (posedge) (_code  120 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14662
			(_port WRB (posedge) (_code  121 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14663
			(_port WADDR4 (posedge))
			(_port WBLKB (posedge) (_code  122 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14664
			(_port WBLKB (posedge) (_code  123 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14665
			(_port WADDR4 (negedge))
			(_port WRB (posedge) (_code  124 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14666
			(_port WRB (posedge) (_code  125 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14667
			(_port WADDR4 (negedge))
			(_port WBLKB (posedge) (_code  126 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14668
			(_port WBLKB (posedge) (_code  127 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14669
			(_port WADDR5 (posedge))
			(_port WRB (posedge) (_code  128 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14670
			(_port WRB (posedge) (_code  129 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14671
			(_port WADDR5 (posedge))
			(_port WBLKB (posedge) (_code  130 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14672
			(_port WBLKB (posedge) (_code  131 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14673
			(_port WADDR5 (negedge))
			(_port WRB (posedge) (_code  132 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14674
			(_port WRB (posedge) (_code  133 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14675
			(_port WADDR5 (negedge))
			(_port WBLKB (posedge) (_code  134 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14676
			(_port WBLKB (posedge) (_code  135 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14677
			(_port WADDR6 (posedge))
			(_port WRB (posedge) (_code  136 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14678
			(_port WRB (posedge) (_code  137 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14679
			(_port WADDR6 (posedge))
			(_port WBLKB (posedge) (_code  138 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14680
			(_port WBLKB (posedge) (_code  139 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14681
			(_port WADDR6 (negedge))
			(_port WRB (posedge) (_code  140 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14682
			(_port WRB (posedge) (_code  141 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14683
			(_port WADDR6 (negedge))
			(_port WBLKB (posedge) (_code  142 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14684
			(_port WBLKB (posedge) (_code  143 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14685
			(_port WADDR7 (posedge))
			(_port WRB (posedge) (_code  144 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14686
			(_port WRB (posedge) (_code  145 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14687
			(_port WADDR7 (posedge))
			(_port WBLKB (posedge) (_code  146 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14688
			(_port WBLKB (posedge) (_code  147 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14689
			(_port WADDR7 (negedge))
			(_port WRB (posedge) (_code  148 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14690
			(_port WRB (posedge) (_code  149 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14691
			(_port WADDR7 (negedge))
			(_port WBLKB (posedge) (_code  150 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14692
			(_port WBLKB (posedge) (_code  151 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14695
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  152 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14696
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  153 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14697
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  154 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14698
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  155 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14699
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  156 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14700
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  157 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14701
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  158 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14702
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  159 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14703
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  160 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14704
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  161 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14705
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  162 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14706
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  163 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14707
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  164 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14708
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  165 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14709
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  166 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14710
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  167 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14711
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  168 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14712
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  169 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14713
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  170 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14714
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  171 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14715
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  172 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14716
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  173 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14717
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  174 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14718
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  175 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14719
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  176 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14720
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  177 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14721
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  178 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14722
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  179 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14723
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  180 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14724
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  181 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14725
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  182 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14726
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  183 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14727
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  184 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14728
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  185 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14729
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  186 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 14730
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  187 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14733
			(_port WRB (posedge) (_code  188 WBLKB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14734
			(_port WBLKB (posedge) (_code  189 WRB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14735
			(_port WRB (posedge) (_code  190 WBLKB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14736
			(_port WBLKB (posedge) (_code  191 WRB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14737
			(_port WRB (posedge) (_code  192 WBLKB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14738
			(_port WBLKB (posedge) (_code  193 WRB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14739
			(_port WRB (posedge) (_code  194 WBLKB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14740
			(_port WBLKB (posedge) (_code  195 WRB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14741
			(_port WRB (posedge) (_code  196 WBLKB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14742
			(_port WBLKB (posedge) (_code  197 WRB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14743
			(_port WRB (posedge) (_code  198 WBLKB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14744
			(_port WBLKB (posedge) (_code  199 WRB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14745
			(_port WRB (posedge) (_code  200 WBLKB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14746
			(_port WBLKB (posedge) (_code  201 WRB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14747
			(_port WRB (posedge) (_code  202 WBLKB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14748
			(_port WBLKB (posedge) (_code  203 WRB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14749
			(_port WRB (posedge) (_code  204 WBLKB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14750
			(_port WBLKB (posedge) (_code  205 WRB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14751
			(_port WRB (posedge) (_code  206 WBLKB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14752
			(_port WBLKB (posedge) (_code  207 WRB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14753
			(_port WRB (posedge) (_code  208 WBLKB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14754
			(_port WBLKB (posedge) (_code  209 WRB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14755
			(_port WRB (posedge) (_code  210 WBLKB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14756
			(_port WBLKB (posedge) (_code  211 WRB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14757
			(_port WRB (posedge) (_code  212 WBLKB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14758
			(_port WBLKB (posedge) (_code  213 WRB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14759
			(_port WRB (posedge) (_code  214 WBLKB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14760
			(_port WBLKB (posedge) (_code  215 WRB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14761
			(_port WRB (posedge) (_code  216 WBLKB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14762
			(_port WBLKB (posedge) (_code  217 WRB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14763
			(_port WRB (posedge) (_code  218 WBLKB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14764
			(_port WBLKB (posedge) (_code  219 WRB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14765
			(_port WRB (posedge) (_code  220 WBLKB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14766
			(_port WBLKB (posedge) (_code  221 WRB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14767
			(_port WRB (posedge) (_code  222 WBLKB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14768
			(_port WBLKB (posedge) (_code  223 WRB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14773
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14774
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14775
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14776
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 14779
			(_port RADDR0 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 14780
			(_port RADDR0 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 14781
			(_port RADDR0 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 14782
			(_port RADDR0 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 14783
			(_port RADDR0 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 14784
			(_port RADDR0 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 14785
			(_port RADDR0 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 14786
			(_port RADDR0 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 14787
			(_port RADDR0 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 14788
			(_port RADDR1 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 14789
			(_port RADDR1 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 14790
			(_port RADDR1 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 14791
			(_port RADDR1 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 14792
			(_port RADDR1 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 14793
			(_port RADDR1 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 14794
			(_port RADDR1 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 14795
			(_port RADDR1 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 14796
			(_port RADDR1 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 14797
			(_port RADDR2 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 14798
			(_port RADDR2 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 14799
			(_port RADDR2 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 14800
			(_port RADDR2 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 14801
			(_port RADDR2 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 14802
			(_port RADDR2 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 14803
			(_port RADDR2 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 14804
			(_port RADDR2 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 14805
			(_port RADDR2 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 14806
			(_port RADDR3 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 14807
			(_port RADDR3 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 14808
			(_port RADDR3 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 14809
			(_port RADDR3 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 14810
			(_port RADDR3 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 14811
			(_port RADDR3 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 14812
			(_port RADDR3 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 14813
			(_port RADDR3 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 14814
			(_port RADDR3 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 14815
			(_port RADDR4 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 14816
			(_port RADDR4 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 14817
			(_port RADDR4 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 14818
			(_port RADDR4 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 14819
			(_port RADDR4 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 14820
			(_port RADDR4 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 14821
			(_port RADDR4 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 14822
			(_port RADDR4 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 14823
			(_port RADDR4 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 14824
			(_port RADDR5 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 14825
			(_port RADDR5 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 14826
			(_port RADDR5 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 14827
			(_port RADDR5 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 14828
			(_port RADDR5 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 14829
			(_port RADDR5 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 14830
			(_port RADDR5 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 14831
			(_port RADDR5 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 14832
			(_port RADDR5 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 14833
			(_port RADDR6 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 14834
			(_port RADDR6 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 14835
			(_port RADDR6 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 14836
			(_port RADDR6 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 14837
			(_port RADDR6 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 14838
			(_port RADDR6 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 14839
			(_port RADDR6 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 14840
			(_port RADDR6 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 14841
			(_port RADDR6 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 14842
			(_port RADDR7 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 14843
			(_port RADDR7 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 14844
			(_port RADDR7 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 14845
			(_port RADDR7 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 14846
			(_port RADDR7 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 14847
			(_port RADDR7 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 14848
			(_port RADDR7 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 14849
			(_port RADDR7 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 14850
			(_port RADDR7 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 14853
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 14854
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 14855
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 14856
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 14857
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 14858
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 14859
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 14860
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 14861
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 14862
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 14863
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 14864
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 14865
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 14866
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 14867
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 14868
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 14869
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 14870
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_tchk width 0 14873
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14874
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14875
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14876
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14878
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14879
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14880
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14881
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14882
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14883
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14884
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14885
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14886
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14887
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14888
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14889
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14890
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14891
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14892
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14893
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 33310 1268927342154 RAM256x9AST
(_unit RAM256x9AST
	(_specify
		(_modpath parallel unknown 0 15335
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 15338
			(_port WADDR0 (posedge))
			(_port WRB (negedge) (_code  19 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15339
			(_port WRB (negedge) (_code  20 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15340
			(_port WADDR0 (posedge))
			(_port WBLKB (negedge) (_code  21 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15341
			(_port WBLKB (negedge) (_code  22 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15342
			(_port WADDR0 (negedge))
			(_port WRB (negedge) (_code  23 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15343
			(_port WRB (negedge) (_code  24 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15344
			(_port WADDR0 (negedge))
			(_port WBLKB (negedge) (_code  25 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15345
			(_port WBLKB (negedge) (_code  26 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15346
			(_port WADDR1 (posedge))
			(_port WRB (negedge) (_code  27 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15347
			(_port WRB (negedge) (_code  28 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15348
			(_port WADDR1 (posedge))
			(_port WBLKB (negedge) (_code  29 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15349
			(_port WBLKB (negedge) (_code  30 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15350
			(_port WADDR1 (negedge))
			(_port WRB (negedge) (_code  31 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15351
			(_port WRB (negedge) (_code  32 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15352
			(_port WADDR1 (negedge))
			(_port WBLKB (negedge) (_code  33 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15353
			(_port WBLKB (negedge) (_code  34 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15354
			(_port WADDR2 (posedge))
			(_port WRB (negedge) (_code  35 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15355
			(_port WRB (negedge) (_code  36 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15356
			(_port WADDR2 (posedge))
			(_port WBLKB (negedge) (_code  37 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15357
			(_port WBLKB (negedge) (_code  38 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15358
			(_port WADDR2 (negedge))
			(_port WRB (negedge) (_code  39 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15359
			(_port WRB (negedge) (_code  40 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15360
			(_port WADDR2 (negedge))
			(_port WBLKB (negedge) (_code  41 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15361
			(_port WBLKB (negedge) (_code  42 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15362
			(_port WADDR3 (posedge))
			(_port WRB (negedge) (_code  43 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15363
			(_port WRB (negedge) (_code  44 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15364
			(_port WADDR3 (posedge))
			(_port WBLKB (negedge) (_code  45 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15365
			(_port WBLKB (negedge) (_code  46 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15366
			(_port WADDR3 (negedge))
			(_port WRB (negedge) (_code  47 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15367
			(_port WRB (negedge) (_code  48 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15368
			(_port WADDR3 (negedge))
			(_port WBLKB (negedge) (_code  49 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15369
			(_port WBLKB (negedge) (_code  50 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15370
			(_port WADDR4 (posedge))
			(_port WRB (negedge) (_code  51 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15371
			(_port WRB (negedge) (_code  52 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15372
			(_port WADDR4 (posedge))
			(_port WBLKB (negedge) (_code  53 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15373
			(_port WBLKB (negedge) (_code  54 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15374
			(_port WADDR4 (negedge))
			(_port WRB (negedge) (_code  55 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15375
			(_port WRB (negedge) (_code  56 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15376
			(_port WADDR4 (negedge))
			(_port WBLKB (negedge) (_code  57 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15377
			(_port WBLKB (negedge) (_code  58 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15378
			(_port WADDR5 (posedge))
			(_port WRB (negedge) (_code  59 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15379
			(_port WRB (negedge) (_code  60 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15380
			(_port WADDR5 (posedge))
			(_port WBLKB (negedge) (_code  61 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15381
			(_port WBLKB (negedge) (_code  62 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15382
			(_port WADDR5 (negedge))
			(_port WRB (negedge) (_code  63 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15383
			(_port WRB (negedge) (_code  64 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15384
			(_port WADDR5 (negedge))
			(_port WBLKB (negedge) (_code  65 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15385
			(_port WBLKB (negedge) (_code  66 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15386
			(_port WADDR6 (posedge))
			(_port WRB (negedge) (_code  67 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15387
			(_port WRB (negedge) (_code  68 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15388
			(_port WADDR6 (posedge))
			(_port WBLKB (negedge) (_code  69 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15389
			(_port WBLKB (negedge) (_code  70 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15390
			(_port WADDR6 (negedge))
			(_port WRB (negedge) (_code  71 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15391
			(_port WRB (negedge) (_code  72 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15392
			(_port WADDR6 (negedge))
			(_port WBLKB (negedge) (_code  73 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15393
			(_port WBLKB (negedge) (_code  74 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15394
			(_port WADDR7 (posedge))
			(_port WRB (negedge) (_code  75 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15395
			(_port WRB (negedge) (_code  76 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15396
			(_port WADDR7 (posedge))
			(_port WBLKB (negedge) (_code  77 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15397
			(_port WBLKB (negedge) (_code  78 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15398
			(_port WADDR7 (negedge))
			(_port WRB (negedge) (_code  79 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15399
			(_port WRB (negedge) (_code  80 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15400
			(_port WADDR7 (negedge))
			(_port WBLKB (negedge) (_code  81 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15401
			(_port WBLKB (negedge) (_code  82 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15404
			(_port WADDR0 (posedge))
			(_port WRB (posedge) (_code  83 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15405
			(_port WRB (posedge) (_code  84 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15406
			(_port WADDR0 (posedge))
			(_port WBLKB (posedge) (_code  85 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15407
			(_port WBLKB (posedge) (_code  86 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15408
			(_port WADDR0 (negedge))
			(_port WRB (posedge) (_code  87 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15409
			(_port WRB (posedge) (_code  88 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15410
			(_port WADDR0 (negedge))
			(_port WBLKB (posedge) (_code  89 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15411
			(_port WBLKB (posedge) (_code  90 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15412
			(_port WADDR1 (posedge))
			(_port WRB (posedge) (_code  91 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15413
			(_port WRB (posedge) (_code  92 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15414
			(_port WADDR1 (posedge))
			(_port WBLKB (posedge) (_code  93 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15415
			(_port WBLKB (posedge) (_code  94 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15416
			(_port WADDR1 (negedge))
			(_port WRB (posedge) (_code  95 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15417
			(_port WRB (posedge) (_code  96 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15418
			(_port WADDR1 (negedge))
			(_port WBLKB (posedge) (_code  97 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15419
			(_port WBLKB (posedge) (_code  98 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15420
			(_port WADDR2 (posedge))
			(_port WRB (posedge) (_code  99 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15421
			(_port WRB (posedge) (_code  100 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15422
			(_port WADDR2 (posedge))
			(_port WBLKB (posedge) (_code  101 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15423
			(_port WBLKB (posedge) (_code  102 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15424
			(_port WADDR2 (negedge))
			(_port WRB (posedge) (_code  103 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15425
			(_port WRB (posedge) (_code  104 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15426
			(_port WADDR2 (negedge))
			(_port WBLKB (posedge) (_code  105 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15427
			(_port WBLKB (posedge) (_code  106 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15428
			(_port WADDR3 (posedge))
			(_port WRB (posedge) (_code  107 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15429
			(_port WRB (posedge) (_code  108 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15430
			(_port WADDR3 (posedge))
			(_port WBLKB (posedge) (_code  109 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15431
			(_port WBLKB (posedge) (_code  110 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15432
			(_port WADDR3 (negedge))
			(_port WRB (posedge) (_code  111 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15433
			(_port WRB (posedge) (_code  112 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15434
			(_port WADDR3 (negedge))
			(_port WBLKB (posedge) (_code  113 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15435
			(_port WBLKB (posedge) (_code  114 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15436
			(_port WADDR4 (posedge))
			(_port WRB (posedge) (_code  115 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15437
			(_port WRB (posedge) (_code  116 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15438
			(_port WADDR4 (posedge))
			(_port WBLKB (posedge) (_code  117 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15439
			(_port WBLKB (posedge) (_code  118 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15440
			(_port WADDR4 (negedge))
			(_port WRB (posedge) (_code  119 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15441
			(_port WRB (posedge) (_code  120 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15442
			(_port WADDR4 (negedge))
			(_port WBLKB (posedge) (_code  121 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15443
			(_port WBLKB (posedge) (_code  122 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15444
			(_port WADDR5 (posedge))
			(_port WRB (posedge) (_code  123 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15445
			(_port WRB (posedge) (_code  124 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15446
			(_port WADDR5 (posedge))
			(_port WBLKB (posedge) (_code  125 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15447
			(_port WBLKB (posedge) (_code  126 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15448
			(_port WADDR5 (negedge))
			(_port WRB (posedge) (_code  127 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15449
			(_port WRB (posedge) (_code  128 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15450
			(_port WADDR5 (negedge))
			(_port WBLKB (posedge) (_code  129 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15451
			(_port WBLKB (posedge) (_code  130 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15452
			(_port WADDR6 (posedge))
			(_port WRB (posedge) (_code  131 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15453
			(_port WRB (posedge) (_code  132 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15454
			(_port WADDR6 (posedge))
			(_port WBLKB (posedge) (_code  133 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15455
			(_port WBLKB (posedge) (_code  134 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15456
			(_port WADDR6 (negedge))
			(_port WRB (posedge) (_code  135 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15457
			(_port WRB (posedge) (_code  136 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15458
			(_port WADDR6 (negedge))
			(_port WBLKB (posedge) (_code  137 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15459
			(_port WBLKB (posedge) (_code  138 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15460
			(_port WADDR7 (posedge))
			(_port WRB (posedge) (_code  139 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15461
			(_port WRB (posedge) (_code  140 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15462
			(_port WADDR7 (posedge))
			(_port WBLKB (posedge) (_code  141 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15463
			(_port WBLKB (posedge) (_code  142 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15464
			(_port WADDR7 (negedge))
			(_port WRB (posedge) (_code  143 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15465
			(_port WRB (posedge) (_code  144 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15466
			(_port WADDR7 (negedge))
			(_port WBLKB (posedge) (_code  145 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15467
			(_port WBLKB (posedge) (_code  146 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15470
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  147 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15471
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  148 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15472
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  149 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15473
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  150 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15474
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  151 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15475
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  152 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15476
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  153 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15477
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  154 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15478
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  155 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15479
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  156 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15480
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  157 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15481
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  158 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15482
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  159 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15483
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  160 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15484
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  161 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15485
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  162 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15486
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  163 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15487
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  164 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15488
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  165 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15489
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  166 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15490
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  167 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15491
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  168 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15492
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  169 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15493
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  170 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15494
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  171 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15495
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  172 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15496
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  173 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15497
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  174 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15498
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  175 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15499
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  176 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15500
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  177 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15501
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  178 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15502
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  179 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15503
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  180 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15504
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  181 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15505
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  182 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15508
			(_port WRB (posedge) (_code  183 WBLKB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15509
			(_port WBLKB (posedge) (_code  184 WRB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15510
			(_port WRB (posedge) (_code  185 WBLKB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15511
			(_port WBLKB (posedge) (_code  186 WRB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15512
			(_port WRB (posedge) (_code  187 WBLKB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15513
			(_port WBLKB (posedge) (_code  188 WRB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15514
			(_port WRB (posedge) (_code  189 WBLKB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15515
			(_port WBLKB (posedge) (_code  190 WRB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15516
			(_port WRB (posedge) (_code  191 WBLKB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15517
			(_port WBLKB (posedge) (_code  192 WRB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15518
			(_port WRB (posedge) (_code  193 WBLKB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15519
			(_port WBLKB (posedge) (_code  194 WRB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15520
			(_port WRB (posedge) (_code  195 WBLKB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15521
			(_port WBLKB (posedge) (_code  196 WRB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15522
			(_port WRB (posedge) (_code  197 WBLKB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15523
			(_port WBLKB (posedge) (_code  198 WRB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15524
			(_port WRB (posedge) (_code  199 WBLKB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15525
			(_port WBLKB (posedge) (_code  200 WRB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15526
			(_port WRB (posedge) (_code  201 WBLKB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15527
			(_port WBLKB (posedge) (_code  202 WRB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15528
			(_port WRB (posedge) (_code  203 WBLKB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15529
			(_port WBLKB (posedge) (_code  204 WRB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15530
			(_port WRB (posedge) (_code  205 WBLKB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15531
			(_port WBLKB (posedge) (_code  206 WRB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15532
			(_port WRB (posedge) (_code  207 WBLKB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15533
			(_port WBLKB (posedge) (_code  208 WRB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15534
			(_port WRB (posedge) (_code  209 WBLKB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15535
			(_port WBLKB (posedge) (_code  210 WRB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15536
			(_port WRB (posedge) (_code  211 WBLKB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15537
			(_port WBLKB (posedge) (_code  212 WRB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15538
			(_port WRB (posedge) (_code  213 WBLKB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15539
			(_port WBLKB (posedge) (_code  214 WRB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15540
			(_port WRB (posedge) (_code  215 WBLKB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15541
			(_port WBLKB (posedge) (_code  216 WRB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15542
			(_port WRB (posedge) (_code  217 WBLKB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15543
			(_port WBLKB (posedge) (_code  218 WRB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 15546
			(_port DI0 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 15547
			(_port DI1 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 15548
			(_port DI2 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 15549
			(_port DI3 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 15550
			(_port DI4 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 15551
			(_port DI5 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 15552
			(_port DI6 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 15553
			(_port DI7 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 15554
			(_port DI8 in )
			(_port WPE out )
		)
		(_tchk width 0 15557
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15558
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15559
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15560
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15562
			(_port RDB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15563
			(_port RCLKS (posedge))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15564
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15565
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15566
			(_port RDB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15567
			(_port RCLKS (posedge))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15568
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15569
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15572
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15573
			(_port RCLKS (posedge))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15574
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15575
			(_port RCLKS (posedge))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15576
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15577
			(_port RCLKS (posedge))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15578
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15579
			(_port RCLKS (posedge))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15580
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15581
			(_port RCLKS (posedge))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15582
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15583
			(_port RCLKS (posedge))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15584
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15585
			(_port RCLKS (posedge))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15586
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15587
			(_port RCLKS (posedge))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15588
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15589
			(_port RCLKS (posedge))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15590
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15591
			(_port RCLKS (posedge))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15592
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15593
			(_port RCLKS (posedge))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15594
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15595
			(_port RCLKS (posedge))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15596
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15597
			(_port RCLKS (posedge))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15598
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15599
			(_port RCLKS (posedge))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15600
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15601
			(_port RCLKS (posedge))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15602
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15603
			(_port RCLKS (posedge))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 15606
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 15607
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 15608
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 15609
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 15610
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 15611
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 15612
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 15613
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 15614
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 15615
			(_port RCLKS in )
			(_port RPE out )
		)
		(_tchk width 0 15618
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15619
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 32508 1268927342159 RAM256x9ASTP
(_unit RAM256x9ASTP
	(_specify
		(_modpath parallel unknown 0 16044
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 16047
			(_port WADDR0 (posedge))
			(_port WRB (negedge) (_code  18 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16048
			(_port WRB (negedge) (_code  19 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16049
			(_port WADDR0 (posedge))
			(_port WBLKB (negedge) (_code  20 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16050
			(_port WBLKB (negedge) (_code  21 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16051
			(_port WADDR0 (negedge))
			(_port WRB (negedge) (_code  22 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16052
			(_port WRB (negedge) (_code  23 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16053
			(_port WADDR0 (negedge))
			(_port WBLKB (negedge) (_code  24 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16054
			(_port WBLKB (negedge) (_code  25 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16055
			(_port WADDR1 (posedge))
			(_port WRB (negedge) (_code  26 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16056
			(_port WRB (negedge) (_code  27 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16057
			(_port WADDR1 (posedge))
			(_port WBLKB (negedge) (_code  28 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16058
			(_port WBLKB (negedge) (_code  29 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16059
			(_port WADDR1 (negedge))
			(_port WRB (negedge) (_code  30 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16060
			(_port WRB (negedge) (_code  31 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16061
			(_port WADDR1 (negedge))
			(_port WBLKB (negedge) (_code  32 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16062
			(_port WBLKB (negedge) (_code  33 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16063
			(_port WADDR2 (posedge))
			(_port WRB (negedge) (_code  34 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16064
			(_port WRB (negedge) (_code  35 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16065
			(_port WADDR2 (posedge))
			(_port WBLKB (negedge) (_code  36 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16066
			(_port WBLKB (negedge) (_code  37 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16067
			(_port WADDR2 (negedge))
			(_port WRB (negedge) (_code  38 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16068
			(_port WRB (negedge) (_code  39 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16069
			(_port WADDR2 (negedge))
			(_port WBLKB (negedge) (_code  40 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16070
			(_port WBLKB (negedge) (_code  41 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16071
			(_port WADDR3 (posedge))
			(_port WRB (negedge) (_code  42 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16072
			(_port WRB (negedge) (_code  43 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16073
			(_port WADDR3 (posedge))
			(_port WBLKB (negedge) (_code  44 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16074
			(_port WBLKB (negedge) (_code  45 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16075
			(_port WADDR3 (negedge))
			(_port WRB (negedge) (_code  46 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16076
			(_port WRB (negedge) (_code  47 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16077
			(_port WADDR3 (negedge))
			(_port WBLKB (negedge) (_code  48 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16078
			(_port WBLKB (negedge) (_code  49 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16079
			(_port WADDR4 (posedge))
			(_port WRB (negedge) (_code  50 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16080
			(_port WRB (negedge) (_code  51 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16081
			(_port WADDR4 (posedge))
			(_port WBLKB (negedge) (_code  52 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16082
			(_port WBLKB (negedge) (_code  53 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16083
			(_port WADDR4 (negedge))
			(_port WRB (negedge) (_code  54 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16084
			(_port WRB (negedge) (_code  55 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16085
			(_port WADDR4 (negedge))
			(_port WBLKB (negedge) (_code  56 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16086
			(_port WBLKB (negedge) (_code  57 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16087
			(_port WADDR5 (posedge))
			(_port WRB (negedge) (_code  58 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16088
			(_port WRB (negedge) (_code  59 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16089
			(_port WADDR5 (posedge))
			(_port WBLKB (negedge) (_code  60 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16090
			(_port WBLKB (negedge) (_code  61 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16091
			(_port WADDR5 (negedge))
			(_port WRB (negedge) (_code  62 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16092
			(_port WRB (negedge) (_code  63 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16093
			(_port WADDR5 (negedge))
			(_port WBLKB (negedge) (_code  64 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16094
			(_port WBLKB (negedge) (_code  65 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16095
			(_port WADDR6 (posedge))
			(_port WRB (negedge) (_code  66 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16096
			(_port WRB (negedge) (_code  67 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16097
			(_port WADDR6 (posedge))
			(_port WBLKB (negedge) (_code  68 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16098
			(_port WBLKB (negedge) (_code  69 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16099
			(_port WADDR6 (negedge))
			(_port WRB (negedge) (_code  70 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16100
			(_port WRB (negedge) (_code  71 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16101
			(_port WADDR6 (negedge))
			(_port WBLKB (negedge) (_code  72 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16102
			(_port WBLKB (negedge) (_code  73 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16103
			(_port WADDR7 (posedge))
			(_port WRB (negedge) (_code  74 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16104
			(_port WRB (negedge) (_code  75 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16105
			(_port WADDR7 (posedge))
			(_port WBLKB (negedge) (_code  76 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16106
			(_port WBLKB (negedge) (_code  77 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16107
			(_port WADDR7 (negedge))
			(_port WRB (negedge) (_code  78 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16108
			(_port WRB (negedge) (_code  79 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16109
			(_port WADDR7 (negedge))
			(_port WBLKB (negedge) (_code  80 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16110
			(_port WBLKB (negedge) (_code  81 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16113
			(_port WADDR0 (posedge))
			(_port WRB (posedge) (_code  82 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16114
			(_port WRB (posedge) (_code  83 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16115
			(_port WADDR0 (posedge))
			(_port WBLKB (posedge) (_code  84 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16116
			(_port WBLKB (posedge) (_code  85 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16117
			(_port WADDR0 (negedge))
			(_port WRB (posedge) (_code  86 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16118
			(_port WRB (posedge) (_code  87 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16119
			(_port WADDR0 (negedge))
			(_port WBLKB (posedge) (_code  88 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16120
			(_port WBLKB (posedge) (_code  89 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16121
			(_port WADDR1 (posedge))
			(_port WRB (posedge) (_code  90 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16122
			(_port WRB (posedge) (_code  91 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16123
			(_port WADDR1 (posedge))
			(_port WBLKB (posedge) (_code  92 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16124
			(_port WBLKB (posedge) (_code  93 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16125
			(_port WADDR1 (negedge))
			(_port WRB (posedge) (_code  94 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16126
			(_port WRB (posedge) (_code  95 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16127
			(_port WADDR1 (negedge))
			(_port WBLKB (posedge) (_code  96 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16128
			(_port WBLKB (posedge) (_code  97 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16129
			(_port WADDR2 (posedge))
			(_port WRB (posedge) (_code  98 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16130
			(_port WRB (posedge) (_code  99 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16131
			(_port WADDR2 (posedge))
			(_port WBLKB (posedge) (_code  100 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16132
			(_port WBLKB (posedge) (_code  101 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16133
			(_port WADDR2 (negedge))
			(_port WRB (posedge) (_code  102 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16134
			(_port WRB (posedge) (_code  103 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16135
			(_port WADDR2 (negedge))
			(_port WBLKB (posedge) (_code  104 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16136
			(_port WBLKB (posedge) (_code  105 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16137
			(_port WADDR3 (posedge))
			(_port WRB (posedge) (_code  106 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16138
			(_port WRB (posedge) (_code  107 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16139
			(_port WADDR3 (posedge))
			(_port WBLKB (posedge) (_code  108 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16140
			(_port WBLKB (posedge) (_code  109 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16141
			(_port WADDR3 (negedge))
			(_port WRB (posedge) (_code  110 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16142
			(_port WRB (posedge) (_code  111 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16143
			(_port WADDR3 (negedge))
			(_port WBLKB (posedge) (_code  112 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16144
			(_port WBLKB (posedge) (_code  113 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16145
			(_port WADDR4 (posedge))
			(_port WRB (posedge) (_code  114 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16146
			(_port WRB (posedge) (_code  115 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16147
			(_port WADDR4 (posedge))
			(_port WBLKB (posedge) (_code  116 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16148
			(_port WBLKB (posedge) (_code  117 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16149
			(_port WADDR4 (negedge))
			(_port WRB (posedge) (_code  118 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16150
			(_port WRB (posedge) (_code  119 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16151
			(_port WADDR4 (negedge))
			(_port WBLKB (posedge) (_code  120 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16152
			(_port WBLKB (posedge) (_code  121 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16153
			(_port WADDR5 (posedge))
			(_port WRB (posedge) (_code  122 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16154
			(_port WRB (posedge) (_code  123 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16155
			(_port WADDR5 (posedge))
			(_port WBLKB (posedge) (_code  124 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16156
			(_port WBLKB (posedge) (_code  125 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16157
			(_port WADDR5 (negedge))
			(_port WRB (posedge) (_code  126 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16158
			(_port WRB (posedge) (_code  127 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16159
			(_port WADDR5 (negedge))
			(_port WBLKB (posedge) (_code  128 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16160
			(_port WBLKB (posedge) (_code  129 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16161
			(_port WADDR6 (posedge))
			(_port WRB (posedge) (_code  130 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16162
			(_port WRB (posedge) (_code  131 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16163
			(_port WADDR6 (posedge))
			(_port WBLKB (posedge) (_code  132 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16164
			(_port WBLKB (posedge) (_code  133 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16165
			(_port WADDR6 (negedge))
			(_port WRB (posedge) (_code  134 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16166
			(_port WRB (posedge) (_code  135 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16167
			(_port WADDR6 (negedge))
			(_port WBLKB (posedge) (_code  136 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16168
			(_port WBLKB (posedge) (_code  137 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16169
			(_port WADDR7 (posedge))
			(_port WRB (posedge) (_code  138 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16170
			(_port WRB (posedge) (_code  139 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16171
			(_port WADDR7 (posedge))
			(_port WBLKB (posedge) (_code  140 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16172
			(_port WBLKB (posedge) (_code  141 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16173
			(_port WADDR7 (negedge))
			(_port WRB (posedge) (_code  142 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16174
			(_port WRB (posedge) (_code  143 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16175
			(_port WADDR7 (negedge))
			(_port WBLKB (posedge) (_code  144 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16176
			(_port WBLKB (posedge) (_code  145 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16179
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  146 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16180
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  147 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16181
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  148 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16182
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  149 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16183
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  150 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16184
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  151 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16185
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  152 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16186
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  153 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16187
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  154 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16188
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  155 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16189
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  156 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16190
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  157 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16191
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  158 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16192
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  159 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16193
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  160 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16194
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  161 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16195
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  162 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16196
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  163 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16197
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  164 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16198
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  165 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16199
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  166 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16200
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  167 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16201
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  168 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16202
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  169 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16203
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  170 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16204
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  171 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16205
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  172 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16206
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  173 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16207
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  174 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16208
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  175 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16209
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  176 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16210
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  177 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16211
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  178 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16212
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  179 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16213
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  180 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16214
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  181 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16217
			(_port WRB (posedge) (_code  182 WBLKB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16218
			(_port WBLKB (posedge) (_code  183 WRB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16219
			(_port WRB (posedge) (_code  184 WBLKB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16220
			(_port WBLKB (posedge) (_code  185 WRB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16221
			(_port WRB (posedge) (_code  186 WBLKB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16222
			(_port WBLKB (posedge) (_code  187 WRB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16223
			(_port WRB (posedge) (_code  188 WBLKB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16224
			(_port WBLKB (posedge) (_code  189 WRB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16225
			(_port WRB (posedge) (_code  190 WBLKB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16226
			(_port WBLKB (posedge) (_code  191 WRB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16227
			(_port WRB (posedge) (_code  192 WBLKB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16228
			(_port WBLKB (posedge) (_code  193 WRB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16229
			(_port WRB (posedge) (_code  194 WBLKB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16230
			(_port WBLKB (posedge) (_code  195 WRB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16231
			(_port WRB (posedge) (_code  196 WBLKB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16232
			(_port WBLKB (posedge) (_code  197 WRB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16233
			(_port WRB (posedge) (_code  198 WBLKB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16234
			(_port WBLKB (posedge) (_code  199 WRB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16235
			(_port WRB (posedge) (_code  200 WBLKB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16236
			(_port WBLKB (posedge) (_code  201 WRB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16237
			(_port WRB (posedge) (_code  202 WBLKB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16238
			(_port WBLKB (posedge) (_code  203 WRB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16239
			(_port WRB (posedge) (_code  204 WBLKB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16240
			(_port WBLKB (posedge) (_code  205 WRB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16241
			(_port WRB (posedge) (_code  206 WBLKB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16242
			(_port WBLKB (posedge) (_code  207 WRB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16243
			(_port WRB (posedge) (_code  208 WBLKB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16244
			(_port WBLKB (posedge) (_code  209 WRB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16245
			(_port WRB (posedge) (_code  210 WBLKB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16246
			(_port WBLKB (posedge) (_code  211 WRB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16247
			(_port WRB (posedge) (_code  212 WBLKB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16248
			(_port WBLKB (posedge) (_code  213 WRB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16249
			(_port WRB (posedge) (_code  214 WBLKB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16250
			(_port WBLKB (posedge) (_code  215 WRB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16251
			(_port WRB (posedge) (_code  216 WBLKB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16252
			(_port WBLKB (posedge) (_code  217 WRB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16257
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16258
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16259
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16260
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16262
			(_port RDB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16263
			(_port RCLKS (posedge))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16264
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16265
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16266
			(_port RDB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16267
			(_port RCLKS (posedge))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16268
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16269
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16272
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16273
			(_port RCLKS (posedge))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16274
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16275
			(_port RCLKS (posedge))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16276
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16277
			(_port RCLKS (posedge))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16278
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16279
			(_port RCLKS (posedge))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16280
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16281
			(_port RCLKS (posedge))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16282
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16283
			(_port RCLKS (posedge))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16284
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16285
			(_port RCLKS (posedge))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16286
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16287
			(_port RCLKS (posedge))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16288
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16289
			(_port RCLKS (posedge))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16290
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16291
			(_port RCLKS (posedge))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16292
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16293
			(_port RCLKS (posedge))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16294
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16295
			(_port RCLKS (posedge))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16296
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16297
			(_port RCLKS (posedge))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16298
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16299
			(_port RCLKS (posedge))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16300
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16301
			(_port RCLKS (posedge))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16302
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16303
			(_port RCLKS (posedge))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 16306
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 16307
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 16308
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 16309
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 16310
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 16311
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 16312
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 16313
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 16314
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_tchk width 0 16317
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16318
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 33310 1268927342164 RAM256x9ASR
(_unit RAM256x9ASR
	(_specify
		(_modpath parallel unknown 0 16777
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 16780
			(_port WADDR0 (posedge))
			(_port WRB (negedge) (_code  19 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16781
			(_port WRB (negedge) (_code  20 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16782
			(_port WADDR0 (posedge))
			(_port WBLKB (negedge) (_code  21 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16783
			(_port WBLKB (negedge) (_code  22 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16784
			(_port WADDR0 (negedge))
			(_port WRB (negedge) (_code  23 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16785
			(_port WRB (negedge) (_code  24 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16786
			(_port WADDR0 (negedge))
			(_port WBLKB (negedge) (_code  25 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16787
			(_port WBLKB (negedge) (_code  26 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16788
			(_port WADDR1 (posedge))
			(_port WRB (negedge) (_code  27 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16789
			(_port WRB (negedge) (_code  28 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16790
			(_port WADDR1 (posedge))
			(_port WBLKB (negedge) (_code  29 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16791
			(_port WBLKB (negedge) (_code  30 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16792
			(_port WADDR1 (negedge))
			(_port WRB (negedge) (_code  31 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16793
			(_port WRB (negedge) (_code  32 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16794
			(_port WADDR1 (negedge))
			(_port WBLKB (negedge) (_code  33 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16795
			(_port WBLKB (negedge) (_code  34 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16796
			(_port WADDR2 (posedge))
			(_port WRB (negedge) (_code  35 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16797
			(_port WRB (negedge) (_code  36 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16798
			(_port WADDR2 (posedge))
			(_port WBLKB (negedge) (_code  37 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16799
			(_port WBLKB (negedge) (_code  38 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16800
			(_port WADDR2 (negedge))
			(_port WRB (negedge) (_code  39 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16801
			(_port WRB (negedge) (_code  40 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16802
			(_port WADDR2 (negedge))
			(_port WBLKB (negedge) (_code  41 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16803
			(_port WBLKB (negedge) (_code  42 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16804
			(_port WADDR3 (posedge))
			(_port WRB (negedge) (_code  43 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16805
			(_port WRB (negedge) (_code  44 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16806
			(_port WADDR3 (posedge))
			(_port WBLKB (negedge) (_code  45 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16807
			(_port WBLKB (negedge) (_code  46 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16808
			(_port WADDR3 (negedge))
			(_port WRB (negedge) (_code  47 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16809
			(_port WRB (negedge) (_code  48 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16810
			(_port WADDR3 (negedge))
			(_port WBLKB (negedge) (_code  49 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16811
			(_port WBLKB (negedge) (_code  50 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16812
			(_port WADDR4 (posedge))
			(_port WRB (negedge) (_code  51 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16813
			(_port WRB (negedge) (_code  52 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16814
			(_port WADDR4 (posedge))
			(_port WBLKB (negedge) (_code  53 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16815
			(_port WBLKB (negedge) (_code  54 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16816
			(_port WADDR4 (negedge))
			(_port WRB (negedge) (_code  55 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16817
			(_port WRB (negedge) (_code  56 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16818
			(_port WADDR4 (negedge))
			(_port WBLKB (negedge) (_code  57 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16819
			(_port WBLKB (negedge) (_code  58 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16820
			(_port WADDR5 (posedge))
			(_port WRB (negedge) (_code  59 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16821
			(_port WRB (negedge) (_code  60 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16822
			(_port WADDR5 (posedge))
			(_port WBLKB (negedge) (_code  61 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16823
			(_port WBLKB (negedge) (_code  62 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16824
			(_port WADDR5 (negedge))
			(_port WRB (negedge) (_code  63 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16825
			(_port WRB (negedge) (_code  64 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16826
			(_port WADDR5 (negedge))
			(_port WBLKB (negedge) (_code  65 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16827
			(_port WBLKB (negedge) (_code  66 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16828
			(_port WADDR6 (posedge))
			(_port WRB (negedge) (_code  67 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16829
			(_port WRB (negedge) (_code  68 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16830
			(_port WADDR6 (posedge))
			(_port WBLKB (negedge) (_code  69 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16831
			(_port WBLKB (negedge) (_code  70 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16832
			(_port WADDR6 (negedge))
			(_port WRB (negedge) (_code  71 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16833
			(_port WRB (negedge) (_code  72 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16834
			(_port WADDR6 (negedge))
			(_port WBLKB (negedge) (_code  73 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16835
			(_port WBLKB (negedge) (_code  74 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16836
			(_port WADDR7 (posedge))
			(_port WRB (negedge) (_code  75 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16837
			(_port WRB (negedge) (_code  76 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16838
			(_port WADDR7 (posedge))
			(_port WBLKB (negedge) (_code  77 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16839
			(_port WBLKB (negedge) (_code  78 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16840
			(_port WADDR7 (negedge))
			(_port WRB (negedge) (_code  79 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16841
			(_port WRB (negedge) (_code  80 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16842
			(_port WADDR7 (negedge))
			(_port WBLKB (negedge) (_code  81 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16843
			(_port WBLKB (negedge) (_code  82 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16846
			(_port WADDR0 (posedge))
			(_port WRB (posedge) (_code  83 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16847
			(_port WRB (posedge) (_code  84 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16848
			(_port WADDR0 (posedge))
			(_port WBLKB (posedge) (_code  85 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16849
			(_port WBLKB (posedge) (_code  86 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16850
			(_port WADDR0 (negedge))
			(_port WRB (posedge) (_code  87 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16851
			(_port WRB (posedge) (_code  88 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16852
			(_port WADDR0 (negedge))
			(_port WBLKB (posedge) (_code  89 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16853
			(_port WBLKB (posedge) (_code  90 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16854
			(_port WADDR1 (posedge))
			(_port WRB (posedge) (_code  91 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16855
			(_port WRB (posedge) (_code  92 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16856
			(_port WADDR1 (posedge))
			(_port WBLKB (posedge) (_code  93 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16857
			(_port WBLKB (posedge) (_code  94 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16858
			(_port WADDR1 (negedge))
			(_port WRB (posedge) (_code  95 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16859
			(_port WRB (posedge) (_code  96 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16860
			(_port WADDR1 (negedge))
			(_port WBLKB (posedge) (_code  97 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16861
			(_port WBLKB (posedge) (_code  98 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16862
			(_port WADDR2 (posedge))
			(_port WRB (posedge) (_code  99 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16863
			(_port WRB (posedge) (_code  100 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16864
			(_port WADDR2 (posedge))
			(_port WBLKB (posedge) (_code  101 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16865
			(_port WBLKB (posedge) (_code  102 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16866
			(_port WADDR2 (negedge))
			(_port WRB (posedge) (_code  103 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16867
			(_port WRB (posedge) (_code  104 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16868
			(_port WADDR2 (negedge))
			(_port WBLKB (posedge) (_code  105 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16869
			(_port WBLKB (posedge) (_code  106 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16870
			(_port WADDR3 (posedge))
			(_port WRB (posedge) (_code  107 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16871
			(_port WRB (posedge) (_code  108 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16872
			(_port WADDR3 (posedge))
			(_port WBLKB (posedge) (_code  109 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16873
			(_port WBLKB (posedge) (_code  110 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16874
			(_port WADDR3 (negedge))
			(_port WRB (posedge) (_code  111 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16875
			(_port WRB (posedge) (_code  112 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16876
			(_port WADDR3 (negedge))
			(_port WBLKB (posedge) (_code  113 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16877
			(_port WBLKB (posedge) (_code  114 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16878
			(_port WADDR4 (posedge))
			(_port WRB (posedge) (_code  115 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16879
			(_port WRB (posedge) (_code  116 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16880
			(_port WADDR4 (posedge))
			(_port WBLKB (posedge) (_code  117 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16881
			(_port WBLKB (posedge) (_code  118 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16882
			(_port WADDR4 (negedge))
			(_port WRB (posedge) (_code  119 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16883
			(_port WRB (posedge) (_code  120 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16884
			(_port WADDR4 (negedge))
			(_port WBLKB (posedge) (_code  121 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16885
			(_port WBLKB (posedge) (_code  122 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16886
			(_port WADDR5 (posedge))
			(_port WRB (posedge) (_code  123 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16887
			(_port WRB (posedge) (_code  124 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16888
			(_port WADDR5 (posedge))
			(_port WBLKB (posedge) (_code  125 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16889
			(_port WBLKB (posedge) (_code  126 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16890
			(_port WADDR5 (negedge))
			(_port WRB (posedge) (_code  127 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16891
			(_port WRB (posedge) (_code  128 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16892
			(_port WADDR5 (negedge))
			(_port WBLKB (posedge) (_code  129 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16893
			(_port WBLKB (posedge) (_code  130 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16894
			(_port WADDR6 (posedge))
			(_port WRB (posedge) (_code  131 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16895
			(_port WRB (posedge) (_code  132 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16896
			(_port WADDR6 (posedge))
			(_port WBLKB (posedge) (_code  133 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16897
			(_port WBLKB (posedge) (_code  134 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16898
			(_port WADDR6 (negedge))
			(_port WRB (posedge) (_code  135 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16899
			(_port WRB (posedge) (_code  136 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16900
			(_port WADDR6 (negedge))
			(_port WBLKB (posedge) (_code  137 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16901
			(_port WBLKB (posedge) (_code  138 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16902
			(_port WADDR7 (posedge))
			(_port WRB (posedge) (_code  139 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16903
			(_port WRB (posedge) (_code  140 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16904
			(_port WADDR7 (posedge))
			(_port WBLKB (posedge) (_code  141 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16905
			(_port WBLKB (posedge) (_code  142 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16906
			(_port WADDR7 (negedge))
			(_port WRB (posedge) (_code  143 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16907
			(_port WRB (posedge) (_code  144 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16908
			(_port WADDR7 (negedge))
			(_port WBLKB (posedge) (_code  145 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16909
			(_port WBLKB (posedge) (_code  146 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16912
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  147 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16913
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  148 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16914
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  149 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16915
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  150 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16916
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  151 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16917
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  152 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16918
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  153 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16919
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  154 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16920
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  155 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16921
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  156 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16922
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  157 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16923
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  158 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16924
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  159 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16925
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  160 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16926
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  161 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16927
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  162 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16928
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  163 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16929
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  164 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16930
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  165 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16931
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  166 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16932
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  167 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16933
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  168 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16934
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  169 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16935
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  170 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16936
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  171 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16937
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  172 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16938
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  173 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16939
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  174 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16940
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  175 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16941
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  176 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16942
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  177 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16943
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  178 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16944
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  179 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16945
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  180 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16946
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  181 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16947
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  182 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16950
			(_port WRB (posedge) (_code  183 WBLKB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16951
			(_port WBLKB (posedge) (_code  184 WRB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16952
			(_port WRB (posedge) (_code  185 WBLKB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16953
			(_port WBLKB (posedge) (_code  186 WRB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16954
			(_port WRB (posedge) (_code  187 WBLKB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16955
			(_port WBLKB (posedge) (_code  188 WRB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16956
			(_port WRB (posedge) (_code  189 WBLKB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16957
			(_port WBLKB (posedge) (_code  190 WRB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16958
			(_port WRB (posedge) (_code  191 WBLKB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16959
			(_port WBLKB (posedge) (_code  192 WRB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16960
			(_port WRB (posedge) (_code  193 WBLKB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16961
			(_port WBLKB (posedge) (_code  194 WRB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16962
			(_port WRB (posedge) (_code  195 WBLKB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16963
			(_port WBLKB (posedge) (_code  196 WRB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16964
			(_port WRB (posedge) (_code  197 WBLKB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16965
			(_port WBLKB (posedge) (_code  198 WRB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16966
			(_port WRB (posedge) (_code  199 WBLKB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16967
			(_port WBLKB (posedge) (_code  200 WRB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16968
			(_port WRB (posedge) (_code  201 WBLKB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16969
			(_port WBLKB (posedge) (_code  202 WRB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16970
			(_port WRB (posedge) (_code  203 WBLKB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16971
			(_port WBLKB (posedge) (_code  204 WRB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16972
			(_port WRB (posedge) (_code  205 WBLKB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16973
			(_port WBLKB (posedge) (_code  206 WRB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16974
			(_port WRB (posedge) (_code  207 WBLKB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16975
			(_port WBLKB (posedge) (_code  208 WRB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16976
			(_port WRB (posedge) (_code  209 WBLKB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16977
			(_port WBLKB (posedge) (_code  210 WRB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16978
			(_port WRB (posedge) (_code  211 WBLKB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16979
			(_port WBLKB (posedge) (_code  212 WRB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16980
			(_port WRB (posedge) (_code  213 WBLKB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16981
			(_port WBLKB (posedge) (_code  214 WRB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16982
			(_port WRB (posedge) (_code  215 WBLKB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16983
			(_port WBLKB (posedge) (_code  216 WRB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16984
			(_port WRB (posedge) (_code  217 WBLKB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16985
			(_port WBLKB (posedge) (_code  218 WRB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 16988
			(_port DI0 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 16989
			(_port DI1 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 16990
			(_port DI2 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 16991
			(_port DI3 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 16992
			(_port DI4 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 16993
			(_port DI5 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 16994
			(_port DI6 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 16995
			(_port DI7 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 16996
			(_port DI8 in )
			(_port WPE out )
		)
		(_tchk width 0 16999
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17000
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17001
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17002
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17004
			(_port RDB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17005
			(_port RCLKS (posedge))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17006
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17007
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17008
			(_port RDB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17009
			(_port RCLKS (posedge))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17010
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17011
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17014
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17015
			(_port RCLKS (posedge))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17016
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17017
			(_port RCLKS (posedge))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17018
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17019
			(_port RCLKS (posedge))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17020
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17021
			(_port RCLKS (posedge))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17022
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17023
			(_port RCLKS (posedge))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17024
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17025
			(_port RCLKS (posedge))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17026
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17027
			(_port RCLKS (posedge))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17028
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17029
			(_port RCLKS (posedge))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17030
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17031
			(_port RCLKS (posedge))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17032
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17033
			(_port RCLKS (posedge))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17034
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17035
			(_port RCLKS (posedge))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17036
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17037
			(_port RCLKS (posedge))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17038
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17039
			(_port RCLKS (posedge))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17040
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17041
			(_port RCLKS (posedge))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17042
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17043
			(_port RCLKS (posedge))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17044
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17045
			(_port RCLKS (posedge))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 17048
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 17049
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 17050
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 17051
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 17052
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 17053
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 17054
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 17055
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 17056
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 17057
			(_port RCLKS in )
			(_port RPE out )
		)
		(_tchk width 0 17060
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17061
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 32508 1268927342169 RAM256x9ASRP
(_unit RAM256x9ASRP
	(_specify
		(_modpath parallel unknown 0 17488
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 17491
			(_port WADDR0 (posedge))
			(_port WRB (negedge) (_code  18 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17492
			(_port WRB (negedge) (_code  19 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17493
			(_port WADDR0 (posedge))
			(_port WBLKB (negedge) (_code  20 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17494
			(_port WBLKB (negedge) (_code  21 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17495
			(_port WADDR0 (negedge))
			(_port WRB (negedge) (_code  22 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17496
			(_port WRB (negedge) (_code  23 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17497
			(_port WADDR0 (negedge))
			(_port WBLKB (negedge) (_code  24 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17498
			(_port WBLKB (negedge) (_code  25 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17499
			(_port WADDR1 (posedge))
			(_port WRB (negedge) (_code  26 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17500
			(_port WRB (negedge) (_code  27 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17501
			(_port WADDR1 (posedge))
			(_port WBLKB (negedge) (_code  28 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17502
			(_port WBLKB (negedge) (_code  29 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17503
			(_port WADDR1 (negedge))
			(_port WRB (negedge) (_code  30 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17504
			(_port WRB (negedge) (_code  31 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17505
			(_port WADDR1 (negedge))
			(_port WBLKB (negedge) (_code  32 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17506
			(_port WBLKB (negedge) (_code  33 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17507
			(_port WADDR2 (posedge))
			(_port WRB (negedge) (_code  34 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17508
			(_port WRB (negedge) (_code  35 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17509
			(_port WADDR2 (posedge))
			(_port WBLKB (negedge) (_code  36 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17510
			(_port WBLKB (negedge) (_code  37 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17511
			(_port WADDR2 (negedge))
			(_port WRB (negedge) (_code  38 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17512
			(_port WRB (negedge) (_code  39 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17513
			(_port WADDR2 (negedge))
			(_port WBLKB (negedge) (_code  40 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17514
			(_port WBLKB (negedge) (_code  41 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17515
			(_port WADDR3 (posedge))
			(_port WRB (negedge) (_code  42 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17516
			(_port WRB (negedge) (_code  43 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17517
			(_port WADDR3 (posedge))
			(_port WBLKB (negedge) (_code  44 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17518
			(_port WBLKB (negedge) (_code  45 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17519
			(_port WADDR3 (negedge))
			(_port WRB (negedge) (_code  46 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17520
			(_port WRB (negedge) (_code  47 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17521
			(_port WADDR3 (negedge))
			(_port WBLKB (negedge) (_code  48 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17522
			(_port WBLKB (negedge) (_code  49 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17523
			(_port WADDR4 (posedge))
			(_port WRB (negedge) (_code  50 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17524
			(_port WRB (negedge) (_code  51 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17525
			(_port WADDR4 (posedge))
			(_port WBLKB (negedge) (_code  52 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17526
			(_port WBLKB (negedge) (_code  53 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17527
			(_port WADDR4 (negedge))
			(_port WRB (negedge) (_code  54 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17528
			(_port WRB (negedge) (_code  55 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17529
			(_port WADDR4 (negedge))
			(_port WBLKB (negedge) (_code  56 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17530
			(_port WBLKB (negedge) (_code  57 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17531
			(_port WADDR5 (posedge))
			(_port WRB (negedge) (_code  58 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17532
			(_port WRB (negedge) (_code  59 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17533
			(_port WADDR5 (posedge))
			(_port WBLKB (negedge) (_code  60 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17534
			(_port WBLKB (negedge) (_code  61 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17535
			(_port WADDR5 (negedge))
			(_port WRB (negedge) (_code  62 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17536
			(_port WRB (negedge) (_code  63 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17537
			(_port WADDR5 (negedge))
			(_port WBLKB (negedge) (_code  64 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17538
			(_port WBLKB (negedge) (_code  65 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17539
			(_port WADDR6 (posedge))
			(_port WRB (negedge) (_code  66 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17540
			(_port WRB (negedge) (_code  67 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17541
			(_port WADDR6 (posedge))
			(_port WBLKB (negedge) (_code  68 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17542
			(_port WBLKB (negedge) (_code  69 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17543
			(_port WADDR6 (negedge))
			(_port WRB (negedge) (_code  70 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17544
			(_port WRB (negedge) (_code  71 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17545
			(_port WADDR6 (negedge))
			(_port WBLKB (negedge) (_code  72 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17546
			(_port WBLKB (negedge) (_code  73 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17547
			(_port WADDR7 (posedge))
			(_port WRB (negedge) (_code  74 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17548
			(_port WRB (negedge) (_code  75 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17549
			(_port WADDR7 (posedge))
			(_port WBLKB (negedge) (_code  76 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17550
			(_port WBLKB (negedge) (_code  77 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17551
			(_port WADDR7 (negedge))
			(_port WRB (negedge) (_code  78 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17552
			(_port WRB (negedge) (_code  79 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17553
			(_port WADDR7 (negedge))
			(_port WBLKB (negedge) (_code  80 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17554
			(_port WBLKB (negedge) (_code  81 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17557
			(_port WADDR0 (posedge))
			(_port WRB (posedge) (_code  82 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17558
			(_port WRB (posedge) (_code  83 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17559
			(_port WADDR0 (posedge))
			(_port WBLKB (posedge) (_code  84 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17560
			(_port WBLKB (posedge) (_code  85 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17561
			(_port WADDR0 (negedge))
			(_port WRB (posedge) (_code  86 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17562
			(_port WRB (posedge) (_code  87 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17563
			(_port WADDR0 (negedge))
			(_port WBLKB (posedge) (_code  88 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17564
			(_port WBLKB (posedge) (_code  89 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17565
			(_port WADDR1 (posedge))
			(_port WRB (posedge) (_code  90 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17566
			(_port WRB (posedge) (_code  91 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17567
			(_port WADDR1 (posedge))
			(_port WBLKB (posedge) (_code  92 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17568
			(_port WBLKB (posedge) (_code  93 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17569
			(_port WADDR1 (negedge))
			(_port WRB (posedge) (_code  94 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17570
			(_port WRB (posedge) (_code  95 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17571
			(_port WADDR1 (negedge))
			(_port WBLKB (posedge) (_code  96 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17572
			(_port WBLKB (posedge) (_code  97 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17573
			(_port WADDR2 (posedge))
			(_port WRB (posedge) (_code  98 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17574
			(_port WRB (posedge) (_code  99 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17575
			(_port WADDR2 (posedge))
			(_port WBLKB (posedge) (_code  100 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17576
			(_port WBLKB (posedge) (_code  101 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17577
			(_port WADDR2 (negedge))
			(_port WRB (posedge) (_code  102 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17578
			(_port WRB (posedge) (_code  103 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17579
			(_port WADDR2 (negedge))
			(_port WBLKB (posedge) (_code  104 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17580
			(_port WBLKB (posedge) (_code  105 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17581
			(_port WADDR3 (posedge))
			(_port WRB (posedge) (_code  106 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17582
			(_port WRB (posedge) (_code  107 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17583
			(_port WADDR3 (posedge))
			(_port WBLKB (posedge) (_code  108 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17584
			(_port WBLKB (posedge) (_code  109 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17585
			(_port WADDR3 (negedge))
			(_port WRB (posedge) (_code  110 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17586
			(_port WRB (posedge) (_code  111 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17587
			(_port WADDR3 (negedge))
			(_port WBLKB (posedge) (_code  112 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17588
			(_port WBLKB (posedge) (_code  113 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17589
			(_port WADDR4 (posedge))
			(_port WRB (posedge) (_code  114 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17590
			(_port WRB (posedge) (_code  115 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17591
			(_port WADDR4 (posedge))
			(_port WBLKB (posedge) (_code  116 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17592
			(_port WBLKB (posedge) (_code  117 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17593
			(_port WADDR4 (negedge))
			(_port WRB (posedge) (_code  118 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17594
			(_port WRB (posedge) (_code  119 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17595
			(_port WADDR4 (negedge))
			(_port WBLKB (posedge) (_code  120 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17596
			(_port WBLKB (posedge) (_code  121 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17597
			(_port WADDR5 (posedge))
			(_port WRB (posedge) (_code  122 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17598
			(_port WRB (posedge) (_code  123 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17599
			(_port WADDR5 (posedge))
			(_port WBLKB (posedge) (_code  124 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17600
			(_port WBLKB (posedge) (_code  125 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17601
			(_port WADDR5 (negedge))
			(_port WRB (posedge) (_code  126 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17602
			(_port WRB (posedge) (_code  127 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17603
			(_port WADDR5 (negedge))
			(_port WBLKB (posedge) (_code  128 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17604
			(_port WBLKB (posedge) (_code  129 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17605
			(_port WADDR6 (posedge))
			(_port WRB (posedge) (_code  130 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17606
			(_port WRB (posedge) (_code  131 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17607
			(_port WADDR6 (posedge))
			(_port WBLKB (posedge) (_code  132 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17608
			(_port WBLKB (posedge) (_code  133 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17609
			(_port WADDR6 (negedge))
			(_port WRB (posedge) (_code  134 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17610
			(_port WRB (posedge) (_code  135 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17611
			(_port WADDR6 (negedge))
			(_port WBLKB (posedge) (_code  136 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17612
			(_port WBLKB (posedge) (_code  137 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17613
			(_port WADDR7 (posedge))
			(_port WRB (posedge) (_code  138 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17614
			(_port WRB (posedge) (_code  139 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17615
			(_port WADDR7 (posedge))
			(_port WBLKB (posedge) (_code  140 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17616
			(_port WBLKB (posedge) (_code  141 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17617
			(_port WADDR7 (negedge))
			(_port WRB (posedge) (_code  142 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17618
			(_port WRB (posedge) (_code  143 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17619
			(_port WADDR7 (negedge))
			(_port WBLKB (posedge) (_code  144 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17620
			(_port WBLKB (posedge) (_code  145 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17623
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  146 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17624
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  147 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17625
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  148 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17626
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  149 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17627
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  150 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17628
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  151 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17629
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  152 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17630
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  153 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17631
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  154 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17632
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  155 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17633
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  156 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17634
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  157 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17635
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  158 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17636
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  159 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17637
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  160 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17638
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  161 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17639
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  162 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17640
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  163 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17641
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  164 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17642
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  165 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17643
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  166 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17644
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  167 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17645
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  168 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17646
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  169 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17647
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  170 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17648
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  171 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17649
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  172 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17650
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  173 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17651
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  174 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17652
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  175 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17653
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  176 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17654
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  177 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17655
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  178 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17656
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  179 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17657
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  180 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17658
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  181 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17661
			(_port WRB (posedge) (_code  182 WBLKB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17662
			(_port WBLKB (posedge) (_code  183 WRB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17663
			(_port WRB (posedge) (_code  184 WBLKB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17664
			(_port WBLKB (posedge) (_code  185 WRB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17665
			(_port WRB (posedge) (_code  186 WBLKB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17666
			(_port WBLKB (posedge) (_code  187 WRB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17667
			(_port WRB (posedge) (_code  188 WBLKB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17668
			(_port WBLKB (posedge) (_code  189 WRB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17669
			(_port WRB (posedge) (_code  190 WBLKB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17670
			(_port WBLKB (posedge) (_code  191 WRB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17671
			(_port WRB (posedge) (_code  192 WBLKB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17672
			(_port WBLKB (posedge) (_code  193 WRB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17673
			(_port WRB (posedge) (_code  194 WBLKB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17674
			(_port WBLKB (posedge) (_code  195 WRB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17675
			(_port WRB (posedge) (_code  196 WBLKB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17676
			(_port WBLKB (posedge) (_code  197 WRB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17677
			(_port WRB (posedge) (_code  198 WBLKB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17678
			(_port WBLKB (posedge) (_code  199 WRB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17679
			(_port WRB (posedge) (_code  200 WBLKB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17680
			(_port WBLKB (posedge) (_code  201 WRB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17681
			(_port WRB (posedge) (_code  202 WBLKB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17682
			(_port WBLKB (posedge) (_code  203 WRB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17683
			(_port WRB (posedge) (_code  204 WBLKB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17684
			(_port WBLKB (posedge) (_code  205 WRB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17685
			(_port WRB (posedge) (_code  206 WBLKB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17686
			(_port WBLKB (posedge) (_code  207 WRB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17687
			(_port WRB (posedge) (_code  208 WBLKB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17688
			(_port WBLKB (posedge) (_code  209 WRB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17689
			(_port WRB (posedge) (_code  210 WBLKB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17690
			(_port WBLKB (posedge) (_code  211 WRB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17691
			(_port WRB (posedge) (_code  212 WBLKB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17692
			(_port WBLKB (posedge) (_code  213 WRB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17693
			(_port WRB (posedge) (_code  214 WBLKB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17694
			(_port WBLKB (posedge) (_code  215 WRB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17695
			(_port WRB (posedge) (_code  216 WBLKB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17696
			(_port WBLKB (posedge) (_code  217 WRB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17701
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17702
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17703
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17704
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17706
			(_port RDB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17707
			(_port RCLKS (posedge))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17708
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17709
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17710
			(_port RDB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17711
			(_port RCLKS (posedge))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17712
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17713
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17716
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17717
			(_port RCLKS (posedge))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17718
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17719
			(_port RCLKS (posedge))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17720
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17721
			(_port RCLKS (posedge))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17722
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17723
			(_port RCLKS (posedge))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17724
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17725
			(_port RCLKS (posedge))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17726
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17727
			(_port RCLKS (posedge))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17728
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17729
			(_port RCLKS (posedge))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17730
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17731
			(_port RCLKS (posedge))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17732
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17733
			(_port RCLKS (posedge))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17734
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17735
			(_port RCLKS (posedge))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17736
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17737
			(_port RCLKS (posedge))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17738
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17739
			(_port RCLKS (posedge))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17740
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17741
			(_port RCLKS (posedge))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17742
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17743
			(_port RCLKS (posedge))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17744
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17745
			(_port RCLKS (posedge))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17746
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17747
			(_port RCLKS (posedge))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 17750
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 17751
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 17752
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 17753
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 17754
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 17755
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 17756
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 17757
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 17758
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_tchk width 0 17761
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17762
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 18470 1268927342174 RAM256x9SA
(_unit RAM256x9SA
	(_specify
		(_modpath parallel unknown 0 18300
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 18303
			(_port DI0 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18304
			(_port DI0 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18305
			(_port DI1 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18306
			(_port DI1 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18307
			(_port DI2 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18308
			(_port DI2 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18309
			(_port DI3 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18310
			(_port DI3 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18311
			(_port DI4 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18312
			(_port DI4 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18313
			(_port DI5 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18314
			(_port DI5 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18315
			(_port DI6 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18316
			(_port DI6 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18317
			(_port DI7 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18318
			(_port DI7 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18319
			(_port DI8 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18320
			(_port DI8 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18322
			(_port WCLKS (posedge))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18323
			(_port WCLKS (posedge))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18324
			(_port WCLKS (posedge))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18325
			(_port WCLKS (posedge))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18326
			(_port WCLKS (posedge))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18327
			(_port WCLKS (posedge))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18328
			(_port WCLKS (posedge))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18329
			(_port WCLKS (posedge))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18330
			(_port WCLKS (posedge))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18331
			(_port WCLKS (posedge))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18332
			(_port WCLKS (posedge))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18333
			(_port WCLKS (posedge))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18334
			(_port WCLKS (posedge))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18335
			(_port WCLKS (posedge))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18336
			(_port WCLKS (posedge))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18337
			(_port WCLKS (posedge))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18338
			(_port WCLKS (posedge))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18339
			(_port WCLKS (posedge))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18342
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18343
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18344
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18345
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18346
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18347
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18348
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18349
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18352
			(_port WADDR0 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18353
			(_port WCLKS (posedge))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18354
			(_port WADDR0 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18355
			(_port WCLKS (posedge))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18356
			(_port WADDR1 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18357
			(_port WCLKS (posedge))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18358
			(_port WADDR1 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18359
			(_port WCLKS (posedge))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18360
			(_port WADDR2 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18361
			(_port WCLKS (posedge))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18362
			(_port WADDR2 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18363
			(_port WCLKS (posedge))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18364
			(_port WADDR3 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18365
			(_port WCLKS (posedge))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18366
			(_port WADDR3 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18367
			(_port WCLKS (posedge))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18368
			(_port WADDR4 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18369
			(_port WCLKS (posedge))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18370
			(_port WADDR4 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18371
			(_port WCLKS (posedge))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18372
			(_port WADDR5 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18373
			(_port WCLKS (posedge))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18374
			(_port WADDR5 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18375
			(_port WCLKS (posedge))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18376
			(_port WADDR6 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18377
			(_port WCLKS (posedge))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18378
			(_port WADDR6 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18379
			(_port WCLKS (posedge))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18380
			(_port WADDR7 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18381
			(_port WCLKS (posedge))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 18382
			(_port WADDR7 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 18383
			(_port WCLKS (posedge))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 18386
			(_port WCLKS in )
			(_port WPE out )
		)
		(_tchk width 0 18389
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18390
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 18393
			(_port RADDR0 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 18394
			(_port RADDR0 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 18395
			(_port RADDR0 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 18396
			(_port RADDR0 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 18397
			(_port RADDR0 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 18398
			(_port RADDR0 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 18399
			(_port RADDR0 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 18400
			(_port RADDR0 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 18401
			(_port RADDR0 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 18402
			(_port RADDR0 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 18403
			(_port RADDR1 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 18404
			(_port RADDR1 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 18405
			(_port RADDR1 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 18406
			(_port RADDR1 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 18407
			(_port RADDR1 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 18408
			(_port RADDR1 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 18409
			(_port RADDR1 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 18410
			(_port RADDR1 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 18411
			(_port RADDR1 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 18412
			(_port RADDR1 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 18413
			(_port RADDR2 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 18414
			(_port RADDR2 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 18415
			(_port RADDR2 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 18416
			(_port RADDR2 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 18417
			(_port RADDR2 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 18418
			(_port RADDR2 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 18419
			(_port RADDR2 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 18420
			(_port RADDR2 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 18421
			(_port RADDR2 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 18422
			(_port RADDR2 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 18423
			(_port RADDR3 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 18424
			(_port RADDR3 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 18425
			(_port RADDR3 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 18426
			(_port RADDR3 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 18427
			(_port RADDR3 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 18428
			(_port RADDR3 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 18429
			(_port RADDR3 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 18430
			(_port RADDR3 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 18431
			(_port RADDR3 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 18432
			(_port RADDR3 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 18433
			(_port RADDR4 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 18434
			(_port RADDR4 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 18435
			(_port RADDR4 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 18436
			(_port RADDR4 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 18437
			(_port RADDR4 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 18438
			(_port RADDR4 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 18439
			(_port RADDR4 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 18440
			(_port RADDR4 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 18441
			(_port RADDR4 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 18442
			(_port RADDR4 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 18443
			(_port RADDR5 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 18444
			(_port RADDR5 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 18445
			(_port RADDR5 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 18446
			(_port RADDR5 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 18447
			(_port RADDR5 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 18448
			(_port RADDR5 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 18449
			(_port RADDR5 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 18450
			(_port RADDR5 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 18451
			(_port RADDR5 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 18452
			(_port RADDR5 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 18453
			(_port RADDR6 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 18454
			(_port RADDR6 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 18455
			(_port RADDR6 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 18456
			(_port RADDR6 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 18457
			(_port RADDR6 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 18458
			(_port RADDR6 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 18459
			(_port RADDR6 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 18460
			(_port RADDR6 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 18461
			(_port RADDR6 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 18462
			(_port RADDR6 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 18463
			(_port RADDR7 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 18464
			(_port RADDR7 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 18465
			(_port RADDR7 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 18466
			(_port RADDR7 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 18467
			(_port RADDR7 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 18468
			(_port RADDR7 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 18469
			(_port RADDR7 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 18470
			(_port RADDR7 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 18471
			(_port RADDR7 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 18472
			(_port RADDR7 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 18475
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 18476
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 18477
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 18478
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 18479
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 18480
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 18481
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 18482
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 18483
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 18484
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 18485
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 18486
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 18487
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 18488
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 18489
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 18490
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 18491
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 18492
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 18493
			(_port RDB in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 18494
			(_port RBLKB in )
			(_port RPE out )
		)
		(_tchk width 0 18497
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18498
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18499
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18500
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18502
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18503
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18504
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18505
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18506
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18507
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18508
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18509
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18510
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18511
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18512
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18513
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18514
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18515
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18516
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18517
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 17563 1268927342179 RAM256x9SAP
(_unit RAM256x9SAP
	(_specify
		(_modpath parallel unknown 0 19017
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 19020
			(_port DI0 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19021
			(_port DI0 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19022
			(_port DI1 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19023
			(_port DI1 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19024
			(_port DI2 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19025
			(_port DI2 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19026
			(_port DI3 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19027
			(_port DI3 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19028
			(_port DI4 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19029
			(_port DI4 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19030
			(_port DI5 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19031
			(_port DI5 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19032
			(_port DI6 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19033
			(_port DI6 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19034
			(_port DI7 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19035
			(_port DI7 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19036
			(_port DI8 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19037
			(_port DI8 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19039
			(_port WCLKS (posedge))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19040
			(_port WCLKS (posedge))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19041
			(_port WCLKS (posedge))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19042
			(_port WCLKS (posedge))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19043
			(_port WCLKS (posedge))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19044
			(_port WCLKS (posedge))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19045
			(_port WCLKS (posedge))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19046
			(_port WCLKS (posedge))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19047
			(_port WCLKS (posedge))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19048
			(_port WCLKS (posedge))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19049
			(_port WCLKS (posedge))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19050
			(_port WCLKS (posedge))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19051
			(_port WCLKS (posedge))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19052
			(_port WCLKS (posedge))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19053
			(_port WCLKS (posedge))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19054
			(_port WCLKS (posedge))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19055
			(_port WCLKS (posedge))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19056
			(_port WCLKS (posedge))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19059
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19060
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19061
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19062
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19063
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19064
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19065
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19066
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19069
			(_port WADDR0 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19070
			(_port WCLKS (posedge))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19071
			(_port WADDR0 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19072
			(_port WCLKS (posedge))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19073
			(_port WADDR1 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19074
			(_port WCLKS (posedge))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19075
			(_port WADDR1 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19076
			(_port WCLKS (posedge))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19077
			(_port WADDR2 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19078
			(_port WCLKS (posedge))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19079
			(_port WADDR2 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19080
			(_port WCLKS (posedge))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19081
			(_port WADDR3 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19082
			(_port WCLKS (posedge))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19083
			(_port WADDR3 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19084
			(_port WCLKS (posedge))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19085
			(_port WADDR4 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19086
			(_port WCLKS (posedge))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19087
			(_port WADDR4 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19088
			(_port WCLKS (posedge))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19089
			(_port WADDR5 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19090
			(_port WCLKS (posedge))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19091
			(_port WADDR5 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19092
			(_port WCLKS (posedge))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19093
			(_port WADDR6 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19094
			(_port WCLKS (posedge))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19095
			(_port WADDR6 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19096
			(_port WCLKS (posedge))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19097
			(_port WADDR7 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19098
			(_port WCLKS (posedge))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19099
			(_port WADDR7 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19100
			(_port WCLKS (posedge))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19103
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19104
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 19107
			(_port RADDR0 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 19108
			(_port RADDR0 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 19109
			(_port RADDR0 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 19110
			(_port RADDR0 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 19111
			(_port RADDR0 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 19112
			(_port RADDR0 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 19113
			(_port RADDR0 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 19114
			(_port RADDR0 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 19115
			(_port RADDR0 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 19116
			(_port RADDR1 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 19117
			(_port RADDR1 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 19118
			(_port RADDR1 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 19119
			(_port RADDR1 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 19120
			(_port RADDR1 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 19121
			(_port RADDR1 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 19122
			(_port RADDR1 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 19123
			(_port RADDR1 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 19124
			(_port RADDR1 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 19125
			(_port RADDR2 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 19126
			(_port RADDR2 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 19127
			(_port RADDR2 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 19128
			(_port RADDR2 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 19129
			(_port RADDR2 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 19130
			(_port RADDR2 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 19131
			(_port RADDR2 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 19132
			(_port RADDR2 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 19133
			(_port RADDR2 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 19134
			(_port RADDR3 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 19135
			(_port RADDR3 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 19136
			(_port RADDR3 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 19137
			(_port RADDR3 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 19138
			(_port RADDR3 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 19139
			(_port RADDR3 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 19140
			(_port RADDR3 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 19141
			(_port RADDR3 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 19142
			(_port RADDR3 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 19143
			(_port RADDR4 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 19144
			(_port RADDR4 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 19145
			(_port RADDR4 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 19146
			(_port RADDR4 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 19147
			(_port RADDR4 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 19148
			(_port RADDR4 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 19149
			(_port RADDR4 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 19150
			(_port RADDR4 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 19151
			(_port RADDR4 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 19152
			(_port RADDR5 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 19153
			(_port RADDR5 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 19154
			(_port RADDR5 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 19155
			(_port RADDR5 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 19156
			(_port RADDR5 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 19157
			(_port RADDR5 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 19158
			(_port RADDR5 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 19159
			(_port RADDR5 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 19160
			(_port RADDR5 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 19161
			(_port RADDR6 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 19162
			(_port RADDR6 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 19163
			(_port RADDR6 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 19164
			(_port RADDR6 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 19165
			(_port RADDR6 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 19166
			(_port RADDR6 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 19167
			(_port RADDR6 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 19168
			(_port RADDR6 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 19169
			(_port RADDR6 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 19170
			(_port RADDR7 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 19171
			(_port RADDR7 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 19172
			(_port RADDR7 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 19173
			(_port RADDR7 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 19174
			(_port RADDR7 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 19175
			(_port RADDR7 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 19176
			(_port RADDR7 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 19177
			(_port RADDR7 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 19178
			(_port RADDR7 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 19181
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 19182
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 19183
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 19184
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 19185
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 19186
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 19187
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 19188
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 19189
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 19190
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 19191
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 19192
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 19193
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 19194
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 19195
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 19196
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 19197
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 19198
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_tchk width 0 19201
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19202
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19203
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19204
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19206
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19207
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19208
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19209
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19210
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19211
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19212
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19213
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19214
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19215
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19216
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19217
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19218
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19219
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19220
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19221
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 13907 1268927342187 RAM256x9SST
(_unit RAM256x9SST
	(_specify
		(_modpath parallel unknown 0 19660
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 19663
			(_port DI0 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19664
			(_port DI0 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19665
			(_port DI1 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19666
			(_port DI1 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19667
			(_port DI2 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19668
			(_port DI2 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19669
			(_port DI3 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19670
			(_port DI3 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19671
			(_port DI4 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19672
			(_port DI4 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19673
			(_port DI5 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19674
			(_port DI5 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19675
			(_port DI6 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19676
			(_port DI6 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19677
			(_port DI7 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19678
			(_port DI7 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19679
			(_port DI8 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19680
			(_port DI8 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19682
			(_port WCLKS (posedge))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19683
			(_port WCLKS (posedge))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19684
			(_port WCLKS (posedge))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19685
			(_port WCLKS (posedge))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19686
			(_port WCLKS (posedge))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19687
			(_port WCLKS (posedge))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19688
			(_port WCLKS (posedge))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19689
			(_port WCLKS (posedge))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19690
			(_port WCLKS (posedge))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19691
			(_port WCLKS (posedge))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19692
			(_port WCLKS (posedge))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19693
			(_port WCLKS (posedge))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19694
			(_port WCLKS (posedge))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19695
			(_port WCLKS (posedge))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19696
			(_port WCLKS (posedge))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19697
			(_port WCLKS (posedge))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19698
			(_port WCLKS (posedge))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19699
			(_port WCLKS (posedge))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19702
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19703
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19704
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19705
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19706
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19707
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19708
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19709
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19712
			(_port WADDR0 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19713
			(_port WCLKS (posedge))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19714
			(_port WADDR0 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19715
			(_port WCLKS (posedge))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19716
			(_port WADDR1 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19717
			(_port WCLKS (posedge))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19718
			(_port WADDR1 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19719
			(_port WCLKS (posedge))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19720
			(_port WADDR2 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19721
			(_port WCLKS (posedge))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19722
			(_port WADDR2 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19723
			(_port WCLKS (posedge))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19724
			(_port WADDR3 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19725
			(_port WCLKS (posedge))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19726
			(_port WADDR3 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19727
			(_port WCLKS (posedge))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19728
			(_port WADDR4 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19729
			(_port WCLKS (posedge))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19730
			(_port WADDR4 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19731
			(_port WCLKS (posedge))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19732
			(_port WADDR5 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19733
			(_port WCLKS (posedge))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19734
			(_port WADDR5 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19735
			(_port WCLKS (posedge))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19736
			(_port WADDR6 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19737
			(_port WCLKS (posedge))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19738
			(_port WADDR6 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19739
			(_port WCLKS (posedge))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19740
			(_port WADDR7 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19741
			(_port WCLKS (posedge))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19742
			(_port WADDR7 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19743
			(_port WCLKS (posedge))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 19746
			(_port WCLKS in )
			(_port WPE out )
		)
		(_tchk width 0 19749
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19750
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19752
			(_port RDB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19753
			(_port RCLKS (posedge))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19754
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19755
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19756
			(_port RDB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19757
			(_port RCLKS (posedge))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19758
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19759
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19762
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19763
			(_port RCLKS (posedge))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19764
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19765
			(_port RCLKS (posedge))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19766
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19767
			(_port RCLKS (posedge))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19768
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19769
			(_port RCLKS (posedge))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19770
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19771
			(_port RCLKS (posedge))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19772
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19773
			(_port RCLKS (posedge))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19774
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19775
			(_port RCLKS (posedge))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19776
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19777
			(_port RCLKS (posedge))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19778
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19779
			(_port RCLKS (posedge))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19780
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19781
			(_port RCLKS (posedge))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19782
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19783
			(_port RCLKS (posedge))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19784
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19785
			(_port RCLKS (posedge))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19786
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19787
			(_port RCLKS (posedge))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19788
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19789
			(_port RCLKS (posedge))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19790
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19791
			(_port RCLKS (posedge))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 19792
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 19793
			(_port RCLKS (posedge))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 19796
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 19797
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 19798
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 19799
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 19800
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 19801
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 19802
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 19803
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 19804
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 19805
			(_port RCLKS in )
			(_port RPE out )
		)
		(_tchk width 0 19808
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19809
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 13744 1268927342201 RAM256x9SSTP
(_unit RAM256x9SSTP
	(_specify
		(_modpath parallel unknown 0 20208
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 20211
			(_port DI0 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20212
			(_port DI0 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20213
			(_port DI1 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20214
			(_port DI1 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20215
			(_port DI2 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20216
			(_port DI2 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20217
			(_port DI3 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20218
			(_port DI3 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20219
			(_port DI4 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20220
			(_port DI4 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20221
			(_port DI5 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20222
			(_port DI5 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20223
			(_port DI6 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20224
			(_port DI6 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20225
			(_port DI7 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20226
			(_port DI7 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20227
			(_port DI8 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20228
			(_port DI8 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20230
			(_port WCLKS (posedge))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20231
			(_port WCLKS (posedge))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20232
			(_port WCLKS (posedge))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20233
			(_port WCLKS (posedge))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20234
			(_port WCLKS (posedge))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20235
			(_port WCLKS (posedge))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20236
			(_port WCLKS (posedge))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20237
			(_port WCLKS (posedge))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20238
			(_port WCLKS (posedge))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20239
			(_port WCLKS (posedge))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20240
			(_port WCLKS (posedge))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20241
			(_port WCLKS (posedge))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20242
			(_port WCLKS (posedge))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20243
			(_port WCLKS (posedge))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20244
			(_port WCLKS (posedge))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20245
			(_port WCLKS (posedge))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20246
			(_port WCLKS (posedge))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20247
			(_port WCLKS (posedge))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20250
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20251
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20252
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20253
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20254
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20255
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20256
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20257
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20260
			(_port WADDR0 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20261
			(_port WCLKS (posedge))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20262
			(_port WADDR0 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20263
			(_port WCLKS (posedge))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20264
			(_port WADDR1 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20265
			(_port WCLKS (posedge))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20266
			(_port WADDR1 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20267
			(_port WCLKS (posedge))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20268
			(_port WADDR2 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20269
			(_port WCLKS (posedge))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20270
			(_port WADDR2 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20271
			(_port WCLKS (posedge))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20272
			(_port WADDR3 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20273
			(_port WCLKS (posedge))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20274
			(_port WADDR3 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20275
			(_port WCLKS (posedge))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20276
			(_port WADDR4 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20277
			(_port WCLKS (posedge))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20278
			(_port WADDR4 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20279
			(_port WCLKS (posedge))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20280
			(_port WADDR5 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20281
			(_port WCLKS (posedge))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20282
			(_port WADDR5 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20283
			(_port WCLKS (posedge))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20284
			(_port WADDR6 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20285
			(_port WCLKS (posedge))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20286
			(_port WADDR6 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20287
			(_port WCLKS (posedge))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20288
			(_port WADDR7 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20289
			(_port WCLKS (posedge))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20290
			(_port WADDR7 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20291
			(_port WCLKS (posedge))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20294
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20295
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20297
			(_port RDB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20298
			(_port RCLKS (posedge))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20299
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20300
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20301
			(_port RDB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20302
			(_port RCLKS (posedge))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20303
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20304
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20307
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20308
			(_port RCLKS (posedge))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20309
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20310
			(_port RCLKS (posedge))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20311
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20312
			(_port RCLKS (posedge))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20313
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20314
			(_port RCLKS (posedge))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20315
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20316
			(_port RCLKS (posedge))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20317
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20318
			(_port RCLKS (posedge))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20319
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20320
			(_port RCLKS (posedge))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20321
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20322
			(_port RCLKS (posedge))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20323
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20324
			(_port RCLKS (posedge))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20325
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20326
			(_port RCLKS (posedge))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20327
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20328
			(_port RCLKS (posedge))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20329
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20330
			(_port RCLKS (posedge))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20331
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20332
			(_port RCLKS (posedge))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20333
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20334
			(_port RCLKS (posedge))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20335
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20336
			(_port RCLKS (posedge))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20337
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20338
			(_port RCLKS (posedge))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 20341
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 20342
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 20343
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 20344
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 20345
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 20346
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 20347
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 20348
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 20349
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_tchk width 0 20352
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20353
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 13907 1268927342217 RAM256x9SSR
(_unit RAM256x9SSR
	(_specify
		(_modpath parallel unknown 0 20801
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 20804
			(_port DI0 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20805
			(_port DI0 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20806
			(_port DI1 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20807
			(_port DI1 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20808
			(_port DI2 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20809
			(_port DI2 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20810
			(_port DI3 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20811
			(_port DI3 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20812
			(_port DI4 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20813
			(_port DI4 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20814
			(_port DI5 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20815
			(_port DI5 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20816
			(_port DI6 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20817
			(_port DI6 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20818
			(_port DI7 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20819
			(_port DI7 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20820
			(_port DI8 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20821
			(_port DI8 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20823
			(_port WCLKS (posedge))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20824
			(_port WCLKS (posedge))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20825
			(_port WCLKS (posedge))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20826
			(_port WCLKS (posedge))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20827
			(_port WCLKS (posedge))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20828
			(_port WCLKS (posedge))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20829
			(_port WCLKS (posedge))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20830
			(_port WCLKS (posedge))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20831
			(_port WCLKS (posedge))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20832
			(_port WCLKS (posedge))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20833
			(_port WCLKS (posedge))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20834
			(_port WCLKS (posedge))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20835
			(_port WCLKS (posedge))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20836
			(_port WCLKS (posedge))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20837
			(_port WCLKS (posedge))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20838
			(_port WCLKS (posedge))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20839
			(_port WCLKS (posedge))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20840
			(_port WCLKS (posedge))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20843
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20844
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20845
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20846
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20847
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20848
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20849
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20850
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20853
			(_port WADDR0 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20854
			(_port WCLKS (posedge))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20855
			(_port WADDR0 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20856
			(_port WCLKS (posedge))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20857
			(_port WADDR1 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20858
			(_port WCLKS (posedge))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20859
			(_port WADDR1 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20860
			(_port WCLKS (posedge))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20861
			(_port WADDR2 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20862
			(_port WCLKS (posedge))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20863
			(_port WADDR2 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20864
			(_port WCLKS (posedge))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20865
			(_port WADDR3 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20866
			(_port WCLKS (posedge))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20867
			(_port WADDR3 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20868
			(_port WCLKS (posedge))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20869
			(_port WADDR4 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20870
			(_port WCLKS (posedge))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20871
			(_port WADDR4 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20872
			(_port WCLKS (posedge))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20873
			(_port WADDR5 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20874
			(_port WCLKS (posedge))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20875
			(_port WADDR5 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20876
			(_port WCLKS (posedge))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20877
			(_port WADDR6 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20878
			(_port WCLKS (posedge))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20879
			(_port WADDR6 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20880
			(_port WCLKS (posedge))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20881
			(_port WADDR7 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20882
			(_port WCLKS (posedge))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20883
			(_port WADDR7 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20884
			(_port WCLKS (posedge))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 20887
			(_port WCLKS in )
			(_port WPE out )
		)
		(_tchk width 0 20890
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20891
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20893
			(_port RDB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20894
			(_port RCLKS (posedge))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20895
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20896
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20897
			(_port RDB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20898
			(_port RCLKS (posedge))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20899
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20900
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20903
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20904
			(_port RCLKS (posedge))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20905
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20906
			(_port RCLKS (posedge))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20907
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20908
			(_port RCLKS (posedge))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20909
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20910
			(_port RCLKS (posedge))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20911
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20912
			(_port RCLKS (posedge))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20913
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20914
			(_port RCLKS (posedge))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20915
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20916
			(_port RCLKS (posedge))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20917
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20918
			(_port RCLKS (posedge))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20919
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20920
			(_port RCLKS (posedge))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20921
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20922
			(_port RCLKS (posedge))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20923
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20924
			(_port RCLKS (posedge))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20925
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20926
			(_port RCLKS (posedge))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20927
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20928
			(_port RCLKS (posedge))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20929
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20930
			(_port RCLKS (posedge))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20931
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20932
			(_port RCLKS (posedge))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20933
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20934
			(_port RCLKS (posedge))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 20937
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 20938
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 20939
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 20940
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 20941
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 20942
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 20943
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 20944
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 20945
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 20946
			(_port RCLKS in )
			(_port RPE out )
		)
		(_tchk width 0 20949
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20950
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 13744 1268927342234 RAM256x9SSRP
(_unit RAM256x9SSRP
	(_specify
		(_modpath parallel unknown 0 21354
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 21357
			(_port DI0 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21358
			(_port DI0 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21359
			(_port DI1 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21360
			(_port DI1 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21361
			(_port DI2 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21362
			(_port DI2 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21363
			(_port DI3 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21364
			(_port DI3 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21365
			(_port DI4 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21366
			(_port DI4 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21367
			(_port DI5 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21368
			(_port DI5 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21369
			(_port DI6 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21370
			(_port DI6 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21371
			(_port DI7 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21372
			(_port DI7 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21373
			(_port DI8 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21374
			(_port DI8 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21376
			(_port WCLKS (posedge))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21377
			(_port WCLKS (posedge))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21378
			(_port WCLKS (posedge))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21379
			(_port WCLKS (posedge))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21380
			(_port WCLKS (posedge))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21381
			(_port WCLKS (posedge))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21382
			(_port WCLKS (posedge))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21383
			(_port WCLKS (posedge))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21384
			(_port WCLKS (posedge))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21385
			(_port WCLKS (posedge))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21386
			(_port WCLKS (posedge))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21387
			(_port WCLKS (posedge))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21388
			(_port WCLKS (posedge))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21389
			(_port WCLKS (posedge))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21390
			(_port WCLKS (posedge))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21391
			(_port WCLKS (posedge))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21392
			(_port WCLKS (posedge))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21393
			(_port WCLKS (posedge))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21396
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21397
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21398
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21399
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21400
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21401
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21402
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21403
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21406
			(_port WADDR0 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21407
			(_port WCLKS (posedge))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21408
			(_port WADDR0 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21409
			(_port WCLKS (posedge))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21410
			(_port WADDR1 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21411
			(_port WCLKS (posedge))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21412
			(_port WADDR1 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21413
			(_port WCLKS (posedge))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21414
			(_port WADDR2 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21415
			(_port WCLKS (posedge))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21416
			(_port WADDR2 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21417
			(_port WCLKS (posedge))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21418
			(_port WADDR3 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21419
			(_port WCLKS (posedge))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21420
			(_port WADDR3 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21421
			(_port WCLKS (posedge))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21422
			(_port WADDR4 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21423
			(_port WCLKS (posedge))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21424
			(_port WADDR4 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21425
			(_port WCLKS (posedge))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21426
			(_port WADDR5 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21427
			(_port WCLKS (posedge))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21428
			(_port WADDR5 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21429
			(_port WCLKS (posedge))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21430
			(_port WADDR6 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21431
			(_port WCLKS (posedge))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21432
			(_port WADDR6 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21433
			(_port WCLKS (posedge))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21434
			(_port WADDR7 (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21435
			(_port WCLKS (posedge))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21436
			(_port WADDR7 (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21437
			(_port WCLKS (posedge))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21440
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21441
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21443
			(_port RDB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21444
			(_port RCLKS (posedge))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21445
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21446
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21447
			(_port RDB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21448
			(_port RCLKS (posedge))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21449
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21450
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21453
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21454
			(_port RCLKS (posedge))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21455
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21456
			(_port RCLKS (posedge))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21457
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21458
			(_port RCLKS (posedge))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21459
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21460
			(_port RCLKS (posedge))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21461
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21462
			(_port RCLKS (posedge))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21463
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21464
			(_port RCLKS (posedge))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21465
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21466
			(_port RCLKS (posedge))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21467
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21468
			(_port RCLKS (posedge))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21469
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21470
			(_port RCLKS (posedge))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21471
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21472
			(_port RCLKS (posedge))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21473
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21474
			(_port RCLKS (posedge))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21475
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21476
			(_port RCLKS (posedge))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21477
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21478
			(_port RCLKS (posedge))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21479
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21480
			(_port RCLKS (posedge))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21481
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21482
			(_port RCLKS (posedge))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21483
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21484
			(_port RCLKS (posedge))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 21487
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 21488
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 21489
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 21490
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 21491
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 21492
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 21493
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 21494
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 21495
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_tchk width 0 21498
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21499
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 17136 1268927342264 FIFO256x9AA
(_unit FIFO256x9AA
	(_specify
		(_tchk setup 0 22187
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  47 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22188
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  48 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22189
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  49 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22190
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  50 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22191
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  51 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22192
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  52 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22193
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  53 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22194
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  54 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22195
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  55 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22196
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  56 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22197
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  57 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22198
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  58 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22199
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  59 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22200
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  60 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22201
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  61 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22202
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  62 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22203
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  63 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22204
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  64 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22205
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  65 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22206
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  66 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22207
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  67 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22208
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  68 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22209
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  69 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22210
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  70 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22211
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  71 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22212
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  72 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22213
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  73 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22214
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  74 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22215
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  75 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22216
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  76 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22217
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  77 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22218
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  78 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22219
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  79 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22220
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  80 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22221
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  81 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22222
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  82 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22225
			(_port WRB (posedge) (_code  83 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22226
			(_port WBLKB (posedge) (_code  84 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22227
			(_port WRB (posedge) (_code  85 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22228
			(_port WBLKB (posedge) (_code  86 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22229
			(_port WRB (posedge) (_code  87 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22230
			(_port WBLKB (posedge) (_code  88 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22231
			(_port WRB (posedge) (_code  89 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22232
			(_port WBLKB (posedge) (_code  90 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22233
			(_port WRB (posedge) (_code  91 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22234
			(_port WBLKB (posedge) (_code  92 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22235
			(_port WRB (posedge) (_code  93 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22236
			(_port WBLKB (posedge) (_code  94 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22237
			(_port WRB (posedge) (_code  95 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22238
			(_port WBLKB (posedge) (_code  96 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22239
			(_port WRB (posedge) (_code  97 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22240
			(_port WBLKB (posedge) (_code  98 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22241
			(_port WRB (posedge) (_code  99 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22242
			(_port WBLKB (posedge) (_code  100 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22243
			(_port WRB (posedge) (_code  101 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22244
			(_port WBLKB (posedge) (_code  102 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22245
			(_port WRB (posedge) (_code  103 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22246
			(_port WBLKB (posedge) (_code  104 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22247
			(_port WRB (posedge) (_code  105 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22248
			(_port WBLKB (posedge) (_code  106 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22249
			(_port WRB (posedge) (_code  107 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22250
			(_port WBLKB (posedge) (_code  108 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22251
			(_port WRB (posedge) (_code  109 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22252
			(_port WBLKB (posedge) (_code  110 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22253
			(_port WRB (posedge) (_code  111 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22254
			(_port WBLKB (posedge) (_code  112 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22255
			(_port WRB (posedge) (_code  113 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22256
			(_port WBLKB (posedge) (_code  114 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22257
			(_port WRB (posedge) (_code  115 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22258
			(_port WBLKB (posedge) (_code  116 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22259
			(_port WRB (posedge) (_code  117 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22260
			(_port WBLKB (posedge) (_code  118 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22263
			(_port DI0 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 22264
			(_port DI1 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 22265
			(_port DI2 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 22266
			(_port DI3 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 22267
			(_port DI4 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 22268
			(_port DI5 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 22269
			(_port DI6 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 22270
			(_port DI7 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 22271
			(_port DI8 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 22273
			(_code  119 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 22275
			(_code  120 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 22277
			(_code  121 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 22279
			(_code  122 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 22281
			(_code  123 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 22283
			(_code  124 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 22285
			(_code  125 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 22287
			(_code  126 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port GEQTH out )
		)
		(_tchk width 0 22290
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22291
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22292
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22293
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22295
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22296
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22299
			(_port RESET (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22300
			(_port WBLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22301
			(_port RESET (negedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22302
			(_port WBLKB (posedge))
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22303
			(_port RESET (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22304
			(_port RESET (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22305
			(_port WRB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22306
			(_port WRB (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22308
			(_port RDB in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 22309
			(_port RDB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 22310
			(_port RDB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 22311
			(_port RDB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 22312
			(_port RDB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 22313
			(_port RBLKB in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 22314
			(_port RBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 22315
			(_port RBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 22316
			(_port RBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 22317
			(_port RBLKB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 22320
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 22321
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 22322
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 22323
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 22324
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 22325
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 22326
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 22327
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 22328
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 22329
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 22330
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 22331
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 22332
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 22333
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 22334
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 22335
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 22336
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 22337
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_tchk width 0 22338
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22339
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22340
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22341
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22344
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 22347
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 22348
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 22349
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 22350
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 22351
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 22352
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 22353
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 22354
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 22355
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 22356
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 22357
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 22358
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 22359
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000045 56 16256 1268927342279 FIFO256x9AAP
(_unit FIFO256x9AAP
	(_specify
		(_tchk setup 0 23052
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  48 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23053
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  49 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23054
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  50 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23055
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  51 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23056
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  52 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23057
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  53 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23058
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  54 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23059
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  55 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23060
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  56 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23061
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  57 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23062
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  58 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23063
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  59 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23064
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  60 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23065
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  61 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23066
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  62 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23067
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  63 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23068
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  64 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23069
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  65 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23070
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  66 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23071
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  67 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23072
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  68 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23073
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  69 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23074
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  70 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23075
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  71 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23076
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  72 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23077
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  73 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23078
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  74 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23079
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  75 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23080
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  76 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23081
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  77 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23082
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  78 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23083
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  79 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23084
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  80 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23085
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  81 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23086
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  82 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23087
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  83 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23090
			(_port WRB (posedge) (_code  84 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23091
			(_port WBLKB (posedge) (_code  85 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23092
			(_port WRB (posedge) (_code  86 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23093
			(_port WBLKB (posedge) (_code  87 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23094
			(_port WRB (posedge) (_code  88 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23095
			(_port WBLKB (posedge) (_code  89 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23096
			(_port WRB (posedge) (_code  90 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23097
			(_port WBLKB (posedge) (_code  91 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23098
			(_port WRB (posedge) (_code  92 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23099
			(_port WBLKB (posedge) (_code  93 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23100
			(_port WRB (posedge) (_code  94 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23101
			(_port WBLKB (posedge) (_code  95 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23102
			(_port WRB (posedge) (_code  96 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23103
			(_port WBLKB (posedge) (_code  97 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23104
			(_port WRB (posedge) (_code  98 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23105
			(_port WBLKB (posedge) (_code  99 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23106
			(_port WRB (posedge) (_code  100 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23107
			(_port WBLKB (posedge) (_code  101 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23108
			(_port WRB (posedge) (_code  102 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23109
			(_port WBLKB (posedge) (_code  103 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23110
			(_port WRB (posedge) (_code  104 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23111
			(_port WBLKB (posedge) (_code  105 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23112
			(_port WRB (posedge) (_code  106 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23113
			(_port WBLKB (posedge) (_code  107 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23114
			(_port WRB (posedge) (_code  108 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23115
			(_port WBLKB (posedge) (_code  109 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23116
			(_port WRB (posedge) (_code  110 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23117
			(_port WBLKB (posedge) (_code  111 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23118
			(_port WRB (posedge) (_code  112 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23119
			(_port WBLKB (posedge) (_code  113 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23120
			(_port WRB (posedge) (_code  114 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23121
			(_port WBLKB (posedge) (_code  115 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23122
			(_port WRB (posedge) (_code  116 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23123
			(_port WBLKB (posedge) (_code  117 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23124
			(_port WRB (posedge) (_code  118 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23125
			(_port WBLKB (posedge) (_code  119 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23129
			(_code  120 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 23131
			(_code  121 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 23133
			(_code  122 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 23135
			(_code  123 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 23137
			(_code  124 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 23139
			(_code  125 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 23141
			(_code  126 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 23143
			(_code  127 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port GEQTH out )
		)
		(_tchk width 0 23146
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23147
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23148
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23149
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23151
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23152
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23156
			(_port RESET (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23157
			(_port WBLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23158
			(_port RESET (negedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23159
			(_port WBLKB (posedge))
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23160
			(_port RESET (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23161
			(_port RESET (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23162
			(_port WRB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23163
			(_port WRB (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23165
			(_port RDB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 23166
			(_port RDB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 23167
			(_port RDB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 23168
			(_port RDB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 23169
			(_port RBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 23170
			(_port RBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 23171
			(_port RBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 23172
			(_port RBLKB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 23175
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 23176
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 23177
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 23178
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 23179
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 23180
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 23181
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 23182
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 23183
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 23184
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 23185
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 23186
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 23187
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 23188
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 23189
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 23190
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 23191
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 23192
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_tchk width 0 23193
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23194
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23195
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23196
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23199
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 23202
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 23203
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 23204
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 23205
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 23206
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 23207
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 23208
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 23209
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 23210
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 23211
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 23212
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 23213
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 23214
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000045 56 17518 1268927342295 FIFO256x9AST
(_unit FIFO256x9AST
	(_specify
		(_tchk setup 0 23904
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  42 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23905
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  43 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23906
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  44 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23907
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  45 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23908
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  46 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23909
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  47 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23910
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  48 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23911
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  49 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23912
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  50 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23913
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  51 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23914
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  52 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23915
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  53 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23916
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  54 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23917
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  55 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23918
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  56 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23919
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  57 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23920
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  58 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23921
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  59 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23922
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  60 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23923
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  61 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23924
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  62 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23925
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  63 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23926
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  64 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23927
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  65 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23928
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  66 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23929
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  67 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23930
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  68 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23931
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  69 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23932
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  70 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23933
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  71 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23934
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  72 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23935
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  73 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23936
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  74 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23937
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  75 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23938
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  76 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23939
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  77 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23942
			(_port WRB (posedge) (_code  78 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23943
			(_port WBLKB (posedge) (_code  79 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23944
			(_port WRB (posedge) (_code  80 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23945
			(_port WBLKB (posedge) (_code  81 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23946
			(_port WRB (posedge) (_code  82 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23947
			(_port WBLKB (posedge) (_code  83 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23948
			(_port WRB (posedge) (_code  84 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23949
			(_port WBLKB (posedge) (_code  85 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23950
			(_port WRB (posedge) (_code  86 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23951
			(_port WBLKB (posedge) (_code  87 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23952
			(_port WRB (posedge) (_code  88 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23953
			(_port WBLKB (posedge) (_code  89 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23954
			(_port WRB (posedge) (_code  90 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23955
			(_port WBLKB (posedge) (_code  91 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23956
			(_port WRB (posedge) (_code  92 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23957
			(_port WBLKB (posedge) (_code  93 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23958
			(_port WRB (posedge) (_code  94 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23959
			(_port WBLKB (posedge) (_code  95 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23960
			(_port WRB (posedge) (_code  96 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23961
			(_port WBLKB (posedge) (_code  97 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23962
			(_port WRB (posedge) (_code  98 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23963
			(_port WBLKB (posedge) (_code  99 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23964
			(_port WRB (posedge) (_code  100 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23965
			(_port WBLKB (posedge) (_code  101 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23966
			(_port WRB (posedge) (_code  102 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23967
			(_port WBLKB (posedge) (_code  103 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23968
			(_port WRB (posedge) (_code  104 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23969
			(_port WBLKB (posedge) (_code  105 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23970
			(_port WRB (posedge) (_code  106 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23971
			(_port WBLKB (posedge) (_code  107 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23972
			(_port WRB (posedge) (_code  108 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23973
			(_port WBLKB (posedge) (_code  109 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23974
			(_port WRB (posedge) (_code  110 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23975
			(_port WBLKB (posedge) (_code  111 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23976
			(_port WRB (posedge) (_code  112 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23977
			(_port WBLKB (posedge) (_code  113 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23980
			(_port DI0 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 23981
			(_port DI1 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 23982
			(_port DI2 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 23983
			(_port DI3 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 23984
			(_port DI4 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 23985
			(_port DI5 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 23986
			(_port DI6 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 23987
			(_port DI7 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 23988
			(_port DI8 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 23990
			(_code  114 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 23992
			(_code  115 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 23994
			(_code  116 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 23996
			(_code  117 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 23998
			(_code  118 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 24000
			(_code  119 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 24002
			(_code  120 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 24004
			(_code  121 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port GEQTH out )
		)
		(_tchk width 0 24007
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24008
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24009
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24010
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24012
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24013
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24017
			(_port RESET (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24018
			(_port WBLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24019
			(_port RESET (negedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24020
			(_port WBLKB (posedge))
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24021
			(_port RESET (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24022
			(_port RESET (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24023
			(_port WRB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24024
			(_port WRB (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24029
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  122 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24030
			(_port RCLKS (posedge) (_code  123 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24031
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  124 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24032
			(_port RCLKS (posedge) (_code  125 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24033
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  126 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24034
			(_port RCLKS (posedge) (_code  127 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24035
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  128 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24036
			(_port RCLKS (posedge) (_code  129 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24039
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 24040
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 24041
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 24042
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 24043
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 24044
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 24045
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 24046
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 24047
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 24048
			(_port RCLKS in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 24049
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 24050
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 24051
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 24052
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 24055
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24056
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24059
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24060
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24061
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24062
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24065
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 24068
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 24069
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 24070
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 24071
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 24072
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 24073
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 24074
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 24075
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 24076
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 24077
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 24078
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 24079
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 24080
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000046 56 16718 1268927342326 FIFO256x9ASTP
(_unit FIFO256x9ASTP
	(_specify
		(_tchk setup 0 24781
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  43 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24782
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  44 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24783
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  45 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24784
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  46 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24785
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  47 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24786
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  48 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24787
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  49 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24788
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  50 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24789
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  51 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24790
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  52 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24791
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  53 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24792
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  54 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24793
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  55 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24794
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  56 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24795
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  57 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24796
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  58 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24797
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  59 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24798
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  60 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24799
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  61 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24800
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  62 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24801
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  63 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24802
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  64 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24803
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  65 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24804
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  66 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24805
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  67 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24806
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  68 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24807
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  69 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24808
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  70 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24809
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  71 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24810
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  72 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24811
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  73 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24812
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  74 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24813
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  75 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24814
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  76 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24815
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  77 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24816
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  78 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24819
			(_port WRB (posedge) (_code  79 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24820
			(_port WBLKB (posedge) (_code  80 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24821
			(_port WRB (posedge) (_code  81 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24822
			(_port WBLKB (posedge) (_code  82 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24823
			(_port WRB (posedge) (_code  83 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24824
			(_port WBLKB (posedge) (_code  84 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24825
			(_port WRB (posedge) (_code  85 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24826
			(_port WBLKB (posedge) (_code  86 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24827
			(_port WRB (posedge) (_code  87 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24828
			(_port WBLKB (posedge) (_code  88 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24829
			(_port WRB (posedge) (_code  89 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24830
			(_port WBLKB (posedge) (_code  90 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24831
			(_port WRB (posedge) (_code  91 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24832
			(_port WBLKB (posedge) (_code  92 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24833
			(_port WRB (posedge) (_code  93 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24834
			(_port WBLKB (posedge) (_code  94 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24835
			(_port WRB (posedge) (_code  95 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24836
			(_port WBLKB (posedge) (_code  96 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24837
			(_port WRB (posedge) (_code  97 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24838
			(_port WBLKB (posedge) (_code  98 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24839
			(_port WRB (posedge) (_code  99 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24840
			(_port WBLKB (posedge) (_code  100 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24841
			(_port WRB (posedge) (_code  101 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24842
			(_port WBLKB (posedge) (_code  102 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24843
			(_port WRB (posedge) (_code  103 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24844
			(_port WBLKB (posedge) (_code  104 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24845
			(_port WRB (posedge) (_code  105 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24846
			(_port WBLKB (posedge) (_code  106 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24847
			(_port WRB (posedge) (_code  107 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24848
			(_port WBLKB (posedge) (_code  108 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24849
			(_port WRB (posedge) (_code  109 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24850
			(_port WBLKB (posedge) (_code  110 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24851
			(_port WRB (posedge) (_code  111 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24852
			(_port WBLKB (posedge) (_code  112 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24853
			(_port WRB (posedge) (_code  113 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24854
			(_port WBLKB (posedge) (_code  114 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24858
			(_code  115 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 24860
			(_code  116 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 24862
			(_code  117 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 24864
			(_code  118 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 24866
			(_code  119 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 24868
			(_code  120 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 24870
			(_code  121 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 24872
			(_code  122 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port GEQTH out )
		)
		(_tchk width 0 24875
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24876
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24877
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24878
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24881
			(_port RESET (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24882
			(_port WBLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24883
			(_port RESET (negedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24884
			(_port WBLKB (posedge))
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24885
			(_port RESET (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24886
			(_port RESET (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24887
			(_port WRB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24888
			(_port WRB (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24891
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  123 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24892
			(_port RCLKS (posedge) (_code  124 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24893
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  125 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24894
			(_port RCLKS (posedge) (_code  126 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24895
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  127 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24896
			(_port RCLKS (posedge) (_code  128 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24897
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  129 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24898
			(_port RCLKS (posedge) (_code  130 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24901
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 24902
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 24903
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 24904
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 24905
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 24906
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 24907
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 24908
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 24909
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 24910
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 24911
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 24912
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 24913
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 24916
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24917
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24918
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24919
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24923
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24924
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24925
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24926
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 24929
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 24932
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 24933
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 24934
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 24935
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 24936
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 24937
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 24938
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 24939
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 24940
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 24941
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 24942
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 24943
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 24944
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000045 56 17518 1268927342343 FIFO256x9ASR
(_unit FIFO256x9ASR
	(_specify
		(_tchk setup 0 25641
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  42 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25642
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  43 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25643
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  44 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25644
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  45 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25645
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  46 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25646
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  47 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25647
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  48 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25648
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  49 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25649
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  50 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25650
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  51 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25651
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  52 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25652
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  53 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25653
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  54 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25654
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  55 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25655
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  56 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25656
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  57 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25657
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  58 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25658
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  59 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25659
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  60 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25660
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  61 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25661
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  62 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25662
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  63 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25663
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  64 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25664
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  65 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25665
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  66 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25666
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  67 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25667
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  68 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25668
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  69 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25669
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  70 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25670
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  71 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25671
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  72 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25672
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  73 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25673
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  74 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25674
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  75 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25675
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  76 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25676
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  77 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25679
			(_port WRB (posedge) (_code  78 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25680
			(_port WBLKB (posedge) (_code  79 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25681
			(_port WRB (posedge) (_code  80 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25682
			(_port WBLKB (posedge) (_code  81 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25683
			(_port WRB (posedge) (_code  82 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25684
			(_port WBLKB (posedge) (_code  83 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25685
			(_port WRB (posedge) (_code  84 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25686
			(_port WBLKB (posedge) (_code  85 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25687
			(_port WRB (posedge) (_code  86 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25688
			(_port WBLKB (posedge) (_code  87 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25689
			(_port WRB (posedge) (_code  88 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25690
			(_port WBLKB (posedge) (_code  89 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25691
			(_port WRB (posedge) (_code  90 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25692
			(_port WBLKB (posedge) (_code  91 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25693
			(_port WRB (posedge) (_code  92 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25694
			(_port WBLKB (posedge) (_code  93 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25695
			(_port WRB (posedge) (_code  94 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25696
			(_port WBLKB (posedge) (_code  95 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25697
			(_port WRB (posedge) (_code  96 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25698
			(_port WBLKB (posedge) (_code  97 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25699
			(_port WRB (posedge) (_code  98 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25700
			(_port WBLKB (posedge) (_code  99 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25701
			(_port WRB (posedge) (_code  100 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25702
			(_port WBLKB (posedge) (_code  101 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25703
			(_port WRB (posedge) (_code  102 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25704
			(_port WBLKB (posedge) (_code  103 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25705
			(_port WRB (posedge) (_code  104 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25706
			(_port WBLKB (posedge) (_code  105 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25707
			(_port WRB (posedge) (_code  106 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25708
			(_port WBLKB (posedge) (_code  107 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25709
			(_port WRB (posedge) (_code  108 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25710
			(_port WBLKB (posedge) (_code  109 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25711
			(_port WRB (posedge) (_code  110 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25712
			(_port WBLKB (posedge) (_code  111 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25713
			(_port WRB (posedge) (_code  112 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25714
			(_port WBLKB (posedge) (_code  113 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 25717
			(_port DI0 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 25718
			(_port DI1 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 25719
			(_port DI2 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 25720
			(_port DI3 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 25721
			(_port DI4 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 25722
			(_port DI5 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 25723
			(_port DI6 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 25724
			(_port DI7 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 25725
			(_port DI8 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 25727
			(_code  114 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 25729
			(_code  115 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 25731
			(_code  116 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 25733
			(_code  117 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 25735
			(_code  118 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 25737
			(_code  119 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 25739
			(_code  120 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 25741
			(_code  121 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port GEQTH out )
		)
		(_tchk width 0 25744
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25745
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25746
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25747
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25748
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25749
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25753
			(_port RESET (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25754
			(_port WBLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25755
			(_port RESET (negedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25756
			(_port WBLKB (posedge))
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25757
			(_port RESET (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25758
			(_port RESET (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25759
			(_port WRB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25760
			(_port WRB (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25763
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  122 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25764
			(_port RCLKS (posedge) (_code  123 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25765
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  124 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25766
			(_port RCLKS (posedge) (_code  125 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25767
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  126 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25768
			(_port RCLKS (posedge) (_code  127 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25769
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  128 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25770
			(_port RCLKS (posedge) (_code  129 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 25773
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 25774
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 25775
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 25776
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 25777
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 25778
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 25779
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 25780
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 25781
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 25782
			(_port RCLKS in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 25783
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 25784
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 25785
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 25786
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 25789
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25790
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25794
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25795
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25796
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25797
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 25800
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 25803
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 25804
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 25805
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 25806
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 25807
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 25808
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 25809
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 25810
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 25811
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 25812
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 25813
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 25814
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 25815
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000046 56 16718 1268927342373 FIFO256x9ASRP
(_unit FIFO256x9ASRP
	(_specify
		(_tchk setup 0 26519
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  43 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26520
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  44 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26521
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  45 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26522
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  46 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26523
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  47 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26524
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  48 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26525
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  49 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26526
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  50 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26527
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  51 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26528
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  52 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26529
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  53 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26530
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  54 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26531
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  55 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26532
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  56 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26533
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  57 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26534
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  58 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26535
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  59 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26536
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  60 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26537
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  61 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26538
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  62 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26539
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  63 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26540
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  64 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26541
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  65 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26542
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  66 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26543
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  67 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26544
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  68 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26545
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  69 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26546
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  70 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26547
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  71 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26548
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  72 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26549
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  73 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26550
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  74 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26551
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  75 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26552
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  76 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26553
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  77 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26554
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  78 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26557
			(_port WRB (posedge) (_code  79 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26558
			(_port WBLKB (posedge) (_code  80 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26559
			(_port WRB (posedge) (_code  81 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26560
			(_port WBLKB (posedge) (_code  82 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26561
			(_port WRB (posedge) (_code  83 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26562
			(_port WBLKB (posedge) (_code  84 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26563
			(_port WRB (posedge) (_code  85 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26564
			(_port WBLKB (posedge) (_code  86 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26565
			(_port WRB (posedge) (_code  87 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26566
			(_port WBLKB (posedge) (_code  88 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26567
			(_port WRB (posedge) (_code  89 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26568
			(_port WBLKB (posedge) (_code  90 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26569
			(_port WRB (posedge) (_code  91 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26570
			(_port WBLKB (posedge) (_code  92 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26571
			(_port WRB (posedge) (_code  93 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26572
			(_port WBLKB (posedge) (_code  94 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26573
			(_port WRB (posedge) (_code  95 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26574
			(_port WBLKB (posedge) (_code  96 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26575
			(_port WRB (posedge) (_code  97 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26576
			(_port WBLKB (posedge) (_code  98 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26577
			(_port WRB (posedge) (_code  99 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26578
			(_port WBLKB (posedge) (_code  100 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26579
			(_port WRB (posedge) (_code  101 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26580
			(_port WBLKB (posedge) (_code  102 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26581
			(_port WRB (posedge) (_code  103 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26582
			(_port WBLKB (posedge) (_code  104 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26583
			(_port WRB (posedge) (_code  105 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26584
			(_port WBLKB (posedge) (_code  106 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26585
			(_port WRB (posedge) (_code  107 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26586
			(_port WBLKB (posedge) (_code  108 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26587
			(_port WRB (posedge) (_code  109 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26588
			(_port WBLKB (posedge) (_code  110 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26589
			(_port WRB (posedge) (_code  111 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26590
			(_port WBLKB (posedge) (_code  112 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26591
			(_port WRB (posedge) (_code  113 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26592
			(_port WBLKB (posedge) (_code  114 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 26596
			(_code  115 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 26598
			(_code  116 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 26600
			(_code  117 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 26602
			(_code  118 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 26604
			(_code  119 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 26606
			(_code  120 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 26608
			(_code  121 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 26610
			(_code  122 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port GEQTH out )
		)
		(_tchk width 0 26613
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26614
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26615
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26616
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26619
			(_port RESET (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26620
			(_port WBLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26621
			(_port RESET (negedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26622
			(_port WBLKB (posedge))
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26623
			(_port RESET (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26624
			(_port RESET (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26625
			(_port WRB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26626
			(_port WRB (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26629
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  123 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26630
			(_port RCLKS (posedge) (_code  124 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26631
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  125 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26632
			(_port RCLKS (posedge) (_code  126 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26633
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  127 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26634
			(_port RCLKS (posedge) (_code  128 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26635
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  129 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26636
			(_port RCLKS (posedge) (_code  130 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 26639
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 26640
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 26641
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 26642
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 26643
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 26644
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 26645
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 26646
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 26647
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 26648
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 26649
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 26650
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 26651
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 26654
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26655
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26656
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26657
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26661
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26662
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26663
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26664
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 26667
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 26670
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 26671
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 26672
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 26673
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 26674
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 26675
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 26676
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 26677
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 26678
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 26679
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 26680
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 26681
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 26682
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000044 56 11048 1268927342405 FIFO256x9SA
(_unit FIFO256x9SA
	(_specify
		(_tchk setup 0 27433
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  40 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27434
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  41 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27435
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  42 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27436
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  43 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27437
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  44 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27438
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  45 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27439
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  46 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27440
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  47 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27441
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  48 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27442
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  49 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27443
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  50 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27444
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  51 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27445
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  52 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27446
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  53 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27447
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  54 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27448
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  55 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27449
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  56 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27450
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  57 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27452
			(_port WCLKS (posedge) (_code  58 DI_WCLK_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27453
			(_port WCLKS (posedge) (_code  59 DI_WCLK_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27454
			(_port WCLKS (posedge) (_code  60 DI_WCLK_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27455
			(_port WCLKS (posedge) (_code  61 DI_WCLK_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27456
			(_port WCLKS (posedge) (_code  62 DI_WCLK_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27457
			(_port WCLKS (posedge) (_code  63 DI_WCLK_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27458
			(_port WCLKS (posedge) (_code  64 DI_WCLK_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27459
			(_port WCLKS (posedge) (_code  65 DI_WCLK_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27460
			(_port WCLKS (posedge) (_code  66 DI_WCLK_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27461
			(_port WCLKS (posedge) (_code  67 DI_WCLK_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27462
			(_port WCLKS (posedge) (_code  68 DI_WCLK_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27463
			(_port WCLKS (posedge) (_code  69 DI_WCLK_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27464
			(_port WCLKS (posedge) (_code  70 DI_WCLK_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27465
			(_port WCLKS (posedge) (_code  71 DI_WCLK_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27466
			(_port WCLKS (posedge) (_code  72 DI_WCLK_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27467
			(_port WCLKS (posedge) (_code  73 DI_WCLK_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27468
			(_port WCLKS (posedge) (_code  74 DI_WCLK_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27469
			(_port WCLKS (posedge) (_code  75 DI_WCLK_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27472
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27473
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27474
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27475
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27476
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27477
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27478
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27479
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27482
			(_port RESET (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27483
			(_port RESET (posedge))
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27484
			(_port WCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27485
			(_port WCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 27488
			(_port WCLKS in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 27491
			(_port WCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 27494
			(_port WCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 27497
			(_port WCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 27500
			(_port WCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 27504
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27505
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 27507
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 27508
			(_port RDB in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 27509
			(_port RDB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 27510
			(_port RDB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 27511
			(_port RDB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 27512
			(_port RDB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 27513
			(_port RBLKB in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 27514
			(_port RBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 27515
			(_port RBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 27516
			(_port RBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 27517
			(_port RBLKB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 27520
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 27521
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 27522
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 27523
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 27524
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 27525
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 27526
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 27527
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 27528
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 27529
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 27530
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 27531
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 27532
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 27533
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 27534
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 27535
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 27536
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 27537
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_tchk width 0 27538
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27539
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27540
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27541
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27543
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27544
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 27548
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 27551
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 27552
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 27553
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 27554
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 27555
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 27556
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 27557
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 27558
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 27559
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 27560
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 27561
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 27562
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 27563
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000045 56 10805 1268927342421 FIFO256x9SAP
(_unit FIFO256x9SAP
	(_specify
		(_tchk setup 0 28333
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  41 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28334
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  42 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28335
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  43 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28336
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  44 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28337
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  45 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28338
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  46 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28339
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  47 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28340
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  48 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28341
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  49 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28342
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  50 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28343
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  51 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28344
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  52 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28345
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  53 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28346
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  54 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28347
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  55 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28348
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  56 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28349
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  57 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28350
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  58 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28352
			(_port WCLKS (posedge) (_code  59 DI_WCLK_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28353
			(_port WCLKS (posedge) (_code  60 DI_WCLK_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28354
			(_port WCLKS (posedge) (_code  61 DI_WCLK_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28355
			(_port WCLKS (posedge) (_code  62 DI_WCLK_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28356
			(_port WCLKS (posedge) (_code  63 DI_WCLK_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28357
			(_port WCLKS (posedge) (_code  64 DI_WCLK_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28358
			(_port WCLKS (posedge) (_code  65 DI_WCLK_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28359
			(_port WCLKS (posedge) (_code  66 DI_WCLK_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28360
			(_port WCLKS (posedge) (_code  67 DI_WCLK_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28361
			(_port WCLKS (posedge) (_code  68 DI_WCLK_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28362
			(_port WCLKS (posedge) (_code  69 DI_WCLK_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28363
			(_port WCLKS (posedge) (_code  70 DI_WCLK_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28364
			(_port WCLKS (posedge) (_code  71 DI_WCLK_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28365
			(_port WCLKS (posedge) (_code  72 DI_WCLK_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28366
			(_port WCLKS (posedge) (_code  73 DI_WCLK_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28367
			(_port WCLKS (posedge) (_code  74 DI_WCLK_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28368
			(_port WCLKS (posedge) (_code  75 DI_WCLK_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28369
			(_port WCLKS (posedge) (_code  76 DI_WCLK_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28372
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28373
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28374
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28375
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28376
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28377
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28378
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28379
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28382
			(_port RESET (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 28383
			(_port RESET (posedge))
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28384
			(_port WCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28385
			(_port WCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 28388
			(_port WCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 28391
			(_port WCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 28394
			(_port WCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 28397
			(_port WCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 28401
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28402
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 28404
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 28405
			(_port RDB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 28406
			(_port RDB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 28407
			(_port RDB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 28408
			(_port RDB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 28409
			(_port RBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 28410
			(_port RBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 28411
			(_port RBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 28412
			(_port RBLKB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 28415
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 28416
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 28417
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 28418
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 28419
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 28420
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 28421
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 28422
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 28423
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 28424
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 28425
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 28426
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 28427
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 28428
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 28429
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 28430
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 28431
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 28432
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_tchk width 0 28433
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28434
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28435
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28436
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28437
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28438
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 28442
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 28445
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 28446
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 28447
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 28448
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 28449
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 28450
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 28451
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 28452
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 28453
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 28454
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 28455
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 28456
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 28457
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000045 56 11427 1268927342451 FIFO256x9SST
(_unit FIFO256x9SST
	(_specify
		(_tchk setup 0 29250
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  44 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29251
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  45 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29252
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  46 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29253
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  47 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29254
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  48 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29255
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  49 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29256
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  50 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29257
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  51 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29258
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  52 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29259
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  53 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29260
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  54 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29261
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  55 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29262
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  56 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29263
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  57 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29264
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  58 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29265
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  59 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29266
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  60 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29267
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  61 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29269
			(_port WCLKS (posedge) (_code  62 DI_WCLK_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29270
			(_port WCLKS (posedge) (_code  63 DI_WCLK_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29271
			(_port WCLKS (posedge) (_code  64 DI_WCLK_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29272
			(_port WCLKS (posedge) (_code  65 DI_WCLK_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29273
			(_port WCLKS (posedge) (_code  66 DI_WCLK_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29274
			(_port WCLKS (posedge) (_code  67 DI_WCLK_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29275
			(_port WCLKS (posedge) (_code  68 DI_WCLK_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29276
			(_port WCLKS (posedge) (_code  69 DI_WCLK_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29277
			(_port WCLKS (posedge) (_code  70 DI_WCLK_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29278
			(_port WCLKS (posedge) (_code  71 DI_WCLK_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29279
			(_port WCLKS (posedge) (_code  72 DI_WCLK_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29280
			(_port WCLKS (posedge) (_code  73 DI_WCLK_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29281
			(_port WCLKS (posedge) (_code  74 DI_WCLK_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29282
			(_port WCLKS (posedge) (_code  75 DI_WCLK_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29283
			(_port WCLKS (posedge) (_code  76 DI_WCLK_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29284
			(_port WCLKS (posedge) (_code  77 DI_WCLK_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29285
			(_port WCLKS (posedge) (_code  78 DI_WCLK_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29286
			(_port WCLKS (posedge) (_code  79 DI_WCLK_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29289
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29290
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29291
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29292
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29293
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29294
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29295
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29296
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 29299
			(_port RESET (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 29300
			(_port RESET (posedge))
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29301
			(_port WCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29302
			(_port WCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 29305
			(_port WCLKS in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 29308
			(_port WCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 29311
			(_port WCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 29314
			(_port WCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 29317
			(_port WCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 29321
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29322
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 29324
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29326
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  80 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29327
			(_port RCLKS (posedge) (_code  81 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29328
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  82 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29329
			(_port RCLKS (posedge) (_code  83 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29330
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  84 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29331
			(_port RCLKS (posedge) (_code  85 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29332
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  86 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29333
			(_port RCLKS (posedge) (_code  87 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 29336
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 29337
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 29338
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 29339
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 29340
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 29341
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 29342
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 29343
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 29344
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 29345
			(_port RCLKS in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 29346
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 29347
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 29348
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 29349
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 29352
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29353
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29354
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29355
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 29359
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 29360
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29361
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29362
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 29365
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 29368
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 29369
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 29370
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 29371
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 29372
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 29373
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 29374
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 29375
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 29376
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 29377
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 29378
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 29379
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 29380
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000046 56 11264 1268927342467 FIFO256x9SSTP
(_unit FIFO256x9SSTP
	(_specify
		(_tchk setup 0 30178
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  44 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30179
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  45 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30180
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  46 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30181
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  47 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30182
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  48 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30183
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  49 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30184
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  50 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30185
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  51 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30186
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  52 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30187
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  53 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30188
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  54 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30189
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  55 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30190
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  56 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30191
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  57 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30192
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  58 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30193
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  59 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30194
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  60 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30195
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  61 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30197
			(_port WCLKS (posedge) (_code  62 DI_WCLK_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30198
			(_port WCLKS (posedge) (_code  63 DI_WCLK_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30199
			(_port WCLKS (posedge) (_code  64 DI_WCLK_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30200
			(_port WCLKS (posedge) (_code  65 DI_WCLK_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30201
			(_port WCLKS (posedge) (_code  66 DI_WCLK_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30202
			(_port WCLKS (posedge) (_code  67 DI_WCLK_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30203
			(_port WCLKS (posedge) (_code  68 DI_WCLK_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30204
			(_port WCLKS (posedge) (_code  69 DI_WCLK_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30205
			(_port WCLKS (posedge) (_code  70 DI_WCLK_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30206
			(_port WCLKS (posedge) (_code  71 DI_WCLK_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30207
			(_port WCLKS (posedge) (_code  72 DI_WCLK_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30208
			(_port WCLKS (posedge) (_code  73 DI_WCLK_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30209
			(_port WCLKS (posedge) (_code  74 DI_WCLK_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30210
			(_port WCLKS (posedge) (_code  75 DI_WCLK_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30211
			(_port WCLKS (posedge) (_code  76 DI_WCLK_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30212
			(_port WCLKS (posedge) (_code  77 DI_WCLK_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30213
			(_port WCLKS (posedge) (_code  78 DI_WCLK_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30214
			(_port WCLKS (posedge) (_code  79 DI_WCLK_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30217
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30218
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30219
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30220
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30221
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30222
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30223
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30224
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 30227
			(_port RESET (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 30228
			(_port RESET (posedge))
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30229
			(_port WCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30230
			(_port WCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 30233
			(_port WCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 30236
			(_port WCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 30239
			(_port WCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 30242
			(_port WCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 30246
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30247
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 30249
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30251
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  80 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30252
			(_port RCLKS (posedge) (_code  81 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30253
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  82 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30254
			(_port RCLKS (posedge) (_code  83 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30255
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  84 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30256
			(_port RCLKS (posedge) (_code  85 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30257
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  86 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30258
			(_port RCLKS (posedge) (_code  87 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 30261
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 30262
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 30263
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 30264
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 30265
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 30266
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 30267
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 30268
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 30269
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 30270
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 30271
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 30272
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 30273
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 30276
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30277
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30278
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30279
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 30282
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 30283
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30284
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30285
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 30288
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 30291
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 30292
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 30293
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 30294
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 30295
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 30296
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 30297
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 30298
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 30299
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 30300
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 30301
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 30302
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 30303
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000045 56 11427 1268927342483 FIFO256x9SSR
(_unit FIFO256x9SSR
	(_specify
		(_tchk setup 0 31087
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  43 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31088
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  44 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31089
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  45 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31090
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  46 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31091
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  47 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31092
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  48 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31093
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  49 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31094
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  50 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31095
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  51 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31096
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  52 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31097
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  53 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31098
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  54 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31099
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  55 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31100
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  56 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31101
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  57 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31102
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  58 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31103
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  59 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31104
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  60 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31106
			(_port WCLKS (posedge) (_code  61 DI_WCLK_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31107
			(_port WCLKS (posedge) (_code  62 DI_WCLK_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31108
			(_port WCLKS (posedge) (_code  63 DI_WCLK_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31109
			(_port WCLKS (posedge) (_code  64 DI_WCLK_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31110
			(_port WCLKS (posedge) (_code  65 DI_WCLK_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31111
			(_port WCLKS (posedge) (_code  66 DI_WCLK_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31112
			(_port WCLKS (posedge) (_code  67 DI_WCLK_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31113
			(_port WCLKS (posedge) (_code  68 DI_WCLK_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31114
			(_port WCLKS (posedge) (_code  69 DI_WCLK_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31115
			(_port WCLKS (posedge) (_code  70 DI_WCLK_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31116
			(_port WCLKS (posedge) (_code  71 DI_WCLK_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31117
			(_port WCLKS (posedge) (_code  72 DI_WCLK_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31118
			(_port WCLKS (posedge) (_code  73 DI_WCLK_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31119
			(_port WCLKS (posedge) (_code  74 DI_WCLK_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31120
			(_port WCLKS (posedge) (_code  75 DI_WCLK_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31121
			(_port WCLKS (posedge) (_code  76 DI_WCLK_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31122
			(_port WCLKS (posedge) (_code  77 DI_WCLK_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31123
			(_port WCLKS (posedge) (_code  78 DI_WCLK_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31126
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31127
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31128
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31129
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31130
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31131
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31132
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31133
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 31136
			(_port RESET (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 31137
			(_port RESET (posedge))
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31138
			(_port WCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31139
			(_port WCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 31142
			(_port WCLKS in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 31145
			(_port WCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 31148
			(_port WCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 31151
			(_port WCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 31154
			(_port WCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 31158
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31159
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 31161
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31163
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  79 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31164
			(_port RCLKS (posedge) (_code  80 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31165
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  81 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31166
			(_port RCLKS (posedge) (_code  82 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31167
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  83 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31168
			(_port RCLKS (posedge) (_code  84 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31169
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  85 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31170
			(_port RCLKS (posedge) (_code  86 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 31173
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31174
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31175
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31176
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31177
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31178
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31179
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31180
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31181
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31182
			(_port RCLKS in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 31183
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 31184
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 31185
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 31186
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 31189
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31190
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31191
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31192
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 31195
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 31196
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31197
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31198
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 31201
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 31204
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 31205
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 31206
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 31207
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 31208
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31209
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31210
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31211
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31212
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31213
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31214
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31215
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31216
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000046 56 11264 1268927342498 FIFO256x9SSRP
(_unit FIFO256x9SSRP
	(_specify
		(_tchk setup 0 32012
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  44 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32013
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  45 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32014
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  46 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32015
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  47 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32016
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  48 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32017
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  49 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32018
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  50 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32019
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  51 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32020
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  52 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32021
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  53 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32022
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  54 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32023
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  55 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32024
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  56 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32025
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  57 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32026
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  58 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32027
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  59 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32028
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  60 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32029
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  61 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32031
			(_port WCLKS (posedge) (_code  62 DI_WCLK_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32032
			(_port WCLKS (posedge) (_code  63 DI_WCLK_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32033
			(_port WCLKS (posedge) (_code  64 DI_WCLK_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32034
			(_port WCLKS (posedge) (_code  65 DI_WCLK_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32035
			(_port WCLKS (posedge) (_code  66 DI_WCLK_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32036
			(_port WCLKS (posedge) (_code  67 DI_WCLK_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32037
			(_port WCLKS (posedge) (_code  68 DI_WCLK_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32038
			(_port WCLKS (posedge) (_code  69 DI_WCLK_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32039
			(_port WCLKS (posedge) (_code  70 DI_WCLK_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32040
			(_port WCLKS (posedge) (_code  71 DI_WCLK_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32041
			(_port WCLKS (posedge) (_code  72 DI_WCLK_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32042
			(_port WCLKS (posedge) (_code  73 DI_WCLK_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32043
			(_port WCLKS (posedge) (_code  74 DI_WCLK_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32044
			(_port WCLKS (posedge) (_code  75 DI_WCLK_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32045
			(_port WCLKS (posedge) (_code  76 DI_WCLK_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32046
			(_port WCLKS (posedge) (_code  77 DI_WCLK_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32047
			(_port WCLKS (posedge) (_code  78 DI_WCLK_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32048
			(_port WCLKS (posedge) (_code  79 DI_WCLK_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32051
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32052
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32053
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32054
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32055
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32056
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32057
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32058
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 32061
			(_port RESET (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 32062
			(_port RESET (posedge))
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32063
			(_port WCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32064
			(_port WCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 32067
			(_port WCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 32070
			(_port WCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 32073
			(_port WCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 32076
			(_port WCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 32080
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32081
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 32083
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32085
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  80 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32086
			(_port RCLKS (posedge) (_code  81 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32087
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  82 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32088
			(_port RCLKS (posedge) (_code  83 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32089
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  84 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32090
			(_port RCLKS (posedge) (_code  85 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32091
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  86 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32092
			(_port RCLKS (posedge) (_code  87 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 32095
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 32096
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 32097
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 32098
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 32099
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 32100
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 32101
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 32102
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 32103
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 32104
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 32105
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 32106
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 32107
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 32110
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32111
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32112
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32113
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 32116
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 32117
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32118
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32119
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 32122
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 32125
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 32126
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 32127
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 32128
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 32129
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 32130
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 32131
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 32132
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 32133
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 32134
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 32135
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 32136
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 32137
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
