<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>mvau.sv</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.1 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');" class="NDPage NDContentPage">

<a name="Module"></a><a name="Topic496"></a><div class="CTopic TGroup LSystemVerilog first">
 <div class="CTitle">Module</div>
</div>

<a name="MVAU_Top_Level"></a><a name="Topic497"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle"><span class="Qualifier">MVAU Top Level (mvau.</span>&#8203;sv)</div>
 <div class="CBody"><p>Author(s): Syed Asad Alam <a href="#" onclick="javascript:location.href='ma\u0069'+'lto\u003a'+'syed\u002eas'+'ad\u002ealam'+'\u0040'+'tcd'+'\u002eie';return false;">syed&#46;as<span style="display: none">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style="display: none">[xxx]</span>&#46;ie</a></p><p>This file lists an RTL implementation of the matrix-vector activation unit It is part of the Xilinx FINN open source framework for implementing quantized neural networks on FPGAs</p><p>This material is based upon work supported, in part, by Science Foundation Ireland, www.sfi.ie under Grant No. 13/RC/2094 and, in part, by the European Union's Horizon 2020 research and innovation programme under the Marie Sklodowska-Curie grant agreement Grant No.754489.</p><div class="CHeading">Inputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">aresetn</td><td class="CDLDefinition"><p>Active low synchronous reset</p></td></tr><tr><td class="CDLEntry">aclk</td><td class="CDLDefinition"><p>Main clock</p></td></tr><tr><td class="CDLEntry">rready</td><td class="CDLDefinition"><p>Input ready which tells that the successor logic is ready to receive data</p></td></tr><tr><td class="CDLEntry">[TI-1:0] in</td><td class="CDLDefinition"><p>Input stream, word length TI=TSrcI*SIMD</p></td></tr><tr><td class="CDLEntry">in_v</td><td class="CDLDefinition"><p>Input valid, indicates valid input</p></td></tr></table><div class="CHeading">Outputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">wready</td><td class="CDLDefinition"><p>Output ready which tells the predecessor logic to start providing data</p></td></tr><tr><td class="CDLEntry">out_v</td><td class="CDLDefinition"><p>Output stream valid</p></td></tr><tr><td class="CDLEntry">[TO-1:0] out</td><td class="CDLDefinition"><p>Output stream, word length TO=TDstI*PE</p></td></tr></table><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">KDim</td><td class="CDLDefinition"><p>Kernel dimensions</p></td></tr><tr><td class="CDLEntry">IFMCh</td><td class="CDLDefinition"><p>Input feature map channels</p></td></tr><tr><td class="CDLEntry">OFMCh</td><td class="CDLDefinition"><p>Output feature map channels or the number of filter banks</p></td></tr><tr><td class="CDLEntry">IFMDim</td><td class="CDLDefinition"><p>Input feature map dimensions</p></td></tr><tr><td class="CDLEntry">PAD</td><td class="CDLDefinition"><p>Padding around the input feature map</p></td></tr><tr><td class="CDLEntry">STRIDE</td><td class="CDLDefinition"><p>Number of pixels to move across when applying the filter</p></td></tr><tr><td class="CDLEntry">OFMDim</td><td class="CDLDefinition"><p>Output feature map dimensions</p></td></tr><tr><td class="CDLEntry">MatrixW</td><td class="CDLDefinition"><p>Width of the input matrix</p></td></tr><tr><td class="CDLEntry">MatrixH</td><td class="CDLDefinition"><p>Heigth of the input matrix</p></td></tr><tr><td class="CDLEntry">SIMD</td><td class="CDLDefinition"><p>Number of input columns computed in parallel</p></td></tr><tr><td class="CDLEntry">PE</td><td class="CDLDefinition"><p>Number of output rows computed in parallel</p></td></tr><tr><td class="CDLEntry">WMEM_DEPTH</td><td class="CDLDefinition"><p>Depth of each weight memory</p></td></tr><tr><td class="CDLEntry">MMV</td><td class="CDLDefinition"><p>Number of output pixels computed in parallel</p></td></tr><tr><td class="CDLEntry">TSrcI</td><td class="CDLDefinition"><p>DataType of the input activation (as used in the MAC)</p></td></tr><tr><td class="CDLEntry">TSrcI_BIN</td><td class="CDLDefinition"><p>Indicates whether the 1-bit TSrcI is to be interpreted as special +1/-1 or not</p></td></tr><tr><td class="CDLEntry">TI</td><td class="CDLDefinition"><p>SIMD times the word length of input stream</p></td></tr><tr><td class="CDLEntry">TW</td><td class="CDLDefinition"><p>Word length of individual weights</p></td></tr><tr><td class="CDLEntry">TW_BIN</td><td class="CDLDefinition"><p>Indicates whether the 1-bit TW is to be interpreted as special +1/-1 or not</p></td></tr><tr><td class="CDLEntry">TDstI</td><td class="CDLDefinition"><p>DataType of the output activation (as generated by the activation)</p></td></tr><tr><td class="CDLEntry">TO</td><td class="CDLDefinition"><p>PE times the word length of output stream</p></td></tr><tr><td class="CDLEntry">TA</td><td class="CDLDefinition"><p>PE times the word length of the activation class (e.g thresholds)</p></td></tr><tr><td class="CDLEntry">OP_SGN</td><td class="CDLDefinition"><p>Enumerated values showing signedness/unsignedness of input activation/weights</p></td></tr><tr><td class="CDLEntry">DSP_TRUE</td><td class="CDLDefinition"><p>Use DSP blocks or LUTs for MAC</p></td></tr><tr><td class="CDLEntry">INST_WMEM</td><td class="CDLDefinition"><p>Instantiate weight memory, if needed</p></td></tr><tr><td class="CDLEntry">MVAU_STREAM</td><td class="CDLDefinition"><p>Top module is not MVAU Stream</p></td></tr><tr><td class="CDLEntry">USE_ACT</td><td class="CDLDefinition"><p>Use activation after matrix-vector activation</p></td></tr></table></div>
</div>

<a name="Parameters"></a><a name="Topic498"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Parameters</div>
</div>

<a name="WMEM_ADDR_BW"></a><a name="Topic499"></a><div class="CTopic TParameter LSystemVerilog">
 <div class="CTitle">WMEM_ADDR_BW</div>
 <div class="CBody"><p>Word length of the weight memory address</p></div>
</div>

<a name="SF"></a><a name="Topic500"></a><div class="CTopic TParameter LSystemVerilog">
 <div class="CTitle">SF</div>
 <div class="CBody"><p>Number of vertical matrix chunks to be processed in parallel by one PE</p></div>
</div>

<a name="NF"></a><a name="Topic501"></a><div class="CTopic TParameter LSystemVerilog">
 <div class="CTitle">NF</div>
 <div class="CBody"><p>Number of horizontal matrix chunks to be processed by PEs in parallel</p></div>
</div>

<a name="Signals"></a><a name="Topic502"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Signals</div>
</div>

<a name="in_v_reg"></a><a name="Topic503"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">in_v_reg</div>
 <div class="CBody"><p>Input valid synchronized to clock</p></div>
</div>

<a name="in_reg"></a><a name="Topic504"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">in_reg</div>
 <div class="CBody"><p>Input activation stream synchronized to clock</p></div>
</div>

<a name="wmem_out"></a><a name="Topic505"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">wmem_out</div>
 <div class="CBody"><p>This holds the streaming weight tile</p></div>
</div>

<a name="out_stream"></a><a name="Topic506"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">out_stream</div>
 <div class="CBody"><p>This signal is connected to the output of streaming module (mvau_stream)</p></div>
</div>

<a name="out_stream_valid"></a><a name="Topic507"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">out_stream_valid</div>
 <div class="CBody"><p>Signal showing when output from the MVAU Stream block is valid</p></div>
</div>

<a name="wmem_addr"></a><a name="Topic508"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">wmem_addr</div>
 <div class="CBody"><p>This signal holds the address of the weight memory</p></div>
</div>

<a name="wmem_wready"></a><a name="Topic509"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">wmem_wready</div>
 <div class="CBody"><p>Output ready signal for the weight stream</p></div>
</div>

<a name="wmem_valid"></a><a name="Topic510"></a><div class="CTopic TSignal LSystemVerilog">
 <div class="CTitle">wmem_valid</div>
 <div class="CBody"><p>Valid signal of weight stream</p></div>
</div>

<a name="Sequential_Always_Blocks"></a><a name="Topic511"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Sequential Always Blocks</div>
</div>

<a name="OUT_STREAM_V_HOLD"></a><a name="Topic512"></a><div class="CTopic TAlwaysFF LSystemVerilog">
 <div class="CTitle">OUT_STREAM_V_HOLD</div>
 <div class="CBody"><p>Saving the 2nd stream valid if it comes before previous output consumed by the slave interface</p></div>
</div>

<a name="OUT_STREAM_HOLD"></a><a name="Topic513"></a><div class="CTopic TAlwaysFF LSystemVerilog">
 <div class="CTitle">OUT_STREAM_HOLD</div>
 <div class="CBody"><p>Saving the 2nd stream ouput if it comes before previous output consumed by the slave interface</p></div>
</div>

<a name="OUT_REG"></a><a name="Topic514"></a><div class="CTopic TAlwaysFF LSystemVerilog">
 <div class="CTitle">OUT_REG</div>
 <div class="CBody"><p>Registered output Three cases: a) Hold output in case input ready not asserted b) Read in stream unit output c) Read in the saved stream unit output which was held</p></div>
</div>

<a name="OUT_V_REG"></a><a name="Topic515"></a><div class="CTopic TAlwaysFF LSystemVerilog last">
 <div class="CTitle">OUT_V_REG</div>
 <div class="CBody"><p>Output valid Asserted when either there is an output asserted by the stream unit or an output held due to non-consumption When output is consumed, as shown by an asserted ready input signal, output valid is deasserted</p></div>
</div>

</body></html>