# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 860 3.2e-05 1024 0.054 1180 598016 84.757 33.5736 1073.44 1043.85 2235.85 2236.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 860 3.2e-05 1024 0.054 1180 599040 84.7748 33.7484 1263.11 1044.68 2426.53 2426.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 860 3.2e-05 1024 0.054 1180 593920 85.1938 33.6059 1303.69 1043.85 2466.58 2466.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 860 3.2e-05 1024 0.054 1180 595968 85.3116 33.62 1221.16 1046.76 2387.08 2387.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 860 3.2e-05 1024 0.054 1180 595200 85.8367 33.7356 1230.79 1048.27 2398.86 2399.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 860 3.2e-05 1024 0.054 1180 587776 85.1635 33.5127 1252.33 1038.56 2409.8 2409.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 860 3.2e-05 1024 0.054 1180 591360 85.1387 33.6189 1263.82 1040.62 2423.44 2423.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 860 3.2e-05 1024 0.054 1180 598016 84.566 33.5744 1234.48 1043.89 2396.75 2396.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 860 3.2e-05 1024 0.054 1180 589824 84.8039 33.8315 1230.87 1039.4 2389.14 2389.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 860 3.2e-05 1024 0.054 1180 588800 86.781 33.7165 1323.84 1048.21 2492.77 2492.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 860 3.2e-05 1024 0.054 1180 589824 83.9676 33.579 1540.27 1033.11 2691.15 2691.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 860 3.2e-05 1024 0.054 1185 600064 84.8876 33.6057 1080.14 1047.53 2246.39 2246.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 860 3.2e-05 1024 0.054 1185 599040 85.2132 33.7079 1090.16 1048.24 2257.54 2257.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 860 3.2e-05 1024 0.054 1185 599040 85.1339 34.0829 1082.51 1046.54 2248.5 2248.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 860 3.2e-05 1024 0.054 1185 594944 85.2334 33.6316 1104.6 1043.98 2267.67 2267.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 860 3.2e-05 1024 0.054 1185 598016 84.6407 33.6466 1105.99 1044.58 2269.1 2269.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 860 3.2e-05 1024 0.054 1185 599040 84.6245 33.6486 1292.39 1045.44 2456.34 2456.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 860 3.2e-05 1024 0.054 1185 593920 85.0604 33.6136 1251.97 1043.63 2414.52 2414.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 860 3.2e-05 1024 0.054 1185 595968 85.1896 33.699 1340.26 1047.49 2506.88 2507.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 860 3.2e-05 1024 0.054 1185 595200 85.7268 33.7592 1326.14 1047.46 2493.32 2493.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 860 3.2e-05 1024 0.054 1185 587776 85.1623 33.5811 1318.09 1038.37 2475.45 2475.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 860 3.2e-05 1024 0.054 1185 591360 85.0824 33.7799 1300.12 1041.32 2460.54 2460.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 860 3.2e-05 1024 0.054 1185 598016 84.4515 33.5708 1259.88 1044.9 2423.03 2423.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 860 3.2e-05 1024 0.054 1185 589824 84.7255 33.4705 1460.08 1039.51 2618.01 2618.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 860 3.2e-05 1024 0.054 1185 588800 86.8133 33.7239 1465.08 1047.46 2633.31 2633.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 860 3.2e-05 1024 0.054 1185 589824 83.9648 34.0234 1328.28 1033.27 2480.08 2480.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 860 3.2e-05 1024 0.054 1180 600064 84.8526 33.6118 1021.85 1047.39 2187.94 2188.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 860 3.2e-05 1024 0.054 1180 599040 85.209 33.7062 1148.58 1047.85 2315.57 2315.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 860 3.2e-05 1024 0.054 1180 599040 85.041 33.7777 1070.86 1046.59 2236.5 2236.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 860 3.2e-05 1024 0.054 1180 594944 85.1087 33.7793 1082.89 1043.14 2245.16 2245.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 860 3.2e-05 1024 0.054 1180 598016 84.5758 33.569 1067.33 1044.7 2230.4 2230.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 860 3.2e-05 1024 0.054 1180 594432 85.2401 33.6602 1349.37 1045.53 2514.03 2514.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 860 3.2e-05 1024 0.054 1180 589824 84.7424 33.5217 935.193 1039.23 2092.91 2093.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 860 3.2e-05 1024 0.054 1180 593920 85.0298 33.6609 1292.02 1043.6 2454.53 2454.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 860 3.2e-05 1024 0.054 1180 593920 84.9495 33.7043 910.487 1044.83 2074.2 2074.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 860 3.2e-05 1024 0.054 1180 595968 85.1711 33.6159 1217.72 1047.66 2384.39 2384.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 860 3.2e-05 1024 0.054 1180 589824 84.7042 34.1914 867.648 1039.52 2026.29 2026.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 860 3.2e-05 1024 0.054 1180 595200 85.725 33.7417 1270.35 1047.05 2437.08 2437.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 860 3.2e-05 1024 0.054 1180 588800 86.7844 33.7198 889.756 1048.32 2058.8 2058.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 860 3.2e-05 1024 0.054 1180 587776 85.0969 33.5121 1603.24 1038.41 2760.48 2760.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 860 3.2e-05 1024 0.054 1180 587776 85.0379 33.7306 1045.3 1038.55 2202.85 2203.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 860 3.2e-05 1024 0.054 1180 591360 85.0332 33.6015 1543.62 1040.64 2703.12 2703.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 860 3.2e-05 1024 0.054 1180 583680 84.6674 33.876 1032.11 1031.3 2182.2 2182.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 860 3.2e-05 1024 0.054 1180 598016 84.4093 33.5684 1508.46 1044.79 2671.45 2671.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 860 3.2e-05 1024 0.054 1180 589824 83.9476 33.8502 1004.45 1033.96 2156.43 2156.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 860 3.2e-05 1024 0.054 1180 589824 84.7245 35.5742 1298.59 1038.29 2457.41 2457.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 860 3.2e-05 1024 0.054 1180 565248 86.1049 33.2498 882.579 1022.18 2024.34 2024.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 860 3.2e-05 1024 0.054 1180 588800 86.8164 33.9969 1362.03 1048.22 2531.29 2531.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 860 3.2e-05 1024 0.054 1180 563200 87.8583 33.6998 940.277 1030.51 2092.57 2092.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 860 3.2e-05 1024 0.054 1200 600064 84.8051 34.1281 1020.96 1046.29 2186.4 2186.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 860 3.2e-05 1024 0.054 1200 599040 85.2121 33.7021 1081.1 1047.37 2247.62 2247.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 860 3.2e-05 1024 0.054 1200 599040 84.9933 33.6493 1070.67 1047.32 2236.85 2237.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 860 3.2e-05 1024 0.054 1200 595968 85.218 33.6124 686.427 1047.3 1852.78 1852.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 860 3.2e-05 1024 0.054 1200 594944 85.0386 33.6484 1223.04 1044.01 2385.97 2386.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 860 3.2e-05 1024 0.054 1200 587776 85.1365 33.9175 769.736 1038.56 1927.58 1927.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 860 3.2e-05 1024 0.054 1200 598016 84.4612 33.5807 1152.92 1044.57 2315.75 2315.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 860 3.2e-05 1024 0.054 1200 598016 84.4303 33.782 761.242 1044.07 1923.75 1923.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 860 3.2e-05 1024 0.054 1200 594432 85.2601 33.6876 1302.85 1045.52 2467.54 2467.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 860 3.2e-05 1024 0.054 1200 589824 84.7677 33.5197 910.269 1039.33 2068.11 2068.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 860 3.2e-05 1024 0.054 1200 593920 85.0196 34.7689 1233.67 1044.84 2398.52 2398.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 860 3.2e-05 1024 0.054 1200 593920 84.9232 33.5988 890.828 1044.14 2053.72 2053.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 860 3.2e-05 1024 0.054 1200 595968 85.1231 33.7368 1597.04 1046.63 2762.75 2762.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 860 3.2e-05 1024 0.054 1200 589824 84.7407 33.4705 1013.18 1039.49 2171.11 2171.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 860 3.2e-05 1024 0.054 1200 595200 85.7248 33.7388 1566.05 1048.32 2734.05 2734.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 860 3.2e-05 1024 0.054 1200 588800 86.8165 33.7122 1049.57 1048.21 2218.54 2218.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 860 3.2e-05 1024 0.054 1200 587776 85.1048 33.8931 1509.76 1038.53 2667.52 2667.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 860 3.2e-05 1024 0.054 1200 587776 85.0268 33.6345 1004.22 1038.69 2161.8 2161.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 860 3.2e-05 1024 0.054 1200 591360 85.0339 33.5787 1485.32 1041.68 2645.83 2646.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 860 3.2e-05 1024 0.054 1200 583680 84.6676 33.75 948.85 1031.18 2098.66 2098.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 860 3.2e-05 1024 0.054 1200 598016 84.4115 33.5745 1435.16 1043.64 2597.03 2597.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 860 3.2e-05 1024 0.054 1200 589824 83.9936 34.6817 951.902 1034.07 2104.88 2105.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 860 3.2e-05 1024 0.054 1200 598016 85.0409 33.6607 1150.64 1046.47 2316.05 2316.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 860 3.2e-05 1024 0.054 1200 599040 85.2284 33.7038 1038.83 1047.42 2205.42 2205.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 860 3.2e-05 1024 0.054 1200 593920 85.1177 33.6168 667.381 1043.78 1830.12 1830.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 860 3.2e-05 1024 0.054 1200 599040 84.9474 33.9868 1104.46 1046.5 2270.12 2270.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 860 3.2e-05 1024 0.054 1200 595968 85.191 33.6118 709.939 1047.59 1876.55 1876.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 860 3.2e-05 1024 0.054 1200 594944 85.024 33.6609 1172.58 1044.31 2335.8 2335.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 860 3.2e-05 1024 0.054 1200 587776 85.1202 33.6594 738.67 1038.35 1896.04 1896.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 860 3.2e-05 1024 0.054 1200 593920 85.0043 33.5747 1194.32 1044.02 2357.14 2357.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 860 3.2e-05 1024 0.054 1200 589824 85.7051 33.5711 778.363 1044.02 1941.89 1942.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 860 3.2e-05 1024 0.054 1200 594432 85.2646 33.7756 1299.38 1045.73 2464.38 2464.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 860 3.2e-05 1024 0.054 1200 589824 84.7765 33.5391 930.447 1039.47 2088.46 2088.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 860 3.2e-05 1024 0.054 1200 593920 85.0009 33.6144 1262.21 1044.84 2425.9 2426.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 860 3.2e-05 1024 0.054 1200 593920 84.9051 33.5703 893.295 1044.2 2056.2 2056.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 860 3.2e-05 1024 0.054 1200 595968 85.1266 33.6235 1549.28 1046.63 2714.88 2715.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 860 3.2e-05 1024 0.054 1200 589824 84.7603 34.1547 1027.81 1038.65 2185.61 2185.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 860 3.2e-05 1024 0.054 1200 595200 85.7393 33.7395 1540.5 1048.32 2708.54 2708.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 860 3.2e-05 1024 0.054 1200 588800 86.7778 33.7172 1024.07 1048.2 2193 2193.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 860 3.2e-05 1024 0.054 1200 587776 85.1268 33.5117 1478.47 1038.4 2635.74 2635.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 860 3.2e-05 1024 0.054 1200 587776 85.0244 33.479 976.302 1039.54 2134.57 2134.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 860 3.2e-05 1024 0.054 1200 591360 85.0574 33.8125 1445.38 1041.35 2605.83 2606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 860 3.2e-05 1024 0.054 1200 583680 84.7116 33.6903 947.237 1031.32 2097.19 2097.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 860 3.2e-05 1024 0.054 1200 589824 85.7372 33.784 1379.08 1044.78 2543.61 2543.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 860 3.2e-05 1024 0.054 1200 573440 86.666 33.5017 942.184 1033.83 2096.4 2096.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 860 3.2e-05 1024 0.054 1184 598016 85.0439 33.6027 1009.38 1046.3 2174.55 2174.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 860 3.2e-05 1024 0.054 1184 593920 85.0696 33.5807 646.471 1043.84 1809.2 1809.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 860 3.2e-05 1024 0.054 1184 599040 85.2165 33.708 1034.95 1048.1 2202.21 2202.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 860 3.2e-05 1024 0.054 1184 593920 85.0662 33.6118 660.322 1044.53 1823.76 1823.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 860 3.2e-05 1024 0.054 1184 599040 84.8997 33.6583 1118.25 1046.43 2283.46 2283.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 860 3.2e-05 1024 0.054 1184 595968 85.177 33.6589 720.213 1046.63 1885.91 1886.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 860 3.2e-05 1024 0.054 1184 594944 85.0718 33.6241 1103.17 1043.11 2265.22 2265.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 860 3.2e-05 1024 0.054 1184 587776 85.1271 33.6809 693.531 1039.39 1851.96 1852.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 860 3.2e-05 1024 0.054 1184 591360 84.8108 33.5491 575.095 1039.35 1733.04 1733.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 860 3.2e-05 1024 0.054 1184 593920 85.0524 33.5768 1087.7 1044.57 2251.14 2251.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 860 3.2e-05 1024 0.054 1184 589824 85.6922 33.6057 711.274 1044.91 1875.71 1875.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 860 3.2e-05 1024 0.054 1184 589824 84.7458 33.473 594.311 1039.28 1752.04 1752.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 860 3.2e-05 1024 0.054 1184 594432 85.2277 33.8325 1598.34 1045.52 2763.14 2763.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 860 3.2e-05 1024 0.054 1184 589824 84.7762 33.5319 999.898 1038.6 2157.03 2157.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 860 3.2e-05 1024 0.054 1184 580608 86.4905 33.5917 817.498 1039.31 1977.11 1977.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 860 3.2e-05 1024 0.054 1184 593920 85.0317 34.673 1479.59 1044.02 2643.54 2643.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 860 3.2e-05 1024 0.054 1184 593920 84.9356 33.5791 991.742 1043.95 2154.43 2154.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 860 3.2e-05 1024 0.054 1184 583680 84.7061 33.4131 819.602 1030.09 1968.04 1968.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 860 3.2e-05 1024 0.054 1184 595968 85.1815 33.6098 1417.88 1046.61 2583.51 2583.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 860 3.2e-05 1024 0.054 1184 589824 84.7461 33.4807 912.399 1039.39 2070.24 2070.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 860 3.2e-05 1024 0.054 1184 589824 84.6262 33.4778 792.688 1039.64 1950.66 1950.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 860 3.2e-05 1024 0.054 1184 595200 85.7646 33.7341 1390.97 1048.19 2558.9 2559.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 860 3.2e-05 1024 0.054 1184 588800 86.7953 33.7279 952.757 1048.19 2121.71 2121.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 860 3.2e-05 1024 0.054 1184 576000 86.2052 33.8492 778.226 1030.3 1928.8 1928.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 860 3.2e-05 1024 0.054 1184 587776 85.0894 33.6548 1327.97 1039.4 2486.33 2486.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 860 3.2e-05 1024 0.054 1184 587776 84.9732 33.4787 928.275 1039.44 2086.39 2086.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 860 3.2e-05 1024 0.054 1184 580608 86.4404 33.5121 759.449 1038.66 1918.3 1918.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 860 3.2e-05 1024 0.054 1184 591360 85.0115 34.3221 1293.18 1040.62 2453.35 2453.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 860 3.2e-05 1024 0.054 1184 583680 84.699 33.4974 930.643 1031.31 2080.37 2080.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 860 3.2e-05 1024 0.054 1184 576000 84.1959 33.1307 759.372 1021.17 1898.1 1898.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 860 3.2e-05 1024 0.054 1184 589824 85.6979 33.609 1320.11 1044.89 2484.54 2484.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 860 3.2e-05 1024 0.054 1184 573440 86.7045 33.572 872.434 1034.09 2027.03 2027.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 860 3.2e-05 1024 0.054 1184 565248 86.0814 33.4191 768.447 1023.13 1911.3 1911.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 860 3.2e-05 1024 0.054 1200 595968 85.2819 33.6071 1028.61 1046.68 2194.41 2194.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 860 3.2e-05 1024 0.054 1200 593920 85.065 33.5735 658.396 1044.59 1821.85 1822.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 860 3.2e-05 1024 0.054 1200 596480 85.4546 33.7039 1154.83 1047.23 2321.45 2321.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 860 3.2e-05 1024 0.054 1200 593920 85.0306 33.6161 746.015 1044.79 1909.68 1909.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 860 3.2e-05 1024 0.054 1200 591360 85.0477 33.792 610.168 1040.19 1769.42 1769.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 860 3.2e-05 1024 0.054 1200 595968 85.3325 33.6616 1078.27 1047.55 2245.03 2245.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 860 3.2e-05 1024 0.054 1200 595968 85.2054 33.6487 707.77 1047.5 1874.35 1874.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 860 3.2e-05 1024 0.054 1200 589824 84.7788 34.4551 578.327 1038.49 1736.28 1736.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 860 3.2e-05 1024 0.054 1200 594944 85.0056 33.6212 1566.55 1043.29 2728.7 2728.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 860 3.2e-05 1024 0.054 1200 587776 85.0924 33.5215 968.049 1048.6 2135.49 2135.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 860 3.2e-05 1024 0.054 1200 591360 84.7902 33.536 792.373 1038.47 1949.4 1949.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 860 3.2e-05 1024 0.054 1200 593920 84.9924 33.5652 1443.23 1044.83 2606.87 2607.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 860 3.2e-05 1024 0.054 1200 589824 85.7344 33.574 891.117 1044.61 2055.26 2055.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 860 3.2e-05 1024 0.054 1200 589824 84.7636 33.7207 729.386 1038.49 1886.6 1886.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 860 3.2e-05 1024 0.054 1200 594432 85.2436 33.751 1485.62 1045.42 2650.25 2650.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 860 3.2e-05 1024 0.054 1200 589824 84.8124 33.514 957.797 1038.61 2114.97 2115.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 860 3.2e-05 1024 0.054 1200 580608 86.5176 33.5421 829.421 1039.3 1989 1989.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 860 3.2e-05 1024 0.054 1200 589824 84.647 33.5027 751.56 1038.78 1908.73 1908.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 860 3.2e-05 1024 0.054 1200 593920 85.0489 33.6097 1387.13 1044.53 2550.56 2550.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 860 3.2e-05 1024 0.054 1200 593920 84.9495 33.5724 944.06 1043.67 2106.49 2106.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 860 3.2e-05 1024 0.054 1200 583680 84.718 34.8385 780.563 1031.19 1931.55 1931.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 860 3.2e-05 1024 0.054 1200 593920 85.1073 33.5787 769.248 1045.27 1933.44 1933.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 860 3.2e-05 1024 0.054 1200 595968 85.1861 33.6374 1298.89 1047.67 2465.62 2465.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 860 3.2e-05 1024 0.054 1200 589824 84.7392 33.4684 923.182 1039.49 2081.11 2081.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 860 3.2e-05 1024 0.054 1200 589824 84.6569 33.4598 765.384 1039 1922.73 1922.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 860 3.2e-05 1024 0.054 1200 565248 86.0794 33.1924 689.749 1022.25 1831.49 1831.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 860 3.2e-05 1024 0.054 1200 595200 85.7052 33.7438 1357.64 1047.54 2524.86 2525.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 860 3.2e-05 1024 0.054 1200 588800 86.8204 33.7961 917.966 1047.25 2086.06 2086.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 860 3.2e-05 1024 0.054 1200 576000 86.183 34.3245 774.464 1031.52 1926.72 1926.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 860 3.2e-05 1024 0.054 1200 563200 87.8758 33.7901 698.383 1031.5 1851.79 1851.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 860 3.2e-05 1024 0.054 1200 598016 84.9124 33.6118 1113.34 1047.41 2279.51 2279.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 860 3.2e-05 1024 0.054 1200 593920 84.977 33.5724 720.714 1044.69 1884.18 1884.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 860 3.2e-05 1024 0.054 1200 595968 85.1648 33.6137 598.293 1047.5 1764.79 1764.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 860 3.2e-05 1024 0.054 1200 599040 85.0833 33.7838 1088.26 1047.21 2254.56 2254.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 860 3.2e-05 1024 0.054 1200 593920 85.015 33.6148 709.56 1044.62 1873.03 1873.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 860 3.2e-05 1024 0.054 1200 591360 85.0601 33.571 579.835 1041.36 1740.05 1740.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 860 3.2e-05 1024 0.054 1200 599040 84.871 33.6584 1545.31 1046.49 2710.55 2710.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 860 3.2e-05 1024 0.054 1200 595968 85.1676 33.6112 960.424 1047.62 2127.05 2127.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 860 3.2e-05 1024 0.054 1200 589824 84.7749 33.5094 769.412 1039.42 1927.34 1927.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 860 3.2e-05 1024 0.054 1200 589824 84.7712 33.558 650.509 1039.51 1808.57 1808.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 860 3.2e-05 1024 0.054 1200 594944 85.0084 33.7201 1419.14 1043.14 2581.23 2581.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 860 3.2e-05 1024 0.054 1200 587776 85.135 33.6901 883.746 1038.29 2041.08 2041.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 860 3.2e-05 1024 0.054 1200 591360 84.8011 33.6313 728.67 1038.48 1885.81 1885.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 860 3.2e-05 1024 0.054 1200 587776 85.0308 33.4991 652.704 1038.55 1810.01 1810.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 860 3.2e-05 1024 0.054 1200 593920 84.9874 33.5747 1349.3 1043.86 2511.94 2512.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 860 3.2e-05 1024 0.054 1200 589824 85.7029 33.5719 860.949 1044.67 2025.12 2025.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 860 3.2e-05 1024 0.054 1200 589824 84.727 34.4671 709.426 1039.38 1868.23 1868.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 860 3.2e-05 1024 0.054 1200 573440 86.6703 33.6794 608.028 1032.9 1761.5 1761.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 860 3.2e-05 1024 0.054 1200 594432 85.2398 33.6595 1319.78 1045.51 2484.42 2484.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 860 3.2e-05 1024 0.054 1200 589824 84.7754 33.5211 920.963 1038.44 2077.93 2078.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 860 3.2e-05 1024 0.054 1200 580608 86.5318 33.5462 768.739 1039.4 1928.44 1928.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 860 3.2e-05 1024 0.054 1200 589824 84.6591 33.4623 781.776 1039.63 1939.76 1939.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 860 3.2e-05 1024 0.054 1200 593920 85.0542 33.6173 1301.87 1044.84 2465.61 2465.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 860 3.2e-05 1024 0.054 1200 593920 84.9393 33.6257 942.724 1043.95 2105.47 2105.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 860 3.2e-05 1024 0.054 1200 583680 84.6917 34.242 768.591 1031.29 1919.04 1919.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 860 3.2e-05 1024 0.054 1200 593920 85.0827 33.6178 730.076 1044.18 1893.18 1893.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 860 3.2e-05 1024 0.054 1200 595968 85.1493 33.6083 1143.37 1046.67 2309.02 2309.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 860 3.2e-05 1024 0.054 1200 593920 84.9663 33.5692 740.515 1043.73 1903 1903.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 860 3.2e-05 1024 0.054 1200 595968 85.1823 34.7078 611.37 1046.62 1778.1 1778.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 860 3.2e-05 1024 0.054 1200 596480 85.4905 33.7039 1085.04 1048.12 2252.58 2252.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 860 3.2e-05 1024 0.054 1200 593920 84.9949 33.682 695.318 1044.82 1859.05 1859.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 860 3.2e-05 1024 0.054 1200 591360 85.0685 33.6527 579.289 1041.36 1739.59 1739.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 860 3.2e-05 1024 0.054 1200 593920 84.986 33.5726 499.897 1044.7 1663.38 1663.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 860 3.2e-05 1024 0.054 1200 595968 85.2876 33.6771 1499.4 1047.54 2666.13 2666.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 860 3.2e-05 1024 0.054 1200 595968 85.1295 33.6671 928.279 1047.62 2094.93 2095.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 860 3.2e-05 1024 0.054 1200 589824 84.7847 33.5995 749.47 1039.33 1907.43 1907.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 860 3.2e-05 1024 0.054 1200 589824 84.757 34.0439 638.831 1039.39 1797.25 1797.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 860 3.2e-05 1024 0.054 1200 594944 84.9932 33.9517 1376.15 1042.86 2538.18 2538.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 860 3.2e-05 1024 0.054 1200 587776 85.1509 33.8017 861.592 1038.38 2019.15 2019.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 860 3.2e-05 1024 0.054 1200 591360 84.8049 33.5398 708.353 1038.47 1865.4 1865.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 860 3.2e-05 1024 0.054 1200 587776 85.0082 33.4667 633.679 1038.68 1791.06 1791.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 860 3.2e-05 1024 0.054 1200 593920 85.0061 33.5841 1335.74 1043.84 2498.4 2498.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 860 3.2e-05 1024 0.054 1200 589824 85.7169 33.5831 857.517 1044.66 2021.71 2021.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 860 3.2e-05 1024 0.054 1200 589824 84.7537 33.9444 721 1038.51 1878.43 1878.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 860 3.2e-05 1024 0.054 1200 573440 86.6985 33.8612 613.713 1033.19 1767.68 1767.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 860 3.2e-05 1024 0.054 1200 594432 85.2432 33.8903 1374.7 1045.37 2539.44 2539.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 860 3.2e-05 1024 0.054 1200 589824 84.7894 33.6222 972.383 1039.42 2130.43 2130.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 860 3.2e-05 1024 0.054 1200 580608 86.5107 33.7121 791.983 1039.42 1951.85 1952.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 860 3.2e-05 1024 0.054 1200 589824 84.6484 34.5705 764.513 1038.64 1922.6 1922.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 860 3.2e-05 1024 0.054 1200 576000 84.233 33.3601 684.614 1021.16 1823.6 1823.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 860 3.2e-05 1024 0.054 1200 593920 85.0375 33.6663 1333.92 1044.02 2496.87 2497.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 860 3.2e-05 1024 0.054 1200 593920 84.9148 33.6159 922.431 1043.96 2085.14 2085.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 860 3.2e-05 1024 0.054 1200 583680 84.7292 34.2236 769.109 1030.32 1918.61 1918.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 860 3.2e-05 1024 0.054 1200 593920 85.0898 33.666 723.698 1044.13 1886.81 1886.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 860 3.2e-05 1024 0.054 1200 563200 87.8851 34.2221 657.411 1030.52 1810.27 1810.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 860 3.2e-05 1024 0.054 1200 595968 85.1676 33.6077 1075.98 1046.67 2241.65 2241.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 860 3.2e-05 1024 0.054 1200 593920 84.9908 33.9988 706.892 1043.78 1869.88 1870.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 860 3.2e-05 1024 0.054 1200 595968 85.1991 33.6362 578.365 1046.65 1744.08 1744.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 860 3.2e-05 1024 0.054 1200 589824 85.762 33.5695 494.745 1044.79 1659.09 1659.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 860 3.2e-05 1024 0.054 1200 596480 85.4338 33.7715 1516.66 1048.09 2684.19 2684.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 860 3.2e-05 1024 0.054 1200 593920 85.0214 33.6088 933.831 1044.62 2097.31 2097.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 860 3.2e-05 1024 0.054 1200 591360 85.0798 33.5708 758.918 1041.47 1919.26 1919.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 860 3.2e-05 1024 0.054 1200 593920 84.9215 33.6036 646.212 1043.96 1808.92 1809.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 860 3.2e-05 1024 0.054 1200 595968 85.2859 33.6507 1390.63 1047.53 2557.33 2557.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 860 3.2e-05 1024 0.054 1200 595968 85.1544 33.6195 873.118 1046.47 2038.6 2038.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 860 3.2e-05 1024 0.054 1200 589824 84.779 33.8964 706.137 1038.61 1863.65 1863.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 860 3.2e-05 1024 0.054 1200 589824 84.7585 33.6397 636.088 1039.35 1794.07 1794.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 860 3.2e-05 1024 0.054 1200 583680 84.7124 33.9497 547.047 1031.19 1697.13 1697.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 860 3.2e-05 1024 0.054 1200 591360 85.543 33.7159 1309.75 1044.01 2473.25 2473.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 860 3.2e-05 1024 0.054 1200 587776 85.1199 33.5155 827.792 1038.43 1985.09 1985.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 860 3.2e-05 1024 0.054 1200 580608 86.447 33.8186 685.767 1038.29 1844.54 1844.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 860 3.2e-05 1024 0.054 1200 587776 85.0651 34.4101 609.303 1039.55 1768.55 1768.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 860 3.2e-05 1024 0.054 1200 573440 87.0118 34.5769 526.332 1033.95 1682.1 1682.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 860 3.2e-05 1024 0.054 1200 593920 84.9482 33.9841 1233.56 1043.82 2396.55 2396.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 860 3.2e-05 1024 0.054 1200 589824 85.7222 33.5781 818.882 1043.91 1982.31 1982.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 860 3.2e-05 1024 0.054 1200 589824 84.7265 33.4582 679.726 1039.36 1837.49 1837.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 860 3.2e-05 1024 0.054 1200 573440 86.7027 33.6423 601.439 1032.82 1754.83 1755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 860 3.2e-05 1024 0.054 1200 593920 85.1085 33.5871 570.351 1044.17 1733.44 1733.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 860 3.2e-05 1024 0.054 1216 595968 85.2043 33.6522 1077.94 1046.69 2243.72 2243.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 860 3.2e-05 1024 0.054 1216 593920 84.9709 33.573 691.499 1044.56 1854.82 1855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 860 3.2e-05 1024 0.054 1216 595968 85.1567 35.0147 575.773 1047.37 1743.55 1743.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 860 3.2e-05 1024 0.054 1216 589824 85.7465 33.5811 490.789 1045.08 1655.42 1655.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 860 3.2e-05 1024 0.054 1216 596480 85.4301 33.7073 1469.63 1048.36 2637.35 2637.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 860 3.2e-05 1024 0.054 1216 593920 85.0322 33.7409 897.291 1044.83 2061.12 2061.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 860 3.2e-05 1024 0.054 1216 591360 85.0619 33.9777 733.614 1040.23 1893.12 1893.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 860 3.2e-05 1024 0.054 1216 593920 84.9459 33.5729 633.788 1044.21 1796.74 1796.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 860 3.2e-05 1024 0.054 1216 588800 86.8442 33.7263 573.574 1047.66 1742.03 1742.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 860 3.2e-05 1024 0.054 1216 595968 85.2944 33.6507 1360.23 1047.22 2526.63 2526.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 860 3.2e-05 1024 0.054 1216 595968 85.1878 33.6212 852.722 1047.49 2019.25 2019.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 860 3.2e-05 1024 0.054 1216 589824 84.7946 33.8371 687.858 1038.41 1845.13 1845.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 860 3.2e-05 1024 0.054 1216 589824 84.7559 33.4724 610.904 1038.49 1767.85 1768.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 860 3.2e-05 1024 0.054 1216 583680 84.7006 33.8022 532.288 1030.33 1681.35 1681.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 860 3.2e-05 1024 0.054 1216 591360 85.5148 33.9646 1258.48 1043.27 2421.45 2421.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 860 3.2e-05 1024 0.054 1216 587776 85.0881 33.5582 793.057 1038.18 1950.11 1950.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 860 3.2e-05 1024 0.054 1216 580608 86.4982 33.5442 664.467 1039.49 1824.22 1824.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 860 3.2e-05 1024 0.054 1216 587776 85.0356 33.4732 591.995 1038.3 1749.03 1749.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 860 3.2e-05 1024 0.054 1216 573440 87.0072 33.8587 511.248 1033.74 1666.07 1666.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 860 3.2e-05 1024 0.054 1216 593920 84.9353 33.5739 1234.58 1043.84 2397.15 2397.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 860 3.2e-05 1024 0.054 1216 589824 85.6949 33.5735 809.426 1044.07 1973 1973.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 860 3.2e-05 1024 0.054 1216 589824 84.7319 33.7673 668.475 1039.48 1826.68 1826.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 860 3.2e-05 1024 0.054 1216 573440 86.7128 33.665 590.478 1032.88 1743.96 1744.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 860 3.2e-05 1024 0.054 1216 593920 85.1213 33.8071 563.228 1045.16 1727.54 1727.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 860 3.2e-05 1024 0.054 1216 565248 86.118 33.7019 501.565 1022.42 1644.03 1644.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 860 3.2e-05 1024 0.054 1280 585728 86.9907 33.7148 1110.51 1046.52 2277.96 2278.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 860 3.2e-05 1024 0.054 1280 585728 86.8846 33.6085 1269.71 1047.5 2437.94 2438.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 860 3.2e-05 1024 0.054 1280 581632 86.9456 33.5757 815.781 1043.99 1980.53 1980.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 860 3.2e-05 1024 0.054 1280 583680 87.0397 33.6134 664.726 1047.6 1833.2 1833.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 860 3.2e-05 1024 0.054 1280 581632 87.0159 33.5717 592.963 1044.1 1757.87 1758.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 860 3.2e-05 1024 0.054 1280 583680 86.6797 34.3429 545.861 1044.82 1711.93 1712.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 860 3.2e-05 1024 0.054 1280 577536 86.7383 33.4966 498.139 1038.32 1656.92 1657.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 860 3.2e-05 1024 0.054 1280 573440 87.2334 33.475 466.778 1038.71 1626.42 1626.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 860 3.2e-05 1024 0.054 1280 573440 86.711 33.495 443.178 1034.07 1597.67 1597.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 860 3.2e-05 1024 0.054 1200 587776 85.058 33.493 410.6 1038.51 1567.89 1568.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 860 3.2e-05 1024 0.054 1216 587776 85.0772 34.6565 406.168 1039.4 1565.53 1565.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 860 3.2e-05 1024 0.054 1200 573440 87.0608 34.505 399.733 1033.62 1555.14 1555.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 860 3.2e-05 1024 0.054 1200 573440 87.0753 33.572 400.854 1034.81 1556.53 1556.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 860 3.2e-05 1024 0.054 1184 589824 85.7372 33.5811 463.001 1044.91 1627.44 1627.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 860 3.2e-05 1024 0.054 1184 583680 84.6596 33.4027 703.338 1030.68 1852.3 1852.47
