// Seed: 2939905980
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  assign module_1.id_5 = 0;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [1 : 1] id_16 = id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [1 : id_4] id_5 = (1);
  wire id_6;
  static logic id_7;
  logic id_8;
  ;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_8,
      id_3,
      id_5,
      id_5,
      id_2,
      id_2,
      id_1,
      id_6,
      id_5,
      id_3,
      id_8,
      id_1,
      id_2
  );
  wire id_9;
  assign id_7[-1] = id_5 == ~id_9;
  logic id_10;
  ;
endmodule
