Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Apr 25 18:05:36 2020
| Host         : cheese running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_Partie2_timing_summary_routed.rpt -pb Top_Level_Partie2_timing_summary_routed.pb -rpx Top_Level_Partie2_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level_Partie2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.360      -10.360                      1                 2370        0.089        0.000                      0                 2370        4.500        0.000                       0                   382  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.360      -10.360                      1                 2370        0.089        0.000                      0                 2370        4.500        0.000                       0                   382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack      -10.360ns,  Total Violation      -10.360ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.360ns  (required time - arrival time)
  Source:                 RAM_i/memory_reg_2_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_i/out_val_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.516ns  (logic 12.138ns (62.195%)  route 7.378ns (37.805%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=1 LUT1=1 LUT3=3 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.480ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.878     5.480    RAM_i/clk_IBUF_BUFG
    RAMB36_X2Y35         RAMB36E1                                     r  RAM_i/memory_reg_2_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.352 r  RAM_i/memory_reg_2_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.417    RAM_i/memory_reg_2_7_n_0
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.842 r  RAM_i/memory_reg_3_7/DOADO[0]
                         net (fo=1, routed)           2.906    11.748    RAM_i/memory_reg_3_7_n_35
    SLICE_X63Y83         LUT6 (Prop_lut6_I3_O)        0.124    11.872 r  RAM_i/out_val4_i_15/O
                         net (fo=1, routed)           0.151    12.023    RAM_i/out_val4_i_15_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.147 r  RAM_i/out_val4_i_4/O
                         net (fo=1, routed)           0.814    12.961    PWM_i/D[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_D[7]_P[0])
                                                      5.070    18.031 f  PWM_i/out_val4/P[0]
                         net (fo=1, routed)           0.617    18.648    PWM_i/out_val4_n_105
    SLICE_X56Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.772 r  PWM_i/out_val0_carry_i_48/O
                         net (fo=1, routed)           0.190    18.962    PWM_i/out_val0_carry_i_48_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.542 r  PWM_i/out_val0_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.542    PWM_i/out_val0_carry_i_43_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.656 r  PWM_i/out_val0_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.656    PWM_i/out_val0_carry_i_30_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.895 f  PWM_i/out_val0_carry_i_27/O[2]
                         net (fo=2, routed)           0.610    20.505    PWM_i/out_val4__0[11]
    SLICE_X56Y81         LUT3 (Prop_lut3_I2_O)        0.302    20.807 r  PWM_i/out_val0_carry_i_22/O
                         net (fo=1, routed)           0.330    21.137    PWM_i/out_val0_carry_i_22_n_0
    SLICE_X56Y82         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.732 r  PWM_i/out_val0_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.732    PWM_i/out_val0_carry_i_12_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.849 r  PWM_i/out_val0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.849    PWM_i/out_val0_carry_i_10_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.088 f  PWM_i/out_val0_carry__0_i_6/O[2]
                         net (fo=2, routed)           0.576    22.664    PWM_i/out_val2[11]
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.301    22.965 f  PWM_i/out_val0_carry__0_i_5/O
                         net (fo=1, routed)           0.151    23.116    PWM_i/out_val0_carry__0_i_5_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I1_O)        0.124    23.240 r  PWM_i/out_val0_carry__0_i_1/O
                         net (fo=1, routed)           0.332    23.572    PWM_i/out_val0_carry__0_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    24.028 r  PWM_i/out_val0_carry__0/CO[1]
                         net (fo=1, routed)           0.305    24.334    PWM_i/out_val0
    SLICE_X53Y84         LUT3 (Prop_lut3_I0_O)        0.332    24.666 r  PWM_i/out_val_i_1/O
                         net (fo=1, routed)           0.330    24.996    PWM_i/out_val02_out
    SLICE_X55Y84         FDRE                                         r  PWM_i/out_val_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.498    14.921    PWM_i/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  PWM_i/out_val_reg/C
                         clock pessimism              0.180    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X55Y84         FDRE (Setup_fdre_C_R)       -0.429    14.636    PWM_i/out_val_reg
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                         -24.996    
  -------------------------------------------------------------------
                         slack                                -10.360    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 cpt_0_44099_i/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 0.642ns (8.287%)  route 7.105ns (91.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.633     5.236    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  cpt_0_44099_i/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 f  cpt_0_44099_i/count_reg[17]/Q
                         net (fo=88, routed)          4.868    10.621    RAM_i/int_cpt_44100[2]
    SLICE_X62Y60         LUT5 (Prop_lut5_I2_O)        0.124    10.745 r  RAM_i/memory_reg_0_1_ENARDEN_cooolgate_en_gate_57_LOPT_REMAP/O
                         net (fo=1, routed)           2.237    12.983    RAM_i/memory_reg_0_1_ENARDEN_cooolgate_en_sig_31
    RAMB36_X0Y11         RAMB36E1                                     r  RAM_i/memory_reg_0_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.566    14.988    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  RAM_i/memory_reg_0_1/CLKARDCLK
                         clock pessimism              0.187    15.175    
                         clock uncertainty           -0.035    15.140    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.697    RAM_i/memory_reg_0_1
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -12.983    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 cpt_0_44099_i/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_2_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 0.642ns (8.290%)  route 7.103ns (91.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.633     5.236    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  cpt_0_44099_i/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  cpt_0_44099_i/count_reg[16]/Q
                         net (fo=88, routed)          4.682    10.436    RAM_i/int_cpt_44100[1]
    SLICE_X62Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.560 r  RAM_i/memory_reg_2_1_ENARDEN_cooolgate_en_gate_73_LOPT_REMAP/O
                         net (fo=1, routed)           2.421    12.980    RAM_i/memory_reg_2_1_ENARDEN_cooolgate_en_sig_39
    RAMB36_X2Y3          RAMB36E1                                     r  RAM_i/memory_reg_2_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.759    15.182    RAM_i/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  RAM_i/memory_reg_2_1/CLKARDCLK
                         clock pessimism              0.187    15.369    
                         clock uncertainty           -0.035    15.333    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.890    RAM_i/memory_reg_2_1
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -12.980    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 cpt_0_44099_i/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_4_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 0.642ns (8.445%)  route 6.960ns (91.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 15.134 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.633     5.236    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  cpt_0_44099_i/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  cpt_0_44099_i/count_reg[17]/Q
                         net (fo=88, routed)          4.705    10.458    cpt_0_44099_i/count_reg[18]_0[2]
    SLICE_X62Y60         LUT4 (Prop_lut4_I3_O)        0.124    10.582 r  cpt_0_44099_i/memory_reg_4_0_i_2/O
                         net (fo=3, routed)           2.256    12.838    RAM_i/memory_reg_4_1_0[0]
    RAMB36_X1Y6          RAMB36E1                                     r  RAM_i/memory_reg_4_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.711    15.134    RAM_i/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  RAM_i/memory_reg_4_1/CLKARDCLK
                         clock pessimism              0.187    15.321    
                         clock uncertainty           -0.035    15.285    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.753    RAM_i/memory_reg_4_1
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 cpt_0_44099_i/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_7_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 0.642ns (8.709%)  route 6.729ns (91.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.633     5.236    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  cpt_0_44099_i/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  cpt_0_44099_i/count_reg[16]/Q
                         net (fo=88, routed)          4.294    10.048    cpt_0_44099_i/count_reg[18]_0[1]
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124    10.172 r  cpt_0_44099_i/memory_reg_6_5_i_1/O
                         net (fo=3, routed)           2.435    12.607    RAM_i/memory_reg_6_6_0[0]
    RAMB36_X1Y25         RAMB36E1                                     r  RAM_i/memory_reg_7_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.525    14.947    RAM_i/clk_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  RAM_i/memory_reg_7_5/CLKARDCLK
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.092    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.560    RAM_i/memory_reg_7_5
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -12.607    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 cpt_0_44099_i/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_1_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.642ns (8.707%)  route 6.732ns (91.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.633     5.236    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  cpt_0_44099_i/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 f  cpt_0_44099_i/count_reg[16]/Q
                         net (fo=88, routed)          2.655     8.409    cpt_0_44099_i/count_reg[18]_0[1]
    SLICE_X60Y79         LUT4 (Prop_lut4_I2_O)        0.124     8.533 r  cpt_0_44099_i/memory_reg_0_1_i_1/O
                         net (fo=2, routed)           4.077    12.609    RAM_i/WEA[1]
    RAMB36_X0Y12         RAMB36E1                                     r  RAM_i/memory_reg_1_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.562    14.984    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  RAM_i/memory_reg_1_1/CLKARDCLK
                         clock pessimism              0.187    15.171    
                         clock uncertainty           -0.035    15.136    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.604    RAM_i/memory_reg_1_1
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -12.609    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 cpt_0_44099_i/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_6_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 0.642ns (8.727%)  route 6.715ns (91.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.633     5.236    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  cpt_0_44099_i/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  cpt_0_44099_i/count_reg[16]/Q
                         net (fo=88, routed)          4.294    10.048    cpt_0_44099_i/count_reg[18]_0[1]
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.124    10.172 r  cpt_0_44099_i/memory_reg_6_5_i_1/O
                         net (fo=3, routed)           2.421    12.593    RAM_i/memory_reg_6_6_0[0]
    RAMB36_X0Y13         RAMB36E1                                     r  RAM_i/memory_reg_6_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.557    14.979    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  RAM_i/memory_reg_6_6/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.599    RAM_i/memory_reg_6_6
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 cpt_0_44099_i/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_5_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 0.642ns (8.488%)  route 6.921ns (91.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.633     5.236    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  cpt_0_44099_i/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  cpt_0_44099_i/count_reg[17]/Q
                         net (fo=88, routed)          1.480     7.233    cpt_0_44099_i/count_reg[18]_0[2]
    SLICE_X62Y84         LUT3 (Prop_lut3_I0_O)        0.124     7.357 r  cpt_0_44099_i/memory_reg_4_0_i_1/O
                         net (fo=12, routed)          5.442    12.799    RAM_i/memory_reg_5_10_0
    RAMB36_X1Y35         RAMB36E1                                     r  RAM_i/memory_reg_5_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.700    15.122    RAM_i/clk_IBUF_BUFG
    RAMB36_X1Y35         RAMB36E1                                     r  RAM_i/memory_reg_5_5/CLKARDCLK
                         clock pessimism              0.180    15.302    
                         clock uncertainty           -0.035    15.267    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.824    RAM_i/memory_reg_5_5
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -12.799    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.086ns  (required time - arrival time)
  Source:                 cpt_0_44099_i/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_6_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 0.642ns (8.579%)  route 6.841ns (91.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.633     5.236    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  cpt_0_44099_i/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  cpt_0_44099_i/count_reg[17]/Q
                         net (fo=88, routed)          4.853    10.606    cpt_0_44099_i/count_reg[18]_0[2]
    SLICE_X63Y60         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  cpt_0_44099_i/memory_reg_6_0_i_2/O
                         net (fo=3, routed)           1.988    12.719    RAM_i/memory_reg_6_1_0[0]
    RAMB36_X2Y6          RAMB36E1                                     r  RAM_i/memory_reg_6_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.762    15.185    RAM_i/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  RAM_i/memory_reg_6_1/CLKARDCLK
                         clock pessimism              0.187    15.372    
                         clock uncertainty           -0.035    15.336    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.804    RAM_i/memory_reg_6_1
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.719    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 cpt_0_44099_i/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_2_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 0.642ns (8.673%)  route 6.760ns (91.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.633     5.236    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X62Y99         FDCE                                         r  cpt_0_44099_i/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  cpt_0_44099_i/count_reg[16]/Q
                         net (fo=88, routed)          4.024     9.777    cpt_0_44099_i/count_reg[18]_0[1]
    SLICE_X64Y67         LUT4 (Prop_lut4_I3_O)        0.124     9.901 r  cpt_0_44099_i/memory_reg_2_0_i_2/O
                         net (fo=3, routed)           2.736    12.638    RAM_i/memory_reg_2_1_0[0]
    RAMB36_X2Y3          RAMB36E1                                     r  RAM_i/memory_reg_2_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         1.759    15.182    RAM_i/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  RAM_i/memory_reg_2_1/CLKARDCLK
                         clock pessimism              0.187    15.369    
                         clock uncertainty           -0.035    15.333    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.801    RAM_i/memory_reg_2_1
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  2.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 full_UART_recv_i/receiver/dat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_UART_recv_i/merger/MERGED_DATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.930%)  route 0.301ns (68.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.562     1.481    full_UART_recv_i/receiver/clk_IBUF_BUFG
    SLICE_X65Y104        FDRE                                         r  full_UART_recv_i/receiver/dat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  full_UART_recv_i/receiver/dat_reg[3]/Q
                         net (fo=1, routed)           0.301     1.923    full_UART_recv_i/merger/Q[3]
    SLICE_X67Y94         FDCE                                         r  full_UART_recv_i/merger/MERGED_DATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.840     2.005    full_UART_recv_i/merger/clk_IBUF_BUFG
    SLICE_X67Y94         FDCE                                         r  full_UART_recv_i/merger/MERGED_DATA_reg[11]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X67Y94         FDCE (Hold_fdce_C_D)         0.075     1.834    full_UART_recv_i/merger/MERGED_DATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cpt_0_44099_i/count_reg[15]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_2_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.736%)  route 0.189ns (57.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.569     1.488    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X63Y98         FDCE                                         r  cpt_0_44099_i/count_reg[15]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  cpt_0_44099_i/count_reg[15]_rep__5/Q
                         net (fo=15, routed)          0.189     1.818    RAM_i/memory_reg_3_7_0[14]
    RAMB36_X1Y19         RAMB36E1                                     r  RAM_i/memory_reg_2_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.882     2.047    RAM_i/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  RAM_i/memory_reg_2_3/CLKARDCLK
                         clock pessimism             -0.500     1.547    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.727    RAM_i/memory_reg_2_3
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cpt_0_44099_i/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_4_10/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.164ns (26.541%)  route 0.454ns (73.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.569     1.488    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X62Y97         FDCE                                         r  cpt_0_44099_i/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  cpt_0_44099_i/count_reg[9]/Q
                         net (fo=20, routed)          0.454     2.106    RAM_i/int_cpt_44100[0]
    RAMB36_X2Y20         RAMB36E1                                     r  RAM_i/memory_reg_4_10/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.903     2.068    RAM_i/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  RAM_i/memory_reg_4_10/CLKARDCLK
                         clock pessimism             -0.245     1.823    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.006    RAM_i/memory_reg_4_10
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cpt_0_44099_i/count_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_3_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.141ns (23.574%)  route 0.457ns (76.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.566     1.485    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X68Y89         FDCE                                         r  cpt_0_44099_i/count_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y89         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  cpt_0_44099_i/count_reg[4]_rep__1/Q
                         net (fo=10, routed)          0.457     2.083    RAM_i/memory_reg_3_2_0[4]
    RAMB36_X1Y20         RAMB36E1                                     r  RAM_i/memory_reg_3_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.875     2.040    RAM_i/clk_IBUF_BUFG
    RAMB36_X1Y20         RAMB36E1                                     r  RAM_i/memory_reg_3_3/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.978    RAM_i/memory_reg_3_3
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 full_UART_recv_i/merger/MERGED_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_4_3__0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.738%)  route 0.322ns (66.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.558     1.477    full_UART_recv_i/merger/clk_IBUF_BUFG
    SLICE_X66Y77         FDCE                                         r  full_UART_recv_i/merger/MERGED_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  full_UART_recv_i/merger/MERGED_DATA_reg[3]/Q
                         net (fo=9, routed)           0.322     1.963    RAM_i/Q[3]
    RAMB36_X1Y16         RAMB36E1                                     r  RAM_i/memory_reg_4_3__0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.874     2.039    RAM_i/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  RAM_i/memory_reg_4_3__0/CLKARDCLK
                         clock pessimism             -0.479     1.560    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.856    RAM_i/memory_reg_4_3__0
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 full_UART_recv_i/merger/MERGED_DATA_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_UART_recv_i/merger/MERGED_DATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.434%)  route 0.274ns (62.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.566     1.485    full_UART_recv_i/merger/clk_IBUF_BUFG
    SLICE_X38Y88         FDCE                                         r  full_UART_recv_i/merger/MERGED_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  full_UART_recv_i/merger/MERGED_DATA_reg[14]/Q
                         net (fo=1, routed)           0.274     1.923    full_UART_recv_i/merger/MERGED_DATA_reg_n_0_[14]
    SLICE_X52Y84         FDCE                                         r  full_UART_recv_i/merger/MERGED_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.828     1.993    full_UART_recv_i/merger/clk_IBUF_BUFG
    SLICE_X52Y84         FDCE                                         r  full_UART_recv_i/merger/MERGED_DATA_reg[6]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X52Y84         FDCE (Hold_fdce_C_D)         0.070     1.812    full_UART_recv_i/merger/MERGED_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 cpt_0_44099_i/count_reg[8]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_3_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.164ns (26.262%)  route 0.460ns (73.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.566     1.485    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X70Y89         FDCE                                         r  cpt_0_44099_i/count_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y89         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  cpt_0_44099_i/count_reg[8]_rep__1/Q
                         net (fo=10, routed)          0.460     2.110    RAM_i/memory_reg_3_2_0[8]
    RAMB36_X1Y20         RAMB36E1                                     r  RAM_i/memory_reg_3_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.875     2.040    RAM_i/clk_IBUF_BUFG
    RAMB36_X1Y20         RAMB36E1                                     r  RAM_i/memory_reg_3_3/CLKARDCLK
                         clock pessimism             -0.245     1.795    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.978    RAM_i/memory_reg_3_3
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpt_0_44099_i/count_reg[12]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_0_10/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.036%)  route 0.240ns (62.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.594     1.513    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X72Y92         FDCE                                         r  cpt_0_44099_i/count_reg[12]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  cpt_0_44099_i/count_reg[12]_rep__1/Q
                         net (fo=10, routed)          0.240     1.894    RAM_i/memory_reg_3_2_0[12]
    RAMB36_X2Y18         RAMB36E1                                     r  RAM_i/memory_reg_0_10/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.909     2.074    RAM_i/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  RAM_i/memory_reg_0_10/CLKARDCLK
                         clock pessimism             -0.501     1.573    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.756    RAM_i/memory_reg_0_10
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cpt_0_44099_i/count_reg[7]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_4_9__0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.010%)  route 0.240ns (62.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.567     1.486    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X63Y90         FDCE                                         r  cpt_0_44099_i/count_reg[7]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  cpt_0_44099_i/count_reg[7]_rep__8/Q
                         net (fo=9, routed)           0.240     1.867    RAM_i/ADDR_R[7]
    RAMB36_X1Y18         RAMB36E1                                     r  RAM_i/memory_reg_4_9__0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.881     2.046    RAM_i/clk_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  RAM_i/memory_reg_4_9__0/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.729    RAM_i/memory_reg_4_9__0
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpt_0_44099_i/count_reg[2]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_4_10/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.164ns (24.945%)  route 0.493ns (75.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.568     1.487    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X62Y93         FDCE                                         r  cpt_0_44099_i/count_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  cpt_0_44099_i/count_reg[2]_rep__5/Q
                         net (fo=10, routed)          0.493     2.145    RAM_i/memory_reg_7_0_0[2]
    RAMB36_X2Y20         RAMB36E1                                     r  RAM_i/memory_reg_4_10/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=381, routed)         0.903     2.068    RAM_i/clk_IBUF_BUFG
    RAMB36_X2Y20         RAMB36E1                                     r  RAM_i/memory_reg_4_10/CLKARDCLK
                         clock pessimism             -0.245     1.823    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.006    RAM_i/memory_reg_4_10
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y29  RAM_i/memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y25  RAM_i/memory_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y16  RAM_i/memory_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   RAM_i/memory_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y23  RAM_i/memory_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  RAM_i/memory_reg_4_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y35  RAM_i/memory_reg_5_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   RAM_i/memory_reg_6_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y23  RAM_i/memory_reg_7_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  RAM_i/memory_reg_0_1/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y93  cpt_0_44099_i/count_reg[5]_rep__8/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y84  PWM_i/out_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y86  RAM_i/RAM_i/memory_reg_2_3_cooolgate_en_gate_12_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y81  RAM_i/RAM_i/memory_reg_4_2_cooolgate_en_gate_23_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y71  RAM_i/memory_reg_mux_sel__20/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y91  cpt_0_44099_i/count_reg[0]_rep__0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y91  cpt_0_44099_i/count_reg[0]_rep__1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y91  cpt_0_44099_i/count_reg[0]_rep__2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y91  cpt_0_44099_i/count_reg[0]_rep__3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y91  cpt_0_44099_i/count_reg[0]_rep__8/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y84  PWM_i/out_val_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y72  RAM_i/memory_reg_mux_sel__31/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y80  RAM_i/memory_reg_mux_sel__75/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92  CE_gen_44100_i/count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y92  CE_gen_44100_i/count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y92  CE_gen_44100_i/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y92  CE_gen_44100_i/count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y91  CE_gen_44100_i/count_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y91  CE_gen_44100_i/count_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y91  CE_gen_44100_i/count_reg[7]/C



