/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_3z & celloutsig_0_0z);
  assign celloutsig_0_0z = !(in_data[55] ? in_data[25] : in_data[53]);
  assign celloutsig_0_5z = !(celloutsig_0_4z ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_1_3z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_13z = !(celloutsig_1_7z ? celloutsig_1_12z : celloutsig_1_9z[1]);
  assign celloutsig_1_16z = celloutsig_1_11z | celloutsig_1_0z;
  reg [24:0] _06_;
  always_ff @(negedge out_data[100], negedge clkin_data[0])
    if (!clkin_data[0]) _06_ <= 25'h0000000;
    else _06_ <= { in_data[35:16], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign out_data[56:32] = _06_;
  assign celloutsig_1_6z = { celloutsig_1_2z[0], celloutsig_1_0z } === celloutsig_1_2z[2:1];
  assign celloutsig_0_1z = in_data[8:3] === in_data[63:58];
  assign celloutsig_1_17z = { celloutsig_1_2z[3:2], celloutsig_1_3z, celloutsig_1_0z } === { celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_16z };
  assign celloutsig_1_4z = ! { in_data[159:143], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = ! { in_data[188:177], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[123:109] < in_data[110:96];
  assign celloutsig_1_18z = { in_data[123:103], celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_0z } < { celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_10z[8:3], celloutsig_1_10z[6], celloutsig_1_10z[6], celloutsig_1_10z[0], celloutsig_1_10z[8:3], celloutsig_1_10z[6], celloutsig_1_10z[6], celloutsig_1_10z[0], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_2z = ~ in_data[170:167];
  assign celloutsig_0_3z = | { in_data[59:37], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_7z = | { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_8z = | { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_11z = | { celloutsig_1_2z[2:1], celloutsig_1_0z };
  assign celloutsig_1_12z = | { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_1_14z = | { celloutsig_1_9z[0], celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_1_15z = | celloutsig_1_10z[8:6];
  assign celloutsig_0_2z = | { in_data[6:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z } << celloutsig_1_2z[2:0];
  assign { celloutsig_1_10z[5:3], celloutsig_1_10z[0], celloutsig_1_10z[6], celloutsig_1_10z[8:7] } = ~ { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_0z, in_data[156:155] };
  assign { out_data[99], out_data[100], out_data[98:97] } = ~ { celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_10z[2:1] = { celloutsig_1_10z[6], celloutsig_1_10z[6] };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, out_data[100], celloutsig_0_7z };
endmodule
