# Loading project sim_test_2nd
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 15:30:26 on May 05,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 21
# ** Error: (vsim-3063) Port 'dmi_clear_o' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 21
# ** Error: (vsim-3063) Port 'dmi_req_o' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 21
# ** Error: (vsim-3063) Port 'dmi_req_valid_o' not found in the connected module (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 21
# ** Error: (vsim-3063) Port 'dmi_req_ready_i' not found in the connected module (10th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 21
# ** Error: (vsim-3063) Port 'dmi_resp_i' not found in the connected module (11th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 21
# ** Error: (vsim-3063) Port 'dmi_resp_ready_o' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 21
# ** Error: (vsim-3063) Port 'dmi_resp_valid_i' not found in the connected module (13th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 21
# ** Warning: (vsim-3722) /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(21): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(21): [TFMPC] - Missing connection for port 'rst_ni'.
# ** Warning: (vsim-3722) /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(21): [TFMPC] - Missing connection for port 'dbg_dmi_clear_o'.
# ** Warning: (vsim-3722) /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(21): [TFMPC] - Missing connection for port 'dbg_dmi_req_o'.
# ** Warning: (vsim-3722) /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(21): [TFMPC] - Missing connection for port 'dbg_dmi_req_valid_o'.
# ** Warning: (vsim-3722) /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(21): [TFMPC] - Missing connection for port 'dbg_dmi_req_ready_i'.
# ** Warning: (vsim-3722) /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(21): [TFMPC] - Missing connection for port 'dbg_dmi_resp_i'.
# ** Warning: (vsim-3722) /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(21): [TFMPC] - Missing connection for port 'dbg_dmi_resp_ready_o'.
# ** Warning: (vsim-3722) /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(21): [TFMPC] - Missing connection for port 'dbg_dmi_resp_valid_i'.
# ** Error: (vsim-3063) Port 'clk_i' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc/stage_0 File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 39
# ** Error: (vsim-3063) Port 'clk_i' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc/stage_1 File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 64
# ** Error: (vsim-3063) Port 'clk_i' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc/stage_2 File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 89
# Error loading design
# End time: 15:30:26 on May 05,2025, Elapsed time: 0:00:00
# Errors: 10, Warnings: 13
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 15:31:11 on May 05,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage
# ** Error: (vsim-3063) Port 'rst_ni_clk' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 51
# ** Error: (vsim-3063) Port 'dmi_clear_o' not found in the connected module (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 51
# ** Error: (vsim-3063) Port 'dmi_req_o' not found in the connected module (10th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 51
# ** Error: (vsim-3063) Port 'dmi_req_valid_o' not found in the connected module (11th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 51
# ** Error: (vsim-3063) Port 'dmi_req_ready_i' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 51
# ** Error: (vsim-3063) Port 'dmi_resp_i' not found in the connected module (13th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 51
# ** Error: (vsim-3063) Port 'dmi_resp_ready_o' not found in the connected module (14th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 51
# ** Error: (vsim-3063) Port 'dmi_resp_valid_i' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv Line: 51
# ** Error: (vsim-3063) Port 'clk_i' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc/stage_0 File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 39
# ** Error: (vsim-3063) Port 'clk_i' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc/stage_1 File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 64
# ** Error: (vsim-3063) Port 'clk_i' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc/stage_2 File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 89
# Error loading design
# End time: 15:31:11 on May 05,2025, Elapsed time: 0:00:00
# Errors: 11, Warnings: 2
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 15:35:46 on May 05,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage
# ** Error: (vsim-3063) Port 'clk_i' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc/stage_0 File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 39
# ** Error: (vsim-3063) Port 'clk_i' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc/stage_1 File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 64
# ** Error: (vsim-3063) Port 'clk_i' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag/dut/i_dtm_cdc/stage_2 File: /home/hoangdang/Documents/DATN/debug_code/rtl/dtm_cdc.sv Line: 89
# Error loading design
# End time: 15:35:46 on May 05,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv failed with 1 errors.
# Compile of dtm_cdc.sv was successful with warnings.
# 8 compiles, 1 failed with 1 error.
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# 8 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 15:37:18 on May 05,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk \
sim:/tb_dmi_jtag/trst_ni \
sim:/tb_dmi_jtag/rst_ni \
sim:/tb_dmi_jtag/tms_i \
sim:/tb_dmi_jtag/td_i \
sim:/tb_dmi_jtag/td_o \
sim:/tb_dmi_jtag/tdo_oe_o \
sim:/tb_dmi_jtag/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dbg_dmi_req_valid_o \
sim:/tb_dmi_jtag/dbg_dmi_req_ready_i \
sim:/tb_dmi_jtag/dbg_dmi_resp_i \
sim:/tb_dmi_jtag/dbg_dmi_resp_ready_o \
sim:/tb_dmi_jtag/dbg_dmi_resp_valid_i \
sim:/tb_dmi_jtag/dbg_dmi_clear_o
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmi_req_o \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmi_resp
run -all
# [2630000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2650000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4790000] DMI_REQ → addr=10 data=00000000 op=1
# [4810000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(147)
#    Time: 5200 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 147
quit -sim
# End time: 15:42:24 on May 05,2025, Elapsed time: 0:05:06
# Errors: 0, Warnings: 3
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag_old
# vsim work.tb_dmi_jtag_old 
# Start time: 15:42:54 on May 05,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag_old
# ** Error: (vsim-3033) Instantiation of 'dmi_jtag_old' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag_old File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag_old.sv Line: 21
#         Searched libraries:
#             /home/hoangdang/Documents/DATN/debug_code/work
# Error loading design
# End time: 15:42:54 on May 05,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag_old
# vsim work.tb_dmi_jtag_old 
# Start time: 15:44:40 on May 05,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag_old
# ** Error: (vsim-3033) Instantiation of 'dmi_jtag_old' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmi_jtag_old File: /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag_old.sv Line: 21
#         Searched libraries:
#             /home/hoangdang/Documents/DATN/debug_code/work
# Error loading design
# End time: 15:44:40 on May 05,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# 10 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag_old
# vsim work.tb_dmi_jtag_old 
# Start time: 15:46:07 on May 05,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag_old
# Loading work.dmi_jtag_old
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
add wave -position insertpoint  \
sim:/tb_dmi_jtag_old/tck_i \
sim:/tb_dmi_jtag_old/tms_i \
sim:/tb_dmi_jtag_old/td_i \
sim:/tb_dmi_jtag_old/trst_ni \
sim:/tb_dmi_jtag_old/td_o \
sim:/tb_dmi_jtag_old/tdo_oe_o \
sim:/tb_dmi_jtag_old/dmi_clear_o \
sim:/tb_dmi_jtag_old/dmi_req_o \
sim:/tb_dmi_jtag_old/dmi_req_valid_o \
sim:/tb_dmi_jtag_old/dmi_req_ready_i \
sim:/tb_dmi_jtag_old/dmi_resp_i \
sim:/tb_dmi_jtag_old/dmi_resp_ready_o \
sim:/tb_dmi_jtag_old/dmi_resp_valid_i
run -all
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag_old.sv(145)
#    Time: 5080 ps  Iteration: 0  Instance: /tb_dmi_jtag_old
# 1
# Break in Module tb_dmi_jtag_old at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag_old.sv line 145
add wave -position insertpoint  \
sim:/tb_dmi_jtag_old/dut/i_tap/tap_state_q
add wave -position insertpoint  \
sim:/tb_dmi_jtag_old/dut/i_dtm_regs/dmiaccess_q
# Break key hit
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 15:48:18 on May 05,2025, Elapsed time: 0:02:11
# Errors: 0, Warnings: 3
vsim work.tb_dmi_jtag_old
# vsim work.tb_dmi_jtag_old 
# Start time: 15:48:25 on May 05,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag_old
# Loading work.dmi_jtag_old
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
add wave -position insertpoint  \
sim:/tb_dmi_jtag_old/tck_i \
sim:/tb_dmi_jtag_old/tms_i \
sim:/tb_dmi_jtag_old/td_i \
sim:/tb_dmi_jtag_old/trst_ni \
sim:/tb_dmi_jtag_old/td_o \
sim:/tb_dmi_jtag_old/tdo_oe_o \
sim:/tb_dmi_jtag_old/dmi_req_o \
sim:/tb_dmi_jtag_old/dmi_resp_i
add wave -position insertpoint  \
sim:/tb_dmi_jtag_old/dut/i_tap/tap_state_q
add wave -position insertpoint  \
sim:/tb_dmi_jtag_old/dut/i_dtm_regs/dmiaccess_q
run -all
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag_old.sv(145)
#    Time: 5080 ps  Iteration: 0  Instance: /tb_dmi_jtag_old
# 1
# Break in Module tb_dmi_jtag_old at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag_old.sv line 145
quit -sim
# End time: 16:20:41 on May 05,2025, Elapsed time: 0:32:16
# Errors: 0, Warnings: 1
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# 10 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 16:20:52 on May 05,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk \
sim:/tb_dmi_jtag/trst_ni \
sim:/tb_dmi_jtag/rst_ni \
sim:/tb_dmi_jtag/tms_i \
sim:/tb_dmi_jtag/td_i \
sim:/tb_dmi_jtag/td_o \
sim:/tb_dmi_jtag/tdo_oe_o \
sim:/tb_dmi_jtag/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dbg_dmi_req_valid_o \
sim:/tb_dmi_jtag/dbg_dmi_req_ready_i \
sim:/tb_dmi_jtag/dbg_dmi_resp_i \
sim:/tb_dmi_jtag/dbg_dmi_resp_ready_o \
sim:/tb_dmi_jtag/dbg_dmi_resp_valid_i \
sim:/tb_dmi_jtag/dbg_dmi_clear_o
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmi_req_o \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmi_resp
run -all
# [2630000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2650000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4790000] DMI_REQ → addr=10 data=00000000 op=1
# [4810000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(147)
#    Time: 5200 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 147
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
add wave -position 9  sim:/tb_dmi_jtag/dut/i_dtm_cdc/dmi_req_1
add wave -position 10  sim:/tb_dmi_jtag/dut/i_dtm_cdc/dmi_req_2
quit -sim
# End time: 16:50:54 on May 05,2025, Elapsed time: 0:30:02
# Errors: 0, Warnings: 2
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 16:51:01 on May 05,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk
add wave -position insertpoint  \
sim:/tb_dmi_jtag/trst_ni \
sim:/tb_dmi_jtag/rst_ni
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dbg_dmi_resp_i
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmi_req_o \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmi_resp
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_cdc/dmi_req_1 \
sim:/tb_dmi_jtag/dut/i_dtm_cdc/dmi_req_2
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_cdc/dmi_resp_1 \
sim:/tb_dmi_jtag/dut/i_dtm_cdc/dmi_resp_2
run -all
# [2630000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2650000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4790000] DMI_REQ → addr=10 data=00000000 op=1
# [4810000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(147)
#    Time: 5200 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 147
