combinational verification; overlapping local bdds; hash table; combinational circuit verification; case-by-case verification; internal node pairs; internal correspondence based verification; heuristics; structural levels; bdd manager; bdd sizes; cutsets; iscas85 benchmark circuits; hard industrial circuits; internal equivalences; formal verification; internal correspondence-based verification; binary decision diagrams 