// Seed: 484673185
module module_0 (
    input wor id_0,
    input wire id_1,
    output supply1 id_2,
    input wor id_3#(.id_12(1)),
    output uwire id_4,
    input wor id_5,
    input wor id_6,
    input tri id_7,
    output wor id_8,
    output wor id_9,
    input tri1 id_10
);
  assign id_12 = "";
endmodule
module module_1 #(
    parameter id_21 = 32'd58
) (
    output tri id_0
    , id_19,
    input wire id_1,
    input tri1 id_2,
    output uwire id_3,
    input supply0 id_4,
    input tri id_5,
    input tri1 id_6#(.id_20(1)),
    input tri0 id_7,
    output tri id_8,
    input tri1 id_9,
    output uwire id_10,
    output wire id_11,
    input supply1 id_12,
    output tri id_13,
    input uwire id_14,
    output supply0 id_15,
    output uwire id_16
    , _id_21,
    output wor id_17
);
  tri1 [-1 : id_21] id_22 = -1;
  tri0 id_23 = -1'd0;
  wire id_24 = id_5;
  assign id_17 = id_19;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_13,
      id_6,
      id_11,
      id_12,
      id_14,
      id_2,
      id_10,
      id_10,
      id_14
  );
  assign modCall_1.id_12 = "";
  wire [id_21 : 1] id_25 = id_2;
endmodule
