
build/dedes.elf:     file format elf32-littlearm
build/dedes.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x080002b9

Program Header:
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x00002a58 memsz 0x00002a58 flags r-x
    LOAD off    0x00020800 vaddr 0x20000800 paddr 0x08002a58 align 2**16
         filesz 0x00000004 memsz 0x00000004 flags rw-
    LOAD off    0x00020808 vaddr 0x20000808 paddr 0x08002a5c align 2**16
         filesz 0x00000000 memsz 0x00000768 flags rw-
    LOAD off    0x00030000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x00020000 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .mstack       00000400  20000000  20000000  00030000  2**0
                  ALLOC
  1 .pstack       00000400  20000400  20000400  00030000  2**0
                  ALLOC
  2 .vectors      000001e0  08000000  08000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         000025f4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000284  080027d4  080027d4  000127d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000004  20000800  08002a58  00020800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000768  20000808  08002a5c  00020808  2**3
                  ALLOC
  7 .ram0_init    00000000  20000f70  20000f70  00020804  2**2
                  CONTENTS
  8 .ram0         00000000  20000f70  20000f70  00020804  2**2
                  CONTENTS
  9 .ram1_init    00000000  20000000  20000000  00020804  2**2
                  CONTENTS
 10 .ram1         00000000  20000000  20000000  00020804  2**2
                  CONTENTS
 11 .ram2_init    00000000  2001c000  2001c000  00020804  2**2
                  CONTENTS
 12 .ram2         00000000  2001c000  2001c000  00020804  2**2
                  CONTENTS
 13 .ram3_init    00000000  00000000  00000000  00020804  2**2
                  CONTENTS
 14 .ram3         00000000  00000000  00000000  00020804  2**2
                  CONTENTS
 15 .ram4_init    00000000  10000000  10000000  00020804  2**2
                  CONTENTS
 16 .ram4         00000000  10000000  10000000  00020804  2**2
                  CONTENTS
 17 .ram5_init    00000000  40024000  40024000  00020804  2**2
                  CONTENTS
 18 .ram5         00000000  40024000  40024000  00020804  2**2
                  CONTENTS
 19 .ram6_init    00000000  00000000  00000000  00020804  2**2
                  CONTENTS
 20 .ram6         00000000  00000000  00000000  00020804  2**2
                  CONTENTS
 21 .ram7_init    00000000  00000000  00000000  00020804  2**2
                  CONTENTS
 22 .ram7         00000000  00000000  00000000  00020804  2**2
                  CONTENTS
 23 .heap         0001f090  20000f70  20000f70  00030000  2**0
                  ALLOC
 24 .ARM.attributes 00000031  00000000  00000000  00020804  2**0
                  CONTENTS, READONLY
 25 .comment      0000005c  00000000  00000000  00020835  2**0
                  CONTENTS, READONLY
 26 .debug_line   0000279f  00000000  00000000  00020891  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_info   000098ba  00000000  00000000  00023030  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_abbrev 0000108a  00000000  00000000  0002c8ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_aranges 00000310  00000000  00000000  0002d978  2**3
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_loc    00003c22  00000000  00000000  0002dc88  2**0
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_ranges 00001650  00000000  00000000  000318aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_str    00001cbe  00000000  00000000  00032efa  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_frame  000008e4  00000000  00000000  00034bb8  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
20000000 l    d  .mstack	00000000 .mstack
20000400 l    d  .pstack	00000000 .pstack
08000000 l    d  .vectors	00000000 .vectors
080001e0 l    d  .text	00000000 .text
080027d4 l    d  .rodata	00000000 .rodata
20000800 l    d  .data	00000000 .data
20000808 l    d  .bss	00000000 .bss
20000f70 l    d  .ram0_init	00000000 .ram0_init
20000f70 l    d  .ram0	00000000 .ram0
20000000 l    d  .ram1_init	00000000 .ram1_init
20000000 l    d  .ram1	00000000 .ram1
2001c000 l    d  .ram2_init	00000000 .ram2_init
2001c000 l    d  .ram2	00000000 .ram2
00000000 l    d  .ram3_init	00000000 .ram3_init
00000000 l    d  .ram3	00000000 .ram3
10000000 l    d  .ram4_init	00000000 .ram4_init
10000000 l    d  .ram4	00000000 .ram4
40024000 l    d  .ram5_init	00000000 .ram5_init
40024000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
20000f70 l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 build/obj/vectors.o
080002be l       .text	00000000 .stay
00000000 l    df *ABS*	00000000 build/obj/crt0_v7m.o
08000214 l       .text	00000000 msloop
08000222 l       .text	00000000 psloop
08000232 l       .text	00000000 dloop
08000246 l       .text	00000000 bloop
0800025c l       .text	00000000 initloop
08000268 l       .text	00000000 endinitloop
08000270 l       .text	00000000 finiloop
0800027c l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 build/obj/chcoreasm_v7m.o
e000ed04 l       *ABS*	00000000 SCB_ICSR
10000000 l       *ABS*	00000000 ICSR_PENDSVSET
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 
080003e0 l     F .text	00000070 wakeup
08000480 l     F .text	00000052 oqPutTimeout
08000500 l     F .text	00000052 iqGetTimeout
08000580 l     F .text	000000c2 oqWriteTimeout
08000670 l     F .text	000000c2 iqReadTimeout
080027d4 l     O .rodata	00000080 ram_areas
00000000 l    df *ABS*	00000000 
080016c0 l     F .text	00000044 chCoreAllocAlignedWithOffset
08001710 l     F .text	00000044 adc_callback
08001760 l     F .text	00000002 adcerrorcallback
08001770 l     F .text	00000034 chCoreAllocAlignedI
080017b0 l     F .text	00000044 chTMStopMeasurementX
08001800 l     F .text	0000004c Thread1
08001850 l     F .text	00000214 Thread3
08001a70 l     F .text	0000019c Thread2
08002250 l     F .text	0000003c button_cb
20000888 l     O .bss	00000002 avg_adc1ch0
2000088a l     O .bss	00000002 avg_adc1ch1
2000088c l     O .bss	00000004 button_pressed_event
20000890 l     O .bss	00000004 button_released_event
20000894 l     O .bss	00000044 ch_factory
200008d8 l     O .bss	000000d8 ch_idle_thread_wa
200009b0 l     O .bss	00000008 ch_memcore
200009b8 l     O .bss	00000004 count_button1pressed
200009bc l     O .bss	0000001c default_heap
20000a58 l     O .bss	00000004 dma_streams_mask
20000a5c l     O .bss	00000004 event_button1pressed
20000a60 l     O .bss	00000010 samples1
20000a70 l     O .bss	00000148 waThread1
20000bb8 l     O .bss	00000148 waThread2
20000d00 l     O .bss	00000148 waThread3
20000800 l     O .data	00000004 flag_adc
080028f8 l     O .rodata	000000c0 _stm32_dma_streams
080029b8 l     O .rodata	00000028 adcgrpcfg1
080029e0 l     O .rodata	00000016 ch_debug
08002a20 l     O .rodata	00000028 vmt
00000000 l    df *ABS*	00000000 
080015f0 g     F .text	0000002c Vector58
080002ba  w      .text	00000000 VectorE8
080014c0 g     F .text	00000068 Vector9C
080002ba  w      .text	00000000 VectorAC
08000980 g     F .text	00000050 chThdExit
080021f0 g     F .text	0000005e .hidden chEvtBroadcastFlagsI
08000830 g     F .text	00000118 .hidden chSchGoSleepTimeoutS
080002ba  w      .text	00000000 DebugMon_Handler
080022c0 g     F .text	00000098 .hidden adc_lld_start_conversion.constprop.22
08000570 g     F .text	0000000a .hidden _get.lto_priv.42
080002ba  w      .text	00000000 Vector1A0
10000000 g       .rodata	00000000 __ram4_start__
080015c0 g     F .text	0000002c Vector5C
080002ba  w      .text	00000000 Vector11C
40024000 g       .ram5	00000000 __ram5_clear__
080002ba  w      .text	00000000 HardFault_Handler
080002ba  w      .text	00000000 Vector1B8
080002ba  w      .text	00000000 Vector19C
08002360 g     F .text	0000000c .hidden chTMStartMeasurementX.constprop.6
20000f70 g       .ram0_init	00000000 __ram0_init__
080002ba  w      .text	00000000 Vector8C
080002ba  w      .text	00000000 SysTick_Handler
20000000 g       .ram1	00000000 __ram1_free__
080002ba  w      .text	00000000 VectorDC
00000000 g       .rodata	00000000 __ram6_start__
080002ba  w      .text	00000000 PendSV_Handler
080002ba  w      .text	00000000 Vector168
080002ba  w    F .text	00000000 NMI_Handler
08000000 g       .vectors	00000000 _vectors
08002a58 g       .data	00000000 __exidx_end
08000800 g     F .text	00000028 .hidden chSchGoSleepS
080002ba  w      .text	00000000 Vector110
08002290 g     F .text	00000028 .hidden chThdEnqueueTimeoutS
20000f70 g       .ram0	00000000 __ram0_free__
20000f70 g       .heap	00000000 __heap_base__
08000560 g     F .text	00000006 .hidden _gett.lto_priv.44
080010e0 g     F .text	00000028 Vector120
080002ba  w      .text	00000000 Vector1D8
080002ba  w      .text	00000000 VectorC8
080007a0 g     F .text	00000060 .hidden chSchWakeupS
08002a5c g       *ABS*	00000000 __ram3_init_text__
080002ba  w      .text	00000000 Vector94
40025000 g       *ABS*	00000000 __ram5_end__
40024000 g       .ram5	00000000 __ram5_noinit__
00001000 g       *ABS*	00000000 __ram5_size__
080002ba  w      .text	00000000 VectorA8
080002e8 g     F .text	000000f0 memcpy
080002ba  w      .text	00000000 VectorB4
20000e7c g     O .bss	0000007c .hidden SD2
08000950 g     F .text	0000002c .hidden chSchReadyI
080001e0 g       .text	00000000 __fini_array_end
08000750 g     F .text	0000000a .hidden _read.lto_priv.40
20000800 g       .pstack	00000000 __main_thread_stack_end__
08002a58 g       .rodata	00000000 __rodata_end__
080001e0 g     F .text	00000000 _crt0_entry
08001200 g     F .text	0000002c Vector74
080002ba  w      .text	00000000 Vector160
080002ba  w      .text	00000000 Vector1B0
080002ba  w      .text	00000000 UsageFault_Handler
080002ba  w      .text	00000000 VectorEC
20000808 g       .bss	00000000 _bss_start
20020000 g       .heap	00000000 __heap_end__
0001c000 g       *ABS*	00000000 __ram1_size__
08002410 g     F .text	000003c4 .hidden chprintf.constprop.0
080002ba  w      .text	00000000 Vector40
080002ba  w      .text	00000000 VectorF8
080002ba  w      .text	00000000 Vector108
080002ba  w      .text	00000000 VectorBC
080002ba  w      .text	00000000 Vector190
08000ff0 g     F .text	0000002c Vector150
20000000 g       .ram1	00000000 __ram1_clear__
080010b0 g     F .text	0000002c Vector124
00000000 g       .ram7	00000000 __ram7_free__
00010000 g       *ABS*	00000000 __ram4_size__
080002ba  w      .text	00000000 Vector1C4
080002ba  w      .text	00000000 Vector1CC
2001c000 g       *ABS*	00000000 __ram1_end__
10010000 g       *ABS*	00000000 __ram4_end__
08002a58 g       .data	00000000 __exidx_start
08002a5c g       *ABS*	00000000 __ram0_init_text__
08002a5c g       *ABS*	00000000 __ram1_init_text__
080012d0 g     F .text	000000e6 .hidden adc_lld_serve_rx_interrupt.lto_priv.37
080002ba  w      .text	00000000 Vector148
080002ba  w      .text	00000000 Vector188
00020000 g       *ABS*	00000000 __ram0_size__
08002a5c g       *ABS*	00000000 __ram5_init_text__
080002ba  w      .text	00000000 Vector198
080002ba  w      .text	00000000 Vector118
08001560 g     F .text	0000002c Vector64
20000f70 g       .bss	00000000 _bss_end
08000ec0 g     F .text	000000ce .hidden _pal_lld_setgroupmode
080002b8  w    F .text	00000000 Reset_Handler
080002ba  w      .text	00000000 VectorCC
08000470 g     F .text	00000004 .hidden _ctl.lto_priv.47
080002ba  w      .text	00000000 Vector54
080002ba  w      .text	00000000 Vector98
20000e48 g     O .bss	00000034 .hidden ADCD1
10000000 g       .ram4	00000000 __ram4_clear__
40024000 g       .ram5	00000000 __ram5_free__
08000c50 g     F .text	000001cc VectorD8
08002a5c g       *ABS*	00000000 __ram6_init_text__
080002ba  w      .text	00000000 Vector138
08000460 g     F .text	00000010 .hidden notify2.lto_priv.36
080002ba  w      .text	00000000 Vector24
00000000 g       .ram3	00000000 __ram3_clear__
08001690 g     F .text	00000002 __default_exit
00000000 g       *ABS*	00000000 __ram6_end__
00000000 g       .ram6_init	00000000 __ram6_init__
080002ba  w      .text	00000000 Vector1AC
08000760 g     F .text	00000040 chSchDoReschedule
00000000 g       .ram7_init	00000000 __ram7_init__
080002ba  w      .text	00000000 Vector178
00000000 g       .ram6	00000000 __ram6_free__
08001140 g     F .text	0000002c Vector84
2001c000 g       .ram2	00000000 __ram2_noinit__
00000000 g       .ram6	00000000 __ram6_noinit__
10000000 g       .ram4_init	00000000 __ram4_init__
080002ba  w      .text	00000000 Vector1A4
00000000 g       .ram7	00000000 __ram7_clear__
08000650 g     F .text	00000006 .hidden _writet.lto_priv.45
080002ba  w      .text	00000000 VectorD0
20000800 g       .data	00000000 _data_start
00000000 g       *ABS*	00000000 __ram7_size__
080002ba  w      .text	00000000 Vector1B4
080002ba  w      .text	00000000 Vector140
080002ba  w      .text	00000000 VectorE4
080002ba  w      .text	00000000 VectorC0
08000f90 g     F .text	0000002c Vector158
08001020 g     F .text	00000028 Vector130
080002c0 g     F .text	00000000 _port_switch
080016b0 g     F .text	00000002 __core_init
10000000 g       .ram4	00000000 __ram4_noinit__
080002ba  w      .text	00000000 Vector1C0
080016a0 g     F .text	00000002 __late_init
08002170 g     F .text	00000054 .hidden _port_irq_epilogue
080002ba  w      .text	00000000 Vector134
00000000 g       .rodata	00000000 __ram7_start__
00000000 g       .ram6	00000000 __ram6_clear__
080002ba  w      .text	00000000 Vector1D0
080002ba  w      .text	00000000 VectorF0
08001050 g     F .text	0000002c Vector12C
20000804 g       .data	00000000 _data_end
080002ba  w      .text	00000000 Vector13C
00000000 g       *ABS*	00000000 __ram3_size__
080002ba  w      .text	00000000 Vector100
08001440 g     F .text	00000074 VectorE0
080002ba  w      .text	00000000 VectorF4
080001e0 g       .text	00000000 __fini_array_start
2001c000 g       .ram2	00000000 __ram2_clear__
00000000 g       *ABS*	00000000 __ram3_end__
20000808 g     O .bss	00000080 .hidden _pal_events
00004000 g       *ABS*	00000000 __ram2_size__
20000000 g       .rodata	00000000 __ram1_start__
080027d4 g       .rodata	00000000 __rodata_base__
080002ba  w      .text	00000000 MemManage_Handler
08001c10 g     F .text	00000554 main
08001260 g     F .text	00000028 Vector6C
00000000 g       *ABS*	00000000 __ram6_size__
080002ba  w      .text	00000000 VectorA0
08002a5c g       *ABS*	00000000 __ram2_init_text__
080021d0 g     F .text	00000012 SVC_Handler
00000000 g       .ram3	00000000 __ram3_free__
080001e0 g       .text	00000000 __init_array_end
080002ba  w      .text	00000000 VectorC4
080011a0 g     F .text	00000028 Vector7C
08002a5c g       *ABS*	00000000 __ram4_init_text__
080002ba  w      .text	00000000 Vector180
20000000 g       .ram1	00000000 __ram1_noinit__
08000e20 g     F .text	000000a0 VectorB0
080002ba  w      .text	00000000 Vector90
080002ba  w      .text	00000000 Vector114
080002d0 g     F .text	00000000 _port_thread_start
080002ba  w      .text	00000000 Vector164
08001590 g     F .text	0000002c Vector60
080002ba  w      .text	00000000 Vector1C
080002ba  w      .text	00000000 Vector1BC
080002ba  w      .text	00000000 Vector1D4
080002ba  w      .text	00000000 Vector17C
2001c000 g       .ram2_init	00000000 __ram2_init__
080002ba  w      .text	00000000 Vector48
20020000 g       *ABS*	00000000 __ram2_end__
20000400 g       .pstack	00000000 __process_stack_base__
080002ba  w      .text	00000000 Vector1A8
080002ba  w      .text	00000000 Vector16C
20000f70 g       .ram0	00000000 __ram0_clear__
08001230 g     F .text	0000002c Vector70
080002ba  w      .text	00000000 VectorD4
00000000 g       .ram3	00000000 __ram3_noinit__
080004f0 g     F .text	0000000a .hidden _put.lto_priv.41
08000450 g     F .text	00000002 .hidden _idle_thread.lto_priv.38
20000f70 g       .ram0	00000000 __ram0_noinit__
08001620 g     F .text	00000064 __init_ram_areas
080002ba  w      .text	00000000 Vector4C
2001c000 g       .rodata	00000000 __ram2_start__
080002ba  w      .text	00000000 Vector144
08001170 g     F .text	0000002c Vector80
080002e0 g     F .text	00000000 _port_switch_from_isr
080002ba  w      .text	00000000 Vector15C
00000000 g       *ABS*	00000000 __ram7_end__
08001530 g     F .text	0000002c Vector68
20000400 g       .mstack	00000000 __main_stack_end__
080011d0 g     F .text	0000002c Vector78
40024000 g       .ram5_init	00000000 __ram5_init__
080002be  w    F .text	00000000 _unhandled_exception
200009d8 g     O .bss	00000080 .hidden dma_isr_redir.lto_priv.48
080002ba  w      .text	00000000 Vector170
080013c0 g     F .text	0000007c Vector88
08002370 g     F .text	00000094 .hidden chThdCreateStatic.constprop.5
080004e0 g     F .text	00000006 .hidden _putt.lto_priv.43
20000400 g       .pstack	00000000 __main_thread_stack_base__
08000660 g     F .text	0000000a .hidden _write.lto_priv.39
08002a5c g       *ABS*	00000000 __ram7_init_text__
00000000 g       .ram3_init	00000000 __ram3_init__
08000740 g     F .text	00000006 .hidden _readt.lto_priv.46
080002ba  w      .text	00000000 Vector104
080002ba  w      .text	00000000 Vector184
080002ba  w      .text	00000000 Vector10C
20000000 g       .rodata	00000000 __ram0_start__
080002e4 g       .text	00000000 _port_exit_from_isr
20000000 g       .ram1_init	00000000 __ram1_init__
080001e0 g       .text	00000000 __init_array_start
08002a58 g       *ABS*	00000000 _textdata_start
080002ba  w      .text	00000000 Vector14C
40024000 g       .rodata	00000000 __ram5_start__
080002ba  w      .text	00000000 BusFault_Handler
080002ba  w      .text	00000000 Vector50
20000ef8 g     O .bss	00000078 .hidden ch
08001290 g     F .text	00000034 .hidden adc_lld_stop_conversion
080002ba  w      .text	00000000 Vector1C8
2001c000 g       .ram2	00000000 __ram2_free__
080002ba  w      .text	00000000 Vector194
080002ba  w      .text	00000000 Vector1DC
08000fc0 g     F .text	0000002c Vector154
10000000 g       .ram4	00000000 __ram4_free__
20020000 g       *ABS*	00000000 __ram0_end__
20000000 g       .mstack	00000000 __main_stack_base__
080002ba  w      .text	00000000 Vector44
080002ba  w      .text	00000000 Vector28
080002ba  w      .text	00000000 VectorB8
00000400 g       *ABS*	00000000 __main_stack_size__
08001110 g     F .text	0000002c VectorFC
00000000 g       .ram7	00000000 __ram7_noinit__
20000800 g       .pstack	00000000 __process_stack_end__
080002ba  w      .text	00000000 Vector34
080009d0 g     F .text	0000027c __early_init
08001080 g     F .text	0000002c Vector128
00000000 g       .rodata	00000000 __ram3_start__
080002ba  w      .text	00000000 VectorA4
00000400 g       *ABS*	00000000 __process_stack_size__
080002ba  w      .text	00000000 Vector20
080002ba  w      .text	00000000 Vector18C
080002ba  w      .text	00000000 Vector174


