Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Tue Nov  3 14:46:44 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.155        0.000                      0                  446        0.020        0.000                      0                  446        2.792        0.000                       0                   247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 20.000}       40.000          25.000          
  clk_out1_video_pll  {0.000 3.365}        6.731           148.571         
  clk_out2_video_pll  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                10.000        0.000                       0                     2  
  clk_out1_video_pll        4.155        0.000                      0                  262        0.020        0.000                      0                  262        2.792        0.000                       0                   132  
  clk_out2_video_pll        8.138        0.000                      0                  184        0.028        0.000                      0                  184        4.725        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         40.000      38.501     BUFGCE_HDIO_X3Y1  BUFG_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         40.000      38.750     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.281ns (57.086%)  route 0.963ns (42.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 10.954 - 6.731 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 1.061ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.967ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         2.066     4.333    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.397 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.586    osd_display_m0/q[0]
    SLICE_X13Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.765 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.811    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X13Y110        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.849 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.728     6.577    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X14Y123        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.795    10.954    osd_display_m0/clk_out1
    SLICE_X14Y123        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica/C
                         clock pessimism             -0.067    10.887    
                         clock uncertainty           -0.083    10.804    
    SLICE_X14Y123        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    10.732    osd_display_m0/v_data_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.281ns (57.086%)  route 0.963ns (42.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 10.954 - 6.731 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 1.061ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.967ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         2.066     4.333    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.397 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.586    osd_display_m0/q[0]
    SLICE_X13Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.765 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.811    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X13Y110        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.849 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.728     6.577    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X14Y123        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.795    10.954    osd_display_m0/clk_out1
    SLICE_X14Y123        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_2/C
                         clock pessimism             -0.067    10.887    
                         clock uncertainty           -0.083    10.804    
    SLICE_X14Y123        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072    10.732    osd_display_m0/v_data_reg[15]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_5/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.281ns (57.086%)  route 0.963ns (42.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 10.954 - 6.731 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 1.061ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.967ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         2.066     4.333    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.397 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.586    osd_display_m0/q[0]
    SLICE_X13Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.765 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.811    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X13Y110        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.849 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.728     6.577    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X14Y123        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.795    10.954    osd_display_m0/clk_out1
    SLICE_X14Y123        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_5/C
                         clock pessimism             -0.067    10.887    
                         clock uncertainty           -0.083    10.804    
    SLICE_X14Y123        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072    10.732    osd_display_m0/v_data_reg[15]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_6/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.281ns (57.086%)  route 0.963ns (42.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 10.954 - 6.731 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 1.061ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.967ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         2.066     4.333    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.397 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.586    osd_display_m0/q[0]
    SLICE_X13Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.765 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.811    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X13Y110        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.849 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.728     6.577    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X14Y123        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.795    10.954    osd_display_m0/clk_out1
    SLICE_X14Y123        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_6/C
                         clock pessimism             -0.067    10.887    
                         clock uncertainty           -0.083    10.804    
    SLICE_X14Y123        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072    10.732    osd_display_m0/v_data_reg[15]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.281ns (57.136%)  route 0.961ns (42.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 10.954 - 6.731 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 1.061ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.967ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         2.066     4.333    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.397 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.586    osd_display_m0/q[0]
    SLICE_X13Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.765 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.811    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X13Y110        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.849 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.726     6.575    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X14Y123        FDSE                                         r  osd_display_m0/v_data_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.795    10.954    osd_display_m0/clk_out1
    SLICE_X14Y123        FDSE                                         r  osd_display_m0/v_data_reg[23]/C
                         clock pessimism             -0.067    10.887    
                         clock uncertainty           -0.083    10.804    
    SLICE_X14Y123        FDSE (Setup_EFF_SLICEM_C_S)
                                                     -0.072    10.732    osd_display_m0/v_data_reg[23]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_3/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.281ns (57.136%)  route 0.961ns (42.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 10.954 - 6.731 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 1.061ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.967ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         2.066     4.333    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.397 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.586    osd_display_m0/q[0]
    SLICE_X13Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.765 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.811    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X13Y110        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.849 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.726     6.575    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X14Y123        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_3/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.795    10.954    osd_display_m0/clk_out1
    SLICE_X14Y123        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_3/C
                         clock pessimism             -0.067    10.887    
                         clock uncertainty           -0.083    10.804    
    SLICE_X14Y123        FDSE (Setup_EFF2_SLICEM_C_S)
                                                     -0.072    10.732    osd_display_m0/v_data_reg[23]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_4/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.281ns (57.136%)  route 0.961ns (42.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 10.954 - 6.731 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 1.061ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.967ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         2.066     4.333    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.397 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.586    osd_display_m0/q[0]
    SLICE_X13Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.765 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.811    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X13Y110        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.849 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.726     6.575    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X14Y123        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_4/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.795    10.954    osd_display_m0/clk_out1
    SLICE_X14Y123        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_4/C
                         clock pessimism             -0.067    10.887    
                         clock uncertainty           -0.083    10.804    
    SLICE_X14Y123        FDSE (Setup_FFF_SLICEM_C_S)
                                                     -0.072    10.732    osd_display_m0/v_data_reg[23]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_5/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.281ns (57.136%)  route 0.961ns (42.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 10.954 - 6.731 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 1.061ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.967ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         2.066     4.333    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.397 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.586    osd_display_m0/q[0]
    SLICE_X13Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.765 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.811    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X13Y110        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.849 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.726     6.575    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X14Y123        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_5/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.795    10.954    osd_display_m0/clk_out1
    SLICE_X14Y123        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_5/C
                         clock pessimism             -0.067    10.887    
                         clock uncertainty           -0.083    10.804    
    SLICE_X14Y123        FDSE (Setup_FFF2_SLICEM_C_S)
                                                     -0.072    10.732    osd_display_m0/v_data_reg[23]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_6/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.281ns (57.136%)  route 0.961ns (42.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 10.954 - 6.731 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 1.061ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.967ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         2.066     4.333    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.397 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.586    osd_display_m0/q[0]
    SLICE_X13Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.765 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.811    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X13Y110        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.849 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.726     6.575    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X14Y123        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_6/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.795    10.954    osd_display_m0/clk_out1
    SLICE_X14Y123        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_6/C
                         clock pessimism             -0.067    10.887    
                         clock uncertainty           -0.083    10.804    
    SLICE_X14Y123        FDSE (Setup_GFF_SLICEM_C_S)
                                                     -0.072    10.732    osd_display_m0/v_data_reg[23]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/v_data_reg[23]_lopt_replica_7/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_video_pll rise@6.731ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.281ns (57.136%)  route 0.961ns (42.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 10.954 - 6.731 ) 
    Source Clock Delay      (SCD):    4.333ns
    Clock Pessimism Removal (CPR):    -0.067ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 1.061ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.967ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         2.066     4.333    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y44         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.397 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.586    osd_display_m0/q[0]
    SLICE_X13Y110        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.765 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.811    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X13Y110        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.849 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.726     6.575    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X14Y123        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_7/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.731     6.731 r  
    AB11                                              0.000     6.731 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.731    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827     7.557 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.557    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.557 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.732    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.756 r  BUFG_inst/O
                         net (fo=1, routed)           0.508     8.264    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     8.908 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     9.135    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.159 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.795    10.954    osd_display_m0/clk_out1
    SLICE_X14Y123        FDSE                                         r  osd_display_m0/v_data_reg[23]_lopt_replica_7/C
                         clock pessimism             -0.067    10.887    
                         clock uncertainty           -0.083    10.804    
    SLICE_X14Y123        FDSE (Setup_GFF2_SLICEM_C_S)
                                                     -0.072    10.732    osd_display_m0/v_data_reg[23]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  4.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 hdmi_color_bar/vs_reg_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/vs_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      0.996ns (routing 0.533ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.591ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         0.996     2.589    hdmi_color_bar/clk_out1
    SLICE_X11Y108        FDRE                                         r  hdmi_color_bar/vs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.628 r  hdmi_color_bar/vs_reg_d0_reg/Q
                         net (fo=1, routed)           0.034     2.662    osd_display_m0/timing_gen_xy_m0/vs_reg_d0
    SLICE_X11Y108        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/vs_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.126     2.514    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X11Y108        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/vs_d0_reg/C
                         clock pessimism              0.080     2.595    
    SLICE_X11Y108        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.642    osd_display_m0/timing_gen_xy_m0/vs_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/y_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/y_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Net Delay (Source):      0.994ns (routing 0.533ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.591ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         0.994     2.587    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X10Y110        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.626 r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[3]/Q
                         net (fo=5, routed)           0.029     2.655    osd_display_m0/timing_gen_xy_m0/pos_y[3]
    SLICE_X10Y110        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     2.675 r  osd_display_m0/timing_gen_xy_m0/y_cnt[4]_i_1/O
                         net (fo=1, routed)           0.006     2.681    osd_display_m0/timing_gen_xy_m0/y_cnt[4]_i_1_n_0
    SLICE_X10Y110        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.123     2.511    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X10Y110        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[4]/C
                         clock pessimism              0.081     2.593    
    SLICE_X10Y110        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.640    osd_display_m0/timing_gen_xy_m0/y_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/x_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/x_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      0.987ns (routing 0.533ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.591ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         0.987     2.580    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X11Y109        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.619 r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[1]/Q
                         net (fo=7, routed)           0.027     2.646    osd_display_m0/timing_gen_xy_m0/pos_x[1]
    SLICE_X11Y109        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     2.660 r  osd_display_m0/timing_gen_xy_m0/x_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     2.676    osd_display_m0/timing_gen_xy_m0/x_cnt[1]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.114     2.502    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X11Y109        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[1]/C
                         clock pessimism              0.083     2.586    
    SLICE_X11Y109        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.632    osd_display_m0/timing_gen_xy_m0/x_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      0.986ns (routing 0.533ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.591ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         0.986     2.579    hdmi_color_bar/clk_out1
    SLICE_X13Y105        FDRE                                         r  hdmi_color_bar/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.618 r  hdmi_color_bar/v_cnt_reg[9]/Q
                         net (fo=4, routed)           0.027     2.645    hdmi_color_bar/v_cnt[9]
    SLICE_X13Y105        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     2.660 r  hdmi_color_bar/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.015     2.675    hdmi_color_bar/v_cnt[9]_i_1_n_0
    SLICE_X13Y105        FDRE                                         r  hdmi_color_bar/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.113     2.501    hdmi_color_bar/clk_out1
    SLICE_X13Y105        FDRE                                         r  hdmi_color_bar/v_cnt_reg[9]/C
                         clock pessimism              0.083     2.585    
    SLICE_X13Y105        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.631    hdmi_color_bar/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.039ns (24.074%)  route 0.123ns (75.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    -0.122ns
  Clock Net Delay (Source):      0.991ns (routing 0.533ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.591ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         0.991     2.584    osd_display_m0/clk_out1
    SLICE_X12Y114        FDRE                                         r  osd_display_m0/osd_ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.623 r  osd_display_m0/osd_ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.123     2.746    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y44         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.184     2.572    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y44         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.122     2.694    
    RAMB18_X1Y44         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[10])
                                                      0.006     2.700    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/y_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/y_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      0.988ns (routing 0.533ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.591ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         0.988     2.581    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X10Y111        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.620 r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[10]/Q
                         net (fo=3, routed)           0.028     2.648    osd_display_m0/timing_gen_xy_m0/pos_y[10]
    SLICE_X10Y111        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.662 r  osd_display_m0/timing_gen_xy_m0/y_cnt[10]_i_2/O
                         net (fo=1, routed)           0.017     2.679    osd_display_m0/timing_gen_xy_m0/y_cnt[10]_i_2_n_0
    SLICE_X10Y111        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.115     2.503    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X10Y111        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[10]/C
                         clock pessimism              0.083     2.587    
    SLICE_X10Y111        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.633    osd_display_m0/timing_gen_xy_m0/y_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.059ns (58.416%)  route 0.042ns (41.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    -0.082ns
  Clock Net Delay (Source):      0.985ns (routing 0.533ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.591ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         0.985     2.578    hdmi_color_bar/clk_out1
    SLICE_X11Y106        FDRE                                         r  hdmi_color_bar/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.617 r  hdmi_color_bar/h_cnt_reg[1]/Q
                         net (fo=13, routed)          0.036     2.653    hdmi_color_bar/h_cnt[1]
    SLICE_X11Y106        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     2.673 r  hdmi_color_bar/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     2.679    hdmi_color_bar/h_cnt[2]_i_1_n_0
    SLICE_X11Y106        FDRE                                         r  hdmi_color_bar/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.113     2.501    hdmi_color_bar/clk_out1
    SLICE_X11Y106        FDRE                                         r  hdmi_color_bar/h_cnt_reg[2]/C
                         clock pessimism              0.082     2.584    
    SLICE_X11Y106        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.631    hdmi_color_bar/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi_color_bar/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.054ns (53.465%)  route 0.047ns (46.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      0.987ns (routing 0.533ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.591ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         0.987     2.580    hdmi_color_bar/clk_out1
    SLICE_X13Y106        FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.619 r  hdmi_color_bar/v_cnt_reg[5]/Q
                         net (fo=8, routed)           0.032     2.651    hdmi_color_bar/v_cnt[5]
    SLICE_X13Y106        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     2.666 r  hdmi_color_bar/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.015     2.681    hdmi_color_bar/v_cnt[5]_i_1_n_0
    SLICE_X13Y106        FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.114     2.502    hdmi_color_bar/clk_out1
    SLICE_X13Y106        FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/C
                         clock pessimism              0.083     2.586    
    SLICE_X13Y106        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.632    hdmi_color_bar/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 hdmi_color_bar/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            hdmi_color_bar/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.961%)  route 0.049ns (48.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      0.987ns (routing 0.533ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.591ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         0.987     2.580    hdmi_color_bar/clk_out1
    SLICE_X10Y107        FDRE                                         r  hdmi_color_bar/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.619 r  hdmi_color_bar/h_cnt_reg[8]/Q
                         net (fo=11, routed)          0.033     2.652    hdmi_color_bar/h_cnt[8]
    SLICE_X10Y107        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.666 r  hdmi_color_bar/h_cnt[10]_i_1/O
                         net (fo=1, routed)           0.016     2.682    hdmi_color_bar/h_cnt_1[10]
    SLICE_X10Y107        FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.114     2.502    hdmi_color_bar/clk_out1
    SLICE_X10Y107        FDRE                                         r  hdmi_color_bar/h_cnt_reg[10]/C
                         clock pessimism              0.083     2.586    
    SLICE_X10Y107        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.632    hdmi_color_bar/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/y_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/y_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.223%)  route 0.042ns (40.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    -0.082ns
  Clock Net Delay (Source):      0.991ns (routing 0.533ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.591ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         0.991     2.584    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X10Y111        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.623 r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[11]/Q
                         net (fo=2, routed)           0.026     2.649    osd_display_m0/timing_gen_xy_m0/pos_y[11]
    SLICE_X10Y111        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     2.671 r  osd_display_m0/timing_gen_xy_m0/y_cnt[11]_i_2/O
                         net (fo=1, routed)           0.016     2.687    osd_display_m0/timing_gen_xy_m0/p_0_in[11]
    SLICE_X10Y111        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=131, routed)         1.119     2.507    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X10Y111        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/y_cnt_reg[11]/C
                         clock pessimism              0.082     2.590    
    SLICE_X10Y111        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.636    osd_display_m0/timing_gen_xy_m0/y_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         6.731       5.181      RAMB18_X1Y44   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         6.731       5.181      RAMB18_X1Y44   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         6.731       5.232      BUFGCE_X0Y8    video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.731       5.481      MMCM_X0Y0      video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.146         6.731       5.585      SLICE_X14Y104  osd_display_m0/timing_gen_xy_m0/hs_d0_reg_srl2/CLK
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X10Y108  hdmi_color_bar/active_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X11Y108  hdmi_color_bar/active_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X11Y108  hdmi_color_bar/active_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X11Y107  hdmi_color_bar/active_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.731       6.181      SLICE_X11Y107  hdmi_color_bar/active_x_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         3.365       2.792      SLICE_X14Y104  osd_display_m0/timing_gen_xy_m0/hs_d0_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         3.365       2.792      SLICE_X14Y104  osd_display_m0/timing_gen_xy_m0/hs_d0_reg_srl2/CLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         3.365       2.822      RAMB18_X1Y44   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.543         3.365       2.822      RAMB18_X1Y44   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         3.365       2.822      RAMB18_X1Y44   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.543         3.365       2.822      RAMB18_X1Y44   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X11Y107  hdmi_color_bar/active_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X11Y107  hdmi_color_bar/active_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X11Y107  hdmi_color_bar/active_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X11Y107  hdmi_color_bar/active_x_reg[8]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         3.365       2.792      SLICE_X14Y104  osd_display_m0/timing_gen_xy_m0/hs_d0_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         3.365       2.792      SLICE_X14Y104  osd_display_m0/timing_gen_xy_m0/hs_d0_reg_srl2/CLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.543         3.365       2.822      RAMB18_X1Y44   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.543         3.365       2.822      RAMB18_X1Y44   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         3.365       2.822      RAMB18_X1Y44   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         3.365       2.822      RAMB18_X1Y44   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y108  hdmi_color_bar/active_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X10Y108  hdmi_color_bar/active_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X11Y108  hdmi_color_bar/active_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.365       3.090      SLICE_X11Y108  hdmi_color_bar/active_x_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.458ns (25.964%)  route 1.306ns (74.036%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 14.057 - 10.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.916ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.836ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.842     4.114    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y114        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     4.210 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/Q
                         net (fo=12, routed)          0.574     4.784    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg_n_0
    SLICE_X14Y113        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     4.904 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_3/O
                         net (fo=10, routed)          0.368     5.272    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_3_n_0
    SLICE_X11Y113        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     5.451 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_i_3/O
                         net (fo=1, routed)           0.305     5.756    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_i_3_n_0
    SLICE_X13Y113        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063     5.819 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_i_1/O
                         net (fo=1, routed)           0.059     5.878    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_i_1_n_0
    SLICE_X13Y113        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.623    14.057    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y113        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                         clock pessimism              0.020    14.077    
                         clock uncertainty           -0.087    13.989    
    SLICE_X13Y113        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    14.016    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg
  -------------------------------------------------------------------
                         required time                         14.016    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                  8.138    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.464ns (29.498%)  route 1.109ns (70.502%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 14.055 - 10.000 ) 
    Source Clock Delay      (SCD):    4.114ns
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 0.916ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.836ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.842     4.114    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y114        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     4.210 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/Q
                         net (fo=12, routed)          0.574     4.784    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg_n_0
    SLICE_X14Y113        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     4.904 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_3/O
                         net (fo=10, routed)          0.421     5.325    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_3_n_0
    SLICE_X12Y115        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     5.425 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_i_2/O
                         net (fo=1, routed)           0.055     5.480    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_i_2_n_0
    SLICE_X12Y115        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     5.628 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_i_1/O
                         net (fo=1, routed)           0.059     5.687    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_i_1_n_0
    SLICE_X12Y115        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.621    14.055    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y115        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                         clock pessimism             -0.043    14.012    
                         clock uncertainty           -0.087    13.925    
    SLICE_X12Y115        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    13.952    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.271ns (18.249%)  route 1.214ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 14.048 - 10.000 ) 
    Source Clock Delay      (SCD):    4.118ns
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.916ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.836ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.846     4.118    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X14Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.213 r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/Q
                         net (fo=12, routed)          0.635     4.848    i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg_n_0
    SLICE_X14Y113        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.176     5.024 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_1/O
                         net (fo=11, routed)          0.579     5.603    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt
    SLICE_X15Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.614    14.048    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X15Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/C
                         clock pessimism             -0.043    14.005    
                         clock uncertainty           -0.087    13.918    
    SLICE_X15Y110        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    13.875    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.271ns (18.249%)  route 1.214ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 14.048 - 10.000 ) 
    Source Clock Delay      (SCD):    4.118ns
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.916ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.836ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.846     4.118    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X14Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.213 r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/Q
                         net (fo=12, routed)          0.635     4.848    i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg_n_0
    SLICE_X14Y113        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.176     5.024 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_1/O
                         net (fo=11, routed)          0.579     5.603    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt
    SLICE_X15Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.614    14.048    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X15Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]/C
                         clock pessimism             -0.043    14.005    
                         clock uncertainty           -0.087    13.918    
    SLICE_X15Y110        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043    13.875    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.271ns (18.237%)  route 1.215ns (81.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 14.048 - 10.000 ) 
    Source Clock Delay      (SCD):    4.118ns
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.916ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.836ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.846     4.118    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X14Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.213 r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/Q
                         net (fo=12, routed)          0.635     4.848    i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg_n_0
    SLICE_X14Y113        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.176     5.024 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_1/O
                         net (fo=11, routed)          0.580     5.604    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt
    SLICE_X15Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.614    14.048    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X15Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[3]/C
                         clock pessimism             -0.043    14.005    
                         clock uncertainty           -0.087    13.918    
    SLICE_X15Y110        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042    13.876    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.271ns (18.249%)  route 1.214ns (81.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 14.048 - 10.000 ) 
    Source Clock Delay      (SCD):    4.118ns
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.916ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.836ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.846     4.118    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X14Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.213 r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/Q
                         net (fo=12, routed)          0.635     4.848    i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg_n_0
    SLICE_X14Y113        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.176     5.024 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_1/O
                         net (fo=11, routed)          0.579     5.603    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt
    SLICE_X15Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.614    14.048    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X15Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[4]/C
                         clock pessimism             -0.043    14.005    
                         clock uncertainty           -0.087    13.918    
    SLICE_X15Y110        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043    13.875    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.271ns (18.237%)  route 1.215ns (81.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 14.048 - 10.000 ) 
    Source Clock Delay      (SCD):    4.118ns
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.916ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.836ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.846     4.118    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X14Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.213 r  i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg/Q
                         net (fo=12, routed)          0.635     4.848    i2c_config_m0/i2c_master_top_m0/byte_controller/ld_reg_n_0
    SLICE_X14Y113        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.176     5.024 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_1/O
                         net (fo=11, routed)          0.580     5.604    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt
    SLICE_X15Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.614    14.048    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X15Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]/C
                         clock pessimism             -0.043    14.005    
                         clock uncertainty           -0.087    13.918    
    SLICE_X15Y110        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.042    13.876    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.276ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.408ns (27.038%)  route 1.101ns (72.962%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.062ns = ( 14.062 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.916ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.836ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.832     4.104    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y116        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.199 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/Q
                         net (fo=6, routed)           0.312     4.511    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]
    SLICE_X16Y116        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     4.611 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2/O
                         net (fo=6, routed)           0.218     4.829    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2_n_0
    SLICE_X16Y117        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.174     5.003 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=3, routed)           0.115     5.118    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X16Y117        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     5.157 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_1/O
                         net (fo=13, routed)          0.456     5.613    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X13Y115        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.628    14.062    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y115        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/C
                         clock pessimism             -0.043    14.019    
                         clock uncertainty           -0.087    13.932    
    SLICE_X13Y115        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    13.889    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]
  -------------------------------------------------------------------
                         required time                         13.889    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                  8.276    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.408ns (28.138%)  route 1.042ns (71.862%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 14.057 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.916ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.836ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.832     4.104    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y116        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.199 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/Q
                         net (fo=6, routed)           0.312     4.511    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]
    SLICE_X16Y116        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     4.611 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2/O
                         net (fo=6, routed)           0.218     4.829    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2_n_0
    SLICE_X16Y117        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.174     5.003 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=3, routed)           0.115     5.118    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X16Y117        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     5.157 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_1/O
                         net (fo=13, routed)          0.397     5.554    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X14Y117        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.623    14.057    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X14Y117        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                         clock pessimism             -0.043    14.014    
                         clock uncertainty           -0.087    13.927    
    SLICE_X14Y117        FDSE (Setup_DFF_SLICEM_C_CE)
                                                     -0.043    13.884    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -5.554    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_video_pll rise@10.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.408ns (28.138%)  route 1.042ns (71.862%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 14.057 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.916ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.836ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.832     4.104    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y116        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     4.199 f  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/Q
                         net (fo=6, routed)           0.312     4.511    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]
    SLICE_X16Y116        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     4.611 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2/O
                         net (fo=6, routed)           0.218     4.829    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[6]_i_2_n_0
    SLICE_X16Y117        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.174     5.003 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=3, routed)           0.115     5.118    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X16Y117        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     5.157 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_1/O
                         net (fo=13, routed)          0.397     5.554    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X14Y117        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    10.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    11.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    11.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    11.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    12.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.623    14.057    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X14Y117        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
                         clock pessimism             -0.043    14.014    
                         clock uncertainty           -0.087    13.927    
    SLICE_X14Y117        FDSE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    13.884    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         13.884    
                         arrival time                          -5.554    
  -------------------------------------------------------------------
                         slack                                  8.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.052ns (42.623%)  route 0.070ns (57.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Net Delay (Source):      0.926ns (routing 0.461ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.512ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.926     2.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X14Y117        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.560 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg[0]/Q
                         net (fo=2, routed)           0.054     2.614    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_reg_n_0_[0]
    SLICE_X13Y117        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.628 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_i_1/O
                         net (fo=1, routed)           0.016     2.644    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_i_1_n_0
    SLICE_X13Y117        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.048     2.440    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X13Y117        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg/C
                         clock pessimism              0.129     2.570    
    SLICE_X13Y117        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.616    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_reg
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.060ns (64.516%)  route 0.033ns (35.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Net Delay (Source):      0.928ns (routing 0.461ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.512ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.928     2.524    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X14Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.563 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[6]/Q
                         net (fo=1, routed)           0.027     2.590    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[6]
    SLICE_X14Y110        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.021     2.611 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]_i_1/O
                         net (fo=1, routed)           0.006     2.617    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[7]_i_1_n_0
    SLICE_X14Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.049     2.441    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X14Y110        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]/C
                         clock pessimism              0.088     2.530    
    SLICE_X14Y110        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.577    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (63.830%)  route 0.034ns (36.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.527ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Net Delay (Source):      0.931ns (routing 0.461ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.512ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.931     2.527    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y118        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.566 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/Q
                         net (fo=5, routed)           0.027     2.593    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[0]
    SLICE_X12Y118        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     2.614 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1/O
                         net (fo=1, routed)           0.007     2.621    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.051     2.443    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y118        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism              0.089     2.533    
    SLICE_X12Y118        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.580    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      0.926ns (routing 0.461ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.512ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.926     2.522    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X14Y117        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.561 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/Q
                         net (fo=2, routed)           0.056     2.617    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_0_in__1[1]
    SLICE_X14Y117        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.048     2.440    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X14Y117        FDSE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
                         clock pessimism              0.087     2.528    
    SLICE_X14Y117        FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.574    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/stop_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.054ns (40.000%)  route 0.081ns (60.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Net Delay (Source):      0.930ns (routing 0.461ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.512ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.930     2.526    i2c_config_m0/i2c_master_top_m0/clk_out2
    SLICE_X13Y112        FDCE                                         r  i2c_config_m0/i2c_master_top_m0/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.565 r  i2c_config_m0/i2c_master_top_m0/stop_reg/Q
                         net (fo=6, routed)           0.060     2.625    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[1]
    SLICE_X14Y112        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.640 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[1]_i_1/O
                         net (fo=1, routed)           0.021     2.661    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller_n_10
    SLICE_X14Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.049     2.441    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X14Y112        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]/C
                         clock pessimism              0.129     2.571    
    SLICE_X14Y112        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.617    i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i2c_config_m0/lut_index_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/lut_index_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Net Delay (Source):      0.921ns (routing 0.461ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.512ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.921     2.517    i2c_config_m0/clk_out2
    SLICE_X17Y114        FDCE                                         r  i2c_config_m0/lut_index_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y114        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.556 r  i2c_config_m0/lut_index_reg[9]/Q
                         net (fo=2, routed)           0.027     2.583    i2c_config_m0/lut_index_reg_n_0_[9]
    SLICE_X17Y114        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     2.598 r  i2c_config_m0/lut_index[9]_i_2/O
                         net (fo=1, routed)           0.015     2.613    i2c_config_m0/lut_index[9]_i_2_n_0
    SLICE_X17Y114        FDCE                                         r  i2c_config_m0/lut_index_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.041     2.433    i2c_config_m0/clk_out2
    SLICE_X17Y114        FDCE                                         r  i2c_config_m0/lut_index_reg[9]/C
                         clock pessimism              0.089     2.523    
    SLICE_X17Y114        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.569    i2c_config_m0/lut_index_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Net Delay (Source):      0.920ns (routing 0.461ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.512ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.920     2.516    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y117        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y117        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.555 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[7]/Q
                         net (fo=5, routed)           0.031     2.586    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]
    SLICE_X16Y117        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.021     2.607 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_1/O
                         net (fo=1, routed)           0.006     2.613    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[8]_i_1_n_0
    SLICE_X16Y117        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.040     2.432    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y117        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[8]/C
                         clock pessimism              0.089     2.522    
    SLICE_X16Y117        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.569    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Net Delay (Source):      0.924ns (routing 0.461ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.512ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.924     2.520    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X14Y109        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y109        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.559 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[1]/Q
                         net (fo=4, routed)           0.031     2.590    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg_n_0_[1]
    SLICE_X14Y109        LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.021     2.611 r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_2/O
                         net (fo=1, routed)           0.006     2.617    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt[2]_i_2_n_0
    SLICE_X14Y109        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.045     2.437    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out2
    SLICE_X14Y109        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]/C
                         clock pessimism              0.088     2.526    
    SLICE_X14Y109        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.573    i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      0.937ns (routing 0.461ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.512ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.937     2.533    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y116        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.572 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/Q
                         net (fo=7, routed)           0.029     2.601    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[4]
    SLICE_X12Y116        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     2.615 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_2/O
                         net (fo=1, routed)           0.016     2.631    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_2_n_0
    SLICE_X12Y116        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.059     2.451    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X12Y116        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
                         clock pessimism              0.087     2.539    
    SLICE_X12Y116        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.585    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_video_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.060ns (60.000%)  route 0.040ns (40.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Net Delay (Source):      0.920ns (routing 0.461ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.512ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         0.920     2.516    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y116        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.555 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/Q
                         net (fo=7, routed)           0.034     2.589    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[0]
    SLICE_X16Y116        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.021     2.610 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.006     2.616    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[1]_i_1_n_0
    SLICE_X16Y116        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=111, routed)         1.040     2.432    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_out2
    SLICE_X16Y116        FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]/C
                         clock pessimism              0.089     2.522    
    SLICE_X16Y116        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.569    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y14   video_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         10.000      8.750      MMCM_X0Y0      video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            0.550         10.000      9.450      SLICE_X12Y118  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X11Y117  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X11Y116  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X11Y116  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X12Y116  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X11Y117  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
Min Period        n/a     FDSE/C              n/a            0.550         10.000      9.450      SLICE_X12Y118  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X12Y118  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y117  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X16Y117  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X16Y117  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X16Y116  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X16Y116  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X16Y116  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X16Y116  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X15Y112  i2c_config_m0/i2c_write_req_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         5.000       4.725      SLICE_X15Y111  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X13Y114  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y117  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X12Y117  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X12Y118  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X12Y118  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y117  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y117  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y116  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y116  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y116  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X11Y116  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C



