Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug 25 18:38:31 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.083        0.000                      0                 2532        0.019        0.000                      0                 2532        2.000        0.000                       0                  1294  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
clk_in                           {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            12.431        0.000                      0                 2321        0.019        0.000                      0                 2321        9.020        0.000                       0                  1150  
clk_in                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1       46.942        0.000                      0                  211        0.162        0.000                      0                  211       49.500        0.000                       0                   140  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_1        9.083        0.000                      0                  127        1.418        0.000                      0                  127  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.431ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 1.040ns (15.214%)  route 5.796ns (84.786%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y51          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDSE (Prop_fdse_C_Q)         0.518     3.497 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/Q
                         net (fo=5, routed)           0.912     4.409    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2__0/O
                         net (fo=2, routed)           0.972     5.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__3
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.630 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           1.601     7.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     7.355 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           1.479     8.833    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
    SLICE_X8Y45          LUT5 (Prop_lut5_I1_O)        0.150     8.983 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[2]_i_1__0/O
                         net (fo=3, routed)           0.831     9.815    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[2]_i_1__0_n_0
    SLICE_X6Y45          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.506    22.698    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X6Y45          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/C
                         clock pessimism              0.116    22.814    
                         clock uncertainty           -0.302    22.512    
    SLICE_X6Y45          FDSE (Setup_fdse_C_D)       -0.267    22.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                 12.431    

Slack (MET) :             12.558ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.040ns (15.507%)  route 5.667ns (84.493%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y51          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDSE (Prop_fdse_C_Q)         0.518     3.497 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/Q
                         net (fo=5, routed)           0.912     4.409    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2__0/O
                         net (fo=2, routed)           0.972     5.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__3
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.630 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           1.601     7.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     7.355 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           1.479     8.833    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
    SLICE_X8Y45          LUT5 (Prop_lut5_I1_O)        0.150     8.983 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[2]_i_1__0/O
                         net (fo=3, routed)           0.702     9.686    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[2]_i_1__0_n_0
    SLICE_X6Y45          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.506    22.698    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X6Y45          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/C
                         clock pessimism              0.116    22.814    
                         clock uncertainty           -0.302    22.512    
    SLICE_X6Y45          FDSE (Setup_fdse_C_D)       -0.269    22.243    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         22.243    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 12.558    

Slack (MET) :             12.571ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 1.014ns (14.786%)  route 5.844ns (85.214%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y51          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDSE (Prop_fdse_C_Q)         0.518     3.497 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/Q
                         net (fo=5, routed)           0.912     4.409    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2__0/O
                         net (fo=2, routed)           0.972     5.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__3
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.630 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           1.601     7.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     7.355 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           1.242     8.597    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X8Y50          LUT4 (Prop_lut4_I2_O)        0.124     8.721 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__2/O
                         net (fo=5, routed)           1.116     9.837    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1__2_n_0
    SLICE_X9Y46          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.507    22.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X9Y46          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__1/C
                         clock pessimism              0.116    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X9Y46          FDSE (Setup_fdse_C_D)       -0.105    22.408    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         22.408    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                 12.571    

Slack (MET) :             12.680ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.014ns (14.913%)  route 5.786ns (85.087%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y51          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDSE (Prop_fdse_C_Q)         0.518     3.497 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/Q
                         net (fo=5, routed)           0.912     4.409    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2__0/O
                         net (fo=2, routed)           0.972     5.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__3
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.630 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           1.601     7.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     7.355 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           1.479     8.833    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
    SLICE_X8Y45          LUT4 (Prop_lut4_I1_O)        0.124     8.957 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__1/O
                         net (fo=3, routed)           0.821     9.779    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__1_n_0
    SLICE_X6Y45          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.506    22.698    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X6Y45          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/C
                         clock pessimism              0.116    22.814    
                         clock uncertainty           -0.302    22.512    
    SLICE_X6Y45          FDSE (Setup_fdse_C_D)       -0.054    22.458    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         22.458    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                 12.680    

Slack (MET) :             12.681ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 1.014ns (14.930%)  route 5.778ns (85.070%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y51          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDSE (Prop_fdse_C_Q)         0.518     3.497 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/Q
                         net (fo=5, routed)           0.912     4.409    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2__0/O
                         net (fo=2, routed)           0.972     5.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__3
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.630 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           1.601     7.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     7.355 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           1.479     8.833    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
    SLICE_X8Y45          LUT4 (Prop_lut4_I1_O)        0.124     8.957 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__1/O
                         net (fo=3, routed)           0.813     9.771    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__1_n_0
    SLICE_X6Y45          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.506    22.698    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X6Y45          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep/C
                         clock pessimism              0.116    22.814    
                         clock uncertainty           -0.302    22.512    
    SLICE_X6Y45          FDSE (Setup_fdse_C_D)       -0.061    22.451    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         22.451    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                 12.681    

Slack (MET) :             12.682ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.006ns (15.264%)  route 5.585ns (84.736%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y51          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDSE (Prop_fdse_C_Q)         0.518     3.497 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/Q
                         net (fo=5, routed)           0.912     4.409    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2__0/O
                         net (fo=2, routed)           0.972     5.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__3
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.630 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           1.601     7.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     7.355 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           1.242     8.597    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X8Y50          LUT5 (Prop_lut5_I4_O)        0.116     8.713 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=5, routed)           0.857     9.570    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X6Y49          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.507    22.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y49          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
                         clock pessimism              0.116    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X6Y49          FDSE (Setup_fdse_C_D)       -0.262    22.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
  -------------------------------------------------------------------
                         required time                         22.251    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                 12.682    

Slack (MET) :             12.684ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.006ns (15.271%)  route 5.582ns (84.729%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y51          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDSE (Prop_fdse_C_Q)         0.518     3.497 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/Q
                         net (fo=5, routed)           0.912     4.409    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2__0/O
                         net (fo=2, routed)           0.972     5.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__3
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.630 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           1.601     7.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     7.355 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           1.242     8.597    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X8Y50          LUT5 (Prop_lut5_I4_O)        0.116     8.713 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1/O
                         net (fo=5, routed)           0.854     9.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1_n_0
    SLICE_X6Y49          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.507    22.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y49          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep/C
                         clock pessimism              0.116    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X6Y49          FDSE (Setup_fdse_C_D)       -0.263    22.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         22.250    
                         arrival time                          -9.567    
  -------------------------------------------------------------------
                         slack                                 12.684    

Slack (MET) :             12.728ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.014ns (14.996%)  route 5.748ns (85.004%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y51          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDSE (Prop_fdse_C_Q)         0.518     3.497 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/Q
                         net (fo=5, routed)           0.912     4.409    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2__0/O
                         net (fo=2, routed)           0.972     5.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__3
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.630 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           1.601     7.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     7.355 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           1.227     8.581    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X8Y50          LUT6 (Prop_lut6_I4_O)        0.124     8.705 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1/O
                         net (fo=5, routed)           1.036     9.741    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0
    SLICE_X10Y45         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.507    22.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y45         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__1/C
                         clock pessimism              0.116    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X10Y45         FDSE (Setup_fdse_C_D)       -0.045    22.468    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                 12.728    

Slack (MET) :             12.737ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 1.014ns (14.979%)  route 5.756ns (85.021%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y51          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDSE (Prop_fdse_C_Q)         0.518     3.497 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/Q
                         net (fo=5, routed)           0.912     4.409    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2__0/O
                         net (fo=2, routed)           0.972     5.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__3
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.630 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           1.601     7.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     7.355 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           1.469     8.823    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/s_ready_i_reg
    SLICE_X8Y45          LUT6 (Prop_lut6_I3_O)        0.124     8.947 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1/O
                         net (fo=3, routed)           0.801     9.749    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1_n_0
    SLICE_X8Y45          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.507    22.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X8Y45          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep/C
                         clock pessimism              0.116    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X8Y45          FDSE (Setup_fdse_C_D)       -0.028    22.485    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         22.485    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                 12.737    

Slack (MET) :             12.799ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 1.014ns (15.299%)  route 5.614ns (84.701%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.671     2.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y51          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDSE (Prop_fdse_C_Q)         0.518     3.497 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3/Q
                         net (fo=5, routed)           0.912     4.409    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__3_n_0
    SLICE_X8Y51          LUT3 (Prop_lut3_I0_O)        0.124     4.533 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2__0/O
                         net (fo=2, routed)           0.972     5.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__3
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     5.630 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2/O
                         net (fo=6, routed)           1.601     7.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read_reg[4]_rep__0
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.124     7.355 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_4/O
                         net (fo=9, routed)           1.227     8.581    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/s_ready_i_reg
    SLICE_X8Y50          LUT6 (Prop_lut6_I4_O)        0.124     8.705 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1/O
                         net (fo=5, routed)           0.902     9.607    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0
    SLICE_X7Y49          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.507    22.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X7Y49          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
                         clock pessimism              0.116    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X7Y49          FDSE (Setup_fdse_C_D)       -0.108    22.405    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                         22.405    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                 12.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.231ns (58.648%)  route 0.163ns (41.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/Q
                         net (fo=1, routed)           0.163     1.217    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[55]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.103     1.320 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[55]_i_1/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[55]
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107     1.301    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.084%)  route 0.170ns (44.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y49         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].reg1_reg[6]/Q
                         net (fo=1, routed)           0.170     1.239    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg1[25]
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.284 r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.284    design_1_i/axi_gpio_data/U0/ip2bus_data[6]
    SLICE_X17Y50         FDRE                                         r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.831     1.201    design_1_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[6]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.888%)  route 0.196ns (58.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[20]/Q
                         net (fo=1, routed)           0.196     1.241    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[11]
    SLICE_X15Y50         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.831     1.201    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.046     1.218    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.128%)  route 0.217ns (53.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/Q
                         net (fo=1, routed)           0.217     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[52]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.330 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[52]_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[52]
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.196%)  route 0.277ns (62.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.277     1.347    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X8Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.835     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.293    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.040%)  route 0.226ns (57.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X16Y48         FDRE                                         r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[11]/Q
                         net (fo=1, routed)           0.226     1.295    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[20]
    SLICE_X15Y50         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.831     1.201    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.066     1.238    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.547%)  route 0.231ns (58.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X16Y47         FDRE                                         r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[9]/Q
                         net (fo=1, routed)           0.231     1.299    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[22]
    SLICE_X15Y50         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.831     1.201    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.070     1.242    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.380%)  route 0.215ns (53.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.564     0.905    design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y49         FDRE                                         r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/Q
                         net (fo=1, routed)           0.087     1.133    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[138]
    SLICE_X16Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.178 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1/O
                         net (fo=2, routed)           0.128     1.306    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]
    SLICE_X17Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.831     1.201    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X17Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.070     1.242    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[20].reg1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.008%)  route 0.262ns (64.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.563     0.904    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=4, routed)           0.262     1.306    design_1_i/axi_gpio_data/U0/gpio_core_1/gpio_io_o[6]
    SLICE_X19Y50         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[20].reg1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.831     1.201    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y50         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[20].reg1_reg[25]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.070     1.242    design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[20].reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.252%)  route 0.248ns (63.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.248     1.314    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X12Y59   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y58   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X13Y59   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y59   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y60   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y60   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y60   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y60   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y60   design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y47    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y47    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y48   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X10Y49   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y47    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y47    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       46.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.942ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.816ns  (logic 26.335ns (49.862%)  route 26.481ns (50.138%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=4 LUT2=1 LUT3=7 LUT4=7 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.012     0.847    design_1_i/hsv_to_rgb_0_1/inst/Saturation[4]
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.971 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.451     1.422    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.124     1.546 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.152     2.699    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.735 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     6.737    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.255 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[1]
                         net (fo=24, routed)          2.583    10.838    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_104
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.154    10.992 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145/O
                         net (fo=2, routed)           0.690    11.681    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.327    12.008 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149/O
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.409 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.409    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.523    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.637 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.637    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.860 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           1.338    14.198    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_7
    SLICE_X18Y34         LUT3 (Prop_lut3_I0_O)        0.299    14.497 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.686    15.184    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21_n_0
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.124    15.308 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.812    16.120    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.244 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    16.244    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.850 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.518    18.368    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.306    18.674 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165/O
                         net (fo=1, routed)           0.542    19.215    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.741 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.741    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.855    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.189 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.857    21.046    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_6
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.303    21.349 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.349    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.882 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.882    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.039 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.998    23.037    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I4_O)        0.332    23.369 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.369    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.770 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.770    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.884 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.998    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.112 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.112    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.334 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.955    25.289    design_1_i/hsv_to_rgb_0_1/inst/R50_in[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.500 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.502    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    31.020 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[8]
                         net (fo=18, routed)          1.651    32.671    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_97
    SLICE_X7Y45          LUT3 (Prop_lut3_I2_O)        0.154    32.825 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1/O
                         net (fo=4, routed)           0.831    33.657    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.327    33.984 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5/O
                         net (fo=1, routed)           0.000    33.984    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.360 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.360    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.477 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.477    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.594    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.813 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.172    35.985    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_7
    SLICE_X9Y44          LUT3 (Prop_lut3_I2_O)        0.321    36.306 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.951    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.332    37.283 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    37.283    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.815 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.815    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.929 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.929    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.242 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.990    39.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_4
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.306    39.538 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.538    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.088 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.088    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.310 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.974    41.284    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_7
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.299    41.583 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.583    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.116 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.116    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.273 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.600    43.873    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.360    44.233 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.618    44.851    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.326    45.177 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_4/O
                         net (fo=1, routed)           0.000    45.177    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.578 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry/CO[3]
                         net (fo=1, routed)           0.000    45.578    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.912 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry__0/O[1]
                         net (fo=1, routed)           0.987    46.899    design_1_i/hsv_to_rgb_0_1/inst/R3[5]
    SLICE_X16Y44         LUT4 (Prop_lut4_I0_O)        0.303    47.202 r  design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.202    design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0_i_4_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    47.810 f  design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.952    48.762    design_1_i/hsv_to_rgb_0_1/inst/data3[7]
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.307    49.069 r  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.756    49.825    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_11_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I2_O)        0.150    49.975 f  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_3/O
                         net (fo=3, routed)           0.991    50.966    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_3_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I1_O)        0.328    51.294 f  design_1_i/hsv_to_rgb_0_1/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.716    52.010    design_1_i/hsv_to_rgb_0_1/inst/R[4]_i_2_n_0
    SLICE_X23Y40         LUT4 (Prop_lut4_I0_O)        0.124    52.134 r  design_1_i/hsv_to_rgb_0_1/inst/R[0]_i_1/O
                         net (fo=1, routed)           0.000    52.134    design_1_i/hsv_to_rgb_0_1/inst/p_1_in[0]
    SLICE_X23Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.496    98.665    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X23Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[0]/C
                         clock pessimism              0.487    99.152    
                         clock uncertainty           -0.105    99.047    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.029    99.076    design_1_i/hsv_to_rgb_0_1/inst/R_reg[0]
  -------------------------------------------------------------------
                         required time                         99.076    
                         arrival time                         -52.134    
  -------------------------------------------------------------------
                         slack                                 46.942    

Slack (MET) :             46.962ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.842ns  (logic 26.361ns (49.886%)  route 26.481ns (50.114%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=4 LUT2=1 LUT3=7 LUT4=7 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.012     0.847    design_1_i/hsv_to_rgb_0_1/inst/Saturation[4]
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.971 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.451     1.422    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.124     1.546 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.152     2.699    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.735 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     6.737    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.255 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[1]
                         net (fo=24, routed)          2.583    10.838    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_104
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.154    10.992 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145/O
                         net (fo=2, routed)           0.690    11.681    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.327    12.008 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149/O
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.409 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.409    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.523    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.637 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.637    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.860 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           1.338    14.198    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_7
    SLICE_X18Y34         LUT3 (Prop_lut3_I0_O)        0.299    14.497 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.686    15.184    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21_n_0
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.124    15.308 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.812    16.120    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.244 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    16.244    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.850 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.518    18.368    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.306    18.674 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165/O
                         net (fo=1, routed)           0.542    19.215    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.741 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.741    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.855    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.189 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.857    21.046    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_6
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.303    21.349 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.349    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.882 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.882    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.039 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.998    23.037    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I4_O)        0.332    23.369 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.369    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.770 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.770    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.884 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.998    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.112 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.112    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.334 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.955    25.289    design_1_i/hsv_to_rgb_0_1/inst/R50_in[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.500 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.502    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    31.020 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[8]
                         net (fo=18, routed)          1.651    32.671    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_97
    SLICE_X7Y45          LUT3 (Prop_lut3_I2_O)        0.154    32.825 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1/O
                         net (fo=4, routed)           0.831    33.657    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.327    33.984 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5/O
                         net (fo=1, routed)           0.000    33.984    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.360 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.360    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.477 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.477    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.594    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.813 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.172    35.985    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_7
    SLICE_X9Y44          LUT3 (Prop_lut3_I2_O)        0.321    36.306 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.951    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.332    37.283 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    37.283    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.815 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.815    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.929 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.929    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.242 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.990    39.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_4
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.306    39.538 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.538    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.088 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.088    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.310 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.974    41.284    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_7
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.299    41.583 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.583    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.116 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.116    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.273 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.600    43.873    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.360    44.233 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.618    44.851    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.326    45.177 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_4/O
                         net (fo=1, routed)           0.000    45.177    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.578 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry/CO[3]
                         net (fo=1, routed)           0.000    45.578    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.912 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry__0/O[1]
                         net (fo=1, routed)           0.987    46.899    design_1_i/hsv_to_rgb_0_1/inst/R3[5]
    SLICE_X16Y44         LUT4 (Prop_lut4_I0_O)        0.303    47.202 r  design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.202    design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0_i_4_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    47.810 f  design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.952    48.762    design_1_i/hsv_to_rgb_0_1/inst/data3[7]
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.307    49.069 r  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.756    49.825    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_11_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I2_O)        0.150    49.975 f  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_3/O
                         net (fo=3, routed)           0.991    50.966    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_3_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I1_O)        0.328    51.294 f  design_1_i/hsv_to_rgb_0_1/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.716    52.010    design_1_i/hsv_to_rgb_0_1/inst/R[4]_i_2_n_0
    SLICE_X23Y40         LUT4 (Prop_lut4_I0_O)        0.150    52.160 r  design_1_i/hsv_to_rgb_0_1/inst/R[4]_i_1/O
                         net (fo=1, routed)           0.000    52.160    design_1_i/hsv_to_rgb_0_1/inst/p_1_in[4]
    SLICE_X23Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.496    98.665    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X23Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]/C
                         clock pessimism              0.487    99.152    
                         clock uncertainty           -0.105    99.047    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.075    99.122    design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]
  -------------------------------------------------------------------
                         required time                         99.122    
                         arrival time                         -52.160    
  -------------------------------------------------------------------
                         slack                                 46.962    

Slack (MET) :             47.112ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.648ns  (logic 26.335ns (50.021%)  route 26.313ns (49.979%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=4 LUT2=1 LUT3=7 LUT4=7 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.012     0.847    design_1_i/hsv_to_rgb_0_1/inst/Saturation[4]
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.971 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.451     1.422    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.124     1.546 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.152     2.699    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.735 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     6.737    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.255 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[1]
                         net (fo=24, routed)          2.583    10.838    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_104
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.154    10.992 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145/O
                         net (fo=2, routed)           0.690    11.681    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.327    12.008 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149/O
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.409 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.409    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.523    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.637 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.637    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.860 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           1.338    14.198    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_7
    SLICE_X18Y34         LUT3 (Prop_lut3_I0_O)        0.299    14.497 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.686    15.184    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21_n_0
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.124    15.308 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.812    16.120    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.244 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    16.244    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.850 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.518    18.368    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.306    18.674 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165/O
                         net (fo=1, routed)           0.542    19.215    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.741 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.741    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.855    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.189 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.857    21.046    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_6
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.303    21.349 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.349    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.882 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.882    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.039 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.998    23.037    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I4_O)        0.332    23.369 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.369    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.770 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.770    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.884 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.998    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.112 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.112    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.334 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.955    25.289    design_1_i/hsv_to_rgb_0_1/inst/R50_in[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.500 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.502    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    31.020 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[8]
                         net (fo=18, routed)          1.651    32.671    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_97
    SLICE_X7Y45          LUT3 (Prop_lut3_I2_O)        0.154    32.825 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1/O
                         net (fo=4, routed)           0.831    33.657    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.327    33.984 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5/O
                         net (fo=1, routed)           0.000    33.984    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.360 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.360    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.477 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.477    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.594    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.813 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.172    35.985    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_7
    SLICE_X9Y44          LUT3 (Prop_lut3_I2_O)        0.321    36.306 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.951    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.332    37.283 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    37.283    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.815 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.815    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.929 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.929    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.242 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.990    39.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_4
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.306    39.538 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.538    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.088 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.088    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.310 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.974    41.284    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_7
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.299    41.583 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.583    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.116 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.116    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.273 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.600    43.873    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.360    44.233 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.618    44.851    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.326    45.177 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_4/O
                         net (fo=1, routed)           0.000    45.177    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.578 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry/CO[3]
                         net (fo=1, routed)           0.000    45.578    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.912 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry__0/O[1]
                         net (fo=1, routed)           0.987    46.899    design_1_i/hsv_to_rgb_0_1/inst/R3[5]
    SLICE_X16Y44         LUT4 (Prop_lut4_I0_O)        0.303    47.202 r  design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.202    design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0_i_4_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    47.810 f  design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.952    48.762    design_1_i/hsv_to_rgb_0_1/inst/data3[7]
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.307    49.069 r  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.756    49.825    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_11_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I2_O)        0.150    49.975 f  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_3/O
                         net (fo=3, routed)           0.991    50.966    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_3_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I1_O)        0.328    51.294 f  design_1_i/hsv_to_rgb_0_1/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.548    51.842    design_1_i/hsv_to_rgb_0_1/inst/R[4]_i_2_n_0
    SLICE_X23Y40         LUT4 (Prop_lut4_I0_O)        0.124    51.966 r  design_1_i/hsv_to_rgb_0_1/inst/R[3]_i_1/O
                         net (fo=1, routed)           0.000    51.966    design_1_i/hsv_to_rgb_0_1/inst/p_1_in[3]
    SLICE_X23Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.496    98.665    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X23Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/C
                         clock pessimism              0.487    99.152    
                         clock uncertainty           -0.105    99.047    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.031    99.078    design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]
  -------------------------------------------------------------------
                         required time                         99.078    
                         arrival time                         -51.966    
  -------------------------------------------------------------------
                         slack                                 47.112    

Slack (MET) :             47.115ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.641ns  (logic 26.175ns (49.723%)  route 26.466ns (50.277%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=4 LUT2=2 LUT3=7 LUT4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 98.663 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.012     0.847    design_1_i/hsv_to_rgb_0_1/inst/Saturation[4]
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.971 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.451     1.422    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.124     1.546 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.152     2.699    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.735 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     6.737    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.255 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[1]
                         net (fo=24, routed)          2.583    10.838    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_104
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.154    10.992 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145/O
                         net (fo=2, routed)           0.690    11.681    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.327    12.008 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149/O
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.409 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.409    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.523    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.637 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.637    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.860 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           1.338    14.198    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_7
    SLICE_X18Y34         LUT3 (Prop_lut3_I0_O)        0.299    14.497 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.686    15.184    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21_n_0
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.124    15.308 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.812    16.120    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.244 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    16.244    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.850 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.518    18.368    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.306    18.674 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165/O
                         net (fo=1, routed)           0.542    19.215    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.741 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.741    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.855    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.189 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.857    21.046    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_6
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.303    21.349 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.349    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.882 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.882    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.039 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.998    23.037    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I4_O)        0.332    23.369 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.369    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.770 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.770    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.884 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.998    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.112 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.112    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.334 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.955    25.289    design_1_i/hsv_to_rgb_0_1/inst/R50_in[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.500 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.502    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    31.020 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[8]
                         net (fo=18, routed)          1.651    32.671    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_97
    SLICE_X7Y45          LUT3 (Prop_lut3_I2_O)        0.154    32.825 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1/O
                         net (fo=4, routed)           0.831    33.657    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.327    33.984 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5/O
                         net (fo=1, routed)           0.000    33.984    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.360 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.360    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.477 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.477    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.594    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.813 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.172    35.985    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_7
    SLICE_X9Y44          LUT3 (Prop_lut3_I2_O)        0.321    36.306 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.951    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.332    37.283 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    37.283    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.815 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.815    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.929 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.929    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.242 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.990    39.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_4
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.306    39.538 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.538    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.088 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.088    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.310 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.974    41.284    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_7
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.299    41.583 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.583    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.116 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.116    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.273 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.600    43.873    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.360    44.233 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          1.011    45.243    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I4_O)        0.326    45.569 r  design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry_i_4/O
                         net (fo=1, routed)           0.000    45.569    design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry_i_4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.101 r  design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry/CO[3]
                         net (fo=1, routed)           0.000    46.101    design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.340 r  design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry__0/O[2]
                         net (fo=2, routed)           0.692    47.032    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[6]
    SLICE_X16Y41         LUT2 (Prop_lut2_I1_O)        0.302    47.334 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.334    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0_i_3_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    47.977 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[3]
                         net (fo=1, routed)           0.775    48.752    design_1_i/hsv_to_rgb_0_1/inst/data1[7]
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.307    49.059 r  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_9/O
                         net (fo=3, routed)           0.741    49.800    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_9_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I2_O)        0.124    49.924 f  design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3/O
                         net (fo=3, routed)           0.981    50.905    design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    51.029 f  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2/O
                         net (fo=3, routed)           0.806    51.835    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2_n_0
    SLICE_X25Y37         LUT4 (Prop_lut4_I0_O)        0.124    51.959 r  design_1_i/hsv_to_rgb_0_1/inst/G[0]_i_1/O
                         net (fo=1, routed)           0.000    51.959    design_1_i/hsv_to_rgb_0_1/inst/G[0]_i_1_n_0
    SLICE_X25Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.494    98.663    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X25Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/C
                         clock pessimism              0.487    99.150    
                         clock uncertainty           -0.105    99.045    
    SLICE_X25Y37         FDRE (Setup_fdre_C_D)        0.029    99.074    design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]
  -------------------------------------------------------------------
                         required time                         99.074    
                         arrival time                         -51.959    
  -------------------------------------------------------------------
                         slack                                 47.115    

Slack (MET) :             47.118ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.640ns  (logic 26.175ns (49.724%)  route 26.465ns (50.276%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=4 LUT2=2 LUT3=7 LUT4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 98.663 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.012     0.847    design_1_i/hsv_to_rgb_0_1/inst/Saturation[4]
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.971 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.451     1.422    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.124     1.546 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.152     2.699    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.735 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     6.737    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.255 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[1]
                         net (fo=24, routed)          2.583    10.838    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_104
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.154    10.992 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145/O
                         net (fo=2, routed)           0.690    11.681    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.327    12.008 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149/O
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.409 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.409    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.523    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.637 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.637    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.860 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           1.338    14.198    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_7
    SLICE_X18Y34         LUT3 (Prop_lut3_I0_O)        0.299    14.497 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.686    15.184    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21_n_0
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.124    15.308 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.812    16.120    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.244 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    16.244    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.850 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.518    18.368    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.306    18.674 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165/O
                         net (fo=1, routed)           0.542    19.215    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.741 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.741    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.855    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.189 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.857    21.046    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_6
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.303    21.349 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.349    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.882 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.882    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.039 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.998    23.037    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I4_O)        0.332    23.369 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.369    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.770 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.770    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.884 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.998    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.112 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.112    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.334 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.955    25.289    design_1_i/hsv_to_rgb_0_1/inst/R50_in[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.500 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.502    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    31.020 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[8]
                         net (fo=18, routed)          1.651    32.671    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_97
    SLICE_X7Y45          LUT3 (Prop_lut3_I2_O)        0.154    32.825 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1/O
                         net (fo=4, routed)           0.831    33.657    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.327    33.984 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5/O
                         net (fo=1, routed)           0.000    33.984    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.360 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.360    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.477 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.477    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.594    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.813 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.172    35.985    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_7
    SLICE_X9Y44          LUT3 (Prop_lut3_I2_O)        0.321    36.306 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.951    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.332    37.283 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    37.283    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.815 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.815    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.929 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.929    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.242 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.990    39.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_4
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.306    39.538 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.538    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.088 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.088    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.310 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.974    41.284    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_7
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.299    41.583 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.583    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.116 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.116    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.273 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.600    43.873    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.360    44.233 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          1.011    45.243    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I4_O)        0.326    45.569 r  design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry_i_4/O
                         net (fo=1, routed)           0.000    45.569    design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry_i_4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.101 r  design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry/CO[3]
                         net (fo=1, routed)           0.000    46.101    design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.340 r  design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry__0/O[2]
                         net (fo=2, routed)           0.692    47.032    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[6]
    SLICE_X16Y41         LUT2 (Prop_lut2_I1_O)        0.302    47.334 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.334    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0_i_3_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    47.977 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[3]
                         net (fo=1, routed)           0.775    48.752    design_1_i/hsv_to_rgb_0_1/inst/data1[7]
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.307    49.059 r  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_9/O
                         net (fo=3, routed)           0.741    49.800    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_9_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I2_O)        0.124    49.924 f  design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3/O
                         net (fo=3, routed)           0.981    50.905    design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    51.029 f  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2/O
                         net (fo=3, routed)           0.805    51.834    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2_n_0
    SLICE_X25Y37         LUT4 (Prop_lut4_I0_O)        0.124    51.958 r  design_1_i/hsv_to_rgb_0_1/inst/G[2]_i_1/O
                         net (fo=1, routed)           0.000    51.958    design_1_i/hsv_to_rgb_0_1/inst/G[2]_i_1_n_0
    SLICE_X25Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.494    98.663    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X25Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[2]/C
                         clock pessimism              0.487    99.150    
                         clock uncertainty           -0.105    99.045    
    SLICE_X25Y37         FDRE (Setup_fdre_C_D)        0.031    99.076    design_1_i/hsv_to_rgb_0_1/inst/G_reg[2]
  -------------------------------------------------------------------
                         required time                         99.076    
                         arrival time                         -51.958    
  -------------------------------------------------------------------
                         slack                                 47.118    

Slack (MET) :             47.134ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/G_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.668ns  (logic 26.203ns (49.751%)  route 26.465ns (50.249%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=4 LUT2=2 LUT3=7 LUT4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 98.663 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.012     0.847    design_1_i/hsv_to_rgb_0_1/inst/Saturation[4]
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.971 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.451     1.422    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.124     1.546 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.152     2.699    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.735 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     6.737    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.255 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[1]
                         net (fo=24, routed)          2.583    10.838    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_104
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.154    10.992 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145/O
                         net (fo=2, routed)           0.690    11.681    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.327    12.008 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149/O
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.409 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.409    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.523    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.637 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.637    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.860 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           1.338    14.198    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_7
    SLICE_X18Y34         LUT3 (Prop_lut3_I0_O)        0.299    14.497 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.686    15.184    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21_n_0
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.124    15.308 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.812    16.120    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.244 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    16.244    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.850 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.518    18.368    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.306    18.674 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165/O
                         net (fo=1, routed)           0.542    19.215    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.741 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.741    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.855    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.189 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.857    21.046    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_6
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.303    21.349 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.349    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.882 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.882    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.039 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.998    23.037    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I4_O)        0.332    23.369 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.369    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.770 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.770    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.884 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.998    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.112 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.112    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.334 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.955    25.289    design_1_i/hsv_to_rgb_0_1/inst/R50_in[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.500 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.502    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    31.020 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[8]
                         net (fo=18, routed)          1.651    32.671    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_97
    SLICE_X7Y45          LUT3 (Prop_lut3_I2_O)        0.154    32.825 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1/O
                         net (fo=4, routed)           0.831    33.657    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.327    33.984 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5/O
                         net (fo=1, routed)           0.000    33.984    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.360 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.360    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.477 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.477    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.594    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.813 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.172    35.985    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_7
    SLICE_X9Y44          LUT3 (Prop_lut3_I2_O)        0.321    36.306 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.951    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.332    37.283 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    37.283    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.815 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.815    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.929 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.929    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.242 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.990    39.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_4
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.306    39.538 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.538    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.088 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.088    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.310 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.974    41.284    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_7
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.299    41.583 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.583    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.116 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.116    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.273 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.600    43.873    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.360    44.233 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          1.011    45.243    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I4_O)        0.326    45.569 r  design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry_i_4/O
                         net (fo=1, routed)           0.000    45.569    design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry_i_4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.101 r  design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry/CO[3]
                         net (fo=1, routed)           0.000    46.101    design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.340 r  design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry__0/O[2]
                         net (fo=2, routed)           0.692    47.032    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[6]
    SLICE_X16Y41         LUT2 (Prop_lut2_I1_O)        0.302    47.334 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.334    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0_i_3_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    47.977 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[3]
                         net (fo=1, routed)           0.775    48.752    design_1_i/hsv_to_rgb_0_1/inst/data1[7]
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.307    49.059 r  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_9/O
                         net (fo=3, routed)           0.741    49.800    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_9_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I2_O)        0.124    49.924 f  design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3/O
                         net (fo=3, routed)           0.981    50.905    design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_3_n_0
    SLICE_X25Y38         LUT6 (Prop_lut6_I1_O)        0.124    51.029 f  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2/O
                         net (fo=3, routed)           0.805    51.834    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_2_n_0
    SLICE_X25Y37         LUT4 (Prop_lut4_I0_O)        0.152    51.986 r  design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_1/O
                         net (fo=1, routed)           0.000    51.986    design_1_i/hsv_to_rgb_0_1/inst/G[6]_i_1_n_0
    SLICE_X25Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.494    98.663    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X25Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[6]/C
                         clock pessimism              0.487    99.150    
                         clock uncertainty           -0.105    99.045    
    SLICE_X25Y37         FDRE (Setup_fdre_C_D)        0.075    99.120    design_1_i/hsv_to_rgb_0_1/inst/G_reg[6]
  -------------------------------------------------------------------
                         required time                         99.120    
                         arrival time                         -51.986    
  -------------------------------------------------------------------
                         slack                                 47.134    

Slack (MET) :             47.190ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.565ns  (logic 26.105ns (49.662%)  route 26.460ns (50.338%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 98.661 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.012     0.847    design_1_i/hsv_to_rgb_0_1/inst/Saturation[4]
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.971 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.451     1.422    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.124     1.546 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.152     2.699    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.735 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     6.737    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.255 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[1]
                         net (fo=24, routed)          2.583    10.838    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_104
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.154    10.992 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145/O
                         net (fo=2, routed)           0.690    11.681    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.327    12.008 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149/O
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.409 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.409    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.523    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.637 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.637    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.860 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           1.338    14.198    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_7
    SLICE_X18Y34         LUT3 (Prop_lut3_I0_O)        0.299    14.497 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.686    15.184    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21_n_0
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.124    15.308 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.812    16.120    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.244 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    16.244    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.850 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.518    18.368    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.306    18.674 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165/O
                         net (fo=1, routed)           0.542    19.215    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.741 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.741    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.855    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.189 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.857    21.046    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_6
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.303    21.349 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.349    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.882 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.882    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.039 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.998    23.037    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I4_O)        0.332    23.369 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.369    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.770 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.770    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.884 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.998    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.112 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.112    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.334 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.955    25.289    design_1_i/hsv_to_rgb_0_1/inst/R50_in[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.500 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.502    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    31.020 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[8]
                         net (fo=18, routed)          1.651    32.671    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_97
    SLICE_X7Y45          LUT3 (Prop_lut3_I2_O)        0.154    32.825 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1/O
                         net (fo=4, routed)           0.831    33.657    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.327    33.984 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5/O
                         net (fo=1, routed)           0.000    33.984    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.360 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.360    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.477 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.477    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.594    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.813 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.172    35.985    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_7
    SLICE_X9Y44          LUT3 (Prop_lut3_I2_O)        0.321    36.306 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.951    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.332    37.283 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    37.283    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.815 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.815    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.929 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.929    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.242 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.990    39.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_4
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.306    39.538 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.538    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.088 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.088    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.310 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.974    41.284    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_7
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.299    41.583 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.583    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.116 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.116    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.273 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.600    43.873    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.360    44.233 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.618    44.851    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.326    45.177 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_4/O
                         net (fo=1, routed)           0.000    45.177    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.578 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry/CO[3]
                         net (fo=1, routed)           0.000    45.578    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.912 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry__0/O[1]
                         net (fo=1, routed)           0.987    46.899    design_1_i/hsv_to_rgb_0_1/inst/R3[5]
    SLICE_X16Y44         LUT4 (Prop_lut4_I0_O)        0.303    47.202 r  design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.202    design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0_i_4_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    47.810 f  design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.952    48.762    design_1_i/hsv_to_rgb_0_1/inst/data3[7]
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.307    49.069 r  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.756    49.825    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_11_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I0_O)        0.124    49.949 f  design_1_i/hsv_to_rgb_0_1/inst/B[7]_i_3/O
                         net (fo=3, routed)           0.857    50.806    design_1_i/hsv_to_rgb_0_1/inst/B[7]_i_3_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I0_O)        0.124    50.930 f  design_1_i/hsv_to_rgb_0_1/inst/B[5]_i_2/O
                         net (fo=4, routed)           0.829    51.759    design_1_i/hsv_to_rgb_0_1/inst/B[5]_i_2_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I0_O)        0.124    51.883 r  design_1_i/hsv_to_rgb_0_1/inst/B[3]_i_1/O
                         net (fo=1, routed)           0.000    51.883    design_1_i/hsv_to_rgb_0_1/inst/B[3]_i_1_n_0
    SLICE_X22Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.492    98.661    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X22Y34         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[3]/C
                         clock pessimism              0.487    99.148    
                         clock uncertainty           -0.105    99.043    
    SLICE_X22Y34         FDRE (Setup_fdre_C_D)        0.029    99.072    design_1_i/hsv_to_rgb_0_1/inst/B_reg[3]
  -------------------------------------------------------------------
                         required time                         99.072    
                         arrival time                         -51.883    
  -------------------------------------------------------------------
                         slack                                 47.190    

Slack (MET) :             47.206ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.554ns  (logic 26.335ns (50.110%)  route 26.219ns (49.890%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.012     0.847    design_1_i/hsv_to_rgb_0_1/inst/Saturation[4]
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.971 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.451     1.422    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.124     1.546 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.152     2.699    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.735 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     6.737    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.255 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[1]
                         net (fo=24, routed)          2.583    10.838    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_104
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.154    10.992 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145/O
                         net (fo=2, routed)           0.690    11.681    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.327    12.008 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149/O
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.409 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.409    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.523    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.637 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.637    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.860 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           1.338    14.198    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_7
    SLICE_X18Y34         LUT3 (Prop_lut3_I0_O)        0.299    14.497 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.686    15.184    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21_n_0
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.124    15.308 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.812    16.120    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.244 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    16.244    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.850 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.518    18.368    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.306    18.674 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165/O
                         net (fo=1, routed)           0.542    19.215    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.741 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.741    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.855    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.189 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.857    21.046    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_6
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.303    21.349 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.349    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.882 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.882    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.039 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.998    23.037    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I4_O)        0.332    23.369 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.369    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.770 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.770    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.884 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.998    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.112 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.112    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.334 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.955    25.289    design_1_i/hsv_to_rgb_0_1/inst/R50_in[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.500 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.502    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    31.020 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[8]
                         net (fo=18, routed)          1.651    32.671    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_97
    SLICE_X7Y45          LUT3 (Prop_lut3_I2_O)        0.154    32.825 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1/O
                         net (fo=4, routed)           0.831    33.657    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.327    33.984 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5/O
                         net (fo=1, routed)           0.000    33.984    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.360 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.360    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.477 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.477    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.594    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.813 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.172    35.985    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_7
    SLICE_X9Y44          LUT3 (Prop_lut3_I2_O)        0.321    36.306 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.951    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.332    37.283 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    37.283    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.815 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.815    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.929 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.929    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.242 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.990    39.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_4
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.306    39.538 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.538    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.088 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.088    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.310 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.974    41.284    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_7
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.299    41.583 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.583    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.116 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.116    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.273 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.600    43.873    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.360    44.233 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.618    44.851    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.326    45.177 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_4/O
                         net (fo=1, routed)           0.000    45.177    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.578 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry/CO[3]
                         net (fo=1, routed)           0.000    45.578    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.912 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry__0/O[1]
                         net (fo=1, routed)           0.987    46.899    design_1_i/hsv_to_rgb_0_1/inst/R3[5]
    SLICE_X16Y44         LUT4 (Prop_lut4_I0_O)        0.303    47.202 r  design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.202    design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0_i_4_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    47.810 f  design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.952    48.762    design_1_i/hsv_to_rgb_0_1/inst/data3[7]
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.307    49.069 r  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.756    49.825    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_11_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I2_O)        0.150    49.975 f  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_3/O
                         net (fo=3, routed)           0.613    50.589    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_3_n_0
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.328    50.917 f  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_2/O
                         net (fo=4, routed)           0.832    51.748    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_2_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I0_O)        0.124    51.872 r  design_1_i/hsv_to_rgb_0_1/inst/R[5]_i_1/O
                         net (fo=1, routed)           0.000    51.872    design_1_i/hsv_to_rgb_0_1/inst/p_1_in[5]
    SLICE_X22Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.496    98.665    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[5]/C
                         clock pessimism              0.487    99.152    
                         clock uncertainty           -0.105    99.047    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)        0.031    99.078    design_1_i/hsv_to_rgb_0_1/inst/R_reg[5]
  -------------------------------------------------------------------
                         required time                         99.078    
                         arrival time                         -51.872    
  -------------------------------------------------------------------
                         slack                                 47.206    

Slack (MET) :             47.232ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.448ns  (logic 26.105ns (49.774%)  route 26.343ns (50.226%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=4 LUT2=1 LUT3=7 LUT4=7 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 98.662 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.012     0.847    design_1_i/hsv_to_rgb_0_1/inst/Saturation[4]
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.971 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.451     1.422    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.124     1.546 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.152     2.699    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.735 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     6.737    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.255 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[1]
                         net (fo=24, routed)          2.583    10.838    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_104
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.154    10.992 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145/O
                         net (fo=2, routed)           0.690    11.681    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.327    12.008 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149/O
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.409 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.409    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.523    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.637 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.637    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.860 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           1.338    14.198    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_7
    SLICE_X18Y34         LUT3 (Prop_lut3_I0_O)        0.299    14.497 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.686    15.184    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21_n_0
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.124    15.308 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.812    16.120    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.244 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    16.244    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.850 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.518    18.368    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.306    18.674 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165/O
                         net (fo=1, routed)           0.542    19.215    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.741 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.741    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.855    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.189 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.857    21.046    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_6
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.303    21.349 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.349    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.882 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.882    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.039 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.998    23.037    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I4_O)        0.332    23.369 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.369    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.770 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.770    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.884 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.998    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.112 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.112    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.334 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.955    25.289    design_1_i/hsv_to_rgb_0_1/inst/R50_in[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.500 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.502    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    31.020 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[8]
                         net (fo=18, routed)          1.651    32.671    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_97
    SLICE_X7Y45          LUT3 (Prop_lut3_I2_O)        0.154    32.825 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1/O
                         net (fo=4, routed)           0.831    33.657    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.327    33.984 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5/O
                         net (fo=1, routed)           0.000    33.984    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.360 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.360    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.477 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.477    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.594    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.813 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.172    35.985    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_7
    SLICE_X9Y44          LUT3 (Prop_lut3_I2_O)        0.321    36.306 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.951    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.332    37.283 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    37.283    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.815 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.815    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.929 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.929    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.242 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.990    39.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_4
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.306    39.538 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.538    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.088 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.088    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.310 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.974    41.284    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_7
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.299    41.583 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.583    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.116 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.116    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.273 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.600    43.873    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.360    44.233 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          0.618    44.851    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.326    45.177 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_4/O
                         net (fo=1, routed)           0.000    45.177    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.578 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry/CO[3]
                         net (fo=1, routed)           0.000    45.578    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.912 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry__0/O[1]
                         net (fo=1, routed)           0.987    46.899    design_1_i/hsv_to_rgb_0_1/inst/R3[5]
    SLICE_X16Y44         LUT4 (Prop_lut4_I0_O)        0.303    47.202 r  design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0_i_4/O
                         net (fo=1, routed)           0.000    47.202    design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0_i_4_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    47.810 f  design_1_i/hsv_to_rgb_0_1/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.952    48.762    design_1_i/hsv_to_rgb_0_1/inst/data3[7]
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.307    49.069 r  design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.756    49.825    design_1_i/hsv_to_rgb_0_1/inst/R[7]_i_11_n_0
    SLICE_X20Y39         LUT5 (Prop_lut5_I0_O)        0.124    49.949 f  design_1_i/hsv_to_rgb_0_1/inst/B[7]_i_3/O
                         net (fo=3, routed)           0.942    50.891    design_1_i/hsv_to_rgb_0_1/inst/B[7]_i_3_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I1_O)        0.124    51.015 f  design_1_i/hsv_to_rgb_0_1/inst/B[6]_i_2/O
                         net (fo=3, routed)           0.437    51.452    design_1_i/hsv_to_rgb_0_1/inst/B[6]_i_2_n_0
    SLICE_X22Y35         LUT4 (Prop_lut4_I0_O)        0.124    51.576 r  design_1_i/hsv_to_rgb_0_1/inst/B[0]_i_1/O
                         net (fo=1, routed)           0.189    51.765    design_1_i/hsv_to_rgb_0_1/inst/B[0]_i_1_n_0
    SLICE_X23Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.493    98.662    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X23Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[0]/C
                         clock pessimism              0.487    99.149    
                         clock uncertainty           -0.105    99.044    
    SLICE_X23Y35         FDRE (Setup_fdre_C_D)       -0.047    98.997    design_1_i/hsv_to_rgb_0_1/inst/B_reg[0]
  -------------------------------------------------------------------
                         required time                         98.997    
                         arrival time                         -51.765    
  -------------------------------------------------------------------
                         slack                                 47.232    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 design_1_i/FSM_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0_1/inst/G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.539ns  (logic 26.564ns (50.561%)  route 25.975ns (49.439%))
  Logic Levels:           56  (CARRY4=29 DSP48E1=4 LUT2=2 LUT3=8 LUT4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 98.665 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.676    -0.682    design_1_i/FSM_0/inst/clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.164 r  design_1_i/FSM_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           1.012     0.847    design_1_i/hsv_to_rgb_0_1/inst/Saturation[4]
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.124     0.971 f  design_1_i/hsv_to_rgb_0_1/inst/R7_i_10/O
                         net (fo=4, routed)           0.451     1.422    design_1_i/hsv_to_rgb_0_1/inst/R7_i_10_n_0
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.124     1.546 r  design_1_i/hsv_to_rgb_0_1/inst/R7_i_1/O
                         net (fo=23, routed)          1.152     2.699    design_1_i/hsv_to_rgb_0_1/inst/R7_i_1_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     6.735 r  design_1_i/hsv_to_rgb_0_1/inst/R7/PCOUT[47]
                         net (fo=1, routed)           0.002     6.737    design_1_i/hsv_to_rgb_0_1/inst/R7_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.255 f  design_1_i/hsv_to_rgb_0_1/inst/R7__0/P[1]
                         net (fo=24, routed)          2.583    10.838    design_1_i/hsv_to_rgb_0_1/inst/R7__0_n_104
    SLICE_X11Y30         LUT3 (Prop_lut3_I2_O)        0.154    10.992 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145/O
                         net (fo=2, routed)           0.690    11.681    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_145_n_0
    SLICE_X11Y30         LUT4 (Prop_lut4_I3_O)        0.327    12.008 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149/O
                         net (fo=1, routed)           0.000    12.008    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_149_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.409 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    12.409    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_67_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.523 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.523    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_59_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.637 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.637    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.860 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17/O[0]
                         net (fo=3, routed)           1.338    14.198    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_17_n_7
    SLICE_X18Y34         LUT3 (Prop_lut3_I0_O)        0.299    14.497 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21/O
                         net (fo=2, routed)           0.686    15.184    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_i_21_n_0
    SLICE_X18Y34         LUT5 (Prop_lut5_I1_O)        0.124    15.308 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10/O
                         net (fo=2, routed)           0.812    16.120    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_10_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.244 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14/O
                         net (fo=1, routed)           0.000    16.244    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_14_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    16.850 f  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6/O[3]
                         net (fo=11, routed)          1.518    18.368    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_i_6_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.306    18.674 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165/O
                         net (fo=1, routed)           0.542    19.215    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_165_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.741 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    19.741    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_70_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.855 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.855    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_30_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.189 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           0.857    21.046    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_10_n_6
    SLICE_X12Y39         LUT4 (Prop_lut4_I1_O)        0.303    21.349 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    21.349    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_46_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.882 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.882    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_16_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.039 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7/CO[1]
                         net (fo=36, routed)          0.998    23.037    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_7_n_2
    SLICE_X11Y36         LUT6 (Prop_lut6_I4_O)        0.332    23.369 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.369    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_i_1_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.770 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.770    design_1_i/hsv_to_rgb_0_1/inst/R5_carry_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.884 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.884    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__0_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.998 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.998    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.112 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.112    design_1_i/hsv_to_rgb_0_1/inst/R5_carry__2_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.334 r  design_1_i/hsv_to_rgb_0_1/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.955    25.289    design_1_i/hsv_to_rgb_0_1/inst/R50_in[16]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.500 r  design_1_i/hsv_to_rgb_0_1/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002    29.502    design_1_i/hsv_to_rgb_0_1/inst/R4_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    31.020 r  design_1_i/hsv_to_rgb_0_1/inst/R4__0/P[8]
                         net (fo=18, routed)          1.651    32.671    design_1_i/hsv_to_rgb_0_1/inst/R4__0_n_97
    SLICE_X7Y45          LUT3 (Prop_lut3_I2_O)        0.154    32.825 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1/O
                         net (fo=4, routed)           0.831    33.657    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_1_n_0
    SLICE_X6Y45          LUT4 (Prop_lut4_I0_O)        0.327    33.984 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5/O
                         net (fo=1, routed)           0.000    33.984    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_i_5_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.360 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.360    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__4_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.477 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5/CO[3]
                         net (fo=1, routed)           0.000    34.477    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__5_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.594 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.594    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__6_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.813 r  design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7/O[0]
                         net (fo=2, routed)           1.172    35.985    design_1_i/hsv_to_rgb_0_1/inst/R3_carry__7_n_7
    SLICE_X9Y44          LUT3 (Prop_lut3_I2_O)        0.321    36.306 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4/O
                         net (fo=2, routed)           0.645    36.951    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_4_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.332    37.283 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8/O
                         net (fo=1, routed)           0.000    37.283    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_i_8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.815 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5/CO[3]
                         net (fo=1, routed)           0.000    37.815    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__5_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.929 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6/CO[3]
                         net (fo=1, routed)           0.000    37.929    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__6_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.242 r  design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7/O[3]
                         net (fo=5, routed)           0.990    39.232    design_1_i/hsv_to_rgb_0_1/inst/R3__174_carry__7_n_4
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.306    39.538 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3/O
                         net (fo=1, routed)           0.000    39.538    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.088 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.088    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__4_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.310 r  design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.974    41.284    design_1_i/hsv_to_rgb_0_1/inst/R3__286_carry__5_n_7
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.299    41.583 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.583    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_i_7_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.116 r  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.116    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__5_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.273 f  design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6/CO[1]
                         net (fo=42, routed)          1.600    43.873    design_1_i/hsv_to_rgb_0_1/inst/R3__369_carry__6_n_2
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.360    44.233 r  design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8/O
                         net (fo=16, routed)          1.011    45.243    design_1_i/hsv_to_rgb_0_1/inst/R3__481_carry_i_8_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I4_O)        0.326    45.569 r  design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry_i_4/O
                         net (fo=1, routed)           0.000    45.569    design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry_i_4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.101 r  design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry/CO[3]
                         net (fo=1, routed)           0.000    46.101    design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.340 r  design_1_i/hsv_to_rgb_0_1/inst/R2__58_carry__0/O[2]
                         net (fo=2, routed)           0.692    47.032    design_1_i/hsv_to_rgb_0_1/inst/p_0_in0_out[6]
    SLICE_X16Y41         LUT2 (Prop_lut2_I1_O)        0.302    47.334 r  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0_i_3/O
                         net (fo=1, routed)           0.000    47.334    design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0_i_3_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    47.912 f  design_1_i/hsv_to_rgb_0_1/inst/R0__62_carry__0/O[2]
                         net (fo=1, routed)           0.430    48.342    design_1_i/hsv_to_rgb_0_1/inst/data1[6]
    SLICE_X20Y41         LUT6 (Prop_lut6_I5_O)        0.301    48.643 r  design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_10/O
                         net (fo=3, routed)           0.810    49.453    design_1_i/hsv_to_rgb_0_1/inst/R[6]_i_10_n_0
    SLICE_X21Y40         LUT5 (Prop_lut5_I2_O)        0.152    49.605 f  design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_5/O
                         net (fo=5, routed)           1.226    50.831    design_1_i/hsv_to_rgb_0_1/inst/G[7]_i_5_n_0
    SLICE_X25Y37         LUT3 (Prop_lut3_I0_O)        0.354    51.185 r  design_1_i/hsv_to_rgb_0_1/inst/G[5]_i_7/O
                         net (fo=4, routed)           0.346    51.531    design_1_i/hsv_to_rgb_0_1/inst/G[5]_i_7_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I5_O)        0.326    51.857 r  design_1_i/hsv_to_rgb_0_1/inst/G[5]_i_1/O
                         net (fo=1, routed)           0.000    51.857    design_1_i/hsv_to_rgb_0_1/inst/G[5]_i_1_n_0
    SLICE_X24Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.496    98.665    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X24Y39         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[5]/C
                         clock pessimism              0.487    99.152    
                         clock uncertainty           -0.105    99.047    
    SLICE_X24Y39         FDRE (Setup_fdre_C_D)        0.079    99.126    design_1_i/hsv_to_rgb_0_1/inst/G_reg[5]
  -------------------------------------------------------------------
                         required time                         99.126    
                         arrival time                         -51.857    
  -------------------------------------------------------------------
                         slack                                 47.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.935%)  route 0.110ns (37.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.558    -0.502    design_1_i/PWM_0/inst/clk
    SLICE_X25Y36         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=10, routed)          0.110    -0.252    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X24Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.207 r  design_1_i/PWM_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    design_1_i/PWM_0/inst/p_0_in[8]
    SLICE_X24Y36         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.825    -0.738    design_1_i/PWM_0/inst/clk
    SLICE_X24Y36         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
                         clock pessimism              0.248    -0.489    
    SLICE_X24Y36         FDRE (Hold_fdre_C_D)         0.121    -0.368    design_1_i/PWM_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.512%)  route 0.112ns (37.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.558    -0.502    design_1_i/PWM_0/inst/clk
    SLICE_X25Y36         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=10, routed)          0.112    -0.250    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X24Y36         LUT5 (Prop_lut5_I3_O)        0.045    -0.205 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    design_1_i/PWM_0/inst/p_0_in[7]
    SLICE_X24Y36         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.825    -0.738    design_1_i/PWM_0/inst/clk
    SLICE_X24Y36         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.248    -0.489    
    SLICE_X24Y36         FDRE (Hold_fdre_C_D)         0.121    -0.368    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.558    -0.502    design_1_i/PWM_0/inst/clk
    SLICE_X25Y36         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.121    -0.240    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X24Y36         LUT6 (Prop_lut6_I2_O)        0.045    -0.195 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/PWM_0/inst/p_0_in[2]
    SLICE_X24Y36         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.825    -0.738    design_1_i/PWM_0/inst/clk
    SLICE_X24Y36         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.248    -0.489    
    SLICE_X24Y36         FDRE (Hold_fdre_C_D)         0.120    -0.369    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.558    -0.502    design_1_i/PWM_0/inst/clk
    SLICE_X25Y36         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.125    -0.236    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X24Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.191 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    design_1_i/PWM_0/inst/p_0_in[4]
    SLICE_X24Y36         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.825    -0.738    design_1_i/PWM_0/inst/clk
    SLICE_X24Y36         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.248    -0.489    
    SLICE_X24Y36         FDRE (Hold_fdre_C_D)         0.121    -0.368    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.698%)  route 0.137ns (49.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.561    -0.499    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X23Y40         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/Q
                         net (fo=6, routed)           0.137    -0.221    design_1_i/PWM_0/inst/R[3]
    SLICE_X22Y39         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.828    -0.735    design_1_i/PWM_0/inst/clk
    SLICE_X22Y39         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[3]/C
                         clock pessimism              0.250    -0.484    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.072    -0.412    design_1_i/PWM_0/inst/temp1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/FSM_0/inst/H_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.331%)  route 0.389ns (67.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.560    -0.500    design_1_i/FSM_0/inst/clk
    SLICE_X19Y51         FDRE                                         r  design_1_i/FSM_0/inst/H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  design_1_i/FSM_0/inst/H_reg[1]/Q
                         net (fo=7, routed)           0.389     0.030    design_1_i/FSM_0/inst/H[1]
    SLICE_X19Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.075 r  design_1_i/FSM_0/inst/Hue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.075    design_1_i/FSM_0/inst/p_0_in[1]
    SLICE_X19Y48         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.834    -0.729    design_1_i/FSM_0/inst/clk
    SLICE_X19Y48         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[1]/C
                         clock pessimism              0.503    -0.226    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.092    -0.134    design_1_i/FSM_0/inst/Hue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.559    -0.501    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X25Y37         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  design_1_i/hsv_to_rgb_0_1/inst/G_reg[0]/Q
                         net (fo=6, routed)           0.152    -0.208    design_1_i/PWM_0/inst/G[0]
    SLICE_X24Y37         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.826    -0.737    design_1_i/PWM_0/inst/clk
    SLICE_X24Y37         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
                         clock pessimism              0.248    -0.488    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.059    -0.429    design_1_i/PWM_0/inst/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/FSM_0/inst/V_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.565    -0.495    design_1_i/FSM_0/inst/clk
    SLICE_X16Y46         FDSE                                         r  design_1_i/FSM_0/inst/V_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDSE (Prop_fdse_C_Q)         0.164    -0.331 r  design_1_i/FSM_0/inst/V_reg[6]/Q
                         net (fo=1, routed)           0.137    -0.194    design_1_i/FSM_0/inst/V[6]
    SLICE_X16Y46         LUT4 (Prop_lut4_I0_O)        0.045    -0.149 r  design_1_i/FSM_0/inst/Value[6]_i_1/O
                         net (fo=2, routed)           0.000    -0.149    design_1_i/FSM_0/inst/Value[6]_i_1_n_0
    SLICE_X16Y46         FDSE                                         r  design_1_i/FSM_0/inst/V_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.833    -0.730    design_1_i/FSM_0/inst/clk
    SLICE_X16Y46         FDSE                                         r  design_1_i/FSM_0/inst/V_reg[6]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X16Y46         FDSE (Hold_fdse_C_D)         0.121    -0.374    design_1_i/FSM_0/inst/V_reg[6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/FSM_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/FSM_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.183%)  route 0.134ns (41.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.557    -0.503    design_1_i/FSM_0/inst/clk
    SLICE_X25Y50         FDRE                                         r  design_1_i/FSM_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/FSM_0/inst/counter_reg[12]/Q
                         net (fo=6, routed)           0.134    -0.229    design_1_i/FSM_0/inst/counter_reg_n_0_[12]
    SLICE_X25Y50         LUT5 (Prop_lut5_I1_O)        0.045    -0.184 r  design_1_i/FSM_0/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    design_1_i/FSM_0/inst/p_1_in[12]
    SLICE_X25Y50         FDRE                                         r  design_1_i/FSM_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.826    -0.737    design_1_i/FSM_0/inst/clk
    SLICE_X25Y50         FDRE                                         r  design_1_i/FSM_0/inst/counter_reg[12]/C
                         clock pessimism              0.233    -0.503    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.092    -0.411    design_1_i/FSM_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0_1/inst/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.887%)  route 0.153ns (52.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.558    -0.502    design_1_i/hsv_to_rgb_0_1/inst/clk
    SLICE_X22Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  design_1_i/hsv_to_rgb_0_1/inst/B_reg[1]/Q
                         net (fo=6, routed)           0.153    -0.208    design_1_i/PWM_0/inst/B[1]
    SLICE_X23Y36         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.825    -0.738    design_1_i/PWM_0/inst/clk
    SLICE_X23Y36         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[1]/C
                         clock pessimism              0.250    -0.487    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.047    -0.440    design_1_i/PWM_0/inst/temp3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X22Y49     design_1_i/FSM_0/inst/H_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X19Y51     design_1_i/FSM_0/inst/H_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X19Y51     design_1_i/FSM_0/inst/H_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X19Y51     design_1_i/FSM_0/inst/H_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X18Y50     design_1_i/FSM_0/inst/H_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y49     design_1_i/FSM_0/inst/H_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y49     design_1_i/FSM_0/inst/H_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y49     design_1_i/FSM_0/inst/H_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y49     design_1_i/FSM_0/inst/H_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y49     design_1_i/FSM_0/inst/H_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y49     design_1_i/FSM_0/inst/H_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y49     design_1_i/FSM_0/inst/H_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y49     design_1_i/FSM_0/inst/H_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y49     design_1_i/FSM_0/inst/H_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y49     design_1_i/FSM_0/inst/H_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y49     design_1_i/FSM_0/inst/H_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y48     design_1_i/FSM_0/inst/H_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y48     design_1_i/FSM_0/inst/H_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y40     design_1_i/hsv_to_rgb_0_1/inst/R_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y40     design_1_i/hsv_to_rgb_0_1/inst/R_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y40     design_1_i/hsv_to_rgb_0_1/inst/R_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y40     design_1_i/hsv_to_rgb_0_1/inst/R_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y40     design_1_i/hsv_to_rgb_0_1/inst/R_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y40     design_1_i/hsv_to_rgb_0_1/inst/R_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y40     design_1_i/hsv_to_rgb_0_1/inst/R_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X23Y40     design_1_i/hsv_to_rgb_0_1/inst/R_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y50     design_1_i/FSM_0/inst/Hue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y50     design_1_i/FSM_0/inst/Hue_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Saturation_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.997ns  (logic 0.952ns (15.876%)  route 5.045ns (84.124%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 98.672 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.664    82.972    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456    83.428 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=67, routed)          1.439    84.867    design_1_i/FSM_0/inst/readBit
    SLICE_X23Y50         LUT4 (Prop_lut4_I2_O)        0.124    84.991 f  design_1_i/FSM_0/inst/H[2]_i_11/O
                         net (fo=6, routed)           0.598    85.589    design_1_i/FSM_0/inst/H[2]_i_11_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.124    85.713 f  design_1_i/FSM_0/inst/H[2]_i_4/O
                         net (fo=2, routed)           1.176    86.889    design_1_i/FSM_0/inst/H[2]_i_4_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124    87.013 f  design_1_i/FSM_0/inst/H[2]_i_3/O
                         net (fo=7, routed)           0.433    87.446    design_1_i/FSM_0/inst/H[2]_i_3_n_0
    SLICE_X22Y52         LUT6 (Prop_lut6_I4_O)        0.124    87.570 r  design_1_i/FSM_0/inst/Hue[8]_i_3/O
                         net (fo=54, routed)          1.399    88.969    design_1_i/FSM_0/inst/Hue[8]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.503    98.672    design_1_i/FSM_0/inst/clk
    SLICE_X17Y43         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[0]/C
                         clock pessimism              0.000    98.672    
                         clock uncertainty           -0.415    98.257    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205    98.052    design_1_i/FSM_0/inst/Saturation_reg[0]
  -------------------------------------------------------------------
                         required time                         98.052    
                         arrival time                         -88.969    
  -------------------------------------------------------------------
                         slack                                  9.083    

Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Saturation_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.997ns  (logic 0.952ns (15.876%)  route 5.045ns (84.124%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 98.672 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.664    82.972    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456    83.428 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=67, routed)          1.439    84.867    design_1_i/FSM_0/inst/readBit
    SLICE_X23Y50         LUT4 (Prop_lut4_I2_O)        0.124    84.991 f  design_1_i/FSM_0/inst/H[2]_i_11/O
                         net (fo=6, routed)           0.598    85.589    design_1_i/FSM_0/inst/H[2]_i_11_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.124    85.713 f  design_1_i/FSM_0/inst/H[2]_i_4/O
                         net (fo=2, routed)           1.176    86.889    design_1_i/FSM_0/inst/H[2]_i_4_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124    87.013 f  design_1_i/FSM_0/inst/H[2]_i_3/O
                         net (fo=7, routed)           0.433    87.446    design_1_i/FSM_0/inst/H[2]_i_3_n_0
    SLICE_X22Y52         LUT6 (Prop_lut6_I4_O)        0.124    87.570 r  design_1_i/FSM_0/inst/Hue[8]_i_3/O
                         net (fo=54, routed)          1.399    88.969    design_1_i/FSM_0/inst/Hue[8]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.503    98.672    design_1_i/FSM_0/inst/clk
    SLICE_X17Y43         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[1]/C
                         clock pessimism              0.000    98.672    
                         clock uncertainty           -0.415    98.257    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205    98.052    design_1_i/FSM_0/inst/Saturation_reg[1]
  -------------------------------------------------------------------
                         required time                         98.052    
                         arrival time                         -88.969    
  -------------------------------------------------------------------
                         slack                                  9.083    

Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Saturation_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.997ns  (logic 0.952ns (15.876%)  route 5.045ns (84.124%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 98.672 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.664    82.972    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456    83.428 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=67, routed)          1.439    84.867    design_1_i/FSM_0/inst/readBit
    SLICE_X23Y50         LUT4 (Prop_lut4_I2_O)        0.124    84.991 f  design_1_i/FSM_0/inst/H[2]_i_11/O
                         net (fo=6, routed)           0.598    85.589    design_1_i/FSM_0/inst/H[2]_i_11_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.124    85.713 f  design_1_i/FSM_0/inst/H[2]_i_4/O
                         net (fo=2, routed)           1.176    86.889    design_1_i/FSM_0/inst/H[2]_i_4_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124    87.013 f  design_1_i/FSM_0/inst/H[2]_i_3/O
                         net (fo=7, routed)           0.433    87.446    design_1_i/FSM_0/inst/H[2]_i_3_n_0
    SLICE_X22Y52         LUT6 (Prop_lut6_I4_O)        0.124    87.570 r  design_1_i/FSM_0/inst/Hue[8]_i_3/O
                         net (fo=54, routed)          1.399    88.969    design_1_i/FSM_0/inst/Hue[8]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.503    98.672    design_1_i/FSM_0/inst/clk
    SLICE_X17Y43         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[2]/C
                         clock pessimism              0.000    98.672    
                         clock uncertainty           -0.415    98.257    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205    98.052    design_1_i/FSM_0/inst/Saturation_reg[2]
  -------------------------------------------------------------------
                         required time                         98.052    
                         arrival time                         -88.969    
  -------------------------------------------------------------------
                         slack                                  9.083    

Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Saturation_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.997ns  (logic 0.952ns (15.876%)  route 5.045ns (84.124%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 98.672 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.664    82.972    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456    83.428 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=67, routed)          1.439    84.867    design_1_i/FSM_0/inst/readBit
    SLICE_X23Y50         LUT4 (Prop_lut4_I2_O)        0.124    84.991 f  design_1_i/FSM_0/inst/H[2]_i_11/O
                         net (fo=6, routed)           0.598    85.589    design_1_i/FSM_0/inst/H[2]_i_11_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.124    85.713 f  design_1_i/FSM_0/inst/H[2]_i_4/O
                         net (fo=2, routed)           1.176    86.889    design_1_i/FSM_0/inst/H[2]_i_4_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124    87.013 f  design_1_i/FSM_0/inst/H[2]_i_3/O
                         net (fo=7, routed)           0.433    87.446    design_1_i/FSM_0/inst/H[2]_i_3_n_0
    SLICE_X22Y52         LUT6 (Prop_lut6_I4_O)        0.124    87.570 r  design_1_i/FSM_0/inst/Hue[8]_i_3/O
                         net (fo=54, routed)          1.399    88.969    design_1_i/FSM_0/inst/Hue[8]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.503    98.672    design_1_i/FSM_0/inst/clk
    SLICE_X17Y43         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[3]/C
                         clock pessimism              0.000    98.672    
                         clock uncertainty           -0.415    98.257    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205    98.052    design_1_i/FSM_0/inst/Saturation_reg[3]
  -------------------------------------------------------------------
                         required time                         98.052    
                         arrival time                         -88.969    
  -------------------------------------------------------------------
                         slack                                  9.083    

Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.997ns  (logic 0.952ns (15.876%)  route 5.045ns (84.124%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 98.672 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.664    82.972    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456    83.428 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=67, routed)          1.439    84.867    design_1_i/FSM_0/inst/readBit
    SLICE_X23Y50         LUT4 (Prop_lut4_I2_O)        0.124    84.991 f  design_1_i/FSM_0/inst/H[2]_i_11/O
                         net (fo=6, routed)           0.598    85.589    design_1_i/FSM_0/inst/H[2]_i_11_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.124    85.713 f  design_1_i/FSM_0/inst/H[2]_i_4/O
                         net (fo=2, routed)           1.176    86.889    design_1_i/FSM_0/inst/H[2]_i_4_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124    87.013 f  design_1_i/FSM_0/inst/H[2]_i_3/O
                         net (fo=7, routed)           0.433    87.446    design_1_i/FSM_0/inst/H[2]_i_3_n_0
    SLICE_X22Y52         LUT6 (Prop_lut6_I4_O)        0.124    87.570 r  design_1_i/FSM_0/inst/Hue[8]_i_3/O
                         net (fo=54, routed)          1.399    88.969    design_1_i/FSM_0/inst/Hue[8]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.503    98.672    design_1_i/FSM_0/inst/clk
    SLICE_X17Y43         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[2]/C
                         clock pessimism              0.000    98.672    
                         clock uncertainty           -0.415    98.257    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205    98.052    design_1_i/FSM_0/inst/Value_reg[2]
  -------------------------------------------------------------------
                         required time                         98.052    
                         arrival time                         -88.969    
  -------------------------------------------------------------------
                         slack                                  9.083    

Slack (MET) :             9.125ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        6.169ns  (logic 1.076ns (17.441%)  route 5.093ns (82.559%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -4.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 98.650 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.664    82.972    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456    83.428 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=67, routed)          1.439    84.867    design_1_i/FSM_0/inst/readBit
    SLICE_X23Y50         LUT4 (Prop_lut4_I2_O)        0.124    84.991 r  design_1_i/FSM_0/inst/H[2]_i_11/O
                         net (fo=6, routed)           0.598    85.589    design_1_i/FSM_0/inst/H[2]_i_11_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.124    85.713 r  design_1_i/FSM_0/inst/H[2]_i_4/O
                         net (fo=2, routed)           1.176    86.889    design_1_i/FSM_0/inst/H[2]_i_4_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124    87.013 r  design_1_i/FSM_0/inst/H[2]_i_3/O
                         net (fo=7, routed)           0.433    87.446    design_1_i/FSM_0/inst/H[2]_i_3_n_0
    SLICE_X22Y52         LUT6 (Prop_lut6_I4_O)        0.124    87.570 f  design_1_i/FSM_0/inst/Hue[8]_i_3/O
                         net (fo=54, routed)          1.447    89.017    design_1_i/FSM_0/inst/Hue[8]_i_1_n_0
    SLICE_X25Y54         LUT5 (Prop_lut5_I3_O)        0.124    89.141 r  design_1_i/FSM_0/inst/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    89.141    design_1_i/FSM_0/inst/p_1_in[21]
    SLICE_X25Y54         FDRE                                         r  design_1_i/FSM_0/inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.482    98.650    design_1_i/FSM_0/inst/clk
    SLICE_X25Y54         FDRE                                         r  design_1_i/FSM_0/inst/counter_reg[21]/C
                         clock pessimism              0.000    98.650    
                         clock uncertainty           -0.415    98.235    
    SLICE_X25Y54         FDRE (Setup_fdre_C_D)        0.031    98.266    design_1_i/FSM_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         98.266    
                         arrival time                         -89.141    
  -------------------------------------------------------------------
                         slack                                  9.125    

Slack (MET) :             9.215ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.865ns  (logic 0.952ns (16.233%)  route 4.913ns (83.767%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 98.672 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.664    82.972    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456    83.428 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=67, routed)          1.439    84.867    design_1_i/FSM_0/inst/readBit
    SLICE_X23Y50         LUT4 (Prop_lut4_I2_O)        0.124    84.991 f  design_1_i/FSM_0/inst/H[2]_i_11/O
                         net (fo=6, routed)           0.598    85.589    design_1_i/FSM_0/inst/H[2]_i_11_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.124    85.713 f  design_1_i/FSM_0/inst/H[2]_i_4/O
                         net (fo=2, routed)           1.176    86.889    design_1_i/FSM_0/inst/H[2]_i_4_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124    87.013 f  design_1_i/FSM_0/inst/H[2]_i_3/O
                         net (fo=7, routed)           0.433    87.446    design_1_i/FSM_0/inst/H[2]_i_3_n_0
    SLICE_X22Y52         LUT6 (Prop_lut6_I4_O)        0.124    87.570 r  design_1_i/FSM_0/inst/Hue[8]_i_3/O
                         net (fo=54, routed)          1.267    88.837    design_1_i/FSM_0/inst/Hue[8]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.503    98.672    design_1_i/FSM_0/inst/clk
    SLICE_X18Y43         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[0]/C
                         clock pessimism              0.000    98.672    
                         clock uncertainty           -0.415    98.257    
    SLICE_X18Y43         FDRE (Setup_fdre_C_CE)      -0.205    98.052    design_1_i/FSM_0/inst/Hue_reg[0]
  -------------------------------------------------------------------
                         required time                         98.052    
                         arrival time                         -88.837    
  -------------------------------------------------------------------
                         slack                                  9.215    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Saturation_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.847ns  (logic 0.952ns (16.282%)  route 4.895ns (83.718%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 98.672 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.664    82.972    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456    83.428 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=67, routed)          1.439    84.867    design_1_i/FSM_0/inst/readBit
    SLICE_X23Y50         LUT4 (Prop_lut4_I2_O)        0.124    84.991 f  design_1_i/FSM_0/inst/H[2]_i_11/O
                         net (fo=6, routed)           0.598    85.589    design_1_i/FSM_0/inst/H[2]_i_11_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.124    85.713 f  design_1_i/FSM_0/inst/H[2]_i_4/O
                         net (fo=2, routed)           1.176    86.889    design_1_i/FSM_0/inst/H[2]_i_4_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124    87.013 f  design_1_i/FSM_0/inst/H[2]_i_3/O
                         net (fo=7, routed)           0.433    87.446    design_1_i/FSM_0/inst/H[2]_i_3_n_0
    SLICE_X22Y52         LUT6 (Prop_lut6_I4_O)        0.124    87.570 r  design_1_i/FSM_0/inst/Hue[8]_i_3/O
                         net (fo=54, routed)          1.249    88.819    design_1_i/FSM_0/inst/Hue[8]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.503    98.672    design_1_i/FSM_0/inst/clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[6]/C
                         clock pessimism              0.000    98.672    
                         clock uncertainty           -0.415    98.257    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205    98.052    design_1_i/FSM_0/inst/Saturation_reg[6]
  -------------------------------------------------------------------
                         required time                         98.052    
                         arrival time                         -88.819    
  -------------------------------------------------------------------
                         slack                                  9.233    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Saturation_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.847ns  (logic 0.952ns (16.282%)  route 4.895ns (83.718%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 98.672 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.664    82.972    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456    83.428 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=67, routed)          1.439    84.867    design_1_i/FSM_0/inst/readBit
    SLICE_X23Y50         LUT4 (Prop_lut4_I2_O)        0.124    84.991 f  design_1_i/FSM_0/inst/H[2]_i_11/O
                         net (fo=6, routed)           0.598    85.589    design_1_i/FSM_0/inst/H[2]_i_11_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.124    85.713 f  design_1_i/FSM_0/inst/H[2]_i_4/O
                         net (fo=2, routed)           1.176    86.889    design_1_i/FSM_0/inst/H[2]_i_4_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124    87.013 f  design_1_i/FSM_0/inst/H[2]_i_3/O
                         net (fo=7, routed)           0.433    87.446    design_1_i/FSM_0/inst/H[2]_i_3_n_0
    SLICE_X22Y52         LUT6 (Prop_lut6_I4_O)        0.124    87.570 r  design_1_i/FSM_0/inst/Hue[8]_i_3/O
                         net (fo=54, routed)          1.249    88.819    design_1_i/FSM_0/inst/Hue[8]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.503    98.672    design_1_i/FSM_0/inst/clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[7]/C
                         clock pessimism              0.000    98.672    
                         clock uncertainty           -0.415    98.257    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205    98.052    design_1_i/FSM_0/inst/Saturation_reg[7]
  -------------------------------------------------------------------
                         required time                         98.052    
                         arrival time                         -88.819    
  -------------------------------------------------------------------
                         slack                                  9.233    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.847ns  (logic 0.952ns (16.282%)  route 4.895ns (83.718%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -4.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 98.672 - 100.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 82.972 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    81.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.664    82.972    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.456    83.428 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=67, routed)          1.439    84.867    design_1_i/FSM_0/inst/readBit
    SLICE_X23Y50         LUT4 (Prop_lut4_I2_O)        0.124    84.991 f  design_1_i/FSM_0/inst/H[2]_i_11/O
                         net (fo=6, routed)           0.598    85.589    design_1_i/FSM_0/inst/H[2]_i_11_n_0
    SLICE_X22Y53         LUT6 (Prop_lut6_I5_O)        0.124    85.713 f  design_1_i/FSM_0/inst/H[2]_i_4/O
                         net (fo=2, routed)           1.176    86.889    design_1_i/FSM_0/inst/H[2]_i_4_n_0
    SLICE_X22Y54         LUT6 (Prop_lut6_I0_O)        0.124    87.013 f  design_1_i/FSM_0/inst/H[2]_i_3/O
                         net (fo=7, routed)           0.433    87.446    design_1_i/FSM_0/inst/H[2]_i_3_n_0
    SLICE_X22Y52         LUT6 (Prop_lut6_I4_O)        0.124    87.570 r  design_1_i/FSM_0/inst/Hue[8]_i_3/O
                         net (fo=54, routed)          1.249    88.819    design_1_i/FSM_0/inst/Hue[8]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         1.503    98.672    design_1_i/FSM_0/inst/clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/FSM_0/inst/Value_reg[0]/C
                         clock pessimism              0.000    98.672    
                         clock uncertainty           -0.415    98.257    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205    98.052    design_1_i/FSM_0/inst/Value_reg[0]
  -------------------------------------------------------------------
                         required time                         98.052    
                         arrival time                         -88.819    
  -------------------------------------------------------------------
                         slack                                  9.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.418ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.070%)  route 0.134ns (41.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.563     0.904    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.134     1.179    design_1_i/FSM_0/inst/data[25]
    SLICE_X16Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.224 r  design_1_i/FSM_0/inst/Value[6]_i_1/O
                         net (fo=2, routed)           0.000     1.224    design_1_i/FSM_0/inst/Value[6]_i_1_n_0
    SLICE_X16Y46         FDSE                                         r  design_1_i/FSM_0/inst/V_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.833    -0.730    design_1_i/FSM_0/inst/clk
    SLICE_X16Y46         FDSE                                         r  design_1_i/FSM_0/inst/V_reg[6]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            0.415    -0.315    
    SLICE_X16Y46         FDSE (Hold_fdse_C_D)         0.121    -0.194    design_1_i/FSM_0/inst/V_reg[6]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.431ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.794%)  route 0.147ns (44.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.563     0.904    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.147     1.192    design_1_i/FSM_0/inst/data[23]
    SLICE_X16Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.237 r  design_1_i/FSM_0/inst/Value[4]_i_1/O
                         net (fo=2, routed)           0.000     1.237    design_1_i/FSM_0/inst/Value[4]_i_1_n_0
    SLICE_X16Y46         FDSE                                         r  design_1_i/FSM_0/inst/V_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.833    -0.730    design_1_i/FSM_0/inst/clk
    SLICE_X16Y46         FDSE                                         r  design_1_i/FSM_0/inst/V_reg[4]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            0.415    -0.315    
    SLICE_X16Y46         FDSE (Hold_fdse_C_D)         0.121    -0.194    design_1_i/FSM_0/inst/V_reg[4]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.455ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.165%)  route 0.145ns (43.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.561     0.902    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y48         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=9, routed)           0.145     1.188    design_1_i/FSM_0/inst/data[4]
    SLICE_X18Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.233 r  design_1_i/FSM_0/inst/Hue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.233    design_1_i/FSM_0/inst/p_0_in[2]
    SLICE_X18Y49         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.834    -0.729    design_1_i/FSM_0/inst/clk
    SLICE_X18Y49         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[2]/C
                         clock pessimism              0.000    -0.729    
                         clock uncertainty            0.415    -0.314    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.091    -0.223    design_1_i/FSM_0/inst/Hue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.489ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.137%)  route 0.157ns (42.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.560     0.901    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y45         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.157     1.221    design_1_i/FSM_0/inst/data[20]
    SLICE_X19Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.266 r  design_1_i/FSM_0/inst/Value[1]_i_1/O
                         net (fo=2, routed)           0.000     1.266    design_1_i/FSM_0/inst/Value[1]_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  design_1_i/FSM_0/inst/V_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.833    -0.730    design_1_i/FSM_0/inst/clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/FSM_0/inst/V_reg[1]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            0.415    -0.315    
    SLICE_X19Y45         FDRE (Hold_fdre_C_D)         0.092    -0.223    design_1_i/FSM_0/inst/V_reg[1]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.769%)  route 0.203ns (52.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.563     0.904    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y44         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.203     1.248    design_1_i/FSM_0/inst/data[19]
    SLICE_X19Y45         LUT4 (Prop_lut4_I2_O)        0.045     1.293 r  design_1_i/FSM_0/inst/Value[0]_i_1/O
                         net (fo=2, routed)           0.000     1.293    design_1_i/FSM_0/inst/Value[0]_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  design_1_i/FSM_0/inst/V_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.833    -0.730    design_1_i/FSM_0/inst/clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/FSM_0/inst/V_reg[0]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            0.415    -0.315    
    SLICE_X19Y45         FDRE (Hold_fdre_C_D)         0.091    -0.224    design_1_i/FSM_0/inst/V_reg[0]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.535%)  route 0.241ns (56.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.563     0.904    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.241     1.286    design_1_i/FSM_0/inst/data[22]
    SLICE_X16Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.331 r  design_1_i/FSM_0/inst/Value[3]_i_1/O
                         net (fo=2, routed)           0.000     1.331    design_1_i/FSM_0/inst/Value[3]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  design_1_i/FSM_0/inst/V_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.833    -0.730    design_1_i/FSM_0/inst/clk
    SLICE_X16Y46         FDRE                                         r  design_1_i/FSM_0/inst/V_reg[3]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            0.415    -0.315    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.120    -0.195    design_1_i/FSM_0/inst/V_reg[3]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.530ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.399%)  route 0.215ns (53.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.562     0.903    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y52         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=67, routed)          0.215     1.258    design_1_i/FSM_0/inst/readBit
    SLICE_X19Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.303 r  design_1_i/FSM_0/inst/H[1]_i_1/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/FSM_0/inst/H[1]_i_1_n_0
    SLICE_X19Y51         FDRE                                         r  design_1_i/FSM_0/inst/H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.829    -0.734    design_1_i/FSM_0/inst/clk
    SLICE_X19Y51         FDRE                                         r  design_1_i/FSM_0/inst/H_reg[1]/C
                         clock pessimism              0.000    -0.734    
                         clock uncertainty            0.415    -0.319    
    SLICE_X19Y51         FDRE (Hold_fdre_C_D)         0.092    -0.227    design_1_i/FSM_0/inst/H_reg[1]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Hue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.152%)  route 0.275ns (56.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.561     0.902    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=10, routed)          0.275     1.341    design_1_i/FSM_0/inst/data[2]
    SLICE_X19Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.386 r  design_1_i/FSM_0/inst/Hue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.386    design_1_i/FSM_0/inst/p_0_in[1]
    SLICE_X19Y48         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.834    -0.729    design_1_i/FSM_0/inst/clk
    SLICE_X19Y48         FDRE                                         r  design_1_i/FSM_0/inst/Hue_reg[1]/C
                         clock pessimism              0.000    -0.729    
                         clock uncertainty            0.415    -0.314    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.092    -0.222    design_1_i/FSM_0/inst/Hue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.619ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/V_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.748%)  route 0.317ns (60.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.559     0.900    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y51         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.317     1.380    design_1_i/FSM_0/inst/data[24]
    SLICE_X16Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.425 r  design_1_i/FSM_0/inst/Value[5]_i_1/O
                         net (fo=2, routed)           0.000     1.425    design_1_i/FSM_0/inst/Value[5]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  design_1_i/FSM_0/inst/V_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.833    -0.730    design_1_i/FSM_0/inst/clk
    SLICE_X16Y46         FDRE                                         r  design_1_i/FSM_0/inst/V_reg[5]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            0.415    -0.315    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.121    -0.194    design_1_i/FSM_0/inst/V_reg[5]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.667ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/FSM_0/inst/Saturation_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.112%)  route 0.329ns (63.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.415ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.563     0.904    design_1_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y46         FDRE                                         r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.208     1.252    design_1_i/FSM_0/inst/data[12]
    SLICE_X17Y44         LUT3 (Prop_lut3_I0_O)        0.045     1.297 r  design_1_i/FSM_0/inst/Saturation[1]_i_1/O
                         net (fo=2, routed)           0.121     1.419    design_1_i/FSM_0/inst/Saturation[1]_i_1_n_0
    SLICE_X17Y43         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=138, routed)         0.833    -0.730    design_1_i/FSM_0/inst/clk
    SLICE_X17Y43         FDRE                                         r  design_1_i/FSM_0/inst/Saturation_reg[1]/C
                         clock pessimism              0.000    -0.730    
                         clock uncertainty            0.415    -0.315    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.066    -0.249    design_1_i/FSM_0/inst/Saturation_reg[1]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  1.667    





