--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
128 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! Ring[0].Ring/c<1>                 SLICE_X40Y108.B   SLICE_X40Y107.A5 !
 ! Ring[1].Ring/c<1>                 SLICE_X41Y108.D   SLICE_X40Y107.B1 !
 ! Ring[2].Ring/c<1>                 SLICE_X41Y108.B   SLICE_X40Y107.C5 !
 ! Ring[3].Ring/c<1>                 SLICE_X41Y107.C   SLICE_X40Y107.D1 !
 ! Ring[4].Ring/c<1>                 SLICE_X45Y109.A   SLICE_X44Y108.A4 !
 ! Ring[5].Ring/c<1>                 SLICE_X45Y108.D   SLICE_X44Y108.B1 !
 ! Ring[6].Ring/c<1>                 SLICE_X44Y109.C   SLICE_X44Y108.C3 !
 ! Ring[7].Ring/c<1>                 SLICE_X45Y109.B   SLICE_X44Y108.D5 !
 ! Ring[12].Ring/c<1>                SLICE_X53Y103.C   SLICE_X50Y103.A3 !
 ! Ring[13].Ring/c<1>                SLICE_X53Y102.B   SLICE_X50Y103.B4 !
 ! Ring[14].Ring/c<1>                SLICE_X53Y103.B   SLICE_X50Y103.C2 !
 ! Ring[15].Ring/c<1>                SLICE_X52Y103.D   SLICE_X50Y103.D1 !
 ! Ring[8].Ring/c<1>                 SLICE_X50Y102.A   SLICE_X51Y103.A4 !
 ! Ring[9].Ring/c<1>                 SLICE_X50Y102.D   SLICE_X51Y103.B6 !
 ! Ring[10].Ring/c<1>                SLICE_X53Y103.A   SLICE_X51Y103.C1 !
 ! Ring[11].Ring/c<1>                SLICE_X51Y102.A   SLICE_X51Y103.D2 !
 ! Ring[8].Ring/c<1>                 SLICE_X1Y100.C    SLICE_X0Y100.A3  !
 ! Ring[9].Ring/c<1>                 SLICE_X0Y99.A     SLICE_X0Y100.B3  !
 ! Ring[10].Ring/c<1>                SLICE_X0Y99.B     SLICE_X0Y100.C5  !
 ! Ring[11].Ring/c<1>                SLICE_X1Y100.B    SLICE_X0Y100.D3  !
 ! Ring[12].Ring/c<1>                SLICE_X1Y100.D    SLICE_X0Y101.A6  !
 ! Ring[13].Ring/c<1>                SLICE_X1Y101.C    SLICE_X0Y101.B6  !
 ! Ring[14].Ring/c<1>                SLICE_X0Y102.D    SLICE_X0Y101.C4  !
 ! Ring[15].Ring/c<1>                SLICE_X0Y102.B    SLICE_X0Y101.D5  !
 ! Ring[0].Ring/c<1>                 SLICE_X1Y107.A    SLICE_X1Y108.A4  !
 ! Ring[1].Ring/c<1>                 SLICE_X1Y110.B    SLICE_X1Y108.B6  !
 ! Ring[2].Ring/c<1>                 SLICE_X0Y107.A    SLICE_X1Y108.C2  !
 ! Ring[3].Ring/c<1>                 SLICE_X3Y109.D    SLICE_X1Y108.D4  !
 ! Ring[4].Ring/c<1>                 SLICE_X0Y109.D    SLICE_X1Y109.A5  !
 ! Ring[5].Ring/c<1>                 SLICE_X3Y109.B    SLICE_X1Y109.B4  !
 ! Ring[6].Ring/c<1>                 SLICE_X1Y110.D    SLICE_X1Y109.C6  !
 ! Ring[7].Ring/c<1>                 SLICE_X0Y109.C    SLICE_X1Y109.D1  !
 ! Ring[0].Ring/c<1>                 SLICE_X49Y113.D   SLICE_X50Y113.A1 !
 ! Ring[1].Ring/c<1>                 SLICE_X49Y113.B   SLICE_X50Y113.B4 !
 ! Ring[2].Ring/c<1>                 SLICE_X51Y113.C   SLICE_X50Y113.C5 !
 ! Ring[3].Ring/c<1>                 SLICE_X49Y114.B   SLICE_X50Y113.D5 !
 ! Ring[4].Ring/c<1>                 SLICE_X54Y116.B   SLICE_X54Y115.A3 !
 ! Ring[5].Ring/c<1>                 SLICE_X55Y115.B   SLICE_X54Y115.B5 !
 ! Ring[6].Ring/c<1>                 SLICE_X54Y116.D   SLICE_X54Y115.C4 !
 ! Ring[7].Ring/c<1>                 SLICE_X55Y115.D   SLICE_X54Y115.D6 !
 ! Ring[12].Ring/c<1>                SLICE_X67Y113.B   SLICE_X66Y113.A1 !
 ! Ring[13].Ring/c<1>                SLICE_X69Y113.C   SLICE_X66Y113.B3 !
 ! Ring[14].Ring/c<1>                SLICE_X68Y113.A   SLICE_X66Y113.C1 !
 ! Ring[15].Ring/c<1>                SLICE_X69Y114.B   SLICE_X66Y113.D3 !
 ! Ring[8].Ring/c<1>                 SLICE_X68Y112.B   SLICE_X69Y112.A1 !
 ! Ring[9].Ring/c<1>                 SLICE_X69Y111.D   SLICE_X69Y112.B6 !
 ! Ring[10].Ring/c<1>                SLICE_X69Y111.A   SLICE_X69Y112.C2 !
 ! Ring[11].Ring/c<1>                SLICE_X68Y112.A   SLICE_X69Y112.D5 !
 ! Ring[4].Ring/c<1>                 SLICE_X42Y115.A   SLICE_X40Y115.A6 !
 ! Ring[5].Ring/c<1>                 SLICE_X41Y115.A   SLICE_X40Y115.B3 !
 ! Ring[6].Ring/c<1>                 SLICE_X40Y117.B   SLICE_X40Y115.C3 !
 ! Ring[7].Ring/c<1>                 SLICE_X42Y116.D   SLICE_X40Y115.D3 !
 ! Ring[0].Ring/c<1>                 SLICE_X41Y117.D   SLICE_X40Y116.A2 !
 ! Ring[1].Ring/c<1>                 SLICE_X40Y117.C   SLICE_X40Y116.B3 !
 ! Ring[2].Ring/c<1>                 SLICE_X41Y117.C   SLICE_X40Y116.C6 !
 ! Ring[3].Ring/c<1>                 SLICE_X41Y117.A   SLICE_X40Y116.D2 !
 ! Ring[8].Ring/c<1>                 SLICE_X58Y110.A   SLICE_X59Y111.A4 !
 ! Ring[9].Ring/c<1>                 SLICE_X58Y111.A   SLICE_X59Y111.B3 !
 ! Ring[10].Ring/c<1>                SLICE_X60Y111.B   SLICE_X59Y111.C2 !
 ! Ring[11].Ring/c<1>                SLICE_X58Y111.B   SLICE_X59Y111.D3 !
 ! Ring[12].Ring/c<1>                SLICE_X63Y112.B   SLICE_X61Y112.A4 !
 ! Ring[13].Ring/c<1>                SLICE_X62Y113.A   SLICE_X61Y112.B6 !
 ! Ring[14].Ring/c<1>                SLICE_X63Y113.A   SLICE_X61Y112.C4 !
 ! Ring[15].Ring/c<1>                SLICE_X63Y112.A   SLICE_X61Y112.D1 !
 ! Ring[0].Ring/c<1>                 SLICE_X46Y119.A   SLICE_X46Y120.A4 !
 ! Ring[1].Ring/c<1>                 SLICE_X47Y120.D   SLICE_X46Y120.B1 !
 ! Ring[2].Ring/c<1>                 SLICE_X47Y120.B   SLICE_X46Y120.C6 !
 ! Ring[3].Ring/c<1>                 SLICE_X46Y122.C   SLICE_X46Y120.D3 !
 ! Ring[4].Ring/c<1>                 SLICE_X44Y121.B   SLICE_X46Y121.A3 !
 ! Ring[5].Ring/c<1>                 SLICE_X46Y122.B   SLICE_X46Y121.B3 !
 ! Ring[6].Ring/c<1>                 SLICE_X46Y122.A   SLICE_X46Y121.C4 !
 ! Ring[7].Ring/c<1>                 SLICE_X47Y123.B   SLICE_X46Y121.D1 !
 ! Ring[8].Ring/c<1>                 SLICE_X69Y118.A   SLICE_X68Y119.A4 !
 ! Ring[9].Ring/c<1>                 SLICE_X69Y119.B   SLICE_X68Y119.B5 !
 ! Ring[10].Ring/c<1>                SLICE_X71Y120.C   SLICE_X68Y119.C4 !
 ! Ring[11].Ring/c<1>                SLICE_X69Y119.C   SLICE_X68Y119.D1 !
 ! Ring[12].Ring/c<1>                SLICE_X71Y120.D   SLICE_X68Y120.A3 !
 ! Ring[13].Ring/c<1>                SLICE_X70Y120.B   SLICE_X68Y120.B4 !
 ! Ring[14].Ring/c<1>                SLICE_X69Y120.B   SLICE_X68Y120.C6 !
 ! Ring[15].Ring/c<1>                SLICE_X70Y120.D   SLICE_X68Y120.D1 !
 ! Ring[0].Ring/c<1>                 SLICE_X47Y130.C   SLICE_X46Y130.A3 !
 ! Ring[1].Ring/c<1>                 SLICE_X45Y130.C   SLICE_X46Y130.B3 !
 ! Ring[2].Ring/c<1>                 SLICE_X44Y130.A   SLICE_X46Y130.C6 !
 ! Ring[3].Ring/c<1>                 SLICE_X47Y131.A   SLICE_X46Y130.D1 !
 ! Ring[4].Ring/c<1>                 SLICE_X47Y132.B   SLICE_X46Y131.A3 !
 ! Ring[5].Ring/c<1>                 SLICE_X46Y132.A   SLICE_X46Y131.B6 !
 ! Ring[6].Ring/c<1>                 SLICE_X47Y133.A   SLICE_X46Y131.C1 !
 ! Ring[7].Ring/c<1>                 SLICE_X47Y132.A   SLICE_X46Y131.D2 !
 ! Ring[8].Ring/c<1>                 SLICE_X67Y130.A   SLICE_X64Y130.A6 !
 ! Ring[9].Ring/c<1>                 SLICE_X64Y129.A   SLICE_X64Y130.B4 !
 ! Ring[10].Ring/c<1>                SLICE_X67Y131.A   SLICE_X64Y130.C1 !
 ! Ring[11].Ring/c<1>                SLICE_X63Y130.A   SLICE_X64Y130.D2 !
 ! Ring[12].Ring/c<1>                SLICE_X64Y132.A   SLICE_X64Y131.A2 !
 ! Ring[13].Ring/c<1>                SLICE_X65Y131.A   SLICE_X64Y131.B3 !
 ! Ring[14].Ring/c<1>                SLICE_X65Y131.B   SLICE_X64Y131.C6 !
 ! Ring[15].Ring/c<1>                SLICE_X64Y132.B   SLICE_X64Y131.D3 !
 ! Ring[0].Ring/c<1>                 SLICE_X47Y140.A   SLICE_X46Y141.A4 !
 ! Ring[1].Ring/c<1>                 SLICE_X47Y141.C   SLICE_X46Y141.B6 !
 ! Ring[2].Ring/c<1>                 SLICE_X47Y141.A   SLICE_X46Y141.C1 !
 ! Ring[3].Ring/c<1>                 SLICE_X47Y142.D   SLICE_X46Y141.D6 !
 ! Ring[4].Ring/c<1>                 SLICE_X47Y144.B   SLICE_X46Y144.A1 !
 ! Ring[5].Ring/c<1>                 SLICE_X47Y144.A   SLICE_X46Y144.B3 !
 ! Ring[6].Ring/c<1>                 SLICE_X47Y145.C   SLICE_X46Y144.C6 !
 ! Ring[7].Ring/c<1>                 SLICE_X46Y145.C   SLICE_X46Y144.D5 !
 ! Ring[8].Ring/c<1>                 SLICE_X68Y141.B   SLICE_X66Y141.A4 !
 ! Ring[9].Ring/c<1>                 SLICE_X69Y141.A   SLICE_X66Y141.B6 !
 ! Ring[10].Ring/c<1>                SLICE_X69Y142.A   SLICE_X66Y141.C1 !
 ! Ring[11].Ring/c<1>                SLICE_X67Y142.A   SLICE_X66Y141.D2 !
 ! Ring[12].Ring/c<1>                SLICE_X69Y142.B   SLICE_X67Y141.A5 !
 ! Ring[13].Ring/c<1>                SLICE_X67Y143.A   SLICE_X67Y141.B2 !
 ! Ring[14].Ring/c<1>                SLICE_X67Y143.B   SLICE_X67Y141.C1 !
 ! Ring[15].Ring/c<1>                SLICE_X66Y143.A   SLICE_X67Y141.D4 !
 ! Ring[12].Ring/c<1>                SLICE_X2Y61.A     SLICE_X0Y62.A6   !
 ! Ring[13].Ring/c<1>                SLICE_X1Y61.D     SLICE_X0Y62.B6   !
 ! Ring[14].Ring/c<1>                SLICE_X1Y62.D     SLICE_X0Y62.C3   !
 ! Ring[15].Ring/c<1>                SLICE_X0Y61.C     SLICE_X0Y62.D5   !
 ! Ring[8].Ring/c<1>                 SLICE_X1Y62.A     SLICE_X0Y63.A3   !
 ! Ring[9].Ring/c<1>                 SLICE_X1Y61.B     SLICE_X0Y63.B4   !
 ! Ring[10].Ring/c<1>                SLICE_X1Y61.C     SLICE_X0Y63.C5   !
 ! Ring[11].Ring/c<1>                SLICE_X0Y64.B     SLICE_X0Y63.D5   !
 ! Ring[0].Ring/c<1>                 SLICE_X1Y82.C     SLICE_X1Y83.A3   !
 ! Ring[1].Ring/c<1>                 SLICE_X0Y83.B     SLICE_X1Y83.B5   !
 ! Ring[2].Ring/c<1>                 SLICE_X0Y84.D     SLICE_X1Y83.C4   !
 ! Ring[3].Ring/c<1>                 SLICE_X0Y85.B     SLICE_X1Y83.D3   !
 ! Ring[4].Ring/c<1>                 SLICE_X0Y83.A     SLICE_X1Y84.A4   !
 ! Ring[5].Ring/c<1>                 SLICE_X1Y85.D     SLICE_X1Y84.B1   !
 ! Ring[6].Ring/c<1>                 SLICE_X2Y84.A     SLICE_X1Y84.C1   !
 ! Ring[7].Ring/c<1>                 SLICE_X1Y85.A     SLICE_X1Y84.D2   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128699 paths analyzed, 5192 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.862ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_7 (SLICE_X47Y55.D2), 366 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_7 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.709ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (1.263 - 1.334)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_1 to E2M/EC/tx_header_buffer_src_add_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y73.BQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_1
    SLICE_X66Y67.D1      net (fanout=47)       2.259   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<1>
    SLICE_X66Y67.D       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0027
                                                       E2M/EC/tx_state_cmp_eq003311
    SLICE_X59Y67.D1      net (fanout=8)        1.085   E2M/EC/rx_state_cmp_eq0027
    SLICE_X59Y67.D       Tilo                  0.094   E2M/EC/N2821
                                                       E2M/EC/tx_header_counter_mux0000<3>412
    SLICE_X48Y57.B2      net (fanout=9)        1.407   E2M/EC/N2821
    SLICE_X48Y57.B       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X48Y54.C6      net (fanout=3)        0.504   E2M/EC/N389
    SLICE_X48Y54.CMUX    Tilo                  0.376   E2M/EC/tx_packet_payload_69_mux0000253
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>536_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>536
    SLICE_X47Y55.D2      net (fanout=24)       1.297   E2M/EC/N13
    SLICE_X47Y55.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<7>1
                                                       E2M/EC/tx_header_buffer_src_add_7
    -------------------------------------------------  ---------------------------
    Total                                      7.709ns (1.157ns logic, 6.552ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_7 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.708ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (1.263 - 1.334)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_1 to E2M/EC/tx_header_buffer_src_add_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y73.BQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_1
    SLICE_X66Y67.D1      net (fanout=47)       2.259   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<1>
    SLICE_X66Y67.D       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0027
                                                       E2M/EC/tx_state_cmp_eq003311
    SLICE_X59Y67.D1      net (fanout=8)        1.085   E2M/EC/rx_state_cmp_eq0027
    SLICE_X59Y67.D       Tilo                  0.094   E2M/EC/N2821
                                                       E2M/EC/tx_header_counter_mux0000<3>412
    SLICE_X48Y57.B2      net (fanout=9)        1.407   E2M/EC/N2821
    SLICE_X48Y57.B       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X48Y54.D6      net (fanout=3)        0.505   E2M/EC/N389
    SLICE_X48Y54.CMUX    Topdc                 0.374   E2M/EC/tx_packet_payload_69_mux0000253
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>536_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>536
    SLICE_X47Y55.D2      net (fanout=24)       1.297   E2M/EC/N13
    SLICE_X47Y55.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<7>1
                                                       E2M/EC/tx_header_buffer_src_add_7
    -------------------------------------------------  ---------------------------
    Total                                      7.708ns (1.155ns logic, 6.553ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_header_buffer_len_13 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_7 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.635ns (Levels of Logic = 6)
  Clock Path Skew:      -0.055ns (1.263 - 1.318)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_header_buffer_len_13 to E2M/EC/tx_header_buffer_src_add_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y62.BQ      Tcko                  0.471   E2M/EC/rx_header_buffer_len<14>
                                                       E2M/EC/rx_header_buffer_len_13
    SLICE_X72Y65.D1      net (fanout=3)        1.109   E2M/EC/rx_header_buffer_len<13>
    SLICE_X72Y65.D       Tilo                  0.094   E2M/EC/rx_error_status<6>
                                                       E2M/EC/rx_state_and0015171
    SLICE_X74Y65.C1      net (fanout=6)        1.063   E2M/EC/rx_state_and0015171
    SLICE_X74Y65.C       Tilo                  0.094   E2M/EC/rx_state_and0015135
                                                       E2M/EC/rx_state_and00191
    SLICE_X59Y67.D6      net (fanout=7)        1.004   E2M/EC/rx_state_and0019
    SLICE_X59Y67.D       Tilo                  0.094   E2M/EC/N2821
                                                       E2M/EC/tx_header_counter_mux0000<3>412
    SLICE_X48Y57.B2      net (fanout=9)        1.407   E2M/EC/N2821
    SLICE_X48Y57.B       Tilo                  0.094   E2M/EC/N389
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X48Y54.C6      net (fanout=3)        0.504   E2M/EC/N389
    SLICE_X48Y54.CMUX    Tilo                  0.376   E2M/EC/tx_packet_payload_69_mux0000253
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>536_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>536
    SLICE_X47Y55.D2      net (fanout=24)       1.297   E2M/EC/N13
    SLICE_X47Y55.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<7>1
                                                       E2M/EC/tx_header_buffer_src_add_7
    -------------------------------------------------  ---------------------------
    Total                                      7.635ns (1.251ns logic, 6.384ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_56 (SLICE_X61Y74.A2), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_0 (FF)
  Destination:          E2M/EC/tx_packet_payload_56 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.671ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.455 - 0.507)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_0 to E2M/EC/tx_packet_payload_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y66.BQ      Tcko                  0.471   E2M/EC/rx_state<1>
                                                       E2M/EC/rx_state_0
    SLICE_X72Y73.B1      net (fanout=128)      1.797   E2M/EC/rx_state<0>
    SLICE_X72Y73.B       Tilo                  0.094   E2M/EC/N349
                                                       E2M/EC/tx_header_counter_mux0000<4>6221
    SLICE_X64Y70.A1      net (fanout=9)        1.336   E2M/EC/N349
    SLICE_X64Y70.A       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0029
                                                       E2M/EC/ethToFifoCommand_mux0000<1>21
    SLICE_X63Y78.A3      net (fanout=15)       1.069   E2M/EC/N378
    SLICE_X63Y78.A       Tilo                  0.094   E2M/EC/N396
                                                       E2M/EC/tx_packet_payload_56_mux000091
    SLICE_X71Y81.A1      net (fanout=24)       1.454   E2M/EC/N396
    SLICE_X71Y81.A       Tilo                  0.094   E2M/EC/tx_packet_payload_57_mux000010
                                                       E2M/EC/tx_packet_payload_56_mux000034
    SLICE_X61Y74.A2      net (fanout=1)        1.142   E2M/EC/tx_packet_payload_56_mux000034
    SLICE_X61Y74.CLK     Tas                   0.026   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_56_mux00001011
                                                       E2M/EC/tx_packet_payload_56
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (0.873ns logic, 6.798ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_1 (FF)
  Destination:          E2M/EC/tx_packet_payload_56 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.345ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.455 - 0.507)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_1 to E2M/EC/tx_packet_payload_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y66.DQ      Tcko                  0.471   E2M/EC/rx_state<1>
                                                       E2M/EC/rx_state_1
    SLICE_X72Y73.B3      net (fanout=144)      1.471   E2M/EC/rx_state<1>
    SLICE_X72Y73.B       Tilo                  0.094   E2M/EC/N349
                                                       E2M/EC/tx_header_counter_mux0000<4>6221
    SLICE_X64Y70.A1      net (fanout=9)        1.336   E2M/EC/N349
    SLICE_X64Y70.A       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0029
                                                       E2M/EC/ethToFifoCommand_mux0000<1>21
    SLICE_X63Y78.A3      net (fanout=15)       1.069   E2M/EC/N378
    SLICE_X63Y78.A       Tilo                  0.094   E2M/EC/N396
                                                       E2M/EC/tx_packet_payload_56_mux000091
    SLICE_X71Y81.A1      net (fanout=24)       1.454   E2M/EC/N396
    SLICE_X71Y81.A       Tilo                  0.094   E2M/EC/tx_packet_payload_57_mux000010
                                                       E2M/EC/tx_packet_payload_56_mux000034
    SLICE_X61Y74.A2      net (fanout=1)        1.142   E2M/EC/tx_packet_payload_56_mux000034
    SLICE_X61Y74.CLK     Tas                   0.026   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_56_mux00001011
                                                       E2M/EC/tx_packet_payload_56
    -------------------------------------------------  ---------------------------
    Total                                      7.345ns (0.873ns logic, 6.472ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_11 (FF)
  Destination:          E2M/EC/tx_packet_payload_56 (FF)
  Requirement:          7.900ns
  Data Path Delay:      6.820ns (Levels of Logic = 5)
  Clock Path Skew:      -0.124ns (1.144 - 1.268)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_11 to E2M/EC/tx_packet_payload_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y66.BQ      Tcko                  0.450   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_11
    SLICE_X43Y67.D2      net (fanout=3)        0.757   E2M/EC/tx_read_len<11>
    SLICE_X43Y67.D       Tilo                  0.094   N847
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X41Y66.C4      net (fanout=1)        0.503   N847
    SLICE_X41Y66.C       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X55Y65.B2      net (fanout=35)       1.771   E2M/EC/tx_state_and0001
    SLICE_X55Y65.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X71Y81.A6      net (fanout=91)       1.795   E2M/EC/N305
    SLICE_X71Y81.A       Tilo                  0.094   E2M/EC/tx_packet_payload_57_mux000010
                                                       E2M/EC/tx_packet_payload_56_mux000034
    SLICE_X61Y74.A2      net (fanout=1)        1.142   E2M/EC/tx_packet_payload_56_mux000034
    SLICE_X61Y74.CLK     Tas                   0.026   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_56_mux00001011
                                                       E2M/EC/tx_packet_payload_56
    -------------------------------------------------  ---------------------------
    Total                                      6.820ns (0.852ns logic, 5.968ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_save_dest_add_0 (SLICE_X73Y53.A1), 130 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_11 (FF)
  Destination:          E2M/EC/tx_save_dest_add_0 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.703ns (Levels of Logic = 5)
  Clock Path Skew:      0.037ns (1.294 - 1.257)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_11 to E2M/EC/tx_save_dest_add_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y72.AQ      Tcko                  0.450   E2M/EC/rx_mem_length<14>
                                                       E2M/EC/rx_mem_length_11
    SLICE_X64Y72.D1      net (fanout=11)       2.351   E2M/EC/rx_mem_length<11>
    SLICE_X64Y72.COUT    Topcyd                0.384   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X64Y73.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X64Y73.CMUX    Tcinc                 0.358   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X70Y63.D1      net (fanout=10)       1.459   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X70Y63.D       Tilo                  0.094   N326
                                                       E2M/EC/tx_save_dest_add_mux0000<0>1_SW0
    SLICE_X71Y55.B2      net (fanout=1)        1.069   N326
    SLICE_X71Y55.B       Tilo                  0.094   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>1
    SLICE_X73Y53.A1      net (fanout=48)       1.418   E2M/EC/N3
    SLICE_X73Y53.CLK     Tas                   0.026   E2M/EC/tx_save_dest_add<3>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>2
                                                       E2M/EC/tx_save_dest_add_0
    -------------------------------------------------  ---------------------------
    Total                                      7.703ns (1.406ns logic, 6.297ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_9 (FF)
  Destination:          E2M/EC/tx_save_dest_add_0 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.666ns (Levels of Logic = 5)
  Clock Path Skew:      0.043ns (1.294 - 1.251)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_9 to E2M/EC/tx_save_dest_add_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.CQ      Tcko                  0.471   E2M/EC/rx_mem_length<10>
                                                       E2M/EC/rx_mem_length_9
    SLICE_X64Y72.D3      net (fanout=11)       2.293   E2M/EC/rx_mem_length<9>
    SLICE_X64Y72.COUT    Topcyd                0.384   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X64Y73.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X64Y73.CMUX    Tcinc                 0.358   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X70Y63.D1      net (fanout=10)       1.459   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X70Y63.D       Tilo                  0.094   N326
                                                       E2M/EC/tx_save_dest_add_mux0000<0>1_SW0
    SLICE_X71Y55.B2      net (fanout=1)        1.069   N326
    SLICE_X71Y55.B       Tilo                  0.094   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>1
    SLICE_X73Y53.A1      net (fanout=48)       1.418   E2M/EC/N3
    SLICE_X73Y53.CLK     Tas                   0.026   E2M/EC/tx_save_dest_add<3>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>2
                                                       E2M/EC/tx_save_dest_add_0
    -------------------------------------------------  ---------------------------
    Total                                      7.666ns (1.427ns logic, 6.239ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_22 (FF)
  Destination:          E2M/EC/tx_save_dest_add_0 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.555ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (1.294 - 1.266)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_22 to E2M/EC/tx_save_dest_add_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.DQ      Tcko                  0.450   E2M/EC/rx_mem_length<22>
                                                       E2M/EC/rx_mem_length_22
    SLICE_X64Y73.B2      net (fanout=9)        2.258   E2M/EC/rx_mem_length<22>
    SLICE_X64Y73.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X70Y63.D1      net (fanout=10)       1.459   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X70Y63.D       Tilo                  0.094   N326
                                                       E2M/EC/tx_save_dest_add_mux0000<0>1_SW0
    SLICE_X71Y55.B2      net (fanout=1)        1.069   N326
    SLICE_X71Y55.B       Tilo                  0.094   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>1
    SLICE_X73Y53.A1      net (fanout=48)       1.418   E2M/EC/N3
    SLICE_X73Y53.CLK     Tas                   0.026   E2M/EC/tx_save_dest_add<3>
                                                       E2M/EC/tx_save_dest_add_mux0000<0>2
                                                       E2M/EC/tx_save_dest_add_0
    -------------------------------------------------  ---------------------------
    Total                                      7.555ns (1.351ns logic, 6.204ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_1 (SLICE_X103Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.141 - 0.156)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y73.CQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    SLICE_X103Y73.DX     net (fanout=5)        0.167   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<1>
    SLICE_X103Y73.CLK    Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr<1>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (0.195ns logic, 0.167ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y20.ADDRBL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 0)
  Clock Path Skew:      0.205ns (0.778 - 0.573)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_7 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X88Y104.DQ        Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr<7>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_7
    RAMB36_X3Y20.ADDRBL11   net (fanout=6)        0.460   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr<7>
    RAMB36_X3Y20.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.599ns (0.139ns logic, 0.460ns route)
                                                          (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y20.ADDRBL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 0)
  Clock Path Skew:      0.208ns (0.778 - 0.570)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X88Y105.BQ        Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr<11>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_9
    RAMB36_X3Y20.ADDRBL13   net (fanout=6)        0.466   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr<9>
    RAMB36_X3Y20.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.605ns (0.139ns logic, 0.466ns route)
                                                          (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y7.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X2Y7.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X3Y6.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X62Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.769ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y63.AQ      Tcko                  0.450   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X62Y63.BX      net (fanout=1)        0.330   E2M/delayCtrl0Reset<0>
    SLICE_X62Y63.CLK     Tdick                -0.011   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.769ns (0.439ns logic, 0.330ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X62Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y63.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X62Y63.BX      net (fanout=1)        0.303   E2M/delayCtrl0Reset<0>
    SLICE_X62Y63.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X62Y63.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X62Y63.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_1/SR
  Location pin: SLICE_X62Y63.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7226 paths analyzed, 2109 endpoints analyzed, 49 failing endpoints
 49 timing errors detected. (49 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.794ns.
--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_2 (SLICE_X6Y72.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -5.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          sh/outputMemoryWriteData_2 (FF)
  Requirement:          1.963ns
  Data Path Delay:      2.873ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.891ns (1.693 - 6.584)
  Source Clock:         sh/mem_clk rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to sh/outputMemoryWriteData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y14.DOADOL1 Trcko_DOWA            2.180   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X6Y72.C6       net (fanout=1)        0.664   sh/douta<2>
    SLICE_X6Y72.CLK      Tas                   0.029   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<2>1
                                                       sh/outputMemoryWriteData_2
    -------------------------------------------------  ---------------------------
    Total                                      2.873ns (2.209ns logic, 0.664ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_7 (SLICE_X6Y76.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -5.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          sh/outputMemoryWriteData_7 (FF)
  Requirement:          1.963ns
  Data Path Delay:      2.806ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.902ns (1.706 - 6.608)
  Source Clock:         sh/mem_clk rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to sh/outputMemoryWriteData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOU1 Trcko_DOWA            2.180   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X6Y76.D5       net (fanout=1)        0.598   sh/douta<7>
    SLICE_X6Y76.CLK      Tas                   0.028   sh/outputMemoryWriteData<7>
                                                       sh/outputMemoryWriteData_mux0000<7>1
                                                       sh/outputMemoryWriteData_7
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (2.208ns logic, 0.598ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_5 (SLICE_X6Y76.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -5.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          sh/outputMemoryWriteData_5 (FF)
  Requirement:          1.963ns
  Data Path Delay:      2.783ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.902ns (1.706 - 6.608)
  Source Clock:         sh/mem_clk rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to sh/outputMemoryWriteData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y15.DOADOU0 Trcko_DOWA            2.180   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X6Y76.B6       net (fanout=1)        0.576   sh/douta<5>
    SLICE_X6Y76.CLK      Tas                   0.027   sh/outputMemoryWriteData<7>
                                                       sh/outputMemoryWriteData_mux0000<5>1
                                                       sh/outputMemoryWriteData_5
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (2.207ns logic, 0.576ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/is_calibrate_mode_3 (SLICE_X18Y95.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/pc_challenge_3 (FF)
  Destination:          sh/is_calibrate_mode_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (0.691 - 0.610)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/pc_challenge_3 to sh/is_calibrate_mode_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y94.DQ      Tcko                  0.433   sh/pc_challenge<3>
                                                       sh/pc_challenge_3
    SLICE_X18Y95.DX      net (fanout=3)        0.306   sh/pc_challenge<3>
    SLICE_X18Y95.CLK     Tckdi       (-Th)     0.219   sh/is_calibrate_mode<3>
                                                       sh/is_calibrate_mode_3
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.214ns logic, 0.306ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/is_calibrate_mode_31 (SLICE_X24Y98.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/pc_challenge_31 (FF)
  Destination:          sh/is_calibrate_mode_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.659 - 0.632)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/pc_challenge_31 to sh/is_calibrate_mode_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y97.DQ      Tcko                  0.414   sh/pc_challenge<31>
                                                       sh/pc_challenge_31
    SLICE_X24Y98.DX      net (fanout=2)        0.284   sh/pc_challenge<31>
    SLICE_X24Y98.CLK     Tckdi       (-Th)     0.230   sh/is_calibrate_mode<31>
                                                       sh/is_calibrate_mode_31
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.184ns logic, 0.284ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/is_calibrate_mode_28 (SLICE_X24Y98.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/pc_challenge_28 (FF)
  Destination:          sh/is_calibrate_mode_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.659 - 0.632)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/pc_challenge_28 to sh/is_calibrate_mode_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y97.AQ      Tcko                  0.414   sh/pc_challenge<31>
                                                       sh/pc_challenge_28
    SLICE_X24Y98.AX      net (fanout=3)        0.292   sh/pc_challenge<28>
    SLICE_X24Y98.CLK     Tckdi       (-Th)     0.236   sh/is_calibrate_mode<31>
                                                       sh/is_calibrate_mode_28
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.178ns logic, 0.292ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.888ns
  Low pulse: 2.944ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.888ns
  High pulse: 2.944ns
  High pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X2Y7.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_2 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.699 - 0.650)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_2 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y85.CQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_2
    RAMB36_X3Y18.DIBDIL2    net (fanout=3)        0.990   E2M/EC/sysACE_MPADD<2>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.803ns (0.813ns logic, 0.990ns route)
                                                          (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_3 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.629ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.699 - 0.650)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_3 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y85.DQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_3
    RAMB36_X3Y18.DIBDIL3    net (fanout=3)        0.816   E2M/EC/sysACE_MPADD<3>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.629ns (0.813ns logic, 0.816ns route)
                                                          (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_0 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.618ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.699 - 0.650)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_0 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y85.AQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_0
    RAMB36_X3Y18.DIBDIL0    net (fanout=3)        0.805   E2M/EC/sysACE_MPADD<0>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.618ns (0.813ns logic, 0.805ns route)
                                                          (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 0)
  Clock Path Skew:      0.203ns (0.775 - 0.572)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X88Y83.AQ         Tcko                  0.433   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.ENARDENL   net (fanout=2)        0.567   E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.605ns (0.038ns logic, 0.567ns route)
                                                          (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (0.759 - 0.572)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X88Y83.AQ             Tcko                  0.433   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.ENARDENL       net (fanout=2)        0.567   E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             0.605ns (0.038ns logic, 0.567ns route)
                                                              (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (0.751 - 0.585)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y89.DQ         Tcko                  0.414   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.ENBWRENL   net (fanout=2)        0.563   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.CLKBWRCLKL Trckc_WREN  (-Th)     0.395   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.582ns (0.019ns logic, 0.563ns route)
                                                          (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_1 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.146ns (0.751 - 0.605)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_1 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y85.BQ         Tcko                  0.433   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_1
    RAMB36_X3Y18.DIBDIL1    net (fanout=3)        0.572   E2M/EC/sysACE_MPADD<1>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.719ns (0.147ns logic, 0.572ns route)
                                                          (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y16.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACECounter<1>/CLK
  Logical resource: E2M/EC/sysACECounter_1/CK
  Location pin: SLICE_X86Y79.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.840ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.600ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.840ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y87.AQ      Tcko                  0.450   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.456   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (2.384ns logic, 1.456ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.530ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.530ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y87.AQ      Tcko                  0.414   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.339   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (2.191ns logic, 1.339ns route)
                                                       (62.1% logic, 37.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.075ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.365ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.075ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y89.AQ      Tcko                  0.450   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.672   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (2.403ns logic, 1.672ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.745ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.745ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y89.AQ      Tcko                  0.414   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.538   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.745ns (2.207ns logic, 1.538ns route)
                                                       (58.9% logic, 41.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.506ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.654ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.506ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y18.DIADIL10   net (fanout=1)        1.252   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.506ns (1.254ns logic, 1.252ns route)
                                                          (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL5), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.675ns (requirement - data path)
  Source:               sysACE_MPDATA<5> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.485ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<5> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    U7.I                    Tiopi                 0.881   sysACE_MPDATA<5>
                                                          sysACE_MPDATA<5>
                                                          E2M/EC/sysACEIO/IOBUF_B5/IBUF
    RAMB36_X3Y18.DIADIL5    net (fanout=1)        1.262   E2M/EC/sysACE_MPDATA_Out<5>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.485ns (1.223ns logic, 1.262ns route)
                                                          (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.737ns (requirement - data path)
  Source:               sysACE_MPDATA<2> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.423ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<2> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J7.I                    Tiopi                 0.915   sysACE_MPDATA<2>
                                                          sysACE_MPDATA<2>
                                                          E2M/EC/sysACEIO/IOBUF_B2/IBUF
    RAMB36_X3Y18.DIADIL2    net (fanout=1)        1.166   E2M/EC/sysACE_MPDATA_Out<2>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.423ns (1.257ns logic, 1.166ns route)
                                                          (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X91Y89.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACE_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACE_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X91Y89.A6      net (fanout=2)        0.484   E2M/EC/fromSysACEFifoFull
    SLICE_X91Y89.CLK     Tah         (-Th)     0.197   E2M/EC/sysACE_state_FSM_FFd1
                                                       E2M/EC/sysACE_state_FSM_FFd1-In1
                                                       E2M/EC/sysACE_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.751ns logic, 0.484ns route)
                                                       (60.8% logic, 39.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL15), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.490ns (data path)
  Source:               sysACE_MPDATA<15> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<15> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J6.I                    Tiopi                 0.876   sysACE_MPDATA<15>
                                                          sysACE_MPDATA<15>
                                                          E2M/EC/sysACEIO/IOBUF_B15/IBUF
    RAMB36_X3Y18.DIADIL15   net (fanout=1)        0.900   E2M/EC/sysACE_MPDATA_Out<15>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.490ns (0.590ns logic, 0.900ns route)
                                                          (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL3), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.511ns (data path)
  Source:               sysACE_MPDATA<3> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.511ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<3> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    H7.I                    Tiopi                 0.889   sysACE_MPDATA<3>
                                                          sysACE_MPDATA<3>
                                                          E2M/EC/sysACEIO/IOBUF_B3/IBUF
    RAMB36_X3Y18.DIADIL3    net (fanout=1)        0.908   E2M/EC/sysACE_MPDATA_Out<3>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.511ns (0.603ns logic, 0.908ns route)
                                                          (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.235ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.598 - 1.511)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y192.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMAC0RXD6  net (fanout=1)        6.520   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.287ns (0.767ns logic, 6.520ns route)
                                                           (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.598 - 1.505)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y186.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXER  net (fanout=1)        6.259   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_ERROR         0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.026ns (0.767ns logic, 6.259ns route)
                                                           (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.707ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.598 - 1.511)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y193.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<5>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_5
    TEMAC_X0Y0.PHYEMAC0RXD5  net (fanout=1)        5.940   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<5>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.707ns (0.767ns logic, 5.940ns route)
                                                           (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y20.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.778 - 0.630)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y100.CQ        Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<2>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2
    RAMB36_X3Y20.DIADIL2    net (fanout=2)        0.374   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<2>
    RAMB36_X3Y20.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.521ns (0.147ns logic, 0.374ns route)
                                                          (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y20.DIADIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.778 - 0.630)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y100.AQ        Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<2>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1
    RAMB36_X3Y20.DIADIL1    net (fanout=2)        0.382   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<1>
    RAMB36_X3Y20.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.529ns (0.147ns logic, 0.382ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X3Y21.ADDRAL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.763 - 0.607)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y107.CQ        Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<11>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_10
    RAMB36_X3Y21.ADDRAL14   net (fanout=5)        0.399   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<10>
    RAMB36_X3Y21.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.538ns (0.139ns logic, 0.399ns route)
                                                          (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Location pin: RAMB36_X3Y21.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Location pin: RAMB36_X3Y21.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y20.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.130ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X94Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y78.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X94Y73.DX      net (fanout=2)        0.678   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X94Y73.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.130ns (0.452ns logic, 0.678ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X91Y68.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.000ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y68.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X91Y68.CX      net (fanout=2)        0.546   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X91Y68.CLK     Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.000ns (0.454ns logic, 0.546ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X90Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.894ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y72.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X90Y72.DX      net (fanout=1)        0.421   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X90Y72.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.894ns (0.473ns logic, 0.421ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X96Y66.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y66.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X96Y66.CX      net (fanout=2)        0.154   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X96Y66.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.184ns logic, 0.154ns route)
                                                       (54.4% logic, 45.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X97Y66.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y66.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X97Y66.D4      net (fanout=2)        0.333   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X97Y66.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.219ns logic, 0.333ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X93Y68.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y68.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X93Y68.D4      net (fanout=2)        0.337   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X93Y68.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.219ns logic, 0.337ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.204ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X46Y80.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.204ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y75.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X61Y75.A4      net (fanout=3)        1.531   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X61Y75.AMUX    Tilo                  0.374   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X46Y80.SR      net (fanout=1)        1.304   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X46Y80.CLK     Tsrck                 0.545   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (1.369ns logic, 2.835ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X60Y74.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.066ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y75.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X60Y74.B5      net (fanout=3)        1.271   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X60Y74.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X60Y74.A5      net (fanout=1)        0.244   N20
    SLICE_X60Y74.CLK     Tas                   0.007   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.066ns (0.551ns logic, 1.515ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X92Y75.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.989ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y75.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y75.BX      net (fanout=3)        0.557   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y75.CLK     Tdick                -0.018   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.989ns (0.432ns logic, 0.557ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X92Y75.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.684ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y75.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y75.BX      net (fanout=3)        0.512   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X92Y75.CLK     Tckdi       (-Th)     0.242   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.684ns (0.172ns logic, 0.512ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X60Y74.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.676ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y75.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X60Y74.B5      net (fanout=3)        1.170   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X60Y74.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X60Y74.A5      net (fanout=1)        0.224   N20
    SLICE_X60Y74.CLK     Tah         (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.676ns (0.282ns logic, 1.394ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X46Y80.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y75.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X61Y75.A4      net (fanout=3)        1.408   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X61Y75.AMUX    Tilo                  0.344   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X46Y80.SR      net (fanout=1)        1.200   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X46Y80.CLK     Tcksr       (-Th)    -0.207   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (0.965ns logic, 2.608ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.333ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X102Y73.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.333ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y76.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y76.B5      net (fanout=2)        0.568   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y76.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X102Y73.A1     net (fanout=2)        1.487   N4
    SLICE_X102Y73.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X100Y79.A6     net (fanout=13)       0.518   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X100Y79.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X102Y73.CE     net (fanout=4)        0.799   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y73.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (0.961ns logic, 3.372ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X102Y73.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.333ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y76.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y76.B5      net (fanout=2)        0.568   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y76.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X102Y73.A1     net (fanout=2)        1.487   N4
    SLICE_X102Y73.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X100Y79.A6     net (fanout=13)       0.518   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X100Y79.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X102Y73.CE     net (fanout=4)        0.799   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y73.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (0.961ns logic, 3.372ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X102Y73.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.333ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y76.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y76.B5      net (fanout=2)        0.568   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X98Y76.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X102Y73.A1     net (fanout=2)        1.487   N4
    SLICE_X102Y73.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X100Y79.A6     net (fanout=13)       0.518   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X100Y79.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X102Y73.CE     net (fanout=4)        0.799   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y73.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (0.961ns logic, 3.372ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X90Y67.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y68.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X90Y67.DX      net (fanout=1)        0.293   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X90Y67.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.195ns logic, 0.293ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (SLICE_X94Y71.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y73.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X94Y71.DX      net (fanout=1)        0.426   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X94Y71.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.195ns logic, 0.426ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X96Y67.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.648ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.648ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y66.CQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X96Y67.CX      net (fanout=1)        0.445   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X96Y67.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.648ns (0.203ns logic, 0.445ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.583ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X99Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.400ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.612 - 0.713)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y64.DQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3
    SLICE_X99Y68.DX      net (fanout=1)        0.927   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X99Y68.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.400ns (0.473ns logic, 0.927ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X98Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.389ns (Levels of Logic = 0)
  Clock Path Skew:      -0.070ns (0.646 - 0.716)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y63.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4
    SLICE_X98Y66.AX      net (fanout=1)        0.926   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X98Y66.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (0.463ns logic, 0.926ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X99Y68.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.612 - 0.713)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y64.CQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2
    SLICE_X99Y68.CX      net (fanout=1)        0.877   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X99Y68.CLK     Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.475ns logic, 0.877ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X99Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.880ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.018ns (0.659 - 0.641)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y69.BQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9
    SLICE_X99Y71.BX      net (fanout=1)        0.678   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X99Y71.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.202ns logic, 0.678ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X99Y71.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.018ns (0.659 - 0.641)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y69.DQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X99Y71.DX      net (fanout=1)        0.668   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X99Y71.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.214ns logic, 0.668ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X99Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.892ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.018ns (0.659 - 0.641)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y69.AQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8
    SLICE_X99Y71.AX      net (fanout=1)        0.688   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X99Y71.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.892ns (0.204ns logic, 0.688ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.079ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X84Y93.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y100.AQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X84Y93.AX      net (fanout=2)        0.641   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X84Y93.CLK     Tdick                -0.012   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.438ns logic, 0.641ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X84Y93.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y100.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X84Y93.AX      net (fanout=2)        0.590   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X84Y93.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.178ns logic, 0.590ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.332ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X87Y107.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.255ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (0.127 - 0.169)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y106.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X87Y107.BX     net (fanout=1)        0.816   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X87Y107.CLK    Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      1.255ns (0.439ns logic, 0.816ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X79Y92.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.067ns (0.535 - 0.602)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y93.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X79Y92.DX      net (fanout=1)        0.639   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X79Y92.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.473ns logic, 0.639ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X87Y107.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (0.127 - 0.169)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y106.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X87Y107.CX     net (fanout=1)        0.485   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X87Y107.CLK    Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.454ns logic, 0.485ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X85Y106.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.007ns (0.138 - 0.131)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y105.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X85Y106.AX     net (fanout=1)        0.275   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X85Y106.CLK    Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.185ns logic, 0.275ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X85Y106.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.007ns (0.138 - 0.131)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y105.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X85Y106.BX     net (fanout=1)        0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X85Y106.CLK    Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.183ns logic, 0.286ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X85Y106.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.007ns (0.138 - 0.131)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y105.CQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6
    SLICE_X85Y106.CX     net (fanout=1)        0.275   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<6>
    SLICE_X85Y106.CLK    Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.196ns logic, 0.275ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 48358 paths analyzed, 609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.966ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_4 (SLICE_X49Y66.D2), 1094 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.966ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_3 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_3
    SLICE_X34Y67.D2      net (fanout=6)        1.191   E2M/EC/tx_curr_bytes_left<3>
    SLICE_X34Y67.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<3>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.COUT    Tbyp                  0.104   E2M/EC/resetUserClockDomain
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.BMUX    Tcinb                 0.335   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X32Y71.B1      net (fanout=2)        1.249   E2M/EC/_sub0001<29>
    SLICE_X32Y71.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X46Y66.D2      net (fanout=6)        1.492   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X46Y66.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X49Y66.D2      net (fanout=9)        1.393   E2M/EC/N53
    SLICE_X49Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.966ns (2.631ns logic, 5.335ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.942ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_3 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_3
    SLICE_X34Y67.D2      net (fanout=6)        1.191   E2M/EC/tx_curr_bytes_left<3>
    SLICE_X34Y67.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<3>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.COUT    Tbyp                  0.104   E2M/EC/resetUserClockDomain
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X33Y71.B1      net (fanout=2)        1.407   E2M/EC/_sub0001<28>
    SLICE_X33Y71.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y66.D4      net (fanout=6)        1.363   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y66.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X49Y66.D2      net (fanout=9)        1.393   E2M/EC/N53
    SLICE_X49Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.942ns (2.578ns logic, 5.364ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.851ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_4 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y69.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_4
    SLICE_X34Y68.A1      net (fanout=6)        1.084   E2M/EC/tx_curr_bytes_left<4>
    SLICE_X34Y68.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<4>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.COUT    Tbyp                  0.104   E2M/EC/resetUserClockDomain
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.BMUX    Tcinb                 0.335   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X32Y71.B1      net (fanout=2)        1.249   E2M/EC/_sub0001<29>
    SLICE_X32Y71.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X46Y66.D2      net (fanout=6)        1.492   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X46Y66.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X49Y66.D2      net (fanout=9)        1.393   E2M/EC/N53
    SLICE_X49Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.851ns (2.623ns logic, 5.228ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_0 (SLICE_X49Y65.A1), 1094 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.890ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_3 to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_3
    SLICE_X34Y67.D2      net (fanout=6)        1.191   E2M/EC/tx_curr_bytes_left<3>
    SLICE_X34Y67.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<3>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.COUT    Tbyp                  0.104   E2M/EC/resetUserClockDomain
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.BMUX    Tcinb                 0.335   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X32Y71.B1      net (fanout=2)        1.249   E2M/EC/_sub0001<29>
    SLICE_X32Y71.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X46Y66.D2      net (fanout=6)        1.492   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X46Y66.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X49Y65.A1      net (fanout=9)        1.319   E2M/EC/N53
    SLICE_X49Y65.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>76
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      7.890ns (2.629ns logic, 5.261ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.866ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_3 to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_3
    SLICE_X34Y67.D2      net (fanout=6)        1.191   E2M/EC/tx_curr_bytes_left<3>
    SLICE_X34Y67.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<3>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.COUT    Tbyp                  0.104   E2M/EC/resetUserClockDomain
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X33Y71.B1      net (fanout=2)        1.407   E2M/EC/_sub0001<28>
    SLICE_X33Y71.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y66.D4      net (fanout=6)        1.363   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X46Y66.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X49Y65.A1      net (fanout=9)        1.319   E2M/EC/N53
    SLICE_X49Y65.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>76
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      7.866ns (2.576ns logic, 5.290ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.775ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_4 to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y69.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_4
    SLICE_X34Y68.A1      net (fanout=6)        1.084   E2M/EC/tx_curr_bytes_left<4>
    SLICE_X34Y68.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<4>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.COUT    Tbyp                  0.104   E2M/EC/resetUserClockDomain
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.BMUX    Tcinb                 0.335   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X32Y71.B1      net (fanout=2)        1.249   E2M/EC/_sub0001<29>
    SLICE_X32Y71.CMUX    Topbc                 0.687   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X46Y66.D2      net (fanout=6)        1.492   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X46Y66.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X49Y65.A1      net (fanout=9)        1.319   E2M/EC/N53
    SLICE_X49Y65.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>76
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      7.775ns (2.621ns logic, 5.154ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_read_len_15 (SLICE_X39Y66.D1), 890 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_3 (FF)
  Destination:          E2M/EC/tx_read_len_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_3 to E2M/EC/tx_read_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_3
    SLICE_X34Y67.D2      net (fanout=6)        1.191   E2M/EC/tx_curr_bytes_left<3>
    SLICE_X34Y67.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<3>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.COUT    Tbyp                  0.104   E2M/EC/resetUserClockDomain
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X33Y71.B1      net (fanout=2)        1.407   E2M/EC/_sub0001<28>
    SLICE_X33Y71.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X43Y66.A1      net (fanout=6)        1.392   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X43Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_mux0000<10>21
    SLICE_X39Y66.D1      net (fanout=8)        1.052   E2M/EC/N350
    SLICE_X39Y66.CLK     Tas                   0.028   E2M/EC/tx_read_len<15>
                                                       E2M/EC/tx_read_len_mux0000<0>
                                                       E2M/EC/tx_read_len_15
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (2.578ns logic, 5.052ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_4 (FF)
  Destination:          E2M/EC/tx_read_len_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.515ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_4 to E2M/EC/tx_read_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y69.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_4
    SLICE_X34Y68.A1      net (fanout=6)        1.084   E2M/EC/tx_curr_bytes_left<4>
    SLICE_X34Y68.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<4>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.COUT    Tbyp                  0.104   E2M/EC/resetUserClockDomain
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X33Y71.B1      net (fanout=2)        1.407   E2M/EC/_sub0001<28>
    SLICE_X33Y71.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X43Y66.A1      net (fanout=6)        1.392   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X43Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_mux0000<10>21
    SLICE_X39Y66.D1      net (fanout=8)        1.052   E2M/EC/N350
    SLICE_X39Y66.CLK     Tas                   0.028   E2M/EC/tx_read_len<15>
                                                       E2M/EC/tx_read_len_mux0000<0>
                                                       E2M/EC/tx_read_len_15
    -------------------------------------------------  ---------------------------
    Total                                      7.515ns (2.570ns logic, 4.945ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_0 (FF)
  Destination:          E2M/EC/tx_read_len_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.496ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_0 to E2M/EC/tx_read_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y68.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_0
    SLICE_X34Y67.A3      net (fanout=6)        0.961   E2M/EC/tx_curr_bytes_left<0>
    SLICE_X34Y67.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/tx_curr_bytes_left<0>_rt.1
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y68.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y68.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y69.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.CIN     net (fanout=1)        0.010   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y70.COUT    Tbyp                  0.104   E2M/EC/resetUserClockDomain
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y71.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y72.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y73.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X34Y74.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X33Y71.B1      net (fanout=2)        1.407   E2M/EC/_sub0001<28>
    SLICE_X33Y71.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X43Y66.A1      net (fanout=6)        1.392   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X43Y66.A       Tilo                  0.094   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_mux0000<10>21
    SLICE_X39Y66.D1      net (fanout=8)        1.052   E2M/EC/N350
    SLICE_X39Y66.CLK     Tas                   0.028   E2M/EC/tx_read_len<15>
                                                       E2M/EC/tx_read_len_mux0000<0>
                                                       E2M/EC/tx_read_len_15
    -------------------------------------------------  ---------------------------
    Total                                      7.496ns (2.674ns logic, 4.822ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_15 (SLICE_X47Y63.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_7 to E2M/EC/tx_header_buffer_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.CQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_7
    SLICE_X47Y63.D6      net (fanout=2)        0.260   E2M/EC/tx_header_buffer_len<7>
    SLICE_X47Y63.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<15>1
                                                       E2M/EC/tx_header_buffer_len_15
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.219ns logic, 0.260ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_13 (SLICE_X41Y74.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_packet_payload_13 (FF)
  Destination:          E2M/EC/tx_packet_payload_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_packet_payload_13 to E2M/EC/tx_packet_payload_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y74.BQ      Tcko                  0.414   E2M/EC/tx_packet_payload<15>
                                                       E2M/EC/tx_packet_payload_13
    SLICE_X41Y74.B6      net (fanout=2)        0.266   E2M/EC/tx_packet_payload<13>
    SLICE_X41Y74.CLK     Tah         (-Th)     0.196   E2M/EC/tx_packet_payload<15>
                                                       E2M/EC/tx_packet_payload_13_mux0000
                                                       E2M/EC/tx_packet_payload_13
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.218ns logic, 0.266ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_7 (SLICE_X46Y63.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_7 to E2M/EC/tx_header_buffer_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.CQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_7
    SLICE_X46Y63.C6      net (fanout=2)        0.274   E2M/EC/tx_header_buffer_len<7>
    SLICE_X46Y63.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<7>
                                                       E2M/EC/tx_header_buffer_len_7
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.219ns logic, 0.274ns route)
                                                       (44.4% logic, 55.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.169ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X31Y69.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X29Y72.D2      net (fanout=3)        0.817   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X29Y72.D       Tilo                  0.094   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X31Y69.CE      net (fanout=1)        0.579   E2M/EC/userLogicReset_not0001
    SLICE_X31Y69.CLK     Tceck                 0.229   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      2.169ns (0.773ns logic, 1.396ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y70.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X28Y72.A4      net (fanout=3)        0.589   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X28Y72.A       Tilo                  0.094   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X28Y70.CE      net (fanout=1)        0.429   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X28Y70.CLK     Tceck                 0.226   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (0.770ns logic, 1.018ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y70.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.482ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X28Y72.A4      net (fanout=3)        0.542   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X28Y72.A       Tilo                  0.087   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X28Y70.CE      net (fanout=1)        0.395   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X28Y70.CLK     Tckce       (-Th)    -0.044   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (0.545ns logic, 0.937ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X31Y69.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.832ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y73.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X29Y72.D2      net (fanout=3)        0.752   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X29Y72.D       Tilo                  0.087   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X31Y69.CE      net (fanout=1)        0.533   E2M/EC/userLogicReset_not0001
    SLICE_X31Y69.CLK     Tckce       (-Th)    -0.046   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.832ns (0.547ns logic, 1.285ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12318 paths analyzed, 3237 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.714ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_1 (SLICE_X49Y65.C1), 17 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_len_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.714ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_len_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y80.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X60Y76.A2      net (fanout=21)       2.093   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X60Y76.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
                                                       E2M/EC/tx_read_len_mux0000<14>51
    SLICE_X42Y76.B4      net (fanout=44)       1.928   E2M/EC/tx_read_len_mux0000<14>49
    SLICE_X42Y76.B       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>231
    SLICE_X48Y65.D4      net (fanout=10)       1.817   E2M/EC/N2831
    SLICE_X48Y65.CMUX    Topdc                 0.374   E2M/EC/N1641
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>30_SW0_F
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>30_SW0
    SLICE_X49Y65.C1      net (fanout=1)        0.835   N863
    SLICE_X49Y65.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>118
                                                       E2M/EC/tx_header_buffer_len_1
    -------------------------------------------------  ---------------------------
    Total                                      7.714ns (1.041ns logic, 6.673ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.666ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_header_buffer_len_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y74.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X60Y76.B3      net (fanout=45)       0.673   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X60Y76.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv1
    SLICE_X60Y76.A5      net (fanout=2)        0.257   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
    SLICE_X60Y76.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
                                                       E2M/EC/tx_read_len_mux0000<14>51
    SLICE_X42Y76.B4      net (fanout=44)       1.928   E2M/EC/tx_read_len_mux0000<14>49
    SLICE_X42Y76.B       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>231
    SLICE_X48Y65.D4      net (fanout=10)       1.817   E2M/EC/N2831
    SLICE_X48Y65.CMUX    Topdc                 0.374   E2M/EC/N1641
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>30_SW0_F
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>30_SW0
    SLICE_X49Y65.C1      net (fanout=1)        0.835   N863
    SLICE_X49Y65.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>118
                                                       E2M/EC/tx_header_buffer_len_1
    -------------------------------------------------  ---------------------------
    Total                                      6.666ns (1.156ns logic, 5.510ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.583ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_header_buffer_len_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y74.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X60Y76.B4      net (fanout=45)       0.590   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X60Y76.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv1
    SLICE_X60Y76.A5      net (fanout=2)        0.257   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
    SLICE_X60Y76.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
                                                       E2M/EC/tx_read_len_mux0000<14>51
    SLICE_X42Y76.B4      net (fanout=44)       1.928   E2M/EC/tx_read_len_mux0000<14>49
    SLICE_X42Y76.B       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>231
    SLICE_X48Y65.D4      net (fanout=10)       1.817   E2M/EC/N2831
    SLICE_X48Y65.CMUX    Topdc                 0.374   E2M/EC/N1641
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>30_SW0_F
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>30_SW0
    SLICE_X49Y65.C1      net (fanout=1)        0.835   N863
    SLICE_X49Y65.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_mux0000<1>118
                                                       E2M/EC/tx_header_buffer_len_1
    -------------------------------------------------  ---------------------------
    Total                                      6.583ns (1.156ns logic, 5.427ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_4 (SLICE_X49Y66.D2), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.655ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y80.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X60Y76.A2      net (fanout=21)       2.093   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X60Y76.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
                                                       E2M/EC/tx_read_len_mux0000<14>51
    SLICE_X42Y76.B4      net (fanout=44)       1.928   E2M/EC/tx_read_len_mux0000<14>49
    SLICE_X42Y76.B       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>231
    SLICE_X46Y66.C6      net (fanout=10)       1.137   E2M/EC/N2831
    SLICE_X46Y66.C       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>211_SW1
    SLICE_X46Y66.D5      net (fanout=1)        0.250   N950
    SLICE_X46Y66.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X49Y66.D2      net (fanout=9)        1.393   E2M/EC/N53
    SLICE_X49Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (0.854ns logic, 6.801ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.772ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y71.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X53Y71.D4      net (fanout=112)      1.892   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X53Y71.D       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X51Y68.C4      net (fanout=17)       0.858   E2M/EC/N143
    SLICE_X51Y68.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<3>30
                                                       E2M/EC/tx_packet_payload_68_mux0000912
    SLICE_X52Y68.A1      net (fanout=27)       0.909   E2M/EC/N304
    SLICE_X52Y68.A       Tilo                  0.094   E2M/EC/softReset
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2_SW0
    SLICE_X46Y66.D6      net (fanout=1)        0.866   N548
    SLICE_X46Y66.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X49Y66.D2      net (fanout=9)        1.393   E2M/EC/N53
    SLICE_X49Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      6.772ns (0.854ns logic, 5.918ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.607ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_header_buffer_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y74.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X60Y76.B3      net (fanout=45)       0.673   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X60Y76.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv1
    SLICE_X60Y76.A5      net (fanout=2)        0.257   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
    SLICE_X60Y76.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
                                                       E2M/EC/tx_read_len_mux0000<14>51
    SLICE_X42Y76.B4      net (fanout=44)       1.928   E2M/EC/tx_read_len_mux0000<14>49
    SLICE_X42Y76.B       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>231
    SLICE_X46Y66.C6      net (fanout=10)       1.137   E2M/EC/N2831
    SLICE_X46Y66.C       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>211_SW1
    SLICE_X46Y66.D5      net (fanout=1)        0.250   N950
    SLICE_X46Y66.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X49Y66.D2      net (fanout=9)        1.393   E2M/EC/N53
    SLICE_X49Y66.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_mux0000<4>1
                                                       E2M/EC/tx_header_buffer_len_4
    -------------------------------------------------  ---------------------------
    Total                                      6.607ns (0.969ns logic, 5.638ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_0 (SLICE_X49Y65.A1), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y80.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X60Y76.A2      net (fanout=21)       2.093   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X60Y76.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
                                                       E2M/EC/tx_read_len_mux0000<14>51
    SLICE_X42Y76.B4      net (fanout=44)       1.928   E2M/EC/tx_read_len_mux0000<14>49
    SLICE_X42Y76.B       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>231
    SLICE_X46Y66.C6      net (fanout=10)       1.137   E2M/EC/N2831
    SLICE_X46Y66.C       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>211_SW1
    SLICE_X46Y66.D5      net (fanout=1)        0.250   N950
    SLICE_X46Y66.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X49Y65.A1      net (fanout=9)        1.319   E2M/EC/N53
    SLICE_X49Y65.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>76
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (0.852ns logic, 6.727ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.696ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y71.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X53Y71.D4      net (fanout=112)      1.892   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X53Y71.D       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_ll_sof_out_mux0000211
    SLICE_X51Y68.C4      net (fanout=17)       0.858   E2M/EC/N143
    SLICE_X51Y68.C       Tilo                  0.094   E2M/EC/tx_header_buffer_len_mux0000<3>30
                                                       E2M/EC/tx_packet_payload_68_mux0000912
    SLICE_X52Y68.A1      net (fanout=27)       0.909   E2M/EC/N304
    SLICE_X52Y68.A       Tilo                  0.094   E2M/EC/softReset
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2_SW0
    SLICE_X46Y66.D6      net (fanout=1)        0.866   N548
    SLICE_X46Y66.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X49Y65.A1      net (fanout=9)        1.319   E2M/EC/N53
    SLICE_X49Y65.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>76
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      6.696ns (0.852ns logic, 5.844ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.531ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_header_buffer_len_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y74.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X60Y76.B3      net (fanout=45)       0.673   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X60Y76.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv1
    SLICE_X60Y76.A5      net (fanout=2)        0.257   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
    SLICE_X60Y76.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_reload_inv
                                                       E2M/EC/tx_read_len_mux0000<14>51
    SLICE_X42Y76.B4      net (fanout=44)       1.928   E2M/EC/tx_read_len_mux0000<14>49
    SLICE_X42Y76.B       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>231
    SLICE_X46Y66.C6      net (fanout=10)       1.137   E2M/EC/N2831
    SLICE_X46Y66.C       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>211_SW1
    SLICE_X46Y66.D5      net (fanout=1)        0.250   N950
    SLICE_X46Y66.D       Tilo                  0.094   E2M/EC/N53
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X49Y65.A1      net (fanout=9)        1.319   E2M/EC/N53
    SLICE_X49Y65.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_len<1>
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>76
                                                       E2M/EC/tx_header_buffer_len_0
    -------------------------------------------------  ---------------------------
    Total                                      6.531ns (0.967ns logic, 5.564ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/rx_pre_reset_0_i_1 (SLICE_X80Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/rx_pre_reset_0_i_0 (FF)
  Destination:          E2M/emac_ll/rx_pre_reset_0_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/rx_pre_reset_0_i_0 to E2M/emac_ll/rx_pre_reset_0_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y97.AQ      Tcko                  0.433   E2M/emac_ll/rx_pre_reset_0_i<3>
                                                       E2M/emac_ll/rx_pre_reset_0_i_0
    SLICE_X80Y97.BX      net (fanout=1)        0.285   E2M/emac_ll/rx_pre_reset_0_i<0>
    SLICE_X80Y97.CLK     Tckdi       (-Th)     0.242   E2M/emac_ll/rx_pre_reset_0_i<3>
                                                       E2M/emac_ll/rx_pre_reset_0_i_1
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/rx_pre_reset_0_i_5 (SLICE_X80Y100.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/rx_pre_reset_0_i_4 (FF)
  Destination:          E2M/emac_ll/rx_pre_reset_0_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/rx_pre_reset_0_i_4 to E2M/emac_ll/rx_pre_reset_0_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y100.AQ     Tcko                  0.433   E2M/emac_ll/rx_pre_reset_0_i<5>
                                                       E2M/emac_ll/rx_pre_reset_0_i_4
    SLICE_X80Y100.BX     net (fanout=1)        0.285   E2M/emac_ll/rx_pre_reset_0_i<4>
    SLICE_X80Y100.CLK    Tckdi       (-Th)     0.242   E2M/emac_ll/rx_pre_reset_0_i<5>
                                                       E2M/emac_ll/rx_pre_reset_0_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (SLICE_X85Y105.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    E2M/gmii_rx_clk_delay rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y104.BQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_5
    SLICE_X85Y105.BX     net (fanout=1)        0.278   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<5>
    SLICE_X85Y105.CLK    Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.202ns logic, 0.278ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT0_BUF"         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1577 paths analyzed, 929 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.454ns.
--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y14.ADDRAL8), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/raddr_6 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          1.962ns
  Data Path Delay:      3.277ns (Levels of Logic = 1)
  Clock Path Skew:      2.807ns (4.577 - 1.770)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/mem_clk rising at 125.610ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/raddr_6 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X16Y76.BQ         Tcko                  0.471   sh/raddr<8>
                                                          sh/raddr_6
    SLICE_X8Y78.B6          net (fanout=3)        1.742   sh/raddr<6>
    SLICE_X8Y78.B           Tilo                  0.094   sh/addra<10>
                                                          sh/addra<6>1
    RAMB36_X0Y14.ADDRAL8    net (fanout=4)        0.623   sh/addra<6>
    RAMB36_X0Y14.CLKARDCLKL Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.277ns (0.912ns logic, 2.365ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_6 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      3.719ns (Levels of Logic = 1)
  Clock Path Skew:      1.010ns (2.800 - 1.790)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_waddr_6 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y77.CQ          Tcko                  0.471   sh/testPUF/mem_waddr<7>
                                                          sh/testPUF/mem_waddr_6
    SLICE_X8Y78.B3          net (fanout=3)        2.184   sh/testPUF/mem_waddr<6>
    SLICE_X8Y78.B           Tilo                  0.094   sh/addra<10>
                                                          sh/addra<6>1
    RAMB36_X0Y14.ADDRAL8    net (fanout=4)        0.623   sh/addra<6>
    RAMB36_X0Y14.CLKARDCLKL Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.719ns (0.912ns logic, 2.807ns route)
                                                          (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     60.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      3.469ns (Levels of Logic = 1)
  Clock Path Skew:      1.171ns (2.800 - 1.629)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X41Y85.CQ         Tcko                  0.450   sh/testPUF/mem_we
                                                          sh/testPUF/mem_we
    SLICE_X8Y78.B5          net (fanout=32)       1.955   sh/testPUF/mem_we
    SLICE_X8Y78.B           Tilo                  0.094   sh/addra<10>
                                                          sh/addra<6>1
    RAMB36_X0Y14.ADDRAL8    net (fanout=4)        0.623   sh/addra<6>
    RAMB36_X0Y14.CLKARDCLKL Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.469ns (0.891ns logic, 2.578ns route)
                                                          (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y14.ADDRAU8), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/raddr_6 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          1.962ns
  Data Path Delay:      3.277ns (Levels of Logic = 1)
  Clock Path Skew:      2.816ns (4.586 - 1.770)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/mem_clk rising at 125.610ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/raddr_6 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X16Y76.BQ         Tcko                  0.471   sh/raddr<8>
                                                          sh/raddr_6
    SLICE_X8Y78.B6          net (fanout=3)        1.742   sh/raddr<6>
    SLICE_X8Y78.B           Tilo                  0.094   sh/addra<10>
                                                          sh/addra<6>1
    RAMB36_X0Y14.ADDRAU8    net (fanout=4)        0.623   sh/addra<6>
    RAMB36_X0Y14.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.277ns (0.912ns logic, 2.365ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_6 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      3.719ns (Levels of Logic = 1)
  Clock Path Skew:      1.019ns (2.809 - 1.790)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_waddr_6 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y77.CQ          Tcko                  0.471   sh/testPUF/mem_waddr<7>
                                                          sh/testPUF/mem_waddr_6
    SLICE_X8Y78.B3          net (fanout=3)        2.184   sh/testPUF/mem_waddr<6>
    SLICE_X8Y78.B           Tilo                  0.094   sh/addra<10>
                                                          sh/addra<6>1
    RAMB36_X0Y14.ADDRAU8    net (fanout=4)        0.623   sh/addra<6>
    RAMB36_X0Y14.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.719ns (0.912ns logic, 2.807ns route)
                                                          (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     60.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      3.469ns (Levels of Logic = 1)
  Clock Path Skew:      1.180ns (2.809 - 1.629)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X41Y85.CQ         Tcko                  0.450   sh/testPUF/mem_we
                                                          sh/testPUF/mem_we
    SLICE_X8Y78.B5          net (fanout=32)       1.955   sh/testPUF/mem_we
    SLICE_X8Y78.B           Tilo                  0.094   sh/addra<10>
                                                          sh/addra<6>1
    RAMB36_X0Y14.ADDRAU8    net (fanout=4)        0.623   sh/addra<6>
    RAMB36_X0Y14.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.469ns (0.891ns logic, 2.578ns route)
                                                          (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y15.ADDRAL8), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/raddr_6 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          1.962ns
  Data Path Delay:      3.080ns (Levels of Logic = 1)
  Clock Path Skew:      2.825ns (4.595 - 1.770)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/mem_clk rising at 125.610ns
  Clock Uncertainty:    0.169ns

  Clock Uncertainty:          0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.329ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/raddr_6 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X16Y76.BQ         Tcko                  0.471   sh/raddr<8>
                                                          sh/raddr_6
    SLICE_X8Y78.B6          net (fanout=3)        1.742   sh/raddr<6>
    SLICE_X8Y78.B           Tilo                  0.094   sh/addra<10>
                                                          sh/addra<6>1
    RAMB36_X0Y15.ADDRAL8    net (fanout=4)        0.426   sh/addra<6>
    RAMB36_X0Y15.CLKARDCLKL Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.080ns (0.912ns logic, 2.168ns route)
                                                          (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     60.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_6 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      3.522ns (Levels of Logic = 1)
  Clock Path Skew:      1.028ns (2.818 - 1.790)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_waddr_6 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y77.CQ          Tcko                  0.471   sh/testPUF/mem_waddr<7>
                                                          sh/testPUF/mem_waddr_6
    SLICE_X8Y78.B3          net (fanout=3)        2.184   sh/testPUF/mem_waddr<6>
    SLICE_X8Y78.B           Tilo                  0.094   sh/addra<10>
                                                          sh/addra<6>1
    RAMB36_X0Y15.ADDRAL8    net (fanout=4)        0.426   sh/addra<6>
    RAMB36_X0Y15.CLKARDCLKL Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.522ns (0.912ns logic, 2.610ns route)
                                                          (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     60.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          62.805ns
  Data Path Delay:      3.272ns (Levels of Logic = 1)
  Clock Path Skew:      1.189ns (2.818 - 1.629)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X41Y85.CQ         Tcko                  0.450   sh/testPUF/mem_we
                                                          sh/testPUF/mem_we
    SLICE_X8Y78.B5          net (fanout=32)       1.955   sh/testPUF/mem_we
    SLICE_X8Y78.B           Tilo                  0.094   sh/addra<10>
                                                          sh/addra<6>1
    RAMB36_X0Y15.ADDRAL8    net (fanout=4)        0.426   sh/addra<6>
    RAMB36_X0Y15.CLKARDCLKL Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.272ns (0.891ns logic, 2.381ns route)
                                                          (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y14.DIADIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_din_2 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.518ns (Levels of Logic = 0)
  Clock Path Skew:      1.250ns (3.012 - 1.762)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 62.805ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/testPUF/mem_din_2 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X14Y54.AQ         Tcko                  0.414   sh/testPUF/mem_din<3>
                                                          sh/testPUF/mem_din_2
    RAMB36_X0Y14.DIADIL1    net (fanout=5)        1.390   sh/testPUF/mem_din<2>
    RAMB36_X0Y14.CLKARDCLKL Trckd_DIA   (-Th)     0.286   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                         1.518ns (0.128ns logic, 1.390ns route)
                                                          (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/gen_challenge_16 (SLICE_X16Y107.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_16 (FF)
  Destination:          sh/testPUF/gen_challenge_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.273ns (3.760 - 3.487)
  Source Clock:         sh/clk_RNG rising at 62.805ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_16 to sh/testPUF/gen_challenge_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y107.AQ     Tcko                  0.433   sh/testPUF/challenge_gen/C<19>
                                                       sh/testPUF/challenge_gen/C_16
    SLICE_X16Y107.B6     net (fanout=2)        0.300   sh/testPUF/challenge_gen/C<16>
    SLICE_X16Y107.CLK    Tah         (-Th)     0.222   sh/testPUF/gen_challenge<18>
                                                       sh/testPUF/gen_challenge_mux0000<16>1
                                                       sh/testPUF/gen_challenge_16
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.211ns logic, 0.300ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/gen_challenge_6 (SLICE_X16Y108.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_6 (FF)
  Destination:          sh/testPUF/gen_challenge_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.231ns (3.755 - 3.524)
  Source Clock:         sh/clk_RNG rising at 62.805ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_6 to sh/testPUF/gen_challenge_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y107.CQ     Tcko                  0.414   sh/testPUF/challenge_gen/C<7>
                                                       sh/testPUF/challenge_gen/C_6
    SLICE_X16Y108.C6     net (fanout=1)        0.275   sh/testPUF/challenge_gen/C<6>
    SLICE_X16Y108.CLK    Tah         (-Th)     0.217   sh/testPUF/gen_challenge<7>
                                                       sh/testPUF/gen_challenge_mux0000<6>1
                                                       sh/testPUF/gen_challenge_6
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.197ns logic, 0.275ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y13.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y25.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y15.CLKARDCLKL
  Clock network: sh/mem_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT1_BUF"         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51242 paths analyzed, 1893 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.844ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_0 (SLICE_X37Y39.DX), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     59.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_0 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.174ns (Levels of Logic = 2)
  Clock Path Skew:      0.693ns (2.708 - 2.015)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test4/count_run_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X36Y40.A1      net (fanout=36)       2.354   sh/testPUF/test_data
    SLICE_X36Y40.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_cst_SW0
    SLICE_X36Y40.B6      net (fanout=1)        0.154   N83
    SLICE_X36Y40.B       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_cst
    SLICE_X37Y39.DX      net (fanout=1)        0.442   sh/testPUF/NIST/test4/count_run_cst
    SLICE_X37Y39.CLK     Tsrck                 0.586   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (1.224ns logic, 2.950ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_4 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_0 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.657ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (0.519 - 0.578)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_4 to sh/testPUF/NIST/test4/count_run_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.AQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_4
    SLICE_X36Y40.B1      net (fanout=5)        1.085   sh/testPUF/NIST/test4/count_bits0<4>
    SLICE_X36Y40.B       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_cst
    SLICE_X37Y39.DX      net (fanout=1)        0.442   sh/testPUF/NIST/test4/count_run_cst
    SLICE_X37Y39.CLK     Tsrck                 0.586   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    -------------------------------------------------  ---------------------------
    Total                                      2.657ns (1.130ns logic, 1.527ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_7 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_0 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.629ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.519 - 0.578)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_7 to sh/testPUF/NIST/test4/count_run_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.DQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_7
    SLICE_X36Y40.A2      net (fanout=5)        0.809   sh/testPUF/NIST/test4/count_bits0<7>
    SLICE_X36Y40.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_cst_SW0
    SLICE_X36Y40.B6      net (fanout=1)        0.154   N83
    SLICE_X36Y40.B       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_cst
    SLICE_X37Y39.DX      net (fanout=1)        0.442   sh/testPUF/NIST/test4/count_run_cst
    SLICE_X37Y39.CLK     Tsrck                 0.586   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    -------------------------------------------------  ---------------------------
    Total                                      2.629ns (1.224ns logic, 1.405ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_max_0 (SLICE_X32Y42.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     59.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_max_0 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.635ns (2.650 - 2.015)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test4/count_run_max_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X34Y42.A1      net (fanout=36)       2.346   sh/testPUF/test_data
    SLICE_X34Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_bits2<7>
                                                       sh/testPUF/NIST/test4/count_run_max_not0001109
    SLICE_X32Y42.CE      net (fanout=1)        0.449   sh/testPUF/NIST/test4/count_run_max_not0001
    SLICE_X32Y42.CLK     Tceck                 0.226   sh/testPUF/NIST/test4/count_run_max<2>
                                                       sh/testPUF/NIST/test4/count_run_max_0
    -------------------------------------------------  ---------------------------
    Total                                      3.565ns (0.770ns logic, 2.795ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_run_0 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_max_0 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.782ns (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (1.311 - 1.472)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_run_0 to sh/testPUF/NIST/test4/count_run_max_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y39.BQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    SLICE_X33Y42.A3      net (fanout=5)        0.950   sh/testPUF/NIST/test4/count_run<0>
    SLICE_X33Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_max_not0001105
                                                       sh/testPUF/NIST/test4/count_run_max_not0001105
    SLICE_X34Y42.A4      net (fanout=1)        0.519   sh/testPUF/NIST/test4/count_run_max_not0001105
    SLICE_X34Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_bits2<7>
                                                       sh/testPUF/NIST/test4/count_run_max_not0001109
    SLICE_X32Y42.CE      net (fanout=1)        0.449   sh/testPUF/NIST/test4/count_run_max_not0001
    SLICE_X32Y42.CLK     Tceck                 0.226   sh/testPUF/NIST/test4/count_run_max<2>
                                                       sh/testPUF/NIST/test4/count_run_max_0
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (0.864ns logic, 1.918ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_run_max_0 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_max_0 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.726ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_run_max_0 to sh/testPUF/NIST/test4/count_run_max_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y42.AQ      Tcko                  0.471   sh/testPUF/NIST/test4/count_run_max<2>
                                                       sh/testPUF/NIST/test4/count_run_max_0
    SLICE_X33Y42.A1      net (fanout=3)        0.873   sh/testPUF/NIST/test4/count_run_max<0>
    SLICE_X33Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_max_not0001105
                                                       sh/testPUF/NIST/test4/count_run_max_not0001105
    SLICE_X34Y42.A4      net (fanout=1)        0.519   sh/testPUF/NIST/test4/count_run_max_not0001105
    SLICE_X34Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_bits2<7>
                                                       sh/testPUF/NIST/test4/count_run_max_not0001109
    SLICE_X32Y42.CE      net (fanout=1)        0.449   sh/testPUF/NIST/test4/count_run_max_not0001
    SLICE_X32Y42.CLK     Tceck                 0.226   sh/testPUF/NIST/test4/count_run_max<2>
                                                       sh/testPUF/NIST/test4/count_run_max_0
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (0.885ns logic, 1.841ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_max_1 (SLICE_X32Y42.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     59.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_max_1 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.635ns (2.650 - 2.015)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test4/count_run_max_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X34Y42.A1      net (fanout=36)       2.346   sh/testPUF/test_data
    SLICE_X34Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_bits2<7>
                                                       sh/testPUF/NIST/test4/count_run_max_not0001109
    SLICE_X32Y42.CE      net (fanout=1)        0.449   sh/testPUF/NIST/test4/count_run_max_not0001
    SLICE_X32Y42.CLK     Tceck                 0.226   sh/testPUF/NIST/test4/count_run_max<2>
                                                       sh/testPUF/NIST/test4/count_run_max_1
    -------------------------------------------------  ---------------------------
    Total                                      3.565ns (0.770ns logic, 2.795ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_run_0 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_max_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.782ns (Levels of Logic = 2)
  Clock Path Skew:      -0.161ns (1.311 - 1.472)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_run_0 to sh/testPUF/NIST/test4/count_run_max_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y39.BQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_run<0>
                                                       sh/testPUF/NIST/test4/count_run_0
    SLICE_X33Y42.A3      net (fanout=5)        0.950   sh/testPUF/NIST/test4/count_run<0>
    SLICE_X33Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_max_not0001105
                                                       sh/testPUF/NIST/test4/count_run_max_not0001105
    SLICE_X34Y42.A4      net (fanout=1)        0.519   sh/testPUF/NIST/test4/count_run_max_not0001105
    SLICE_X34Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_bits2<7>
                                                       sh/testPUF/NIST/test4/count_run_max_not0001109
    SLICE_X32Y42.CE      net (fanout=1)        0.449   sh/testPUF/NIST/test4/count_run_max_not0001
    SLICE_X32Y42.CLK     Tceck                 0.226   sh/testPUF/NIST/test4/count_run_max<2>
                                                       sh/testPUF/NIST/test4/count_run_max_1
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (0.864ns logic, 1.918ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_run_max_0 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_max_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      2.726ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_run_max_0 to sh/testPUF/NIST/test4/count_run_max_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y42.AQ      Tcko                  0.471   sh/testPUF/NIST/test4/count_run_max<2>
                                                       sh/testPUF/NIST/test4/count_run_max_0
    SLICE_X33Y42.A1      net (fanout=3)        0.873   sh/testPUF/NIST/test4/count_run_max<0>
    SLICE_X33Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_max_not0001105
                                                       sh/testPUF/NIST/test4/count_run_max_not0001105
    SLICE_X34Y42.A4      net (fanout=1)        0.519   sh/testPUF/NIST/test4/count_run_max_not0001105
    SLICE_X34Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_bits2<7>
                                                       sh/testPUF/NIST/test4/count_run_max_not0001109
    SLICE_X32Y42.CE      net (fanout=1)        0.449   sh/testPUF/NIST/test4/count_run_max_not0001
    SLICE_X32Y42.CLK     Tceck                 0.226   sh/testPUF/NIST/test4/count_run_max<2>
                                                       sh/testPUF/NIST/test4/count_run_max_1
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (0.885ns logic, 1.841ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_13 (SLICE_X20Y12.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.440ns (Levels of Logic = 1)
  Clock Path Skew:      1.197ns (3.071 - 1.874)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test13/cum_sum_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.414   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X20Y12.B3      net (fanout=36)       1.119   sh/testPUF/test_data
    SLICE_X20Y12.CLK     Tah         (-Th)     0.093   sh/testPUF/NIST/test13/cum_sum<15>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<13>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_xor<15>
                                                       sh/testPUF/NIST/test13/cum_sum_13
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.321ns logic, 1.119ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_12 (SLICE_X20Y12.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.441ns (Levels of Logic = 1)
  Clock Path Skew:      1.197ns (3.071 - 1.874)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test13/cum_sum_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.414   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X20Y12.A3      net (fanout=36)       1.124   sh/testPUF/test_data
    SLICE_X20Y12.CLK     Tah         (-Th)     0.097   sh/testPUF/NIST/test13/cum_sum<15>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<12>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_xor<15>
                                                       sh/testPUF/NIST/test13/cum_sum_12
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.317ns logic, 1.124ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_11 (SLICE_X20Y11.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.478ns (Levels of Logic = 1)
  Clock Path Skew:      1.192ns (3.066 - 1.874)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test13/cum_sum_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.AQ      Tcko                  0.414   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X20Y11.D2      net (fanout=36)       1.155   sh/testPUF/test_data
    SLICE_X20Y11.CLK     Tah         (-Th)     0.091   sh/testPUF/NIST/test13/cum_sum<11>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<11>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<11>
                                                       sh/testPUF/NIST/test13/cum_sum_11
    -------------------------------------------------  ---------------------------
    Total                                      1.478ns (0.323ns logic, 1.155ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y13.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y25.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.944ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 1.666ns (600.240MHz) (Tbcper_I)
  Physical resource: sh/testPUF/mux_clk_test/I0
  Logical resource: sh/testPUF/mux_clk_test/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sh/clk_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT2_BUF"         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 160 paths analyzed, 80 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.211ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (SLICE_X40Y114.B1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      4.100ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (1.276 - 1.309)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y112.AQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/Sample
    SLICE_X59Y112.C1     net (fanout=1)        0.838   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<12>
    SLICE_X59Y112.C      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X59Y112.B3     net (fanout=1)        0.432   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
    SLICE_X59Y112.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X40Y114.B1     net (fanout=1)        2.189   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<1><1>
    SLICE_X40Y114.CLK    Tas                   0.003   sh/testPUF/challenge_gen/RAND<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (0.641ns logic, 3.459ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      4.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (1.276 - 1.309)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y112.BQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/Sample
    SLICE_X59Y112.C2     net (fanout=1)        0.742   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<13>
    SLICE_X59Y112.C      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X59Y112.B3     net (fanout=1)        0.432   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
    SLICE_X59Y112.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X40Y114.B1     net (fanout=1)        2.189   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<1><1>
    SLICE_X40Y114.CLK    Tas                   0.003   sh/testPUF/challenge_gen/RAND<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (0.641ns logic, 3.363ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.844ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (1.276 - 1.309)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y112.DQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[15].Ring/Sample
    SLICE_X59Y112.C3     net (fanout=1)        0.582   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<15>
    SLICE_X59Y112.C      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X59Y112.B3     net (fanout=1)        0.432   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
    SLICE_X59Y112.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X40Y114.B1     net (fanout=1)        2.189   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<1><1>
    SLICE_X40Y114.CLK    Tas                   0.003   sh/testPUF/challenge_gen/RAND<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (0.641ns logic, 3.203ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (SLICE_X0Y84.A4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.488ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (1.356 - 1.461)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.CQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/Sample
    SLICE_X1Y63.C1       net (fanout=1)        0.892   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<14>
    SLICE_X1Y63.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X1Y63.B3       net (fanout=1)        0.432   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
    SLICE_X1Y63.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X0Y84.A4       net (fanout=1)        1.498   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X0Y84.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (0.666ns logic, 2.822ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.388ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (1.356 - 1.461)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.AQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[12].Ring/Sample
    SLICE_X1Y63.C2       net (fanout=1)        0.792   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<12>
    SLICE_X1Y63.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X1Y63.B3       net (fanout=1)        0.432   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
    SLICE_X1Y63.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X0Y84.A4       net (fanout=1)        1.498   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X0Y84.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (0.666ns logic, 2.722ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.169ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (1.356 - 1.461)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.BQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample
    SLICE_X1Y63.C3       net (fanout=1)        0.573   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<13>
    SLICE_X1Y63.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X1Y63.B3       net (fanout=1)        0.432   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
    SLICE_X1Y63.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X0Y84.A4       net (fanout=1)        1.498   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X0Y84.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.169ns (0.666ns logic, 2.503ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture (SLICE_X47Y121.C2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.426ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (1.344 - 1.428)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y120.CQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[14].Ring/Sample
    SLICE_X66Y120.B3     net (fanout=1)        0.591   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<14>
    SLICE_X66Y120.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X66Y120.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
    SLICE_X66Y120.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X47Y121.C2     net (fanout=1)        1.902   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<1><1>
    SLICE_X47Y121.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<4>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.426ns (0.688ns logic, 2.738ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.355ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (1.344 - 1.428)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y120.AQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[12].Ring/Sample
    SLICE_X66Y120.B4     net (fanout=1)        0.520   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<12>
    SLICE_X66Y120.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X66Y120.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
    SLICE_X66Y120.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X47Y121.C2     net (fanout=1)        1.902   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<1><1>
    SLICE_X47Y121.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<4>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (0.688ns logic, 2.667ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.221ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (1.344 - 1.428)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y120.DQ     Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[15].Ring/Sample
    SLICE_X66Y120.B5     net (fanout=1)        0.386   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<15>
    SLICE_X66Y120.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X66Y120.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
    SLICE_X66Y120.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X47Y121.C2     net (fanout=1)        1.902   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<1><1>
    SLICE_X47Y121.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<4>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (0.688ns logic, 2.533ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_2 (SLICE_X14Y105.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_10 (FF)
  Destination:          sh/testPUF/challenge_gen/C_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.698 - 0.614)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_10 to sh/testPUF/challenge_gen/C_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y106.CQ     Tcko                  0.433   sh/testPUF/challenge_gen/C<11>
                                                       sh/testPUF/challenge_gen/C_10
    SLICE_X14Y105.CX     net (fanout=2)        0.287   sh/testPUF/challenge_gen/C<10>
    SLICE_X14Y105.CLK    Tckdi       (-Th)     0.218   sh/testPUF/challenge_gen/C<3>
                                                       sh/testPUF/challenge_gen/C_2
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.215ns logic, 0.287ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_3 (SLICE_X14Y105.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_11 (FF)
  Destination:          sh/testPUF/challenge_gen/C_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.698 - 0.614)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_11 to sh/testPUF/challenge_gen/C_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y106.DQ     Tcko                  0.433   sh/testPUF/challenge_gen/C<11>
                                                       sh/testPUF/challenge_gen/C_11
    SLICE_X14Y105.DX     net (fanout=2)        0.312   sh/testPUF/challenge_gen/C<11>
    SLICE_X14Y105.CLK    Tckdi       (-Th)     0.219   sh/testPUF/challenge_gen/C<3>
                                                       sh/testPUF/challenge_gen/C_3
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.214ns logic, 0.312ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (SLICE_X52Y113.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[1].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.451 - 0.441)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[1].Ring/Sample to sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y113.BQ     Tcko                  0.414   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<3>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Ring[1].Ring/Sample
    SLICE_X52Y113.A6     net (fanout=1)        0.273   sh/testPUF/challenge_gen/TRNG[2].TRNG/R<1>
    SLICE_X52Y113.CLK    Tah         (-Th)     0.219   sh/testPUF/challenge_gen/RAND<2>
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[2].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.195ns logic, 0.273ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: sh/testPUF/challenge_gen/C<31>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_31/CLK
  Location pin: SLICE_X8Y95.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.850ns
  High pulse: 3.925ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: sh/testPUF/challenge_gen/C<31>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_31/CLK
  Location pin: SLICE_X8Y95.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: sh/testPUF/challenge_gen/C<25>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_25/CLK
  Location pin: SLICE_X20Y108.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_USER_INTERFACE
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_USER_INTERFACE          |      5.888ns|     23.794ns|      3.158ns|           49|            0|         7226|        52979|
| TS_sh_CLOCK_TRNG1_CLKOUT0_BUF |     62.805ns|     20.454ns|          N/A|            0|            0|         1577|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT1_BUF |    125.611ns|     10.844ns|          N/A|            0|            0|        51242|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT2_BUF |      7.851ns|      4.211ns|          N/A|            0|            0|          160|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.159(R)|    3.899(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.191(R)|    3.930(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.057(R)|    3.809(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.222(R)|    3.961(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -1.145(R)|    3.887(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -0.995(R)|    3.750(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -1.152(R)|    3.893(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -1.079(R)|    3.826(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -1.132(R)|    3.874(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -1.068(R)|    3.818(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.974(R)|    3.733(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -1.071(R)|    3.821(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -1.070(R)|    3.821(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -1.060(R)|    3.810(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -1.095(R)|    3.842(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.244(R)|    3.982(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.432(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.208(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |   10.844|         |    4.584|         |
GMII_RX_CLK_0  |    1.079|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    0.982|         |         |         |
GMII_RX_CLK_0  |    7.235|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    5.077|         |         |         |
sysACE_CLK     |    3.385|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 49  Score: 206036  (Setup/Max: 206036, Hold: 0)

Constraints cover 251691 paths, 0 nets, and 20270 connections

Design statistics:
   Minimum period:  23.794ns{1}   (Maximum frequency:  42.027MHz)
   Maximum path delay from/to any node:   7.966ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 17 19:21:03 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 541 MB



