MIPS A
"SyncdWR Fre PodWRNaA FreANa"
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=SyncdWR Fre PodWRNaA FreANa

{

0:rx=x; 0:ry=y;
1:ry=y; 1:rx=x;

}

 P0           | P1                ;
 li r2,1      | li r2,1           ;
 sw r2,0( rx) | sw r2,0( ry)      ;
 sync         | Loop00:           ;
 lw r3,0( ry) | ll r3,0( rx)      ;
              | ori r9992,r3,0      ;
              | sc r9992,0( rx)     ;
              | beq r9992,0,Loop00 ;
exists
(x=1 /\ 0:r3=0 /\ 1:r3=0)

