Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jan  3 01:22:20 2025
| Host         : LENOVO-LOQ-15IRX9 running 64-bit major release  (build 9200)
| Command      : report_drc -file battlefront_ww2_top_drc_routed.rpt -pb battlefront_ww2_top_drc_routed.pb -rpx battlefront_ww2_top_drc_routed.rpx
| Design       : battlefront_ww2_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 5
+-----------+----------+----------------------------+--------+
| Rule      | Severity | Description                | Checks |
+-----------+----------+----------------------------+--------+
| PDRC-153  | Warning  | Gated clock check          | 1      |
| REQP-1840 | Warning  | RAMB18 async control check | 4      |
+-----------+----------+----------------------------+--------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net vga_sync_unit/h_count_reg_reg[5]_1[0] is a gated clock net sourced by a combinational pin vga_sync_unit/char_addr_reg[6]_i_2/O, cell vga_sync_unit/char_addr_reg[6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 battlefront_ww2_text_unit/font_unit/addr_reg_reg has an input control pin battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[3] (net: battlefront_ww2_text_unit/font_unit/ADDRARDADDR[0]) which is driven by a register (vga_sync_unit/v_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 battlefront_ww2_text_unit/font_unit/addr_reg_reg has an input control pin battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[4] (net: battlefront_ww2_text_unit/font_unit/ADDRARDADDR[1]) which is driven by a register (vga_sync_unit/v_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 battlefront_ww2_text_unit/font_unit/addr_reg_reg has an input control pin battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[5] (net: battlefront_ww2_text_unit/font_unit/ADDRARDADDR[2]) which is driven by a register (vga_sync_unit/v_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 battlefront_ww2_text_unit/font_unit/addr_reg_reg has an input control pin battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[6] (net: battlefront_ww2_text_unit/font_unit/ADDRARDADDR[3]) which is driven by a register (vga_sync_unit/v_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


