_svd: ../svd/stm32u575.svd

_clear_fields: "*"

# This SVD calls this ADC12, but ADC12_Common in most others
_modify:
  ADC12:
    name: ADC12_Common
  ICache:
    name: ICACHE

ADC12_Common:
  _strip: ADC12_
  _include:
    - fields/adc/adc_u5_common.yaml

ADC1:
  _strip: ADC_
  _include:
    - patches/adc/split.yaml
    - patches/adc/u5_access.yaml
    - fields/adc/adc_u5.yaml
    - fields/adc/adc_u5_12.yaml
    - collect/adc/v3.yaml
    - collect/adc/pcsel.yaml

ADC4:
  _strip: ADC_
  _include:
    - patches/adc/u5_access.yaml
    - fields/adc/adc_u5.yaml
    - fields/adc/adc_u5_4.yaml
    - fields/adc/adc_u5_common.yaml
    - collect/adc/v5.yaml
  _modify:
    PWR:
      name: PWRR
    CHSELRMOD0:
      name: CHSELR0
    CHSELRMOD1:
      name: CHSELR1
      alternateRegister: CHSELR0

ADF1:
  _strip: ADF_

COMP: {}

CORDIC: {}

CRC: {}

CRS: {}

DAC1:
  _strip: DAC_

DBGMCU: {}

DCACHE:
  _strip: DCACHE_

DCB: {}

DCMI: {}

DLYBOS1:
  _strip: DLYB_

DMA2D:
  _include:
    - fields/dma/dma2d_v2.yaml

EXTI:
  _strip: EXTI_
  _include:
    - fields/exti/exti_u5.yaml

FDCAN1_RAM:
  _strip: FDCAN_

FLASH:
  _strip: FLASH_

FMAC: {}

FMC:
  _include:
    - patches/fsmc/fsmc_u5.yaml
    - fields/fsmc/fsmc_sram.yaml
    - fields/fsmc/fsmc_nand.yaml

GPDMA1:
  _strip: GPDMA_
  _include:
    - collect/dma/gpdma/h7rs_u5.yaml

GPIO[ABCHI]:
  _strip: GPIO_
  _include:
    - fields/gpio/gpio_l5_u5.yaml
    - collect/gpio/v2r.yaml

GPIO[A]:
  _include: collect/gpio/gpioa_afr.yaml
GPIO[BCHI]:
  _include: collect/gpio/v2r_derive.yaml

GTZC1_MPCBB[123]:
  _strip: MPCBB?_
  _include:
    - collect/gtzc/h5_u5.yaml

GTZC2_MPCBB4:
  _strip: MPCBB?_
  _include:
    - collect/gtzc/h5_u5.yaml

GTZC[12]_TZIC: {}

GTZC1_TZSC:
  _strip: TZSC_

GTZC2_TZSC: {}

HASH: {}

I2C1:
  _strip: I2C_
  _include:
    - fields/i2c/v3.yaml

ICACHE:
  _strip: ICACHE_

IWDG:
  _include: patches/16bit.yaml

LPDMA1:
  _strip: LPDMA_
  _include:
    - collect/dma/lpdma.yaml

LPGPIO1:
  _strip: LPGPIO_

LPTIM[14]: {}

LPUART1:
  _include:
    - patches/usart/rename_CR1_ISR_enabled_disabled.yaml
    # TODO: fields

MDF1:
  _strip: MDF_
  _include:
    - collect/mdf/u5.yaml

OCTOSPI[12]:
  _include:
    - patches/octospi/u5.yaml
    - fields/octospi/u5.yaml

OPAMP: {}

OTFDEC1: {}

OTG_FS: {}

PKA: {}

PSSI: {}

PWR:
  _strip: PWR_
  CR2:
    _remove: PKARAMPDS
  _add:
    CR4:
      displayName: PWR control register 4
      addressOffset: 0xA8
      size: 0x20
      resetValue: 0x00000000
      access: read-write
      fields:
        SRAM1PDS4:
          bitOffset: 0
          bitWidth: 1
        SRAM1PDS5:
          bitOffset: 1
          bitWidth: 1
        SRAM1PDS6:
          bitOffset: 2
          bitWidth: 1
        SRAM1PDS7:
          bitOffset: 3
          bitWidth: 1
        SRAM1PDS8:
          bitOffset: 4
          bitWidth: 1
        SRAM1PDS9:
          bitOffset: 5
          bitWidth: 1
        SRAM1PDS10:
          bitOffset: 6
          bitWidth: 1
        SRAM1PDS11:
          bitOffset: 7
          bitWidth: 1
        SRAM1PDS12:
          bitOffset: 8
          bitWidth: 1
        SRAM3PDS9:
          bitOffset: 10
          bitWidth: 1
        SRAM3PDS10:
          bitOffset: 11
          bitWidth: 1
        SRAM3PDS11:
          bitOffset: 12
          bitWidth: 1
        SRAM3PDS12:
          bitOffset: 13
          bitWidth: 1
        SRAM3PDS13:
          bitOffset: 14
          bitWidth: 1
  _include:
    - patches/pwr/add_cr5.yaml
    - fields/pwr/pwr_u5.yaml

RAMCFG: {}

RCC:
  _strip: RCC_
  _include:
    - fields/rcc/rcc_u5.yaml

RNG: {}

RTC:
  _include:
    - patches/rtc/alarm.yaml
    - fields/rtc/v3/common.yaml
    - collect/rtc/alarm.yaml

SAES: {}

SAI1: {}

SDMMC1:
  _strip: SDMMC_

SPI1:
  _strip: SPI_
  _include: patches/spi/rxtxdr.yaml

SYSCFG: {}

TAMP:
  _strip: TAMP_

TIM1:
  _strip: TIM1_
  CCMR2_Output:
    _modify:
      CC3S_1_0:
        name: CC3S
      CC4S_1_0:
        name: CC4S
      OC3M_2_0:
        name: OC3M
      OC4M_3_0:
        name: OC4M
      OC4M_bit3:
        name: OC4M_3
  _include:
    - patches/tim/v2/ocm1_bit3.yaml
    - fields/tim/v3/tim1.yaml
    - collect/tim/ccr.yaml

TIM2:
  _include:
    - patches/tim/v2/ocm_bit3.yaml
    - patches/tim/tim2_common_32bit.yaml
    - patches/tim/v2/add_uifcpy.yaml
    - fields/tim/v3/tim2.yaml
    - collect/tim/ccr.yaml

TIM6:
  _include:
    - patches/tim/v2/arr_20bit.yaml
    - fields/tim/v3/tim6.yaml

TIM15:
  _include:
    - patches/tim/v2/ocm1_bit3.yaml
    - fields/tim/v3/tim15.yaml
    - collect/tim/ccr.yaml

TIM16:
  CCMR1_Output:
    _modify:
      OC1M_2:
        name: OC1M_3
  _include:
    - patches/tim/v3/add_dithen.yaml
    - fields/tim/v3/tim16.yaml
    - fields/tim/v3/occe.yaml
    - collect/tim/ccr.yaml

TSC: {}

UCPD1:
  _strip: UCPD_
  _include:
    - patches/ucpd/rxordseten_split.yaml
    - fields/ucpd/ucpd_v1.yaml

USART1:
  _include:
    - patches/usart/rename_CR1_ISR_enabled_disabled.yaml
    - patches/usart/add_udr.yaml
    - fields/usart/v4/C.yaml

VREFBUF:
  _strip: VREFBUF_

WWDG:
  _include: patches/16bit.yaml
