<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1_rsp_demux_010.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_010" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1_cmd_mux_010.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_010" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_010" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0_avalon_master_lsu_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0_avalon_master_lsu_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="pulpino_0_avalon_master_lsu_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="pulpino_0_avalon_master_lsu_limiter" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1_router_013.sv"
   type="SYSTEM_VERILOG"
   library="router_013" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1_router_012.sv"
   type="SYSTEM_VERILOG"
   library="router_012" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0_avalon_master_lsu_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0_avalon_master_instr_translator" />
 <file
   path="simulation/submodules/sys_master_0_p2b_adapter.sv"
   type="SYSTEM_VERILOG"
   library="p2b_adapter" />
 <file
   path="simulation/submodules/sys_master_0_b2p_adapter.sv"
   type="SYSTEM_VERILOG"
   library="b2p_adapter" />
 <file
   path="simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="transacto" />
 <file
   path="simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="p2b" />
 <file
   path="simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="b2p" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fifo" />
 <file
   path="simulation/submodules/sys_master_0_timing_adt.sv"
   type="SYSTEM_VERILOG"
   library="timing_adt" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/sys_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/sys_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/sys_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/adbg_config.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/config.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_config.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/apb_bus.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/axi_bus.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/debug_bus.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/cluster_clock_gating.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/cluster_clock_inverter.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/cluster_clock_mux2.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_defines.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_alu.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_compressed_decoder.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_controller.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_core.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_cs_registers.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_debug_unit.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_decoder.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_ex_block.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_fetch_fifo.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_id_stage.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_if_stage.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_int_controller.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_load_store_unit.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_multdiv_fast.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_multdiv_slow.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_prefetch_buffer.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/zeroriscy_register_file_ff.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/core_top.sv"
   type="SYSTEM_VERILOG"
   library="pulpino_0" />
 <file
   path="simulation/submodules/sys_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/sys_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/sys_master_0.v"
   type="VERILOG"
   library="master_0" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_log_module.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_scfifo_r.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_scfifo_w.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/sys_GPIO_A_R.v"
   type="VERILOG"
   library="GPIO_A_R" />
 <file
   path="simulation/submodules/sys_GPIO_A_DIR.v"
   type="VERILOG"
   library="GPIO_A_DIR" />
 <file path="simulation/sys.v" type="VERILOG" />
 <topLevel name="sys" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="sys.onchip_memory2_0"
   modelPath="sys.onchip_memory2_0" />
</simPackage>
