// Seed: 3341597366
module module_0 #(
    parameter id_7 = 32'd87
) (
    input  wand id_0,
    output wand id_1,
    output tri  id_2,
    input  wand id_3,
    input  wand id_4,
    output tri0 id_5
);
  _id_7 :
  assert property (@(posedge -1) id_0)
  else $signed(49);
  ;
  wire [1 : id_7] id_8 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd73
) (
    input supply0 id_0,
    input uwire _id_1,
    input wand id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply1 id_5
    , id_11,
    input tri id_6,
    input tri id_7,
    output wor id_8,
    input uwire id_9
);
  assign id_4 = 1;
  parameter id_12 = 1;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_4,
      id_9,
      id_7,
      id_8
  );
  wire id_13 = id_3;
  int id_14;
  logic [-1 : id_1] id_15;
  ;
endmodule
