Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Aplicatii/Vitis/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_riscv_behav xil_defaultlib.test_riscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID_reg
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.id_ex_pipe
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.ex_mem_pipe
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mem_wb_pipe
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.test_riscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_riscv_behav
