<?xml version="1.0" encoding="utf-8"?>
<search> 
  
  
    
    <entry>
      <title>Overview of ASIP design tool</title>
      <link href="/2025/07/01/asip_design_tool/Introduction_to_asip_design/"/>
      <url>/2025/07/01/asip_design_tool/Introduction_to_asip_design/</url>
      
        <content type="html"><![CDATA[<h1 id="Overview-of-ASIP-Designer"><a href="#Overview-of-ASIP-Designer" class="headerlink" title="Overview of ASIP Designer"></a>Overview of ASIP Designer</h1><h2 id="What-Is-ASIP-Designer"><a href="#What-Is-ASIP-Designer" class="headerlink" title="What Is ASIP Designer"></a>What Is ASIP Designer</h2><p><strong>ASIP Designer</strong> is Synopsys’s tool for developing Application-Specific Instruction-set Processors (ASIPs). It lets you:</p><ul><li>Define custom processor architectures using <strong>nML</strong>, a high-level description language for ISA, registers, and memory</li><li>Generate software toolchains tailored to your ISA</li><li>Simulate performance and refine your design</li></ul><h2 id="Example-Project-tctcore"><a href="#Example-Project-tctcore" class="headerlink" title="Example Project: tctcore"></a>Example Project: <code>tctcore</code></h2><p>Before starting, set up the environment and load the required modules:</p><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">cd</span> asip_design/</span><br><span class="line"><span class="built_in">source</span> chess_env_LNa64.sh</span><br><span class="line">module load base</span><br><span class="line">module load asip_designer</span><br><span class="line">module load vcs</span><br></pre></td></tr></table></figure><p>In this example, we use the educational <code>tctcore</code> project to demonstrate the workflow.</p><h3 id="Project-Structure"><a href="#Project-Structure" class="headerlink" title="Project Structure"></a>Project Structure</h3><p><img src="/./img/tctcore_project_structure.png" alt="tctcore Project Structure"></p><h3 id="Generating-the-Simulation-Model"><a href="#Generating-the-Simulation-Model" class="headerlink" title="Generating the Simulation Model"></a>Generating the Simulation Model</h3><p>Run the model generation script:</p><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">make_model</span><br></pre></td></tr></table></figure><p>Then compile the C&#x2F;C++ algorithm (e.g., <code>irrdirect</code>) and simulate it:</p><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="keyword">include</span> <span class="string">&quot;tctcore_chess.h&quot;</span></span></span><br><span class="line"></span><br><span class="line"><span class="comment">// Low-pass filter parameters:</span></span><br><span class="line"><span class="comment">//   Sample frequency (Hz)              : 44 000</span></span><br><span class="line"><span class="comment">//   Cut-off frequency (Hz)            : 5 000</span></span><br><span class="line"><span class="comment">//   Damping factor                     : 1.5</span></span><br><span class="line"><span class="comment">//   Data width (signed)                : 16 bits</span></span><br><span class="line"></span><br><span class="line"><span class="type">const</span> <span class="type">int</span> a = <span class="number">1341</span>, b = <span class="number">5591</span>, g = <span class="number">16607</span>;</span><br><span class="line"><span class="type">const</span> <span class="type">int</span> C[<span class="number">5</span>] = &#123; a, <span class="number">2</span>*a, a, g, -b &#125;;</span><br><span class="line"><span class="type">int</span> xd[<span class="number">2</span>] = &#123;<span class="number">0</span>&#125;, yd[<span class="number">2</span>] = &#123;<span class="number">0</span>&#125;;</span><br><span class="line"></span><br><span class="line"><span class="type">int</span> <span class="title function_">low_pass</span><span class="params">(<span class="type">int</span> x)</span> &#123;</span><br><span class="line">    <span class="type">long</span> acc = fmult(x, C[<span class="number">0</span>])</span><br><span class="line">             + fmult(xd[<span class="number">0</span>], C[<span class="number">1</span>])</span><br><span class="line">             + fmult(xd[<span class="number">1</span>], C[<span class="number">2</span>])</span><br><span class="line">             + fmult(yd[<span class="number">0</span>], C[<span class="number">3</span>])</span><br><span class="line">             + fmult(yd[<span class="number">1</span>], C[<span class="number">4</span>]);</span><br><span class="line">    <span class="type">int</span> y = <span class="number">2</span> * (<span class="type">int</span>)round(acc);</span><br><span class="line">    xd[<span class="number">1</span>] = xd[<span class="number">0</span>]; xd[<span class="number">0</span>] = x;</span><br><span class="line">    yd[<span class="number">1</span>] = yd[<span class="number">0</span>]; yd[<span class="number">0</span>] = y;</span><br><span class="line">    <span class="keyword">return</span> y;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="type">int</span> <span class="title function_">low_pass_v2</span><span class="params">(<span class="type">int</span> x)</span> &#123;</span><br><span class="line">    <span class="type">long</span> acc = fmult(x, C[<span class="number">0</span>]);</span><br><span class="line">    acc = fmacc(xd[<span class="number">0</span>], C[<span class="number">1</span>], acc);</span><br><span class="line">    acc = fmacc(xd[<span class="number">1</span>], C[<span class="number">2</span>], acc);</span><br><span class="line">    acc = fmacc(yd[<span class="number">0</span>], C[<span class="number">3</span>], acc);</span><br><span class="line">    acc = fmacc(yd[<span class="number">1</span>], C[<span class="number">4</span>], acc);</span><br><span class="line">    <span class="type">int</span> y = <span class="number">2</span> * (<span class="type">int</span>)round(acc);</span><br><span class="line">    xd[<span class="number">1</span>] = xd[<span class="number">0</span>]; xd[<span class="number">0</span>] = x;</span><br><span class="line">    yd[<span class="number">1</span>] = yd[<span class="number">0</span>]; yd[<span class="number">0</span>] = y;</span><br><span class="line">    <span class="keyword">return</span> y;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="keyword">volatile</span> <span class="type">int</span> <span class="title function_">chess_storage</span><span class="params">(DM:<span class="number">256</span>)</span> input_port;</span><br><span class="line"><span class="keyword">volatile</span> <span class="type">int</span> <span class="title function_">chess_storage</span><span class="params">(DM:<span class="number">257</span>)</span> output_port;</span><br><span class="line"></span><br><span class="line"><span class="type">void</span> <span class="title function_">main</span><span class="params">()</span> &#123;</span><br><span class="line">    <span class="keyword">for</span> (<span class="type">int</span> i = <span class="number">0</span>; i &lt; <span class="number">64</span>; i++)</span><br><span class="line">        output_port = low_pass(input_port);</span><br><span class="line">    <span class="keyword">for</span> (<span class="type">int</span> i = <span class="number">0</span>; i &lt; <span class="number">64</span>; i++)</span><br><span class="line">        output_port = low_pass_v2(input_port);</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure><p>The code above illustrates two implementations:</p><ol><li><strong><code>low_pass</code></strong> uses basic multiply and add operations.</li><li><strong><code>low_pass_v2</code></strong> leverages the intrinsic <code>fmacc</code> for fused multiply-accumulate.</li></ol><p>Further details on nML structure will follow in subsequent sessions.</p><h2 id="HDL-ISS-and-Libraries"><a href="#HDL-ISS-and-Libraries" class="headerlink" title="HDL, ISS, and Libraries"></a>HDL, ISS, and Libraries</h2><ul><li><strong>HDL</strong>: Generates synthesizable Verilog&#x2F;VHDL from the design.</li><li><strong>ISS</strong>: Provides an instruction-set simulator for software validation.</li><li><strong>Libraries</strong>: Include standard and custom components (e.g., arithmetic units, register files).</li></ul><h2 id="Executing-a-tctcore-Task"><a href="#Executing-a-tctcore-Task" class="headerlink" title="Executing a tctcore Task"></a>Executing a <code>tctcore</code> Task</h2><p>To run prx files and generate infrastructure code, use <code>chessmk</code> and a Makefile. For example:</p><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">chessmk lib/tctcore.prx -r</span><br><span class="line">chessmk lib/tctcore.prx</span><br><span class="line">chessmk iss/caiss.prx</span><br><span class="line">chessmk hdl/tctcore_vlog.prx</span><br></pre></td></tr></table></figure><p>This process creates directories for debugging, type&#x2F;register visualization, and centralized maintenance.</p><h3 id="Running-C-C-Simulation"><a href="#Running-C-C-Simulation" class="headerlink" title="Running C&#x2F;C++ Simulation"></a>Running C&#x2F;C++ Simulation</h3><p>Create a dedicated Makefile (e.g., <code>make_tctcore</code>) then:</p><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment"># Compile algorithm</span></span><br><span class="line">chesscc -c iirdirect/iirdirect.c -P lib/tctcore.prx</span><br><span class="line"><span class="comment"># Link to generate executable</span></span><br><span class="line">chesscc -o hdl/tctcore_vlog_go/iirdirectx iirdirect.o -P lib/tctcore.prx</span><br><span class="line"></span><br><span class="line"><span class="comment"># Elaborate and simulate</span></span><br><span class="line"><span class="built_in">cd</span> hdl/tctcore_vlog_go</span><br><span class="line">make elab</span><br><span class="line">make <span class="built_in">test</span> TEST=iirdirectx</span><br><span class="line">make sim</span><br><span class="line"><span class="built_in">cd</span> ../..</span><br></pre></td></tr></table></figure><p>At this point, the basic simulation and verification are complete. Continuous integration into the CI&#x2F;CD pipeline can be configured as needed.</p><hr>]]></content>
      
      
      <categories>
          
          <category> Introduction </category>
          
      </categories>
      
      
        <tags>
            
            <tag> Tips </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>Biography</title>
      <link href="/2025/02/10/aboutMe/"/>
      <url>/2025/02/10/aboutMe/</url>
      
        <content type="html"><![CDATA[<h1 id="Biography"><a href="#Biography" class="headerlink" title="Biography"></a>Biography</h1><p>I am currently a junior at the School of Electronic Engineering and Computer Science at Peking University, where my research interests lie at the intersection of hardware architecture design and machine learning, with a particular focus on hardware-software co-design. This field excites me because it bridges the gap between efficient hardware systems and intelligent algorithms, offering transformative potential for modern computing.</p><p>Building on a strong foundation in hardware design from my undergraduate studies, along with research experience in AI chip development, I am eager to deepen my expertise and contribute to groundbreaking innovations in the field. I plan to continue my graduate studies in the fall of 2026, and I am currently seeking a fall research internship to further develop my skills and knowledge.</p><p>Feel free to reach out to me anytime. You can find my CV <a href="https://worldline22.github.io/pdf/CV.pdf">here</a>.</p>]]></content>
      
      
      <categories>
          
          <category> Introduction </category>
          
      </categories>
      
      
        <tags>
            
            <tag> Tips </tag>
            
        </tags>
      
    </entry>
    
    
    
    <entry>
      <title>写在前面</title>
      <link href="/2024/07/28/preinfo/"/>
      <url>/2024/07/28/preinfo/</url>
      
        <content type="html"><![CDATA[<ol><li>这是我的个人博客，本网站将不定期更新自己科研、生活上的点点滴滴，希望你能喜欢。</li><li>网页分为“黑&#x2F;白”两种模式可供选择，右下角设置键可以修改模式。</li><li>本网页目前评论功能只支持拥有github账号的访客使用，评论时请使用自己的github账号登录，注意评论文明，感谢你的浏览(❤ ω ❤)。</li></ol>]]></content>
      
      
      <categories>
          
          <category> Introduction </category>
          
      </categories>
      
      
        <tags>
            
            <tag> Tips </tag>
            
        </tags>
      
    </entry>
    
    
  
  
</search>
