
---------- Begin Simulation Statistics ----------
final_tick                                16738328000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177420                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655240                       # Number of bytes of host memory used
host_op_rate                                   177520                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    35.98                       # Real time elapsed on the host
host_tick_rate                              465168156                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6384136                       # Number of instructions simulated
sim_ops                                       6387766                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016738                       # Number of seconds simulated
sim_ticks                                 16738328000                       # Number of ticks simulated
system.cpu.committedInsts                     6384136                       # Number of instructions committed
system.cpu.committedOps                       6387766                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.621863                       # CPI: cycles per instruction
system.cpu.discardedOps                          3804                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         9237286                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.381408                       # IPC: instructions per cycle
system.cpu.numCycles                         16738328                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3198298     50.07%     50.07% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.07% # Class of committed instruction
system.cpu.op_class_0::MemRead                2351605     36.81%     86.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite                837751     13.11%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6387766                       # Class of committed instruction
system.cpu.tickCycles                         7501042                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        182138                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        94570                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          355                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       190005                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            356                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                   45047                       # Number of BP lookups
system.cpu.branchPred.condPredicted             42983                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               823                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                41047                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   39967                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.368870                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     557                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             367                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              193                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data      2922819                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2922819                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2922854                       # number of overall hits
system.cpu.dcache.overall_hits::total         2922854                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       189565                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         189565                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       189582                       # number of overall misses
system.cpu.dcache.overall_misses::total        189582                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  19044574000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19044574000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  19044574000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19044574000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3112384                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3112384                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3112436                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3112436                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060907                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060907                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060911                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060911                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 100464.611083                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100464.611083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100455.602325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100455.602325                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        94239                       # number of writebacks
system.cpu.dcache.writebacks::total             94239                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        94718                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        94718                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        94718                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        94718                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        94847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        94847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        94861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        94861                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9841576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9841576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9842959000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9842959000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030474                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030474                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030478                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030478                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103762.649319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103762.649319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103761.914802                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103761.914802                       # average overall mshr miss latency
system.cpu.dcache.replacements                  94349                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2276100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2276100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11595000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11595000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2276220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2276220                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        96625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        96625                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 95061.403509                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95061.403509                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       646719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         646719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       189445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       189445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19032979000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19032979000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       836164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       836164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.226564                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.226564                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100467.043205                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100467.043205                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        94712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        94712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        94733                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        94733                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9830739000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9830739000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103773.120243                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103773.120243                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1383000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1383000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.269231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98785.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98785.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  16738328000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.189715                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3017743                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             94861                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.812262                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.189715                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6319789                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6319789                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16738328000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16738328000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16738328000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions             3177476                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2364548                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            839490                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst       392147                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           392147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       392147                       # number of overall hits
system.cpu.icache.overall_hits::total          392147                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          575                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            575                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          575                       # number of overall misses
system.cpu.icache.overall_misses::total           575                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52917000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52917000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52917000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52917000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       392722                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       392722                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       392722                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       392722                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001464                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001464                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001464                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001464                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92029.565217                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92029.565217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92029.565217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92029.565217                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          220                       # number of writebacks
system.cpu.icache.writebacks::total               220                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          575                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          575                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          575                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          575                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51767000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51767000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001464                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001464                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001464                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001464                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90029.565217                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90029.565217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90029.565217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90029.565217                       # average overall mshr miss latency
system.cpu.icache.replacements                    220                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       392147                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          392147                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          575                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           575                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52917000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52917000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       392722                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       392722                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001464                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001464                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92029.565217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92029.565217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51767000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51767000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001464                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001464                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90029.565217                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90029.565217                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  16738328000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           354.285786                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              392722                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               575                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            682.994783                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   354.285786                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.691964                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.691964                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            786019                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           786019                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16738328000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16738328000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16738328000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  16738328000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                   6384136                       # Number of Instructions committed
system.cpu.thread0.numOps                     6387766                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   76                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                       89                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  76                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                      89                       # number of overall hits
system.l2.demand_misses::.cpu.inst                499                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              94848                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95347                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               499                       # number of overall misses
system.l2.overall_misses::.cpu.data             94848                       # number of overall misses
system.l2.overall_misses::total                 95347                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9558072000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9606489000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48417000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9558072000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9606489000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            94861                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                95436                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           94861                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               95436                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.867826                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999863                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999067                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.867826                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999863                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999067                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97028.056112                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100772.520243                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100752.923532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97028.056112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100772.520243                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100752.923532                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               86557                       # number of writebacks
system.l2.writebacks::total                     86557                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         94845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95343                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        94845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95343                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38370000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7660916000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7699286000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38370000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7660916000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7699286000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.866087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999026                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.866087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999026                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77048.192771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80773.008593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80753.552961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77048.192771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80773.008593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80753.552961                       # average overall mshr miss latency
system.l2.replacements                          87151                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        94239                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            94239                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        94239                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        94239                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          208                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              208                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          208                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          208                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           94733                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               94733                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9546539000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9546539000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         94733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             94733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 100773.109687                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100773.109687                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        94733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          94733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7651879000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7651879000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80773.109687                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80773.109687                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          499                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              499                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48417000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.867826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.867826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97028.056112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97028.056112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          498                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          498                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38370000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38370000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.866087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.866087                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77048.192771                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77048.192771                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11533000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11533000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.898438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.898438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100286.956522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100286.956522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9037000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9037000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80687.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80687.500000                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  16738328000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7862.647428                       # Cycle average of tags in use
system.l2.tags.total_refs                      189972                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     95343                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.992511                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        38.492165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7824.155264                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.004699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.955097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.959796                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2524                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1615151                       # Number of tag accesses
system.l2.tags.data_accesses                  1615151                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16738328000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     86557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     94845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000073926500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4803                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4803                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              277735                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              81793                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95343                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      86557                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95343                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    86557                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.77                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95343                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                86557                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   95258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.849053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.071574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    120.391552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4802     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4803                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.016656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.015494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.203401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               20      0.42%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4663     97.09%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              120      2.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4803                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6101952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5539648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    364.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    330.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   16738233000                       # Total gap between requests
system.mem_ctrls.avgGap                      92018.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        31872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      6070080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      5538176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1904132.838118598098                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 362645540.223611354828                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 330867933.762559771538                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          498                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        94845                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        86557                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12817250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2798658250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 364852734250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25737.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29507.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4215173.06                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        31872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      6070080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6101952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        31872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5539648                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5539648                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          498                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        94845                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          95343                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        86557                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         86557                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1904133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    362645540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        364549673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1904133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1904133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    330955876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       330955876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    330955876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1904133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    362645540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       695505549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                95343                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               86534                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         6114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5379                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         5382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5376                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1023794250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             476715000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2811475500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10738.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29488.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               84267                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              76864                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        20744                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   561.107597                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   371.456821                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   411.711538                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1018      4.91%      4.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7649     36.87%     41.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          726      3.50%     45.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          825      3.98%     49.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          676      3.26%     52.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          684      3.30%     55.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          808      3.90%     59.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          704      3.39%     63.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7654     36.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        20744                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6101952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            5538176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              364.549673                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              330.867934                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  16738328000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        74384520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        39536310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      341092080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     226641960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1320861360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3924284130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3122857920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    9049658280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   540.654854                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7998289000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    558740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8181299000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        73741920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        39187170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      339656940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     225065520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1320861360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3912877290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3132463680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    9043853880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.308081                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8023297750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    558740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8156290250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  16738328000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                610                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        86557                       # Transaction distribution
system.membus.trans_dist::CleanEvict              238                       # Transaction distribution
system.membus.trans_dist::ReadExReq             94733                       # Transaction distribution
system.membus.trans_dist::ReadExResp            94733                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           610                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       277481                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 277481                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     11641600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                11641600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95343                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  16738328000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           528366000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          502026750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       180796                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          220                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            94733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           94733                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           575                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          128                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1370                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       284071                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                285441                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12102400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12153280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           87151                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5539648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           182587                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002120                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046109                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 182201     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    385      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             182587                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  16738328000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          378923000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1725999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         284585997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
