<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>
time_elapsed: 0.021s
ram usage: 9712 KB
</pre>
<pre class="log">

module adder_implicit (
	result,
	carry,
	r1,
	r2,
	ci
);
	input [3:0] r1;
	input [3:0] r2;
	input ci;
	output [3:0] result;
	output carry;
	wire [3:0] r1;
	wire [3:0] r2;
	wire ci;
	wire [3:0] result;
	wire carry;
	wire c1;
	wire c2;
	wire c3;
	addbit u0(
		r1[0],
		r2[0],
		ci,
		result[0],
		c1
	);
	addbit u1(
		r1[1],
		r2[1],
		c1,
		result[1],
		c2
	);
	addbit u2(
		r1[2],
		r2[2],
		c2,
		result[2],
		c3
	);
	addbit u3(
		r1[3],
		r2[3],
		c3,
		result[3],
		carry
	);
endmodule

</pre>
</body>