# Single cycle cpu on verilog