CAPI=2:
# Copyright FuseSoC contributors
# Licensed under the 2-Clause BSD License, see LICENSE for details.
# SPDX-License-Identifier: BSD-2-Clause
description: mor1kx CPU
filesets:
  verilog_src_files:
    file_type: verilogSource
    files:
    - rtl/verilog/mor1kx-defines.v:
        is_include_file: true
    - rtl/verilog/mor1kx-sprs.v:
        is_include_file: true
    - rtl/verilog/mor1kx_utils.vh:
        is_include_file: true
    - rtl/verilog/mor1kx_branch_prediction.v
    - rtl/verilog/mor1kx_bus_if_avalon.v
    - rtl/verilog/mor1kx_bus_if_wb32.v
    - rtl/verilog/mor1kx_cache_lru.v
    - rtl/verilog/mor1kx_cfgrs.v
    - rtl/verilog/mor1kx_cpu_cappuccino.v
    - rtl/verilog/mor1kx_cpu_espresso.v
    - rtl/verilog/mor1kx_cpu_prontoespresso.v
    - rtl/verilog/mor1kx_cpu.v
    - rtl/verilog/mor1kx_ctrl_cappuccino.v
    - rtl/verilog/mor1kx_ctrl_espresso.v
    - rtl/verilog/mor1kx_ctrl_prontoespresso.v
    - rtl/verilog/mor1kx_dcache.v
    - rtl/verilog/mor1kx_decode_execute_cappuccino.v
    - rtl/verilog/mor1kx_decode.v
    - rtl/verilog/mor1kx_dmmu.v
    - rtl/verilog/mor1kx_execute_alu.v
    - rtl/verilog/mor1kx_execute_ctrl_cappuccino.v
    - rtl/verilog/mor1kx_fetch_cappuccino.v
    - rtl/verilog/mor1kx_fetch_espresso.v
    - rtl/verilog/mor1kx_fetch_prontoespresso.v
    - rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v
    - rtl/verilog/mor1kx_icache.v
    - rtl/verilog/mor1kx_immu.v
    - rtl/verilog/mor1kx_lsu_cappuccino.v
    - rtl/verilog/mor1kx_lsu_espresso.v
    - rtl/verilog/mor1kx_pic.v
    - rtl/verilog/mor1kx_rf_cappuccino.v
    - rtl/verilog/mor1kx_rf_espresso.v
    - rtl/verilog/mor1kx_simple_dpram_sclk.v
    - rtl/verilog/mor1kx_store_buffer.v
    - rtl/verilog/mor1kx_ticktimer.v
    - rtl/verilog/mor1kx_true_dpram_sclk.v
    - rtl/verilog/mor1kx.v
    - rtl/verilog/mor1kx_wb_mux_cappuccino.v
    - rtl/verilog/mor1kx_wb_mux_espresso.v
  verilog_tb_src_files:
    file_type: verilogSource
    files:
    - bench/verilog/mor1kx_monitor.v
name: ::mor1kx:3.1
parameters:
  trace_enable:
    datatype: bool
    description: Enable mor1kx instruction trace
    paramtype: plusarg
    scope: public
  trace_to_screen:
    datatype: bool
    description: Output mor1kx instruction trace to screen
    paramtype: plusarg
    scope: public
provider:
  name: github
  patches: []
  repo: mor1kx
  user: openrisc
  version: v3.1
targets:
  default:
    filesets:
    - verilog_src_files
    - verilog_tb_src_files
    parameters:
    - trace_enable
    - trace_to_screen
  sim:
    filesets:
    - verilog_src_files
    - verilog_tb_src_files
    - verilog_tb_private_src_files
    parameters:
    - trace_enable
    - trace_to_screen
    toplevel: orpsoc_tb
  synth:
    filesets:
    - verilog_src_files
    parameters:
    - trace_enable
    - trace_to_screen
