// Seed: 3487633260
`define pp_7 0
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
    , id_7,
    output id_3,
    input id_4,
    input id_5,
    output id_6
);
  logic id_8;
  assign id_3[1] = id_7 & 1'b0;
  logic id_9 = id_0;
  logic id_10;
  logic id_11;
endmodule
