// Seed: 925483139
module module_0 (
    input  logic id_0,
    input  wor   id_1,
    output logic id_2,
    output logic id_3
);
  wire id_5;
  always @(posedge id_0 == 1 - 1 or posedge 1) begin
    id_3 <= 1;
  end
  reg id_6;
  always @(id_1 * id_6) begin
    id_6 <= id_0;
    id_2 <= 1;
  end
endmodule
module module_0 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2,
    output wand  id_3,
    input  wand  id_4,
    output wire  module_1
);
  module_0(
      id_0, id_4, id_1, id_1
  );
  assign id_1 = id_0;
  reg id_7;
  reg id_8;
  initial begin
    id_7 <= id_2;
    id_8 <= id_0;
  end
  nand (id_3, id_4, id_0, id_2);
endmodule
