V3 20
FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/../../lab 5 - flipflop/flipflop_ise/JKFF.vhd" 2023/05/28.16:53:48 J.36
EN work/JKFF 1685274929 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/../../lab 5 - flipflop/flipflop_ise/JKFF.vhd" \
      PB ieee/std_logic_1164 1177545575 PB ieee/std_logic_arith 1177545576 \
      PB ieee/STD_LOGIC_UNSIGNED 1177545583
AR work/JKFF/RTL 1685274930 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/../../lab 5 - flipflop/flipflop_ise/JKFF.vhd" \
      EN work/JKFF 1685274929
FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/ACNT.vhd" 2023/05/28.17:23:11 J.36
EN work/ACNT 1685274931 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/ACNT.vhd" \
      PB ieee/std_logic_1164 1177545575 PB ieee/std_logic_arith 1177545576 \
      PB ieee/STD_LOGIC_UNSIGNED 1177545583
AR work/ACNT/RTL 1685274932 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/ACNT.vhd" \
      EN work/ACNT 1685274931 CP JKFF
FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Johnson_counter.vhd" 2023/05/22.05:59:37 J.36
EN work/Johnson_counter 1685268752 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Johnson_counter.vhd" \
      PB ieee/std_logic_1164 1177545575 PB ieee/std_logic_arith 1177545576 \
      PB ieee/STD_LOGIC_UNSIGNED 1177545583
AR work/Johnson_counter/Behavioral 1685268753 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Johnson_counter.vhd" \
      EN work/Johnson_counter 1685268752
FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/PULSE_COUNTER.vhd" 2023/05/28.16:35:17 J.36
EN work/PULSE_COUNTER 1685271932 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/PULSE_COUNTER.vhd" \
      PB ieee/std_logic_1164 1177545575 PB ieee/std_logic_arith 1177545576 \
      PB ieee/STD_LOGIC_UNSIGNED 1177545583
AR work/PULSE_COUNTER/RTL 1685271933 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/PULSE_COUNTER.vhd" \
      EN work/PULSE_COUNTER 1685271932
FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Ring_counter.vhd" 2023/05/20.12:09:53 J.36
EN work/Ring_counter 1685271680 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Ring_counter.vhd" \
      PB ieee/std_logic_1164 1177545575 PB ieee/std_logic_arith 1177545576 \
      PB ieee/STD_LOGIC_UNSIGNED 1177545583
AR work/Ring_counter/Behavioral 1685271681 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/Ring_counter.vhd" \
      EN work/Ring_counter 1685271680
FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/updown_counter.vhd" 2023/05/28.15:49:13 J.36
EN work/updown_counter 1685269244 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/updown_counter.vhd" \
      PB ieee/std_logic_1164 1177545575 PB ieee/std_logic_arith 1177545576 \
      PB ieee/STD_LOGIC_UNSIGNED 1177545583
AR work/updown_counter/Behavioral 1685269245 \
      FL "D:/git repositories/vlsi-system-design/lab/lab 4 - counter/counter_ise/updown_counter.vhd" \
      EN work/updown_counter 1685269244
FL "D:/git repositories/vlsi-system-design/lab/lab 5 - flipflop/flipflop_ise/JKFF.vhd" 2023/05/28.16:53:48 J.36
