module accumulator_8bit (
    input  [7:0] A,
    input  [7:0] B,
    input        CLK,
    input        RESET,
    output reg [7:0] Q
);

always @(posedge CLK) begin
    if (RESET)
      Q <= 8'b00000000;
    else
        Q <= A + B;
end

endmodule