#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0109D428 .scope module, "testb" "testb" 2 3;
 .timescale -9 -12;
v01102F00_0 .var "clk", 0 0;
v01103270_0 .var "reset", 0 0;
S_0109C4C0 .scope module, "tb" "pipeline" 2 7, 3 15, S_0109D428;
 .timescale -9 -12;
v01100F28_0 .net "Mem_address", 31 0, v010FE3F8_0; 1 drivers
v01100C10_0 .net "Mem_read_out", 0 0, C4<z>; 0 drivers
v01100CC0_0 .net "Mem_write_out", 0 0, C4<z>; 0 drivers
v01101590_0 .net "PCplus4Out", 31 0, v01100588_0; 1 drivers
v01101748_0 .net "Read_Data", 31 0, v0109E9A0_0; 1 drivers
v01101328_0 .net "Write_data", 31 0, v010FE6B8_0; 1 drivers
v011017F8_0 .net "alu_op", 1 0, v011004D8_0; 1 drivers
v01101220_0 .net "alu_op_out", 1 0, v010FE298_0; 1 drivers
v011011C8_0 .net "alu_res_out_wb", 31 0, v0109EF78_0; 1 drivers
v01101118_0 .net "alu_src", 0 0, v011005E0_0; 1 drivers
v01101850_0 .net "alu_src_out", 0 0, v010FDA00_0; 1 drivers
v01101170_0 .net "branch", 0 0, v01100110_0; 1 drivers
v01101278_0 .net "branch_address", 31 0, v010FDDC8_0; 1 drivers
v011012D0_0 .net "clk", 0 0, v01102F00_0; 1 drivers
v01101B68_0 .net "currpc_out", 31 0, v01100C68_0; 1 drivers
v01101380_0 .net "funct", 5 0, L_01102FB0; 1 drivers
v01101698_0 .net "imm_field_wo_sgn_ext", 15 0, L_01103C58; 1 drivers
v011013D8_0 .net "imm_sgn_ext_lft_shft", 31 0, L_01103320; 1 drivers
v011016F0_0 .net "inp_instn", 31 0, v01100F80_0; 1 drivers
v011018A8_0 .net "inst_imm_field", 15 0, L_011028D0; 1 drivers
v011017A0_0 .net "inst_read_reg_addr1", 4 0, L_01103008; 1 drivers
v01101640_0 .net "inst_read_reg_addr2", 4 0, L_011032C8; 1 drivers
v01101430_0 .net "mem_read", 0 0, v01100638_0; 1 drivers
RS_010CC94C .resolv tri, v010FE608_0, v010FDE20_0, C4<z>, C4<z>;
v01101900_0 .net8 "mem_read_out_id_ex", 0 0, RS_010CC94C; 2 drivers
v01101958_0 .net "mem_to_reg", 0 0, v01100168_0; 1 drivers
v011019B0_0 .net "mem_to_reg_out_dm_wb", 0 0, v0109ED68_0; 1 drivers
v011010C0_0 .net "mem_to_reg_out_ex_dm", 0 0, v010FE818_0; 1 drivers
v01101A08_0 .net "mem_to_reg_out_id_ex", 0 0, v010FD950_0; 1 drivers
v01101A60_0 .net "mem_to_write", 0 0, C4<z>; 0 drivers
v01101488_0 .net "mem_write", 0 0, v011002C8_0; 1 drivers
RS_010CC964 .resolv tri, v010FE4A8_0, v010FDB60_0, C4<z>, C4<z>;
v01101AB8_0 .net8 "mem_write_out_id_ex", 0 0, RS_010CC964; 2 drivers
v01101B10_0 .net "nextpc", 31 0, v01100DC8_0; 1 drivers
v011015E8_0 .net "nextpc_out", 31 0, v010FF9A0_0; 1 drivers
v011014E0_0 .net "opcode", 5 0, L_01102F58; 1 drivers
v01101538_0 .net "out_instn", 31 0, v01101030_0; 1 drivers
v01101F30_0 .net "pc", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01101C18_0 .net "pc_to_branch", 31 0, v01100E78_0; 1 drivers
v01101DD0_0 .net "pcout", 31 0, v010FE138_0; 1 drivers
v01101F88_0 .net "rd", 4 0, L_01103110; 1 drivers
v01101C70_0 .net "read_data_out_wb", 31 0, v0109E8F0_0; 1 drivers
v01101E28_0 .net "reg_dst", 0 0, v01100320_0; 1 drivers
v01101E80_0 .net "reg_dst_out", 0 0, v010FF6E0_0; 1 drivers
v01101D20_0 .net "reg_file_out_data1", 31 0, v010FFA50_0; 1 drivers
v01101ED8_0 .net "reg_file_out_data2", 31 0, v010FFB00_0; 1 drivers
v01101BC0_0 .net "reg_file_rd_data1", 31 0, v010FF7E8_0; 1 drivers
v01101CC8_0 .net "reg_file_rd_data2", 31 0, v010FFE18_0; 1 drivers
v01101D78_0 .net "reg_wr_data", 31 0, v0109F028_0; 1 drivers
v01101FE0_0 .net "reg_write", 0 0, v01100218_0; 1 drivers
v01102038_0 .net "reset", 0 0, v01103270_0; 1 drivers
v01103218_0 .net "resultOut", 31 0, v010FDC68_0; 1 drivers
v011031C0_0 .net "sgn_ext_imm", 31 0, L_01103168; 1 drivers
v01103378_0 .net "sgn_ext_imm_out", 31 0, v010FF1B8_0; 1 drivers
v011029D8_0 .net "zero", 0 0, v010FDF80_0; 1 drivers
L_01102F58 .part v01100F80_0, 26, 6;
L_01103008 .part v01100F80_0, 21, 5;
L_011032C8 .part v01100F80_0, 16, 5;
L_01103110 .part v01100F80_0, 11, 5;
L_011028D0 .part v01100F80_0, 0, 16;
L_01102FB0 .part v01100F80_0, 0, 6;
S_0109E0E8 .scope module, "IM" "Instruction_Memory" 3 37, 4 1, S_0109C4C0;
 .timescale -9 -12;
v01100ED0 .array "Imemory", 1023 0, 31 0;
v01100E20_0 .alias "clk", 0 0, v011012D0_0;
v01100F80_0 .var "inp_instn", 31 0;
v01100DC8_0 .var "nextpc", 31 0;
v01100FD8_0 .alias "pc", 31 0, v01101F30_0;
v01100E78_0 .var "pc_to_branch", 31 0;
v01100BB8_0 .alias "reset", 0 0, v01102038_0;
E_01099EF0 .event edge, v010FE0E0_0;
S_0109DB98 .scope module, "IF" "IF_ID_reg" 3 46, 5 1, S_0109C4C0;
 .timescale -9 -12;
v01100588_0 .var "PCplus4Out", 31 0;
v01100428_0 .net "clk", 0 0, C4<z>; 0 drivers
v01100798_0 .alias "currpc", 31 0, v01101C18_0;
v01100C68_0 .var "currpc_out", 31 0;
v01100D18_0 .alias "inp_instn", 31 0, v011016F0_0;
v01100D70_0 .alias "nextpc", 31 0, v01101B10_0;
v01101030_0 .var "out_instn", 31 0;
E_01099DD0 .event posedge, v01100428_0;
S_0109D758 .scope module, "cu" "ControlUnit" 3 61, 6 1, S_0109C4C0;
 .timescale -9 -12;
P_010A3E94 .param/l "ADDI" 6 12, C4<000100>;
P_010A3EA8 .param/l "BEQ" 6 11, C4<000011>;
P_010A3EBC .param/l "LW" 6 9, C4<000001>;
P_010A3ED0 .param/l "RType" 6 8, C4<000000>;
P_010A3EE4 .param/l "SW" 6 10, C4<000010>;
v011004D8_0 .var "alu_op", 1 0;
v011005E0_0 .var "alu_src", 0 0;
v01100110_0 .var "branch", 0 0;
v01100638_0 .var "mem_read", 0 0;
v01100168_0 .var "mem_to_reg", 0 0;
v011002C8_0 .var "mem_write", 0 0;
v01100378_0 .alias "opcode", 5 0, v011014E0_0;
v01100320_0 .var "reg_dst", 0 0;
v01100218_0 .var "reg_write", 0 0;
v011003D0_0 .alias "reset", 0 0, v01102038_0;
E_01099B50 .event edge, v01100378_0;
S_0109DB10 .scope module, "tb" "instruction_decoder" 3 84, 7 7, S_0109C4C0;
 .timescale -9 -12;
L_01103C58 .functor BUFZ 16, L_011028D0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v01100B60_0 .net *"_s2", 29 0, L_01102C98; 1 drivers
v011001C0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v011009A8_0 .alias "clk", 0 0, v011012D0_0;
v01100AB0_0 .alias "imm_field_wo_sgn_ext", 15 0, v01101698_0;
v01100A00_0 .alias "imm_sgn_ext_lft_shft", 31 0, v011013D8_0;
v01100848_0 .alias "inst_imm_field", 15 0, v011018A8_0;
v01100690_0 .alias "inst_read_reg_addr1", 4 0, v011017A0_0;
v01100530_0 .alias "inst_read_reg_addr2", 4 0, v01101640_0;
v011008F8_0 .alias "rd", 4 0, v01101F88_0;
v01100A58_0 .alias "reg_dst", 0 0, v01101E28_0;
v011008A0_0 .alias "reg_file_rd_data1", 31 0, v01101BC0_0;
v011007F0_0 .alias "reg_file_rd_data2", 31 0, v01101CC8_0;
v01100270_0 .net "reg_wr_addr", 4 0, L_01102928; 1 drivers
v01100740_0 .alias "reg_wr_data", 31 0, v01101D78_0;
v01100B08_0 .alias "reg_write", 0 0, v01101FE0_0;
v011000B8_0 .alias "reset", 0 0, v01102038_0;
v01100480_0 .alias "sgn_ext_imm", 31 0, v011031C0_0;
L_01102C98 .part L_01103168, 0, 30;
L_01103320 .concat [ 2 30 0 0], C4<00>, L_01102C98;
S_0109D648 .scope module, "reg_wr_mux" "Mux2_1_5" 7 40, 8 1, S_0109DB10;
 .timescale -9 -12;
L_01102170 .functor XNOR 1, v01100320_0, C4<0>, C4<0>, C4<0>;
L_01102598 .functor XNOR 1, v01100320_0, C4<1>, C4<0>, C4<0>;
v010FFF78_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v010FFCB8_0 .net *"_s10", 4 0, L_01102980; 1 drivers
v010FFD68_0 .net *"_s2", 0 0, L_01102170; 1 drivers
v010FFEC8_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v010FFC08_0 .net *"_s6", 0 0, L_01102598; 1 drivers
v010FFF20_0 .net *"_s8", 4 0, C4<xxxxx>; 1 drivers
v01100028_0 .alias "cs", 0 0, v01101E28_0;
v010FFC60_0 .alias "inp1", 4 0, v01101640_0;
v01100950_0 .alias "inp2", 4 0, v01101F88_0;
v011006E8_0 .alias "out", 4 0, v01100270_0;
L_01102980 .functor MUXZ 5, C4<xxxxx>, L_01103110, L_01102598, C4<>;
L_01102928 .functor MUXZ 5, L_01102980, L_011032C8, L_01102170, C4<>;
S_0109D538 .scope module, "registerFile" "RegisterFile" 7 44, 9 1, S_0109DB10;
 .timescale -9 -12;
v010FF580_0 .alias "clk", 0 0, v011012D0_0;
v010FF5D8_0 .alias "inst_read_reg_addr1", 4 0, v011017A0_0;
v010FF630_0 .alias "inst_read_reg_addr2", 4 0, v01101640_0;
v010FF7E8_0 .var "reg_file_rd_data1", 31 0;
v010FFE18_0 .var "reg_file_rd_data2", 31 0;
v010FFBB0_0 .alias "reg_wr", 0 0, v01101FE0_0;
v010FFDC0_0 .alias "reg_wr_addr", 4 0, v01100270_0;
v010FFE70_0 .alias "reg_wr_data", 31 0, v01101D78_0;
v010FFFD0 .array "registers", 31 0, 31 0;
v010FFD10_0 .alias "reset", 0 0, v01102038_0;
E_01099C70/0 .event edge, v010FF630_0, v010FF5D8_0;
E_01099C70/1 .event posedge, v0109E9F8_0;
E_01099C70 .event/or E_01099C70/0, E_01099C70/1;
S_0109D6D0 .scope module, "signExtend" "SignExtend" 7 47, 10 1, S_0109DB10;
 .timescale -9 -12;
v010FF478_0 .net *"_s1", 0 0, L_01102CF0; 1 drivers
v010FF0B0_0 .net *"_s10", 15 0, C4<1111111111111111>; 1 drivers
v010FF108_0 .net *"_s12", 31 0, L_01102AE0; 1 drivers
v010FF318_0 .net *"_s15", 0 0, L_01102A88; 1 drivers
v010FFB58_0 .net *"_s16", 1 0, L_01102A30; 1 drivers
v010FF898_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v010FFAA8_0 .net *"_s2", 2 0, L_01103060; 1 drivers
v010FF160_0 .net *"_s20", 1 0, C4<00>; 1 drivers
v010FF4D0_0 .net *"_s22", 0 0, L_01102E50; 1 drivers
v010FF790_0 .net *"_s24", 15 0, C4<0000000000000000>; 1 drivers
v010FF268_0 .net *"_s26", 31 0, L_01102DA0; 1 drivers
v010FF2C0_0 .net *"_s28", 31 0, C4<0000000000000000xxxxxxxxxxxxxxxx>; 1 drivers
v010FF8F0_0 .net *"_s30", 31 0, L_01102DF8; 1 drivers
v010FF370_0 .net *"_s5", 1 0, C4<00>; 1 drivers
v010FF948_0 .net *"_s6", 2 0, C4<001>; 1 drivers
v010FF3C8_0 .net *"_s8", 0 0, L_01102D48; 1 drivers
v010FF420_0 .alias "inp", 15 0, v011018A8_0;
v010FF528_0 .alias "out", 31 0, v011031C0_0;
L_01102CF0 .part L_011028D0, 15, 1;
L_01103060 .concat [ 1 2 0 0], L_01102CF0, C4<00>;
L_01102D48 .cmp/eq 3, L_01103060, C4<001>;
L_01102AE0 .concat [ 16 16 0 0], L_011028D0, C4<1111111111111111>;
L_01102A88 .part L_011028D0, 15, 1;
L_01102A30 .concat [ 1 1 0 0], L_01102A88, C4<0>;
L_01102E50 .cmp/eq 2, L_01102A30, C4<00>;
L_01102DA0 .concat [ 16 16 0 0], L_011028D0, C4<0000000000000000>;
L_01102DF8 .functor MUXZ 32, C4<0000000000000000xxxxxxxxxxxxxxxx>, L_01102DA0, L_01102E50, C4<>;
L_01103168 .functor MUXZ 32, L_01102DF8, L_01102AE0, L_01102D48, C4<>;
S_0109DC20 .scope module, "ID_EX" "ID_EX_reg" 3 101, 11 1, S_0109C4C0;
 .timescale -9 -12;
v010FDD70_0 .alias "alu_op", 1 0, v011017F8_0;
v010FE298_0 .var "alu_op_out", 1 0;
v010FE348_0 .alias "alu_src", 0 0, v01101118_0;
v010FDA00_0 .var "alu_src_out", 0 0;
v010FDE78_0 .alias "clk", 0 0, v011012D0_0;
v010FDAB0_0 .alias "inst_imm_field", 15 0, v011018A8_0;
v010FE2F0_0 .alias "mem_read", 0 0, v01101430_0;
v010FDE20_0 .var "mem_read_out_id_ex", 0 0;
v010FD8F8_0 .alias "mem_to_reg", 0 0, v01101958_0;
v010FD950_0 .var "mem_to_reg_out_id_ex", 0 0;
v010FDB08_0 .alias "mem_to_write", 0 0, v01101A60_0;
v010FDB60_0 .var "mem_write_out_id_ex", 0 0;
v010FF688_0 .alias "nextpc", 31 0, v01101B10_0;
v010FF9A0_0 .var "nextpc_out", 31 0;
v010FF6E0_0 .var "reg_dst_out", 0 0;
v010FFA50_0 .var "reg_file_out_data1", 31 0;
v010FFB00_0 .var "reg_file_out_data2", 31 0;
v010FF9F8_0 .alias "reg_file_rd_data1", 31 0, v01101BC0_0;
v010FF840_0 .alias "reg_file_rd_data2", 31 0, v01101CC8_0;
v010FF210_0 .alias "reg_write", 0 0, v01101FE0_0;
v010FF738_0 .alias "sgn_ext_imm", 31 0, v011031C0_0;
v010FF1B8_0 .var "sgn_ext_imm_out", 31 0;
S_0109D8F0 .scope module, "Ex" "EX" 3 107, 12 1, S_0109C4C0;
 .timescale -9 -12;
P_0106B7E4 .param/l "ADD" 12 45, C4<000000>;
P_0106B7F8 .param/l "ADDI" 12 42, C4<00>;
P_0106B80C .param/l "BEQ" 12 43, C4<01>;
P_0106B820 .param/l "LW" 12 40, C4<00>;
P_0106B834 .param/l "MUL" 12 47, C4<000010>;
P_0106B848 .param/l "RType" 12 44, C4<10>;
P_0106B85C .param/l "SUB" 12 46, C4<000001>;
P_0106B870 .param/l "SW" 12 41, C4<00>;
L_01103E18 .functor BUFZ 32, v010FFA50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v010FDA58_0 .var "ALUControl", 3 0;
v010FE030_0 .alias "ALUOp", 1 0, v01101220_0;
v010FE088_0 .alias "ALUSrc", 0 0, v01101850_0;
v010FDDC8_0 .var "address", 31 0;
v010FE190_0 .alias "branch", 0 0, v01101170_0;
v010FD9A8_0 .alias "clk", 0 0, v011012D0_0;
v010FDCC0_0 .net "data1", 31 0, L_01103E18; 1 drivers
v010FDED0_0 .var "data2", 31 0;
v010FDFD8_0 .alias "funct", 5 0, v01101380_0;
v010FE1E8_0 .var "offset", 31 0;
v010FE0E0_0 .alias "pc", 31 0, v01101F30_0;
v010FE138_0 .var "pcout", 31 0;
v010FE240_0 .alias "reset", 0 0, v01102038_0;
v010FDF28_0 .var "result", 31 0;
v010FDC68_0 .var "resultOut", 31 0;
v010FDBB8_0 .alias "rs", 31 0, v01101D20_0;
v010FDD18_0 .alias "rt", 31 0, v01101ED8_0;
v010FD8A0_0 .alias "sign_ext", 31 0, v01103378_0;
v010FDF80_0 .var "zero", 0 0;
E_01099B10 .event edge, v010FDF80_0, v010FE190_0;
E_010997F0 .event edge, v010FDED0_0, v010FDCC0_0, v010FDA58_0;
E_01099B30/0 .event edge, v010FE0E0_0, v010FE030_0, v010FD8A0_0, v010FE1E8_0;
E_01099B30/1 .event edge, v010FDFD8_0;
E_01099B30 .event/or E_01099B30/0, E_01099B30/1;
E_01099750 .event edge, v010FE088_0;
S_0109DE40 .scope module, "EX_DM" "EX_DM_register" 3 124, 13 1, S_0109C4C0;
 .timescale -9 -12;
v010FE768_0 .alias "ALU_result", 31 0, v01103218_0;
v010FE3F8_0 .var "Mem_address", 31 0;
v010FE450_0 .alias "Mem_read_in", 0 0, v01100C10_0;
v010FE608_0 .var "Mem_read_out", 0 0;
v010FE3A0_0 .alias "Mem_write_in", 0 0, v01100CC0_0;
v010FE4A8_0 .var "Mem_write_out", 0 0;
v010FE660_0 .alias "Write_data_in", 31 0, v01101ED8_0;
v010FE6B8_0 .var "Write_data_out", 31 0;
v010FE7C0_0 .alias "clk", 0 0, v011012D0_0;
v010FE710_0 .alias "mem_to_reg_in", 0 0, v01101A08_0;
v010FE818_0 .var "mem_to_reg_out_ex_dm", 0 0;
S_0109DD30 .scope module, "DM" "DataMemory" 3 138, 14 1, S_0109C4C0;
 .timescale -9 -12;
v0109EB00_0 .alias "Mem_address", 31 0, v01100F28_0;
v0109EEC8_0 .alias "Mem_read", 0 0, v01100C10_0;
v0109ED10_0 .alias "Mem_write", 0 0, v01100CC0_0;
v0109E9A0_0 .var "Read_Data", 31 0;
v0109EDC0_0 .alias "Write_data", 31 0, v01101328_0;
v010FE558_0 .alias "clk", 0 0, v011012D0_0;
v010FE500 .array "memory", 9 0, 31 0;
v010FE5B0_0 .alias "reset", 0 0, v01102038_0;
E_0109A8D0 .event negedge, v0109E9F8_0;
E_0109A950 .event edge, v0109EEC8_0;
E_0109A970 .event posedge, v010FE5B0_0;
S_0109C878 .scope module, "DM_WB" "MEM_WB_reg" 3 148, 15 1, S_0109C4C0;
 .timescale -9 -12;
v0109EF78_0 .var "alu_res_out", 31 0;
v0109EE70_0 .alias "alu_result", 31 0, v01103218_0;
v0109EAA8_0 .alias "clk", 0 0, v011012D0_0;
v0109ECB8_0 .alias "mem_to_reg", 0 0, v011010C0_0;
v0109ED68_0 .var "mem_to_reg_out_dm_wb", 0 0;
v0109EF20_0 .alias "read_data", 31 0, v01101748_0;
v0109E8F0_0 .var "read_data_out", 31 0;
S_0109C7F0 .scope module, "WB" "WriteBack" 3 158, 16 19, S_0109C4C0;
 .timescale -9 -12;
v0109EBB0_0 .alias "alu_data_out", 31 0, v011011C8_0;
v0109E9F8_0 .alias "clk", 0 0, v011012D0_0;
v0109EB58_0 .alias "dm_data_out", 31 0, v01101C70_0;
v0109EC60_0 .alias "mem_to_reg", 0 0, v011019B0_0;
v0109F028_0 .var "wb_data", 31 0;
E_0109A2F0 .event posedge, v0109E9F8_0;
    .scope S_0109E0E8;
T_0 ;
    %vpi_call 4 13 "$readmemb", "IF_Unit/Icode.txt", v01100ED0;
    %end;
    .thread T_0;
    .scope S_0109E0E8;
T_1 ;
    %wait E_01099EF0;
    %delay 1000, 0;
    %ix/getv 3, v01100FD8_0;
    %load/av 8, v01100ED0, 32;
    %set/v v01100F80_0, 8, 32;
    %load/v 8, v01100FD8_0, 32;
    %set/v v01100E78_0, 8, 32;
    %ix/load 0, 4, 0;
    %load/vp0 8, v01100FD8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01100DC8_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0109DB98;
T_2 ;
    %wait E_01099DD0;
    %load/v 8, v01100D18_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01101030_0, 0, 8;
    %load/v 8, v01100D70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01100588_0, 0, 8;
    %load/v 8, v01100798_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01100C68_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_0109D758;
T_3 ;
    %wait E_0109A970;
    %ix/load 0, 1, 0;
    %assign/v0 v01100320_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100110_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100638_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100168_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v011004D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011002C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011005E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100218_0, 0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0109D758;
T_4 ;
    %wait E_01099B50;
    %load/v 8, v01100378_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01100320_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01100110_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100638_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011002C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011005E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100218_0, 0, 1;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v011004D8_0, 0, 8;
    %jmp T_4.5;
T_4.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01100320_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100110_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100638_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01100168_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011002C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011005E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01100218_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v011004D8_0, 0, 0;
    %jmp T_4.5;
T_4.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01100110_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100638_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011002C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011005E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01100218_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v011004D8_0, 0, 0;
    %jmp T_4.5;
T_4.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01100110_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01100638_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011002C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011005E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100218_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v011004D8_0, 0, 8;
    %jmp T_4.5;
T_4.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01100320_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100110_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100638_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01100168_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011002C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011005E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01100218_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v011004D8_0, 0, 0;
    %jmp T_4.5;
T_4.5 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0109D538;
T_5 ;
    %wait E_0109A970;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_0 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_1 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_2 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_3 ;
    %movi 8, 4, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 8;
t_4 ;
    %movi 8, 5, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 8;
t_5 ;
    %movi 8, 6, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 8;
t_6 ;
    %movi 8, 7, 32;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 8;
t_7 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_8 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_9 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_10 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_11 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_12 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_13 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_14 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_15 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_16 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_17 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_18 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_19 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_20 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_21 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_22 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_23 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_24 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_25 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_26 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_27 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_28 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_29 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_30 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 0;
t_31 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0109D538;
T_6 ;
    %wait E_01099C70;
    %ix/getv 3, v010FF5D8_0;
    %load/av 8, v010FFFD0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010FF7E8_0, 0, 8;
    %ix/getv 3, v010FF630_0;
    %load/av 8, v010FFFD0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010FFE18_0, 0, 8;
    %jmp T_6;
    .thread T_6;
    .scope S_0109D538;
T_7 ;
    %wait E_0109A8D0;
    %delay 8000, 0;
    %load/v 8, v010FFBB0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.0, 4;
    %load/v 8, v010FFE70_0, 32;
    %ix/getv 3, v010FFDC0_0;
    %jmp/1 t_32, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FFFD0, 0, 8;
t_32 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0109DC20;
T_8 ;
    %wait E_0109A2F0;
    %load/v 8, v010FF688_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010FF9A0_0, 0, 8;
    %load/v 8, v010FF9F8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010FFA50_0, 0, 8;
    %load/v 8, v010FF840_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010FFB00_0, 0, 8;
    %load/v 8, v010FF738_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010FF1B8_0, 0, 8;
    %load/v 8, v010FD8F8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v010FD950_0, 0, 8;
    %load/v 8, v010FDB08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v010FDB60_0, 0, 8;
    %load/v 8, v010FE2F0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v010FDE20_0, 0, 8;
    %load/v 8, v010FE348_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v010FDA00_0, 0, 8;
    %load/v 8, v010FDD70_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v010FE298_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0109D8F0;
T_9 ;
    %wait E_01099750;
    %delay 1000, 0;
    %load/v 8, v010FE088_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/v 8, v010FDD18_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010FDED0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v010FD8A0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010FDED0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0109D8F0;
T_10 ;
    %wait E_01099B30;
    %delay 1000, 0;
    %load/v 8, v010FE0E0_0, 32;
    %set/v v010FE138_0, 8, 32;
    %load/v 8, v010FE030_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %set/v v010FDA58_0, 0, 4;
    %load/v 8, v010FD8A0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v010FE1E8_0, 8, 32;
    %load/v 8, v010FE1E8_0, 32;
    %set/v v010FDED0_0, 8, 32;
    %jmp T_10.5;
T_10.1 ;
    %set/v v010FDA58_0, 0, 4;
    %load/v 8, v010FD8A0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v010FE1E8_0, 8, 32;
    %load/v 8, v010FE1E8_0, 32;
    %set/v v010FDED0_0, 8, 32;
    %jmp T_10.5;
T_10.2 ;
    %set/v v010FDA58_0, 0, 4;
    %jmp T_10.5;
T_10.3 ;
    %movi 8, 1, 4;
    %set/v v010FDA58_0, 8, 4;
    %jmp T_10.5;
T_10.4 ;
    %load/v 8, v010FDFD8_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_10.6, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_10.7, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_10.8, 6;
    %jmp T_10.9;
T_10.6 ;
    %set/v v010FDA58_0, 0, 4;
    %jmp T_10.9;
T_10.7 ;
    %movi 8, 1, 4;
    %set/v v010FDA58_0, 8, 4;
    %jmp T_10.9;
T_10.8 ;
    %movi 8, 2, 4;
    %set/v v010FDA58_0, 8, 4;
    %jmp T_10.9;
T_10.9 ;
    %jmp T_10.5;
T_10.5 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0109D8F0;
T_11 ;
    %wait E_0109A970;
    %ix/load 0, 1, 0;
    %assign/v0 v010FDF80_0, 0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0109D8F0;
T_12 ;
    %wait E_010997F0;
    %delay 1000, 0;
    %load/v 8, v010FDCC0_0, 32;
    %load/v 40, v010FDED0_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_12.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v010FDF80_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v010FDF80_0, 0, 0;
T_12.1 ;
    %load/v 8, v010FDA58_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_12.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_12.4, 6;
    %jmp T_12.5;
T_12.2 ;
    %load/v 8, v010FDCC0_0, 32;
    %load/v 40, v010FDED0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010FDF28_0, 0, 8;
    %jmp T_12.5;
T_12.3 ;
    %load/v 8, v010FDCC0_0, 32;
    %load/v 40, v010FDED0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010FDF28_0, 0, 8;
    %jmp T_12.5;
T_12.4 ;
    %load/v 8, v010FDCC0_0, 32;
    %load/v 40, v010FDED0_0, 32;
    %mul 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010FDF28_0, 0, 8;
    %jmp T_12.5;
T_12.5 ;
    %load/v 8, v010FE190_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v010FDF80_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.6, 8;
    %vpi_call 12 130 "$display", "hello";
    %load/v 8, v010FD8A0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v010FE1E8_0, 8, 32;
T_12.6 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0109D8F0;
T_13 ;
    %wait E_01099B10;
    %load/v 8, v010FE190_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v010FDF80_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.0, 8;
    %vpi_call 12 145 "$display", "hello";
    %load/v 8, v010FD8A0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v010FE1E8_0, 8, 32;
    %load/v 8, v010FE1E8_0, 32;
    %load/v 40, v010FE0E0_0, 32;
    %add 8, 40, 32;
    %set/v v010FDDC8_0, 8, 32;
    %load/v 8, v010FDDC8_0, 32;
    %cassign/v v010FE138_0, 8, 32;
    %cassign/link v010FE138_0, v010FDDC8_0;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0109D8F0;
T_14 ;
    %wait E_0109A2F0;
    %load/v 40, v010FDF28_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010FDC68_0, 0, 40;
    %jmp T_14;
    .thread T_14;
    .scope S_0109DE40;
T_15 ;
    %wait E_0109A2F0;
    %load/v 40, v010FE450_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v010FE608_0, 0, 40;
    %load/v 40, v010FE3A0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v010FE4A8_0, 0, 40;
    %load/v 40, v010FE768_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010FE3F8_0, 0, 40;
    %load/v 40, v010FE660_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v010FE6B8_0, 0, 40;
    %load/v 40, v010FE710_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v010FE818_0, 0, 40;
    %jmp T_15;
    .thread T_15;
    .scope S_0109DD30;
T_16 ;
    %wait E_0109A970;
    %movi 40, 4, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FE500, 0, 40;
t_33 ;
    %movi 40, 2, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FE500, 0, 40;
t_34 ;
    %movi 40, 3, 32;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FE500, 0, 40;
t_35 ;
    %movi 40, 5, 32;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FE500, 0, 40;
t_36 ;
    %movi 40, 7, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FE500, 0, 40;
t_37 ;
    %movi 40, 8, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FE500, 0, 40;
t_38 ;
    %movi 40, 9, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FE500, 0, 40;
t_39 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FE500, 0, 0;
t_40 ;
    %movi 40, 1, 32;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FE500, 0, 40;
t_41 ;
    %movi 40, 4, 32;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FE500, 0, 40;
t_42 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0109DD30;
T_17 ;
    %wait E_0109A950;
    %delay 10000, 0;
    %load/v 40, v0109EEC8_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_17.0, 4;
    %ix/getv 3, v0109EB00_0;
    %load/av 40, v010FE500, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0109E9A0_0, 0, 40;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0109DD30;
T_18 ;
    %wait E_0109A8D0;
    %delay 10000, 0;
    %load/v 40, v0109ED10_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_18.0, 4;
    %load/v 40, v0109EDC0_0, 32;
    %ix/getv 3, v0109EB00_0;
    %jmp/1 t_43, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v010FE500, 0, 40;
t_43 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0109C878;
T_19 ;
    %wait E_0109A2F0;
    %load/v 40, v0109ECB8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0109ED68_0, 0, 40;
    %load/v 40, v0109EF20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0109E8F0_0, 0, 40;
    %load/v 40, v0109EE70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0109EF78_0, 0, 40;
    %jmp T_19;
    .thread T_19;
    .scope S_0109C7F0;
T_20 ;
    %wait E_0109A2F0;
    %load/v 40, v0109EC60_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_20.0, 4;
    %load/v 40, v0109EB58_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0109F028_0, 0, 40;
    %jmp T_20.1;
T_20.0 ;
    %load/v 40, v0109EBB0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0109F028_0, 0, 40;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0109D428;
T_21 ;
    %set/v v01102F00_0, 0, 1;
T_21.0 ;
    %delay 4000, 0;
    %load/v 40, v01102F00_0, 1;
    %inv 40, 1;
    %set/v v01102F00_0, 40, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0109D428;
T_22 ;
    %set/v v01103270_0, 1, 1;
    %delay 100000, 0;
    %set/v v01103270_0, 0, 1;
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "pipeline_tb.v";
    "./pipeline.v";
    "./IF_Unit/Instruction_Memory.v";
    "./registers/IF_ID_reg.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/Mux2_1_5.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
    "./registers/ID_EX_reg.v";
    "./execution/EX.v";
    "./registers/EX_DM_reg.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./write_back/write_back.v";
