// Seed: 2848357716
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  parameter id_3 = -1'b0 - -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_5 = id_4;
endmodule
module module_2;
  supply1 id_1;
  logic [7:0][1] id_2 = 1 + id_1 == id_1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
