;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @-127, 101
	SUB @-127, 101
	JMP @78, #290
	ADD 240, 60
	SPL <121, 103
	MOV -4, <-20
	JMP @12, #100
	ADD #270, <1
	JMP @-12, #106
	SUB @124, 106
	SLT 110, 9
	SLT 110, 9
	SUB 1, <-1
	DJN -1, @-29
	ADD 240, 60
	JMP -4, @-20
	ADD 240, 61
	SPL 0, #-404
	SUB @121, 103
	SUB @124, 106
	MOV 110, 9
	JMP -4, @-20
	SUB @124, 106
	JMP -4, @-20
	SPL 0, #-404
	SPL 0, #-404
	SUB @121, 103
	SUB @121, 103
	JMP @12, #100
	JMN 0, #-404
	SUB 11, 0
	SUB #12, @100
	SUB #12, @100
	SUB #12, @100
	MOV @124, 106
	JMZ -1, @-30
	CMP -207, <-120
	JMP 0, #-404
	SUB -12, @10
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	JMP 0, #-404
	SPL 0, <-2
	JMP 0, #-404
	MOV -1, <-20
