FREQUENCY NET "clk_in_c" 12.000000 MHz ;
FREQUENCY NET "clk_96M" 96.000000 MHz ;
RVL_ALIAS "clk_in" "clk_in"; 
RVL_ALIAS "clk" "clk"; 
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
BANK 0 VCCIO 3.3 V;
BANK 1 VCCIO 3.3 V;
BANK 2 VCCIO 3.3 V;
BANK 3 VCCIO 3.3 V;
BANK 4 VCCIO 3.3 V;
BANK 5 VCCIO 3.3 V;
BLOCK JTAGPATHS ;
COMMERCIAL ;