timestamp 1620752477
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 2200000 3050000 1700000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12200 125 125 47 47 29 5
use cap8to1 cap8to1_0 1 0 -7830 0 1 -860
use switch switch_4 1 0 -4980 0 1 3000
use switch switch_2 1 0 -7600 0 1 3000
use switch switch_5 1 0 -6080 0 1 3000
use switch switch_3 1 0 -7600 0 1 4260
use switch switch_6 1 0 -6080 0 1 4260
use switch switch_0 0 -1 2050 1 0 -580
use switch switch_1 1 0 6340 0 1 540
use cap8to1 cap8to1_1 1 0 -7780 0 1 5750
use selfbiasedcascode2stage selfbiasedcascode2stage_0 1 0 510 0 1 -4630
node "m3_n5150_6240#" 0 486.2 -5150 6240 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172000 2120 0 0 0 0 0 0
node "m3_n6040_6240#" 0 368.7 -6040 6240 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 122000 1620 0 0 0 0 0 0
node "li_1550_n280#" 20 392.71 1550 -280 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2400 200 44800 1800 0 0 0 0 0 0 0 0 0 0
node "li_6640_1000#" 22 548.86 6640 1000 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2400 200 49600 2440 0 0 0 0 0 0 0 0 0 0
node "li_n20_n730#" 1639 5440.01 -20 -730 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 497600 16460 7200 340 7200 340 302900 7680 0 0 0 0 0 0
node "li_n5970_3740#" 121 82.5 -5970 3740 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5200 500 0 0 0 0 0 0 0 0 0 0 0 0
node "li_n6100_3740#" 121 82.5 -6100 3740 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5200 500 0 0 0 0 0 0 0 0 0 0 0 0
node "Vp" 399 1473.36 -7830 5640 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 165800 4800 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n120_3700#" 1376 5823.36 -120 3700 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7900 420 0 0 429200 13220 30600 700 30600 700 30600 700 528500 5600 0 0 0 0
node "a_n7050_2880#" 352 2012.6 -7050 2880 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7200 340 0 0 195000 4540 7200 340 7200 340 51400 1220 0 0 0 0 0 0
node "a_n6260_3040#" 154 9904.21 -6260 3040 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6400 320 0 0 9600 640 19200 960 992800 46360 0 0 0 0 0 0 0 0
node "a_n5860_3740#" 161 79.45 -5860 3740 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3000 260 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n5980_3740#" 1576 0 -5980 3740 pdif 0 0 0 0 0 0 0 0 0 0 7200 540 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n6010_3740#" 161 0 -6010 3740 pmos 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3000 260 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n6110_3740#" 1576 0 -6110 3740 pdif 0 0 0 0 0 0 0 0 0 0 7200 540 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Vnphi2" 153 11088.1 -6240 4190 pc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1600 160 0 0 9600 640 1083200 50880 0 0 0 0 0 0 0 0 0 0
equiv "Vnphi2" "Vphi2"
node "Vnphi1" 834 6995.33 -7780 4300 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21600 1140 0 0 25600 1280 25600 1280 583400 25780 324400 7980 0 0 0 0 0 0
node "a_n200_n1070#" 11776 7339.37 -200 -1070 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283800 16700 0 0 51800 1000 30600 700 30600 700 30600 700 1565400 14360 0 0 0 0
node "a_n3380_5360#" 1400 5979.38 -3380 5360 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7200 340 0 0 272000 11040 17200 740 17200 740 552700 11120 0 0 0 0 0 0
node "Vphi1" 959 7232.02 -7780 5430 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27200 1320 0 0 28800 1600 712400 30120 17800 760 45800 1540 0 0 0 0 0 0
node "a_n5590_5750#" 360 2467.7 -5590 5750 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7200 340 0 0 202300 4680 7200 340 7200 340 33000 820 0 0 0 0 0 0
node "w_1220_n300#" 2293 626.625 1220 -300 nw 0 0 0 0 8000 360 0 0 8000 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8000 360 8000 360 60800 2440 0 0 0 0 0 0 0 0
node "w_6620_1290#" 2302 1818.04 6620 1290 nw 0 0 0 0 8000 360 0 0 8000 360 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8000 360 8000 360 165200 8020 0 0 0 0 0 0 0 0
node "w_n7330_3740#" 41927 5571.38 -7330 3740 nw 0 0 0 0 101400 3220 0 0 48000 1760 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35600 1680 40000 1800 482000 23580 0 0 0 0 0 0 0 0
node "w_n6260_5430#" 13600 2.4 -6260 5430 nw 0 0 0 0 800 180 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n7820_5430#" 20400 3.6 -7820 5430 nw 0 0 0 0 1200 260 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "a_n7320_3440#" 0 0 -7320 3440 ppd 0 0 0 0 0 0 0 0 0 0 32000 1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34400 1640 510000 24980 0 0 0 0 0 0 0 0 0 0
cap "w_n7330_3740#" "a_n5980_3740#" 33.14
cap "li_n20_n730#" "a_n200_n1070#" 2336.17
cap "w_n7330_3740#" "li_n6100_3740#" 70.1914
cap "Vphi1" "li_n20_n730#" 268.61
cap "li_n20_n730#" "Vnphi1" 262.7
cap "w_6620_1290#" "li_6640_1000#" 78.8452
cap "w_6620_1290#" "a_n6260_3040#" 28.5714
cap "li_n20_n730#" "li_1550_n280#" 133.23
cap "a_n6260_3040#" "a_n3380_5360#" 264.793
cap "a_n5590_5750#" "li_n5970_3740#" 17.4167
cap "Vphi1" "a_n3380_5360#" 180.005
cap "w_n7330_3740#" "a_n200_n1070#" 17.42
cap "Vphi1" "w_n7330_3740#" 368.005
cap "a_n7050_2880#" "a_n3380_5360#" 97.01
cap "a_n3380_5360#" "Vnphi1" 196.7
cap "a_n7050_2880#" "w_n7330_3740#" 69.1494
cap "w_n7330_3740#" "Vnphi1" 80.6
cap "Vphi1" "Vp" 114.671
cap "a_n7050_2880#" "Vp" 7.76471
cap "a_n5980_3740#" "li_n5970_3740#" 59.81
cap "li_n6100_3740#" "li_n5970_3740#" 121.588
cap "w_n7330_3740#" "a_n5860_3740#" 17.42
cap "w_6620_1290#" "li_n20_n730#" 102.26
cap "a_n120_3700#" "a_n200_n1070#" 68.425
cap "w_1220_n300#" "li_1550_n280#" 27.4852
cap "a_n120_3700#" "Vnphi1" 255.435
cap "Vphi1" "a_n5590_5750#" 144.162
cap "w_n7330_3740#" "a_n6110_3740#" 33.14
cap "Vnphi2" "li_6640_1000#" 24
cap "a_n5590_5750#" "Vnphi1" 62.025
cap "Vnphi2" "a_n6260_3040#" 2926.1
cap "w_n7330_3740#" "a_n3380_5360#" 216.756
cap "Vnphi2" "a_n200_n1070#" 127.5
cap "Vphi1" "Vnphi2" 133.269
cap "a_n7050_2880#" "Vnphi2" 101.62
cap "Vp" "a_n3380_5360#" 56.8
cap "w_1220_n300#" "li_n20_n730#" 149.01
cap "Vnphi2" "Vnphi1" 205.143
cap "w_n7330_3740#" "Vp" 43.66
cap "w_n7330_3740#" "a_n6010_3740#" 13.02
cap "a_n6260_3040#" "li_6640_1000#" 10.5882
cap "a_n6260_3040#" "a_n200_n1070#" 141.667
cap "a_n120_3700#" "a_n3380_5360#" 144.41
cap "m3_n6040_6240#" "m3_n5150_6240#" 45
cap "a_n7050_2880#" "a_n6260_3040#" 233.17
cap "Vphi1" "a_n200_n1070#" 1422.02
cap "a_n120_3700#" "w_n7330_3740#" 67.555
cap "a_n6260_3040#" "Vnphi1" 257.375
cap "li_n20_n730#" "Vnphi2" 1289.86
cap "a_n200_n1070#" "Vnphi1" 1037.06
cap "w_n7330_3740#" "li_n5970_3740#" 93.6533
cap "Vphi1" "Vnphi1" 979.949
cap "a_n5590_5750#" "a_n3380_5360#" 82.3327
cap "Vphi1" "w_n7820_5430#" 0.26
cap "w_n7330_3740#" "a_n5590_5750#" 146.471
cap "a_n7050_2880#" "Vnphi1" 65.84
cap "a_n120_3700#" "m3_n6040_6240#" 299.2
cap "a_n120_3700#" "m3_n5150_6240#" 449.35
cap "w_6620_1290#" "Vnphi2" 36.5
cap "Vnphi2" "a_n3380_5360#" 491.41
cap "li_n6100_3740#" "a_n6110_3740#" 59.81
cap "m3_n6040_6240#" "a_n5590_5750#" 36.4737
cap "w_n7330_3740#" "Vnphi2" 13.2353
cap "li_n20_n730#" "li_6640_1000#" 77.36
cap "li_n20_n730#" "a_n6260_3040#" 1794.12
cap "cap8to1_0/m3cap50f_0/2" "a_n6260_3040#" 598.5
cap "Vnphi2" "cap8to1_0/m3cap50f_0/2" 430.5
cap "cap8to1_0/m3cap50f_2/2" "cap8to1_0/m3cap50f_2/1" 269.8
cap "cap8to1_0/m3cap50f_15/1" "cap8to1_0/m3cap50f_16/2" 360.5
cap "cap8to1_0/m3cap50f_15/2" "cap8to1_0/m3cap50f_15/1" 1012
cap "cap8to1_0/m3cap50f_15/2" "cap8to1_0/m3cap50f_16/2" 91.875
cap "cap8to1_0/m3cap50f_16/2" "cap8to1_0/m3cap50f_16/1" -821.47
cap "li_n20_n730#" "cap8to1_0/m3cap50f_16/2" 304.5
subcap "li_n20_n730#" -4427.69
subcap "a_n200_n1070#" -6067.78
cap "cap8to1_0/m3cap50f_17/2" "li_n20_n730#" 199.5
cap "li_n20_n730#" "selfbiasedcascode2stage_0/a_n360_4860#" 44.6471
cap "selfbiasedcascode2stage_0/w_n410_5880#" "li_n20_n730#" 11.3793
cap "a_n200_n1070#" "selfbiasedcascode2stage_0/a_n360_4860#" 5.57576
cap "switch_0/CLK" "selfbiasedcascode2stage_0/a_n360_4860#" 1.28571
subcap "li_1550_n280#" -1018.78
cap "switch_0/nCLK" "switch_0/CLK" 74
cap "switch_0/a_270_430#" "switch_0/w_n220_690#" -7.92
cap "switch_0/w_n220_690#" "selfbiasedcascode2stage_0/a_120_4860#" 47.08
cap "switch_0/B" "switch_0/w_n220_690#" 15.9118
cap "switch_0/B" "switch_0/A" 11.2895
cap "switch_0/w_n220_690#" "switch_0/CLK" 0.26
cap "switch_0/a_270_430#" "selfbiasedcascode2stage_0/a_n440_7350#" 26.325
cap "switch_0/nCLK" "switch_0/w_n220_690#" 10.64
cap "switch_0/A" "switch_0/CLK" 10.8795
cap "switch_0/A" "switch_0/nCLK" 425.545
cap "selfbiasedcascode2stage_0/a_0_5820#" "switch_0/B" 10.2414
cap "switch_0/B" "switch_0/a_270_430#" 26.7793
cap "switch_0/a_270_430#" "selfbiasedcascode2stage_0/a_120_4860#" 64.64
cap "switch_0/B" "selfbiasedcascode2stage_0/a_120_4860#" 947.898
cap "switch_0/w_n220_690#" "selfbiasedcascode2stage_0/a_n440_7350#" 19.98
subcap "li_1550_n280#" -604.537
cap "li_n20_n730#" "selfbiasedcascode2stage_0/a_0_5820#" 1.13793
cap "li_n20_n730#" "selfbiasedcascode2stage_0/a_n440_7350#" 22.5836
cap "li_n20_n730#" "selfbiasedcascode2stage_0/a_0_5820#" 11.3793
cap "selfbiasedcascode2stage_0/a_840_6920#" "li_n20_n730#" 11.3793
cap "switch_0/a_270_430#" "li_n20_n730#" 5.68966
cap "selfbiasedcascode2stage_0/a_840_6920#" "li_n20_n730#" 11.3793
cap "selfbiasedcascode2stage_0/a_120_4860#" "li_n20_n730#" 924
cap "selfbiasedcascode2stage_0/a_n360_4860#" "li_n20_n730#" 44.6471
cap "li_n20_n730#" "selfbiasedcascode2stage_0/a_120_4860#" 508.2
cap "li_n20_n730#" "selfbiasedcascode2stage_0/a_n360_4860#" 5.68966
cap "li_n20_n730#" "selfbiasedcascode2stage_0/w_n410_5880#" 22.7586
cap "Vnphi2" "cap8to1_0/m3cap50f_0/2" 4.1
cap "Vnphi2" "cap8to1_0/m3cap50f_7/2" 434.6
cap "a_n6260_3040#" "cap8to1_0/m3cap50f_0/2" 5.7
cap "a_n6260_3040#" "cap8to1_0/m3cap50f_7/2" 604.2
cap "Vnphi1" "selfbiasedcascode2stage_0/w_n410_5880#" 107.143
cap "li_n20_n730#" "selfbiasedcascode2stage_0/w_n410_5880#" 5.5
cap "Vphi1" "selfbiasedcascode2stage_0/a_n360_4860#" 64.2857
cap "Vphi1" "selfbiasedcascode2stage_0/w_n410_5880#" 36
cap "a_n200_n1070#" "selfbiasedcascode2stage_0/w_n410_5880#" 5.57576
cap "selfbiasedcascode2stage_0/a_n360_4860#" "switch_0/B" 5.5
cap "switch_0/B" "selfbiasedcascode2stage_0/a_0_5820#" 4.95
cap "selfbiasedcascode2stage_0/w_n410_5880#" "switch_0/B" 5.5
cap "selfbiasedcascode2stage_0/a_n360_4860#" "li_n20_n730#" 2.75
cap "selfbiasedcascode2stage_0/a_n440_7350#" "li_n20_n730#" 1.1
cap "selfbiasedcascode2stage_0/a_0_5820#" "li_n20_n730#" 0.55
cap "selfbiasedcascode2stage_0/a_840_6920#" "li_n20_n730#" 11
cap "selfbiasedcascode2stage_0/a_0_5820#" "li_n20_n730#" 5.5
cap "selfbiasedcascode2stage_0/w_n410_5880#" "li_n20_n730#" 11
cap "selfbiasedcascode2stage_0/a_n360_4860#" "li_n20_n730#" 2.75
cap "switch_1/A" "switch_1/nCLK" 2.18382
cap "switch_1/A" "selfbiasedcascode2stage_0/inverter_large_0/GND" 90.6053
cap "w_6620_1290#" "switch_1/w_n220_690#" 0.38
subcap "li_6640_1000#" -531.62
subcap "w_6620_1290#" -953.047
cap "switch_1/B" "switch_1/a_270_430#" 111.84
cap "switch_1/a_270_430#" "switch_1/w_n220_690#" -7.92
cap "switch_1/B" "switch_1/w_n220_690#" 89.98
cap "switch_1/CLK" "switch_1/nCLK" -1.42109e-14
cap "switch_1/A" "switch_1/a_270_430#" 111.84
cap "switch_1/nCLK" "switch_1/a_270_430#" 44.5
cap "switch_1/A" "switch_1/w_n220_690#" 89.98
cap "switch_1/nCLK" "switch_1/w_n220_690#" 13.02
cap "switch_1/CLK" "switch_1/a_270_430#" 15.45
cap "switch_1/nCLK" "switch_1/A" 2.18382
cap "switch_1/CLK" "switch_1/w_n220_690#" 17.42
subcap "a_n7050_2880#" -620.751
subcap "a_n6260_3040#" -8634.33
subcap "a_n7320_3440#" -5225.03
cap "switch_2/nCLK" "a_n3380_5360#" 17.9519
cap "switch_2/B" "a_n3380_5360#" 12
cap "switch_2/nCLK" "cap8to1_0/m3cap50f_6/2" 604.2
cap "cap8to1_0/m3cap50f_6/2" "a_n3380_5360#" 179.2
cap "a_n3380_5360#" "switch_2/A" 11.5
cap "Vnphi2" "cap8to1_0/m3cap50f_6/2" 434.6
subcap "a_n6260_3040#" -9778.37
cap "a_n3380_5360#" "switch_5/B" 23.2941
cap "cap8to1_0/m3cap50f_6/2" "switch_4/nCLK" 37.0588
cap "cap8to1_0/m3cap50f_6/2" "a_n3380_5360#" -3.355
cap "a_n3380_5360#" "switch_5/A" 22.3235
cap "switch_4/nCLK" "cap8to1_0/m3cap50f_4/2" 241.5
cap "a_n200_n1070#" "selfbiasedcascode2stage_0/a_n440_7350#" 31.625
cap "a_n200_n1070#" "selfbiasedcascode2stage_0/a_n360_4860#" 5.57576
cap "selfbiasedcascode2stage_0/w_n410_5880#" "Vnphi1" 200
cap "Vphi1" "selfbiasedcascode2stage_0/a_n360_4860#" 37.0588
cap "selfbiasedcascode2stage_0/a_n360_4860#" "Vphi1" 45
cap "selfbiasedcascode2stage_0/Vout" "switch_1/A" 1
cap "switch_1/CLK" "selfbiasedcascode2stage_0/Vout" 9.93145
subcap "w_6620_1290#" -1942.58
cap "switch_1/A" "selfbiasedcascode2stage_0/Vout" 1
cap "switch_1/CLK" "selfbiasedcascode2stage_0/Vout" 9.93145
subcap "li_n6100_3740#" -261.28
subcap "a_n7050_2880#" -968.464
subcap "a_n6260_3040#" -9240.48
subcap "a_n6110_3740#" -178.78
subcap "Vnphi2" -9418.62
subcap "Vnphi1" -6071.48
subcap "w_n7330_3740#" -4243.63
subcap "a_n7320_3440#" -5203.98
cap "switch_2/A" "switch_2/nCLK" 38.8804
cap "switch_2/A" "switch_2/B" 56
cap "switch_2/nCLK" "switch_2/CLK" 17.4
cap "switch_2/B" "switch_2/a_270_430#" -4.26326e-14
cap "switch_3/CLK" "switch_3/nCLK" 7.8
cap "switch_2/A" "switch_3/A" 26.1724
cap "switch_2/w_n220_690#" "switch_2/B" -2.84217e-14
cap "switch_2/A" "switch_3/nCLK" 13.5882
cap "switch_2/CLK" "switch_3/A" 13.5882
cap "switch_2/CLK" "switch_3/nCLK" 231.743
cap "switch_2/nCLK" "switch_2/B" 2.84217e-14
cap "switch_3/CLK" "switch_2/CLK" 5.30769
cap "switch_2/A" "switch_2/CLK" -5.68434e-14
cap "switch_2/nCLK" "switch_3/nCLK" 5.30769
cap "switch_2/B" "switch_3/B" 32.2603
cap "switch_2/w_n220_690#" "switch_2/CLK" 3.575
cap "switch_2/w_n220_690#" "switch_2/a_270_430#" -14.3478
cap "switch_3/CLK" "switch_2/nCLK" 3.28571
subcap "a_n6260_3040#" -9006.29
subcap "Vnphi2" -10113.7
cap "switch_5/nCLK" "switch_6/CLK" 3.28571
cap "switch_5/B" "switch_4/CLK" 4.09804
cap "switch_4/w_n220_690#" "switch_5/CLK" 0.26
cap "switch_4/A" "switch_6/nCLK" 13.5882
cap "switch_5/B" "switch_6/B" 34.3818
cap "switch_4/A" "switch_5/nCLK" -2.84217e-14
cap "switch_5/CLK" "switch_4/a_270_430#" 15.45
cap "switch_6/A" "switch_5/CLK" 13.5882
cap "switch_5/nCLK" "switch_4/a_270_430#" 44.5
cap "switch_4/A" "switch_4/w_n220_690#" -13.3514
cap "switch_4/A" "switch_5/B" -24.4894
cap "switch_4/w_n220_690#" "switch_5/B" -36.8133
cap "switch_4/A" "switch_4/a_270_430#" 111.84
cap "switch_4/w_n220_690#" "switch_4/a_270_430#" -14.3478
cap "switch_6/nCLK" "switch_5/CLK" 218.6
cap "switch_5/B" "switch_4/a_270_430#" 111.84
cap "switch_4/A" "switch_6/A" 26.1724
cap "switch_5/nCLK" "switch_6/nCLK" 5.30769
cap "switch_6/CLK" "switch_5/CLK" 5.30769
cap "switch_6/nCLK" "switch_6/CLK" 8.97
cap "switch_4/nCLK" "cap8to1_0/m3cap50f_4/2" 114.395
cap "switch_4/B" "switch_4/w_n220_690#" 89.98
cap "switch_4/CLK" "switch_4/nCLK" 7.95
cap "switch_4/CLK" "switch_4/w_n220_690#" 17.42
cap "switch_4/A" "switch_4/w_n220_690#" 89.98
cap "switch_4/nCLK" "switch_4/w_n220_690#" 13.02
cap "switch_4/a_270_430#" "switch_4/w_n220_690#" -7.92
subcap "a_n120_3700#" -4872.53
cap "Vnphi1" "selfbiasedcascode2stage_0/w_n410_5880#" 7.14286
cap "selfbiasedcascode2stage_0/a_n360_4860#" "selfbiasedcascode2stage_0/VP" 6.5375
cap "selfbiasedcascode2stage_0/a_n360_4860#" "selfbiasedcascode2stage_0/a_840_6920#" 1.13687e-13
cap "selfbiasedcascode2stage_0/a_840_6920#" "selfbiasedcascode2stage_0/VP" 26.4
cap "a_n200_n1070#" "selfbiasedcascode2stage_0/w_n410_5880#" 5.57576
cap "a_n200_n1070#" "selfbiasedcascode2stage_0/a_n440_7350#" 62.2917
cap "selfbiasedcascode2stage_0/a_n360_4860#" "a_n200_n1070#" 5.57576
subcap "Vp" -758.645
subcap "Vnphi2" -11041.6
subcap "Vnphi1" -6606.91
subcap "Vphi1" -6039.18
subcap "w_n6260_5430#" -252.3
cap "switch_3/a_270_430#" "switch_3/w_n220_690#" -14.3478
cap "switch_3/A" "switch_6/A" 30.36
cap "switch_3/B" "switch_3/a_270_430#" -4.26326e-14
cap "switch_3/CLK" "switch_3/nCLK" 9.6
cap "switch_3/CLK" "switch_3/w_n220_690#" 3.315
cap "switch_3/B" "switch_6/A" 31.68
subcap "m3_n5150_6240#" -456.3
subcap "Vnphi2" -11918
subcap "a_n5590_5750#" -910.797
cap "switch_6/B" "a_n3380_5360#" 178.63
cap "switch_6/B" "switch_6/a_270_430#" 111.84
cap "a_n3380_5360#" "switch_4/CLK" 42.96
cap "switch_4/CLK" "switch_6/a_270_430#" 15.45
cap "switch_6/nCLK" "switch_4/CLK" 9.6
cap "switch_6/w_n220_690#" "a_n3380_5360#" 6.84
cap "switch_6/w_n220_690#" "switch_6/a_270_430#" -8.25
cap "switch_6/A" "switch_4/CLK" 1.15463e-14
cap "switch_6/w_n220_690#" "switch_6/nCLK" 13.02
cap "switch_6/w_n220_690#" "switch_6/A" 89.98
cap "switch_6/nCLK" "a_n3380_5360#" 26.4
cap "switch_6/nCLK" "switch_6/a_270_430#" 44.5
cap "switch_6/A" "a_n3380_5360#" 175.372
cap "switch_6/w_n220_690#" "switch_6/B" 98.7492
cap "switch_6/A" "switch_6/a_270_430#" 111.84
cap "switch_6/w_n220_690#" "switch_4/CLK" 20.995
subcap "m3_n5150_6240#" -126.385
subcap "a_n3380_5360#" -5619.56
cap "cap8to1_1/m3cap50f_2/2" "cap8to1_1/m3cap50f_2/1" 139.872
cap "selfbiasedcascode2stage_0/a_840_6920#" "selfbiasedcascode2stage_0/w_n410_5880#" 28.72
cap "selfbiasedcascode2stage_0/VN" "selfbiasedcascode2stage_0/w_n410_5880#" 5.57576
cap "selfbiasedcascode2stage_0/w_n410_5880#" "selfbiasedcascode2stage_0/w_n410_5880#" 1.9
subcap "Vp" -1652.72
subcap "m3_n5150_6240#" -232.815
subcap "a_n5590_5750#" -1703.94
cap "cap8to1_1/m3cap50f_0/2" "cap8to1_1/m3cap50f_2/2" -45
cap "cap8to1_1/m3cap50f_0/2" "cap8to1_1/m3cap50f_1/1" 158.7
cap "cap8to1_1/m3cap50f_1/1" "cap8to1_1/m3cap50f_2/2" 79.4
cap "cap8to1_1/m3cap50f_2/2" "cap8to1_1/m3cap50f_2/1" 37.2262
cap "cap8to1_1/m3cap50f_2/2" "cap8to1_1/m3cap50f_1/2" -17.5
merge "cap8to1_1/VSUBS" "switch_6/a_270_430#" -1646.46 0 0 0 0 0 0 0 0 0 0 212000 -1440 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 222800 -1840 193200 -2900 0 0 0 0 0 0 0 0 0 0
merge "switch_6/a_270_430#" "switch_3/a_270_430#"
merge "switch_3/a_270_430#" "switch_4/a_270_430#"
merge "switch_4/a_270_430#" "switch_5/a_270_430#"
merge "switch_5/a_270_430#" "switch_2/a_270_430#"
merge "switch_2/a_270_430#" "switch_1/a_270_430#"
merge "switch_1/a_270_430#" "selfbiasedcascode2stage_0/a_n360_4860#"
merge "selfbiasedcascode2stage_0/a_n360_4860#" "switch_0/a_270_430#"
merge "switch_0/a_270_430#" "cap8to1_0/VSUBS"
merge "cap8to1_0/VSUBS" "a_n7320_3440#"
merge "a_n7320_3440#" "li_1550_n280#"
merge "li_1550_n280#" "selfbiasedcascode2stage_0/inverter_large_0/GND"
merge "selfbiasedcascode2stage_0/inverter_large_0/GND" "li_6640_1000#"
merge "cap8to1_1/m3cap50f_2/1" "cap8to1_1/m3cap50f_1/1" -760.98 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -60 0 0 0 -160 0 0 0 0 0 0 -511200 -2100 0 0 0 0
merge "cap8to1_1/m3cap50f_1/1" "selfbiasedcascode2stage_0/VP"
merge "selfbiasedcascode2stage_0/VP" "switch_4/B"
merge "switch_4/B" "a_n120_3700#"
merge "selfbiasedcascode2stage_0/Vout" "switch_1/A" -1897.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 909700 -9520 0 0 0 0 -101800 -3220 0 0 0 0 0 0
merge "switch_1/A" "switch_0/B"
merge "switch_0/B" "cap8to1_0/m3cap50f_15/2"
merge "cap8to1_0/m3cap50f_15/2" "li_n20_n730#"
merge "cap8to1_1/m3cap50f_1/2" "cap8to1_1/m3cap50f_0/2" -661.187 0 0 0 0 0 0 0 0 0 0 -7200 -540 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6700 -860 0 0 0 0 -9000 -2320 0 0 0 0 0 0
merge "cap8to1_1/m3cap50f_0/2" "m3_n6040_6240#"
merge "m3_n6040_6240#" "switch_6/B"
merge "switch_6/B" "switch_5/B"
merge "switch_5/B" "a_n5980_3740#"
merge "a_n5980_3740#" "li_n5970_3740#"
merge "li_n5970_3740#" "a_n5590_5750#"
merge "switch_6/CLK" "switch_3/CLK" -3939.23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -211000 -640 0 0 -199200 -960 -63000 -15620 0 0 0 0 0 0 0 0 0 0
merge "switch_3/CLK" "switch_4/CLK"
merge "switch_4/CLK" "switch_0/CLK"
merge "switch_0/CLK" "Vphi1"
merge "switch_5/nCLK" "switch_2/nCLK" -164.54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8600 -480 0 0 -5600 -220 0 0 0 0 0 0 0 0 0 0 0 0
merge "switch_2/nCLK" "switch_1/nCLK"
merge "switch_1/nCLK" "a_n6260_3040#"
merge "a_n6260_3040#" "a_n6010_3740#"
merge "switch_3/B" "switch_2/B" -691.51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -320 0 0 0 0 -24200 -660 0 0 0 0 0 0
merge "switch_2/B" "cap8to1_0/m3cap50f_6/2"
merge "cap8to1_0/m3cap50f_6/2" "a_n7050_2880#"
merge "cap8to1_1/m3cap50f_15/2" "cap8to1_1/m3cap50f_2/2" -1705.4 0 0 0 0 0 0 0 0 0 0 28800 -540 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 41400 -1220 0 0 0 0 -50200 -7710 0 0 0 0 0 0
merge "cap8to1_1/m3cap50f_2/2" "m3_n5150_6240#"
merge "m3_n5150_6240#" "switch_4/A"
merge "switch_4/A" "switch_5/A"
merge "switch_5/A" "a_n6110_3740#"
merge "a_n6110_3740#" "li_n6100_3740#"
merge "li_n6100_3740#" "switch_2/A"
merge "switch_2/A" "a_n3380_5360#"
merge "selfbiasedcascode2stage_0/VN" "switch_0/A" -3920.54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -126900 -8520 0 0 -1600 -200 0 0 0 0 0 0 -117800 -7280 0 0 0 0
merge "switch_0/A" "cap8to1_0/m3cap50f_16/1"
merge "cap8to1_0/m3cap50f_16/1" "cap8to1_0/m3cap50f_15/1"
merge "cap8to1_0/m3cap50f_15/1" "cap8to1_0/m3cap50f_2/1"
merge "cap8to1_0/m3cap50f_2/1" "a_n200_n1070#"
merge "switch_6/w_n220_690#" "w_n6260_5430#" -1292.47 0 0 0 0 -50400 -3660 0 0 3600 -1760 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9600 -1680 0 0 -153000 -3100 0 0 0 0 0 0 0 0
merge "w_n6260_5430#" "switch_3/w_n220_690#"
merge "switch_3/w_n220_690#" "w_n7820_5430#"
merge "w_n7820_5430#" "switch_1/w_n220_690#"
merge "switch_1/w_n220_690#" "switch_0/w_n220_690#"
merge "switch_0/w_n220_690#" "selfbiasedcascode2stage_0/w_n410_5880#"
merge "selfbiasedcascode2stage_0/w_n410_5880#" "w_1220_n300#"
merge "w_1220_n300#" "w_6620_1290#"
merge "w_6620_1290#" "switch_4/w_n220_690#"
merge "switch_4/w_n220_690#" "switch_5/w_n220_690#"
merge "switch_5/w_n220_690#" "switch_2/w_n220_690#"
merge "switch_2/w_n220_690#" "w_n7330_3740#"
merge "switch_5/CLK" "switch_2/CLK" -332.765 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -46400 -420 0 0 -34600 -160 0 0 0 0 0 0 0 0 0 0 0 0
merge "switch_2/CLK" "switch_1/CLK"
merge "switch_1/CLK" "Vnphi2"
merge "Vnphi2" "a_n5860_3740#"
merge "switch_6/nCLK" "switch_3/nCLK" -3478.24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -35100 -1220 0 0 -37100 -1360 0 0 -216800 -12580 51000 0 0 0 0 0 0 0
merge "switch_3/nCLK" "switch_4/nCLK"
merge "switch_4/nCLK" "switch_0/nCLK"
merge "switch_0/nCLK" "Vnphi1"
merge "switch_6/A" "Vp" 109.557 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 177900 -200 0 0 0 0 0 0 0 0 0 0 0 0
