---
layout: default
title: äººå·¥æ™ºèƒ½ä¸èŠ¯ç‰‡è®¾è®¡
---

## COURSE INFORMATION

- æ•™å®¤: ç‡•å›­æ ¡åŒº-ç†æ•™412
- æ—¶é—´: 8:00am-9:50amï¼Œå‘¨å››ï¼ˆ1ï½16å‘¨ï¼‰
- æ•™æˆ: ç‡•åšå— (site: [bonany.cc](https://bonany.cc))
- åŠ©æ•™: èŒƒå®‰éªé€¸
- Email: bonanyan AT pku.edu.cn

## AGENDA

| Week | Date  | Lecture                                                                  | Reference                                          | Assignment |
| ---- | ----- | :----------------------------------------------------------------------- | :------------------------------------------------- | ---------- |
| 1    | 9/14  | Class Introduction & Why AI ASIC? [\[slides\]](/assets/lec/L1_Intro.pdf) |                                                    |            |
| 2    | 9/21  | Introduction to Verilog HDL [\[slides\]](/assets/lec/L1_Intro.pdf)       | [handout](/assets/lec/handout-2023-09-22-0910.png) |            |
| 3    | 9/28  | Introduction to Verilog HDL-II                                           |                                                    |            |
| 4    | 10/5  | Happy holiday! ğŸ˜† No Lecture                                            |                                                    |            |
| 5    | 10/12 | Single-Core CPU                                                          |                                                    |            |
| 6    | 10/19 | ğŸŒŸLab 1: Design a GPU!                                                  |                                                    |            |
| 7    | 10/26 | Continue Lab 1                                                           |                                                    |            |
| 8    | 11/2  | Systolic Array-I                                                         |                                                    |            |
| 9    | 11/9  | Systolic Array-II                                                        |                                                    |            |
| 10   | 11/16 | ğŸŒŸLab 2: Probabilistic Model Chip                                       |                                                    |            |
| 11   | 11/23 | Continue Lab 2                                                           |                                                    |            |
| 12   | 11/30 | Introduction Chip Design Flow                                            |                                                    |            |
| 13   | 12/7  | Introduction Chip Design Flow-II                                         |                                                    |            |
| 14   | 12/14 | ğŸŒŸLab 3 AI for Chip                                                     |                                                    |            |
| 15   | 12/21 | Continue Lab 3                                                           |                                                    |            |
| 16   | 12/28 | Paper Sharing Presentation                                               |                                                    |            |

## USEFUL TOOLS

- [Wavedrom](https://wavedrom.com): waveform drawing tool
- [iVerilog](https://github.com/steveicarus/iverilog): Verilog compilers/simulator
- [GTKWave](https://gtkwave.sourceforge.net): waveform viewer
- [PISLib](https://bonany.gitlab.io/pis/): behavioral models of processing-in-memory and memory


## GRADE BREAKDOWN

- Assignments: 20%
- Presentation: 40%
  - Includes:
  - Lab Program 10%$\times$3
  - Paper sharing presentation 10%
- Final Paper : 40%
