<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <title>Rookie&#39;s Garden</title>
  
  <subtitle>一个菜鸟的后花园</subtitle>
  <link href="/atom.xml" rel="self"/>
  
  <link href="https://rookieinop.github.io/"/>
  <updated>2019-04-28T15:18:21.765Z</updated>
  <id>https://rookieinop.github.io/</id>
  
  <author>
    <name>Mark Lee</name>
    
  </author>
  
  <generator uri="http://hexo.io/">Hexo</generator>
  
  <entry>
    <title>如何使用Python自动产生SPICE仿真用PWL文件</title>
    <link href="https://rookieinop.github.io/create_PWL_for_spice_simulation/"/>
    <id>https://rookieinop.github.io/create_PWL_for_spice_simulation/</id>
    <published>2019-04-18T16:00:00.000Z</published>
    <updated>2019-04-28T15:18:21.765Z</updated>
    
    <summary type="html">
    
      &lt;p&gt;最近想使用免费的LTSPICE做一些简单的信号仿真，评估信号经过一些链路模型传输后信号SI表型如何？需要在LTSPICE中采用信号系统中通常采用的伪随二进制码序列（PRBS）作为信号激励，模拟真实传输场景下数字信号频谱分布，
    
    </summary>
    
      <category term="信号完整性" scheme="https://rookieinop.github.io/categories/%E4%BF%A1%E5%8F%B7%E5%AE%8C%E6%95%B4%E6%80%A7/"/>
    
    
      <category term="python" scheme="https://rookieinop.github.io/tags/python/"/>
    
      <category term="PRBS" scheme="https://rookieinop.github.io/tags/PRBS/"/>
    
      <category term="LTSPICE" scheme="https://rookieinop.github.io/tags/LTSPICE/"/>
    
      <category term="Eye" scheme="https://rookieinop.github.io/tags/Eye/"/>
    
      <category term="PWL" scheme="https://rookieinop.github.io/tags/PWL/"/>
    
  </entry>
  
  <entry>
    <title>在ADS中使用Verilog-A模型进行仿真</title>
    <link href="https://rookieinop.github.io/Use-verilog-A-model-in-ADS/"/>
    <id>https://rookieinop.github.io/Use-verilog-A-model-in-ADS/</id>
    <published>2016-04-27T15:51:53.000Z</published>
    <updated>2019-04-27T17:17:53.197Z</updated>
    
    <summary type="html">
    
      &lt;h2 id=&quot;什么是Verilog-A模型&quot;&gt;&lt;a href=&quot;#什么是Verilog-A模型&quot; class=&quot;headerlink&quot; title=&quot;什么是Verilog-A模型&quot;&gt;&lt;/a&gt;什么是Verilog-A模型&lt;/h2&gt;&lt;p&gt;可以简单理解为采用Verilog类似的语法来描述Analog电路器件模型，见wikipedia的解释:&lt;br&gt;
    
    </summary>
    
      <category term="信号完整性" scheme="https://rookieinop.github.io/categories/%E4%BF%A1%E5%8F%B7%E5%AE%8C%E6%95%B4%E6%80%A7/"/>
    
    
      <category term="Verilog A" scheme="https://rookieinop.github.io/tags/Verilog-A/"/>
    
      <category term="ADS" scheme="https://rookieinop.github.io/tags/ADS/"/>
    
      <category term="Simulation" scheme="https://rookieinop.github.io/tags/Simulation/"/>
    
      <category term="SI" scheme="https://rookieinop.github.io/tags/SI/"/>
    
  </entry>
  
</feed>
