# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_simulate.do}
# vsim -lib xil_defaultlib tb_opt 
# Start time: 03:16:02 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(51)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 51
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:16:08 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Skipping module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 03:16:08 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:16:09 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 03:16:09 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:16:09 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:16:09 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:16:09 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 03:16:09 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:16:10 on Jul 21,2023, Elapsed time: 0:00:08
# Errors: 0, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 03:16:10 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# ** UI-Msg: (vish-4014) No objects found matching '/tb/udt/arbiter/i_wb_dm_rdt'.
# Error in macro ./mysim.do line 59
# ** UI-Msg: (vish-4014) No objects found matching '/tb/udt/arbiter/i_wb_dm_rdt'.
#     while executing
# "add wave -group Arbiter -color white -group dm_rq -radix unsigned 	sim:/tb/udt/arbiter/o_wb_dm_adr"
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:18:40 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Skipping module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Compiling module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 03:18:41 on Jul 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:18:41 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 03:18:41 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:18:41 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:18:41 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:18:41 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# ** Error (suppressible): ../../../../../src/servant_1.2.1/servant/servant.v(102): (vopt-2912) Port 'o_wb_dm_rdt' not found in module 'servant_arbiter' (17th connection).
# ** Error (suppressible): ../../../../../src/servant_1.2.1/servant/servant.v(102): (vopt-2912) Port 'o_wb_dm_ack' not found in module 'servant_arbiter' (18th connection).
# Optimization failed
# End time: 03:18:41 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/Questa/questasim/linux_x86_64/vopt failed.
# Error in macro ./tb_elaborate.do line 9
# Return status = 2
#     (procedure "compile" line 1)
#     invoked from within
# "compile NoFilter vopt -64 +acc=npr -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb..."
#     ("eval" body line 1)
#     invoked from within
# "eval compile NoFilter vopt $args"
#     (procedure "vopt" line 1)
#     invoked from within
# "vopt -64 +acc=npr -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.g..."
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:19:14 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Skipping module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Compiling module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 03:19:15 on Jul 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:19:15 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 03:19:15 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:19:15 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:19:15 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:19:15 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Optimizing 26 design-units (inlining 0/26 module instances):
# -- Optimizing module debug_dm(fast)
# -- Optimizing module serv_decode(fast)
# -- Optimizing module debug_dtm(fast)
# -- Optimizing module serv_top(fast)
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(224): (vopt-2685) [TFMPC] - Too few port connections for 'decode'.  Expected 57, found 56.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(224): (vopt-2718) [TFMPC] - Missing connection for port 'o_ext_funct3'.
# -- Optimizing module flash_controller(fast)
# -- Optimizing module serv_state(fast)
# -- Optimizing module serv_rf_ram_if(fast)
# -- Optimizing module serv_immdec(fast)
# -- Optimizing module serv_csr(fast)
# -- Optimizing module spi_master(fast)
# -- Optimizing module servant(fast)
# -- Optimizing module serv_rf_if(fast)
# -- Optimizing module serv_ctrl(fast)
# -- Optimizing module servant_ram(fast)
# -- Optimizing module serv_rf_top(fast)
# -- Optimizing module servant_mux(fast)
# -- Optimizing module servant_arbiter(fast)
# -- Optimizing module serv_mem_if(fast)
# -- Optimizing module serv_alu(fast)
# -- Optimizing module serv_bufreg2(fast)
# -- Optimizing module serv_bufreg(fast)
# -- Optimizing module serv_rf_ram(fast)
# -- Optimizing module glbl(fast)
# -- Optimizing module servant_timer(fast)
# -- Optimizing module tb(fast)
# -- Optimizing module servant_gpio(fast)
# Optimized design name is tb_opt
# End time: 03:19:15 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 03:19:16 on Jul 21,2023, Elapsed time: 0:03:06
# Errors: 1, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 03:19:16 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# ** UI-Msg: (vish-4014) No objects found matching '/tb/udt/serv_flash/wb_clk'.
# Error in macro ./mysim.do line 542
# ** UI-Msg: (vish-4014) No objects found matching '/tb/udt/serv_flash/wb_clk'.
#     while executing
# "add wave -group flash -radix binary 	sim:/tb/udt/serv_flash/wb_clk"
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:20:05 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Skipping module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 03:20:05 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:20:05 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 03:20:05 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:20:05 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:20:05 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:20:05 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 03:20:06 on Jul 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 03:20:07 on Jul 21,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 03:20:07 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# ** UI-Msg: (vish-4014) No objects found matching 'radix'.
# ** UI-Msg: (vish-4014) No objects found matching 'hex'.
# Error in macro ./mysim.do line 545
# ** UI-Msg: (vish-4014) No objects found matching 'radix'.
# ** UI-Msg: (vish-4014) No objects found matching 'hex'.
#     while executing
# "add wave -group flash -group wb -color yellow radix hex 	sim:/tb/udt/serv_flash/i_wb_adr"
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:26:28 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Skipping module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 03:26:28 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:26:28 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 03:26:28 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:26:28 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:26:28 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:26:28 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 03:26:28 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:26:29 on Jul 21,2023, Elapsed time: 0:06:22
# Errors: 0, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 03:26:29 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(51)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 51
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:41:40 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Skipping module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Compiling module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 03:41:40 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:41:40 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 03:41:40 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:41:40 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:41:40 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:41:40 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Incremental compilation check found 25 design-units (out of 26) may be reused.
# Optimizing 1 design-unit (inlining 0/26 module instances):
# -- Optimizing module serv_rf_top(fast)
# Optimized design name is tb_opt
# End time: 03:41:40 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:41:41 on Jul 21,2023, Elapsed time: 0:15:12
# Errors: 0, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 03:41:41 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(51)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 51
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:42:16 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Skipping module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Compiling module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 03:42:16 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:42:16 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 03:42:16 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:42:16 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:42:16 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:42:16 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Incremental compilation check found 25 design-units (out of 26) may be reused.
# Optimizing 1 design-unit (inlining 0/26 module instances):
# -- Optimizing module serv_rf_top(fast)
# Optimized design name is tb_opt
# End time: 03:42:16 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:42:17 on Jul 21,2023, Elapsed time: 0:00:36
# Errors: 0, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 03:42:17 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(51)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 51
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:51:52 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Skipping module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 03:51:52 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:51:52 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 03:51:52 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:51:52 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:51:52 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:51:52 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 03:51:52 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:51:53 on Jul 21,2023, Elapsed time: 0:09:36
# Errors: 0, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 03:51:53 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(51)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 51
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:55:12 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Compiling module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 03:55:12 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:55:12 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 03:55:13 on Jul 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:55:13 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 03:55:13 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 03:55:13 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Incremental compilation check found 25 design-units (out of 26) may be reused.
# Optimizing 1 design-unit (inlining 0/26 module instances):
# -- Optimizing module debug_dm(fast)
# Optimized design name is tb_opt
# End time: 03:55:13 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:55:14 on Jul 21,2023, Elapsed time: 0:03:21
# Errors: 0, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 03:55:14 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(51)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 51
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:14:15 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Compiling module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 04:14:15 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:14:15 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 04:14:15 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:14:15 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 04:14:15 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:14:15 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Incremental compilation check found 25 design-units (out of 26) may be reused.
# Optimizing 1 design-unit (inlining 0/26 module instances):
# -- Optimizing module debug_dm(fast)
# Optimized design name is tb_opt
# End time: 04:14:16 on Jul 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 04:14:16 on Jul 21,2023, Elapsed time: 0:19:02
# Errors: 0, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 04:14:16 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(51)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 51
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:44:03 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Skipping module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 04:44:03 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:44:03 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 04:44:03 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:44:04 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 04:44:04 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:44:04 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 04:44:04 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:44:05 on Jul 21,2023, Elapsed time: 0:29:49
# Errors: 0, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 04:44:05 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(51)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 51
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:47:32 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Skipping module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Compiling module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 04:47:32 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:47:32 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 04:47:32 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:47:32 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 04:47:33 on Jul 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:47:33 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Incremental compilation check found 25 design-units (out of 26) may be reused.
# Optimizing 1 design-unit (inlining 0/26 module instances):
# -- Optimizing module serv_top(fast)
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(224): (vopt-2685) [TFMPC] - Too few port connections for 'decode'.  Expected 57, found 56.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(224): (vopt-2718) [TFMPC] - Missing connection for port 'o_ext_funct3'.
# Optimized design name is tb_opt
# End time: 04:47:33 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 04:47:34 on Jul 21,2023, Elapsed time: 0:03:29
# Errors: 0, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 04:47:34 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(51)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 51
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:54:52 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Compiling module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 04:54:52 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:54:52 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 04:54:52 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:54:52 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 04:54:53 on Jul 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 04:54:53 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Incremental compilation check found 25 design-units (out of 26) may be reused.
# Optimizing 1 design-unit (inlining 0/26 module instances):
# -- Optimizing module debug_dm(fast)
# Optimized design name is tb_opt
# End time: 04:54:53 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:54:54 on Jul 21,2023, Elapsed time: 0:07:20
# Errors: 0, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 04:54:54 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(51)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 51
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 05:33:03 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Skipping module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 05:33:03 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 05:33:03 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 05:33:03 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 05:33:03 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 05:33:03 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 05:33:03 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 05:33:03 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 05:33:04 on Jul 21,2023, Elapsed time: 0:38:10
# Errors: 0, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 05:33:04 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(51)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 51
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 05:37:51 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Skipping module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Compiling module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 05:37:51 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 05:37:51 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 05:37:51 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 05:37:51 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 05:37:51 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 05:37:51 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Incremental compilation check found 25 design-units (out of 26) may be reused.
# Optimizing 1 design-unit (inlining 0/26 module instances):
# -- Optimizing module serv_decode(fast)
# Optimized design name is tb_opt
# End time: 05:37:51 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 05:37:52 on Jul 21,2023, Elapsed time: 0:04:48
# Errors: 0, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 05:37:52 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(51)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 51
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 05:44:19 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v ../../../../servant_1.2.1.srcs/sources_1/new/debug_dtm.v ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v ../../../../servant_1.2.1.srcs/sources_1/new/spi_master.v 
# -- Skipping module debug_dm
# -- Skipping module debug_dtm
# -- Skipping module flash_controller
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Compiling module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Compiling module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# -- Skipping module spi_master
# 
# Top level modules:
# 	servant
# End time: 05:44:19 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 05:44:19 on Jul 21,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 05:44:19 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 05:44:19 on Jul 21,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 05:44:19 on Jul 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 05:44:19 on Jul 21,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_timer
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module flash_controller
# -- Loading module spi_master
# -- Loading module debug_dtm
# -- Loading module debug_dm
# Incremental compilation check found 24 design-units (out of 26) may be reused.
# Optimizing 2 design-units (inlining 0/26 module instances):
# -- Optimizing module serv_decode(fast)
# -- Optimizing module serv_top(fast)
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(224): (vopt-2685) [TFMPC] - Too few port connections for 'decode'.  Expected 57, found 56.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(224): (vopt-2718) [TFMPC] - Missing connection for port 'o_ext_funct3'.
# Optimized design name is tb_opt
# End time: 05:44:20 on Jul 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 05:44:21 on Jul 21,2023, Elapsed time: 0:06:29
# Errors: 0, Warnings: 5
# vsim -lib xil_defaultlib tb_opt 
# Start time: 05:44:21 on Jul 21,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.flash_controller(fast)
# Loading work.spi_master(fast)
# Loading work.debug_dtm(fast)
# Loading work.debug_dm(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'i_wb_adr'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/flash_controller.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_flash File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'i_dmi_req_op'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'i_dmi_req_data'. The port definition is at: ../../../../servant_1.2.1.srcs/sources_1/new/debug_dm.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/serv_dm File: ../../../../../src/servant_1.2.1/servant/servant.v Line: 282
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(51)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 51
# End time: 05:50:12 on Jul 21,2023, Elapsed time: 0:05:51
# Errors: 0, Warnings: 5
