# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab6/MyMC14495/verilog/gates/AND_GATE.v" \
"../../../../../lab6/MyMC14495/verilog/gates/AND_GATE_3_INPUTS.v" \
"../../../../../lab6/MyMC14495/verilog/gates/AND_GATE_4_INPUTS.v" \
"../../../../../lab6/MyMC14495/verilog/circuit/MyMC14495.v" \
"../../../../../lab6/MyMC14495/verilog/gates/OR_GATE.v" \
"../../../../../lab6/MyMC14495/verilog/gates/OR_GATE_3_INPUTS.v" \
"../../../../../lab6/MyMC14495/verilog/gates/OR_GATE_4_INPUTS.v" \
"../../../../Lab6_MyMC14495.srcs/sim_1/new/mymc14485_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
