// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _forw_back_HH_
#define _forw_back_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "forward.h"
#include "backward.h"
#include "forw_back_conv_kevdy.h"
#include "forw_back_fc_hiddxdS.h"
#include "forw_back_fc_hiddyd2.h"
#include "forw_back_mnist_dzec.h"
#include "forw_back_max_pooAem.h"
#include "forw_back_max_pooCeG.h"
#include "forw_back_fc_in_1_0.h"
#include "forw_back_fc_out_DeQ.h"
#include "forward_fc_out_2_0.h"
#include "forw_back_ctrl_s_axi.h"
#include "forw_back_data_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct forw_back : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_data_AWVALID;
    sc_in< sc_logic > m_axi_data_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_ADDR_WIDTH> > m_axi_data_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_AWID;
    sc_out< sc_lv<8> > m_axi_data_AWLEN;
    sc_out< sc_lv<3> > m_axi_data_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data_AWBURST;
    sc_out< sc_lv<2> > m_axi_data_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data_AWPROT;
    sc_out< sc_lv<4> > m_axi_data_AWQOS;
    sc_out< sc_lv<4> > m_axi_data_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_AWUSER_WIDTH> > m_axi_data_AWUSER;
    sc_out< sc_logic > m_axi_data_WVALID;
    sc_in< sc_logic > m_axi_data_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_DATA_WIDTH> > m_axi_data_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_DATA_WIDTH/8> > m_axi_data_WSTRB;
    sc_out< sc_logic > m_axi_data_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_WID;
    sc_out< sc_uint<C_M_AXI_DATA_WUSER_WIDTH> > m_axi_data_WUSER;
    sc_out< sc_logic > m_axi_data_ARVALID;
    sc_in< sc_logic > m_axi_data_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_ADDR_WIDTH> > m_axi_data_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_ARID;
    sc_out< sc_lv<8> > m_axi_data_ARLEN;
    sc_out< sc_lv<3> > m_axi_data_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data_ARBURST;
    sc_out< sc_lv<2> > m_axi_data_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data_ARPROT;
    sc_out< sc_lv<4> > m_axi_data_ARQOS;
    sc_out< sc_lv<4> > m_axi_data_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_ARUSER_WIDTH> > m_axi_data_ARUSER;
    sc_in< sc_logic > m_axi_data_RVALID;
    sc_out< sc_logic > m_axi_data_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_DATA_WIDTH> > m_axi_data_RDATA;
    sc_in< sc_logic > m_axi_data_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_RID;
    sc_in< sc_uint<C_M_AXI_DATA_RUSER_WIDTH> > m_axi_data_RUSER;
    sc_in< sc_lv<2> > m_axi_data_RRESP;
    sc_in< sc_logic > m_axi_data_BVALID;
    sc_out< sc_logic > m_axi_data_BREADY;
    sc_in< sc_lv<2> > m_axi_data_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_BID;
    sc_in< sc_uint<C_M_AXI_DATA_BUSER_WIDTH> > m_axi_data_BUSER;
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const5;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<3> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const6;


    // Module declarations
    forw_back(sc_module_name name);
    SC_HAS_PROCESS(forw_back);

    ~forw_back();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    forw_back_conv_kevdy* conv_kernel_1_U;
    forw_back_conv_kevdy* conv_kernel_2_U;
    forw_back_fc_hiddxdS* fc_hidden_layer1_U;
    forw_back_fc_hiddyd2* fc_hidden_layer2_U;
    forw_back_mnist_dzec* mnist_data_U;
    forw_back_max_pooAem* max_poo_out_1_U;
    forw_back_max_pooAem* max_poo_locate_1_U;
    forw_back_max_pooCeG* max_poo_locate_2_U;
    forw_back_fc_in_1_0* fc_in_1_0_U;
    forw_back_fc_out_DeQ* fc_out_1_0_U;
    forw_back_fc_out_DeQ* fc_in_2_relu1_0_U;
    forward_fc_out_2_0* probability_result_U;
    forw_back_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* forw_back_ctrl_s_axi_U;
    forw_back_data_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA_ID_WIDTH,C_M_AXI_DATA_ADDR_WIDTH,C_M_AXI_DATA_DATA_WIDTH,C_M_AXI_DATA_AWUSER_WIDTH,C_M_AXI_DATA_ARUSER_WIDTH,C_M_AXI_DATA_WUSER_WIDTH,C_M_AXI_DATA_RUSER_WIDTH,C_M_AXI_DATA_BUSER_WIDTH,C_M_AXI_DATA_USER_VALUE,C_M_AXI_DATA_PROT_VALUE,C_M_AXI_DATA_CACHE_VALUE>* forw_back_data_m_axi_U;
    forward* grp_forward_fu_589;
    backward* grp_backward_fu_625;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<79> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > flag;
    sc_signal< sc_lv<32> > in_r;
    sc_signal< sc_lv<32> > conv1;
    sc_signal< sc_lv<32> > conv2;
    sc_signal< sc_lv<32> > fc1;
    sc_signal< sc_lv<32> > fc2;
    sc_signal< sc_lv<32> > out_r;
    sc_signal< sc_lv<32> > label_r;
    sc_signal< sc_lv<32> > lr;
    sc_signal< sc_lv<4> > conv_kernel_1_address0;
    sc_signal< sc_logic > conv_kernel_1_ce0;
    sc_signal< sc_logic > conv_kernel_1_we0;
    sc_signal< sc_lv<32> > conv_kernel_1_d0;
    sc_signal< sc_lv<32> > conv_kernel_1_q0;
    sc_signal< sc_lv<4> > conv_kernel_2_address0;
    sc_signal< sc_logic > conv_kernel_2_ce0;
    sc_signal< sc_logic > conv_kernel_2_we0;
    sc_signal< sc_lv<32> > conv_kernel_2_d0;
    sc_signal< sc_lv<32> > conv_kernel_2_q0;
    sc_signal< sc_lv<10> > fc_hidden_layer1_address0;
    sc_signal< sc_logic > fc_hidden_layer1_ce0;
    sc_signal< sc_logic > fc_hidden_layer1_we0;
    sc_signal< sc_lv<32> > fc_hidden_layer1_d0;
    sc_signal< sc_lv<32> > fc_hidden_layer1_q0;
    sc_signal< sc_lv<8> > fc_hidden_layer2_address0;
    sc_signal< sc_logic > fc_hidden_layer2_ce0;
    sc_signal< sc_lv<32> > fc_hidden_layer2_q0;
    sc_signal< sc_lv<8> > fc_hidden_layer2_address1;
    sc_signal< sc_logic > fc_hidden_layer2_ce1;
    sc_signal< sc_logic > fc_hidden_layer2_we1;
    sc_signal< sc_lv<32> > fc_hidden_layer2_d1;
    sc_signal< sc_lv<10> > mnist_data_address0;
    sc_signal< sc_logic > mnist_data_ce0;
    sc_signal< sc_logic > mnist_data_we0;
    sc_signal< sc_lv<32> > mnist_data_q0;
    sc_signal< sc_lv<8> > max_poo_out_1_address0;
    sc_signal< sc_logic > max_poo_out_1_ce0;
    sc_signal< sc_logic > max_poo_out_1_we0;
    sc_signal< sc_lv<32> > max_poo_out_1_q0;
    sc_signal< sc_lv<8> > max_poo_locate_1_address0;
    sc_signal< sc_logic > max_poo_locate_1_ce0;
    sc_signal< sc_logic > max_poo_locate_1_we0;
    sc_signal< sc_lv<32> > max_poo_locate_1_q0;
    sc_signal< sc_lv<6> > max_poo_locate_2_address0;
    sc_signal< sc_logic > max_poo_locate_2_ce0;
    sc_signal< sc_logic > max_poo_locate_2_we0;
    sc_signal< sc_lv<32> > max_poo_locate_2_q0;
    sc_signal< sc_lv<6> > fc_in_1_0_address0;
    sc_signal< sc_logic > fc_in_1_0_ce0;
    sc_signal< sc_logic > fc_in_1_0_we0;
    sc_signal< sc_lv<32> > fc_in_1_0_q0;
    sc_signal< sc_logic > fc_in_1_0_ce1;
    sc_signal< sc_logic > fc_in_1_0_we1;
    sc_signal< sc_lv<5> > fc_out_1_0_address0;
    sc_signal< sc_logic > fc_out_1_0_ce0;
    sc_signal< sc_logic > fc_out_1_0_we0;
    sc_signal< sc_lv<32> > fc_out_1_0_q0;
    sc_signal< sc_lv<5> > fc_in_2_relu1_0_address0;
    sc_signal< sc_logic > fc_in_2_relu1_0_ce0;
    sc_signal< sc_logic > fc_in_2_relu1_0_we0;
    sc_signal< sc_lv<32> > fc_in_2_relu1_0_q0;
    sc_signal< sc_lv<4> > probability_result_address0;
    sc_signal< sc_logic > probability_result_ce0;
    sc_signal< sc_logic > probability_result_we0;
    sc_signal< sc_lv<32> > probability_result_q0;
    sc_signal< sc_logic > data_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > data_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<1> > icmp_ln232_reg_1133;
    sc_signal< sc_lv<1> > icmp_ln232_reg_1133_pp4_iter1_reg;
    sc_signal< sc_logic > data_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > data_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state89;
    sc_signal< sc_logic > data_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp9_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp9_iter1;
    sc_signal< bool > ap_block_pp9_stage0;
    sc_signal< sc_lv<1> > icmp_ln219_reg_1208;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln238_reg_1114;
    sc_signal< sc_lv<1> > icmp_ln238_reg_1114_pp3_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<1> > icmp_ln221_reg_1041;
    sc_signal< sc_lv<1> > icmp_ln224_reg_1045;
    sc_signal< sc_lv<1> > icmp_ln227_reg_1049;
    sc_signal< sc_lv<1> > icmp_ln231_reg_1053;
    sc_signal< sc_logic > ap_CS_fsm_state79;
    sc_signal< sc_logic > ap_CS_fsm_pp8_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter1;
    sc_signal< bool > ap_block_pp8_stage0;
    sc_signal< sc_lv<1> > icmp_ln218_reg_1194;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > icmp_ln237_reg_1095;
    sc_signal< sc_lv<1> > icmp_ln237_reg_1095_pp2_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state69;
    sc_signal< sc_logic > ap_CS_fsm_pp7_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter1;
    sc_signal< bool > ap_block_pp7_stage0;
    sc_signal< sc_lv<1> > icmp_ln217_reg_1180;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln236_reg_1076;
    sc_signal< sc_lv<1> > icmp_ln236_reg_1076_pp1_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_logic > ap_CS_fsm_pp6_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter1;
    sc_signal< bool > ap_block_pp6_stage0;
    sc_signal< sc_lv<1> > icmp_ln216_reg_1166;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln235_reg_1057;
    sc_signal< sc_lv<1> > icmp_ln235_reg_1057_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< sc_lv<1> > icmp_ln222_reg_1152;
    sc_signal< sc_logic > data_AWVALID;
    sc_signal< sc_logic > data_AWREADY;
    sc_signal< sc_lv<32> > data_AWADDR;
    sc_signal< sc_lv<32> > data_AWLEN;
    sc_signal< sc_logic > data_WVALID;
    sc_signal< sc_logic > data_WREADY;
    sc_signal< sc_lv<32> > data_WDATA;
    sc_signal< sc_logic > data_ARVALID;
    sc_signal< sc_logic > data_ARREADY;
    sc_signal< sc_lv<32> > data_ARADDR;
    sc_signal< sc_lv<1> > data_ARID;
    sc_signal< sc_lv<32> > data_ARLEN;
    sc_signal< sc_lv<3> > data_ARSIZE;
    sc_signal< sc_lv<2> > data_ARBURST;
    sc_signal< sc_lv<2> > data_ARLOCK;
    sc_signal< sc_lv<4> > data_ARCACHE;
    sc_signal< sc_lv<3> > data_ARPROT;
    sc_signal< sc_lv<4> > data_ARQOS;
    sc_signal< sc_lv<4> > data_ARREGION;
    sc_signal< sc_lv<1> > data_ARUSER;
    sc_signal< sc_logic > data_RVALID;
    sc_signal< sc_logic > data_RREADY;
    sc_signal< sc_lv<32> > data_RDATA;
    sc_signal< sc_logic > data_RLAST;
    sc_signal< sc_lv<1> > data_RID;
    sc_signal< sc_lv<1> > data_RUSER;
    sc_signal< sc_lv<2> > data_RRESP;
    sc_signal< sc_logic > data_BVALID;
    sc_signal< sc_logic > data_BREADY;
    sc_signal< sc_lv<2> > data_BRESP;
    sc_signal< sc_lv<1> > data_BID;
    sc_signal< sc_lv<1> > data_BUSER;
    sc_signal< sc_lv<4> > phi_ln235_reg_474;
    sc_signal< sc_lv<4> > phi_ln236_reg_485;
    sc_signal< sc_lv<10> > phi_ln237_reg_496;
    sc_signal< sc_lv<8> > phi_ln238_reg_507;
    sc_signal< sc_lv<4> > phi_ln232_reg_518;
    sc_signal< sc_lv<10> > phi_ln222_reg_529;
    sc_signal< sc_lv<10> > phi_ln222_reg_529_pp5_iter1_reg;
    sc_signal< bool > ap_block_state55_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state56_pp5_stage0_iter1;
    sc_signal< bool > ap_block_state57_pp5_stage0_iter2;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_lv<4> > phi_ln216_reg_541;
    sc_signal< sc_lv<4> > phi_ln216_reg_541_pp6_iter1_reg;
    sc_signal< bool > ap_block_state66_pp6_stage0_iter0;
    sc_signal< bool > ap_block_state67_pp6_stage0_iter1;
    sc_signal< bool > ap_block_state68_pp6_stage0_iter2;
    sc_signal< bool > ap_block_pp6_stage0_11001;
    sc_signal< sc_lv<4> > phi_ln217_reg_553;
    sc_signal< sc_lv<4> > phi_ln217_reg_553_pp7_iter1_reg;
    sc_signal< bool > ap_block_state76_pp7_stage0_iter0;
    sc_signal< bool > ap_block_state77_pp7_stage0_iter1;
    sc_signal< bool > ap_block_state78_pp7_stage0_iter2;
    sc_signal< bool > ap_block_pp7_stage0_11001;
    sc_signal< sc_lv<10> > phi_ln218_reg_565;
    sc_signal< sc_lv<10> > phi_ln218_reg_565_pp8_iter1_reg;
    sc_signal< bool > ap_block_state86_pp8_stage0_iter0;
    sc_signal< bool > ap_block_state87_pp8_stage0_iter1;
    sc_signal< bool > ap_block_state88_pp8_stage0_iter2;
    sc_signal< bool > ap_block_pp8_stage0_11001;
    sc_signal< sc_lv<8> > phi_ln219_reg_577;
    sc_signal< sc_lv<8> > phi_ln219_reg_577_pp9_iter1_reg;
    sc_signal< bool > ap_block_state96_pp9_stage0_iter0;
    sc_signal< bool > ap_block_state97_pp9_stage0_iter1;
    sc_signal< bool > ap_block_state98_pp9_stage0_iter2;
    sc_signal< bool > ap_block_pp9_stage0_11001;
    sc_signal< sc_lv<32> > label_read_reg_987;
    sc_signal< sc_lv<30> > lr1_reg_992;
    sc_signal< sc_lv<32> > data_addr_reg_997;
    sc_signal< sc_lv<32> > data_addr_1_reg_1003;
    sc_signal< sc_lv<32> > data_addr_2_reg_1010;
    sc_signal< sc_lv<32> > data_addr_3_reg_1017;
    sc_signal< sc_lv<32> > data_addr_4_reg_1024;
    sc_signal< sc_lv<32> > data_addr_5_reg_1031;
    sc_signal< sc_lv<1> > icmp_ln215_fu_787_p2;
    sc_signal< sc_lv<1> > icmp_ln221_fu_793_p2;
    sc_signal< sc_lv<1> > icmp_ln224_fu_799_p2;
    sc_signal< sc_lv<1> > icmp_ln227_fu_805_p2;
    sc_signal< sc_lv<1> > icmp_ln231_fu_811_p2;
    sc_signal< sc_lv<1> > icmp_ln235_fu_817_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<4> > add_ln235_fu_823_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > conv_kernel_1_load_reg_1071;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > icmp_ln236_fu_834_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state13_io;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<4> > add_ln236_fu_840_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > conv_kernel_2_load_reg_1090;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > icmp_ln237_fu_851_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state19_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state21_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state21_io;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<10> > add_ln237_fu_857_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<32> > fc_hidden_layer1_loa_reg_1109;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > icmp_ln238_fu_868_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state27_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state28_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state29_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state29_io;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<8> > add_ln238_fu_874_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<32> > fc_hidden_layer2_loa_reg_1128;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<1> > icmp_ln232_fu_885_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< bool > ap_block_state36_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state37_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state38_pp4_stage0_iter2;
    sc_signal< bool > ap_block_state38_io;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<4> > add_ln232_fu_891_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<32> > probability_result_l_reg_1147;
    sc_signal< sc_lv<1> > icmp_ln222_fu_902_p2;
    sc_signal< sc_lv<1> > icmp_ln222_reg_1152_pp5_iter1_reg;
    sc_signal< sc_lv<10> > add_ln222_fu_908_p2;
    sc_signal< sc_lv<10> > add_ln222_reg_1156;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<32> > data_addr_5_read_reg_1161;
    sc_signal< sc_lv<1> > icmp_ln216_fu_919_p2;
    sc_signal< sc_lv<1> > icmp_ln216_reg_1166_pp6_iter1_reg;
    sc_signal< sc_lv<4> > add_ln216_fu_925_p2;
    sc_signal< sc_lv<4> > add_ln216_reg_1170;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter0;
    sc_signal< sc_lv<32> > data_addr_4_read_reg_1175;
    sc_signal< sc_lv<1> > icmp_ln217_fu_936_p2;
    sc_signal< sc_lv<1> > icmp_ln217_reg_1180_pp7_iter1_reg;
    sc_signal< sc_lv<4> > add_ln217_fu_942_p2;
    sc_signal< sc_lv<4> > add_ln217_reg_1184;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter0;
    sc_signal< sc_lv<32> > data_addr_3_read_reg_1189;
    sc_signal< sc_lv<1> > icmp_ln218_fu_953_p2;
    sc_signal< sc_lv<1> > icmp_ln218_reg_1194_pp8_iter1_reg;
    sc_signal< sc_lv<10> > add_ln218_fu_959_p2;
    sc_signal< sc_lv<10> > add_ln218_reg_1198;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter0;
    sc_signal< sc_lv<32> > data_addr_2_read_reg_1203;
    sc_signal< sc_lv<1> > icmp_ln219_fu_970_p2;
    sc_signal< sc_lv<1> > icmp_ln219_reg_1208_pp9_iter1_reg;
    sc_signal< sc_lv<8> > add_ln219_fu_976_p2;
    sc_signal< sc_lv<8> > add_ln219_reg_1212;
    sc_signal< sc_logic > ap_enable_reg_pp9_iter0;
    sc_signal< sc_lv<32> > data_addr_1_read_reg_1217;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state11;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state19;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state27;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state36;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state55;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state65;
    sc_signal< bool > ap_block_pp6_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp6_exit_iter0_state66;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< bool > ap_block_pp7_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp7_exit_iter0_state76;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state85;
    sc_signal< bool > ap_block_pp8_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp8_exit_iter0_state86;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state95;
    sc_signal< bool > ap_block_pp9_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp9_exit_iter0_state96;
    sc_signal< sc_logic > ap_enable_reg_pp9_iter2;
    sc_signal< sc_logic > grp_forward_fu_589_ap_start;
    sc_signal< sc_logic > grp_forward_fu_589_ap_done;
    sc_signal< sc_logic > grp_forward_fu_589_ap_idle;
    sc_signal< sc_logic > grp_forward_fu_589_ap_ready;
    sc_signal< sc_lv<10> > grp_forward_fu_589_mnist_data_address0;
    sc_signal< sc_logic > grp_forward_fu_589_mnist_data_ce0;
    sc_signal< sc_lv<4> > grp_forward_fu_589_conv_kernel_1_address0;
    sc_signal< sc_logic > grp_forward_fu_589_conv_kernel_1_ce0;
    sc_signal< sc_lv<8> > grp_forward_fu_589_max_poo_out_1_address0;
    sc_signal< sc_logic > grp_forward_fu_589_max_poo_out_1_ce0;
    sc_signal< sc_logic > grp_forward_fu_589_max_poo_out_1_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_589_max_poo_out_1_d0;
    sc_signal< sc_lv<8> > grp_forward_fu_589_max_poo_locate_1_address0;
    sc_signal< sc_logic > grp_forward_fu_589_max_poo_locate_1_ce0;
    sc_signal< sc_logic > grp_forward_fu_589_max_poo_locate_1_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_589_max_poo_locate_1_d0;
    sc_signal< sc_lv<4> > grp_forward_fu_589_conv_kernel_2_address0;
    sc_signal< sc_logic > grp_forward_fu_589_conv_kernel_2_ce0;
    sc_signal< sc_lv<6> > grp_forward_fu_589_max_poo_locate_2_address0;
    sc_signal< sc_logic > grp_forward_fu_589_max_poo_locate_2_ce0;
    sc_signal< sc_logic > grp_forward_fu_589_max_poo_locate_2_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_589_max_poo_locate_2_d0;
    sc_signal< sc_lv<6> > grp_forward_fu_589_fc_in_1_0_address0;
    sc_signal< sc_logic > grp_forward_fu_589_fc_in_1_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_589_fc_in_1_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_589_fc_in_1_0_d0;
    sc_signal< sc_lv<6> > grp_forward_fu_589_fc_in_1_0_address1;
    sc_signal< sc_logic > grp_forward_fu_589_fc_in_1_0_ce1;
    sc_signal< sc_logic > grp_forward_fu_589_fc_in_1_0_we1;
    sc_signal< sc_lv<32> > grp_forward_fu_589_fc_in_1_0_d1;
    sc_signal< sc_lv<5> > grp_forward_fu_589_fc_out_1_0_address0;
    sc_signal< sc_logic > grp_forward_fu_589_fc_out_1_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_589_fc_out_1_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_589_fc_out_1_0_d0;
    sc_signal< sc_lv<10> > grp_forward_fu_589_fc_hidden_layer1_address0;
    sc_signal< sc_logic > grp_forward_fu_589_fc_hidden_layer1_ce0;
    sc_signal< sc_lv<5> > grp_forward_fu_589_fc_in_2_relu1_0_address0;
    sc_signal< sc_logic > grp_forward_fu_589_fc_in_2_relu1_0_ce0;
    sc_signal< sc_logic > grp_forward_fu_589_fc_in_2_relu1_0_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_589_fc_in_2_relu1_0_d0;
    sc_signal< sc_lv<8> > grp_forward_fu_589_fc_hidden_layer2_address0;
    sc_signal< sc_logic > grp_forward_fu_589_fc_hidden_layer2_ce0;
    sc_signal< sc_lv<4> > grp_forward_fu_589_probability_result_address0;
    sc_signal< sc_logic > grp_forward_fu_589_probability_result_ce0;
    sc_signal< sc_logic > grp_forward_fu_589_probability_result_we0;
    sc_signal< sc_lv<32> > grp_forward_fu_589_probability_result_d0;
    sc_signal< sc_logic > grp_backward_fu_625_ap_start;
    sc_signal< sc_logic > grp_backward_fu_625_ap_done;
    sc_signal< sc_logic > grp_backward_fu_625_ap_idle;
    sc_signal< sc_logic > grp_backward_fu_625_ap_ready;
    sc_signal< sc_logic > grp_backward_fu_625_m_axi_lr_in_AWVALID;
    sc_signal< sc_lv<32> > grp_backward_fu_625_m_axi_lr_in_AWADDR;
    sc_signal< sc_lv<1> > grp_backward_fu_625_m_axi_lr_in_AWID;
    sc_signal< sc_lv<32> > grp_backward_fu_625_m_axi_lr_in_AWLEN;
    sc_signal< sc_lv<3> > grp_backward_fu_625_m_axi_lr_in_AWSIZE;
    sc_signal< sc_lv<2> > grp_backward_fu_625_m_axi_lr_in_AWBURST;
    sc_signal< sc_lv<2> > grp_backward_fu_625_m_axi_lr_in_AWLOCK;
    sc_signal< sc_lv<4> > grp_backward_fu_625_m_axi_lr_in_AWCACHE;
    sc_signal< sc_lv<3> > grp_backward_fu_625_m_axi_lr_in_AWPROT;
    sc_signal< sc_lv<4> > grp_backward_fu_625_m_axi_lr_in_AWQOS;
    sc_signal< sc_lv<4> > grp_backward_fu_625_m_axi_lr_in_AWREGION;
    sc_signal< sc_lv<1> > grp_backward_fu_625_m_axi_lr_in_AWUSER;
    sc_signal< sc_logic > grp_backward_fu_625_m_axi_lr_in_WVALID;
    sc_signal< sc_lv<32> > grp_backward_fu_625_m_axi_lr_in_WDATA;
    sc_signal< sc_lv<4> > grp_backward_fu_625_m_axi_lr_in_WSTRB;
    sc_signal< sc_logic > grp_backward_fu_625_m_axi_lr_in_WLAST;
    sc_signal< sc_lv<1> > grp_backward_fu_625_m_axi_lr_in_WID;
    sc_signal< sc_lv<1> > grp_backward_fu_625_m_axi_lr_in_WUSER;
    sc_signal< sc_logic > grp_backward_fu_625_m_axi_lr_in_ARVALID;
    sc_signal< sc_lv<32> > grp_backward_fu_625_m_axi_lr_in_ARADDR;
    sc_signal< sc_lv<1> > grp_backward_fu_625_m_axi_lr_in_ARID;
    sc_signal< sc_lv<32> > grp_backward_fu_625_m_axi_lr_in_ARLEN;
    sc_signal< sc_lv<3> > grp_backward_fu_625_m_axi_lr_in_ARSIZE;
    sc_signal< sc_lv<2> > grp_backward_fu_625_m_axi_lr_in_ARBURST;
    sc_signal< sc_lv<2> > grp_backward_fu_625_m_axi_lr_in_ARLOCK;
    sc_signal< sc_lv<4> > grp_backward_fu_625_m_axi_lr_in_ARCACHE;
    sc_signal< sc_lv<3> > grp_backward_fu_625_m_axi_lr_in_ARPROT;
    sc_signal< sc_lv<4> > grp_backward_fu_625_m_axi_lr_in_ARQOS;
    sc_signal< sc_lv<4> > grp_backward_fu_625_m_axi_lr_in_ARREGION;
    sc_signal< sc_lv<1> > grp_backward_fu_625_m_axi_lr_in_ARUSER;
    sc_signal< sc_logic > grp_backward_fu_625_m_axi_lr_in_RREADY;
    sc_signal< sc_logic > grp_backward_fu_625_m_axi_lr_in_BREADY;
    sc_signal< sc_lv<4> > grp_backward_fu_625_probability_result_address0;
    sc_signal< sc_logic > grp_backward_fu_625_probability_result_ce0;
    sc_signal< sc_lv<5> > grp_backward_fu_625_fc_in_2_relu1_0_address0;
    sc_signal< sc_logic > grp_backward_fu_625_fc_in_2_relu1_0_ce0;
    sc_signal< sc_lv<8> > grp_backward_fu_625_fc_hidden_layer2_address0;
    sc_signal< sc_logic > grp_backward_fu_625_fc_hidden_layer2_ce0;
    sc_signal< sc_lv<8> > grp_backward_fu_625_fc_hidden_layer2_address1;
    sc_signal< sc_logic > grp_backward_fu_625_fc_hidden_layer2_ce1;
    sc_signal< sc_logic > grp_backward_fu_625_fc_hidden_layer2_we1;
    sc_signal< sc_lv<32> > grp_backward_fu_625_fc_hidden_layer2_d1;
    sc_signal< sc_lv<5> > grp_backward_fu_625_fc_out_1_0_address0;
    sc_signal< sc_logic > grp_backward_fu_625_fc_out_1_0_ce0;
    sc_signal< sc_lv<6> > grp_backward_fu_625_fc_in_1_0_address0;
    sc_signal< sc_logic > grp_backward_fu_625_fc_in_1_0_ce0;
    sc_signal< sc_lv<10> > grp_backward_fu_625_fc_hidden_layer1_address0;
    sc_signal< sc_logic > grp_backward_fu_625_fc_hidden_layer1_ce0;
    sc_signal< sc_logic > grp_backward_fu_625_fc_hidden_layer1_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_625_fc_hidden_layer1_d0;
    sc_signal< sc_lv<6> > grp_backward_fu_625_max_poo_locate_2_address0;
    sc_signal< sc_logic > grp_backward_fu_625_max_poo_locate_2_ce0;
    sc_signal< sc_lv<8> > grp_backward_fu_625_max_poo_out_1_address0;
    sc_signal< sc_logic > grp_backward_fu_625_max_poo_out_1_ce0;
    sc_signal< sc_lv<4> > grp_backward_fu_625_conv_kernel_2_address0;
    sc_signal< sc_logic > grp_backward_fu_625_conv_kernel_2_ce0;
    sc_signal< sc_logic > grp_backward_fu_625_conv_kernel_2_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_625_conv_kernel_2_d0;
    sc_signal< sc_lv<8> > grp_backward_fu_625_max_poo_locate_1_address0;
    sc_signal< sc_logic > grp_backward_fu_625_max_poo_locate_1_ce0;
    sc_signal< sc_lv<10> > grp_backward_fu_625_mnist_data_address0;
    sc_signal< sc_logic > grp_backward_fu_625_mnist_data_ce0;
    sc_signal< sc_lv<4> > grp_backward_fu_625_conv_kernel_1_address0;
    sc_signal< sc_logic > grp_backward_fu_625_conv_kernel_1_ce0;
    sc_signal< sc_logic > grp_backward_fu_625_conv_kernel_1_we0;
    sc_signal< sc_lv<32> > grp_backward_fu_625_conv_kernel_1_d0;
    sc_signal< sc_lv<10> > ap_phi_mux_phi_ln222_phi_fu_533_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_phi_ln216_phi_fu_545_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_phi_ln217_phi_fu_557_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_phi_ln218_phi_fu_569_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_phi_ln219_phi_fu_581_p4;
    sc_signal< sc_logic > grp_forward_fu_589_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_logic > grp_backward_fu_625_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<64> > zext_ln235_fu_829_p1;
    sc_signal< sc_lv<64> > zext_ln236_fu_846_p1;
    sc_signal< sc_lv<64> > zext_ln237_fu_863_p1;
    sc_signal< sc_lv<64> > zext_ln238_fu_880_p1;
    sc_signal< sc_lv<64> > zext_ln232_fu_897_p1;
    sc_signal< sc_lv<64> > zext_ln222_fu_914_p1;
    sc_signal< sc_lv<64> > zext_ln216_fu_931_p1;
    sc_signal< sc_lv<64> > zext_ln217_fu_948_p1;
    sc_signal< sc_lv<64> > zext_ln218_fu_965_p1;
    sc_signal< sc_lv<64> > zext_ln219_fu_982_p1;
    sc_signal< sc_lv<64> > empty_fu_677_p1;
    sc_signal< sc_lv<64> > empty_20_fu_697_p1;
    sc_signal< sc_lv<64> > empty_21_fu_717_p1;
    sc_signal< sc_lv<64> > empty_22_fu_737_p1;
    sc_signal< sc_lv<64> > empty_23_fu_757_p1;
    sc_signal< sc_lv<64> > empty_24_fu_777_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< bool > ap_block_pp2_stage0_01001;
    sc_signal< bool > ap_predicate_op243_writeresp_state34;
    sc_signal< bool > ap_block_state34;
    sc_signal< bool > ap_block_pp3_stage0_01001;
    sc_signal< bool > ap_block_pp4_stage0_01001;
    sc_signal< sc_lv<30> > out1_fu_667_p4;
    sc_signal< sc_lv<30> > fc_fu_687_p4;
    sc_signal< sc_lv<30> > fc3_fu_707_p4;
    sc_signal< sc_lv<30> > conv_fu_727_p4;
    sc_signal< sc_lv<30> > conv3_fu_747_p4;
    sc_signal< sc_lv<30> > in1_fu_767_p4;
    sc_signal< sc_logic > ap_CS_fsm_state99;
    sc_signal< sc_lv<79> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    sc_signal< sc_logic > ap_idle_pp6;
    sc_signal< sc_logic > ap_enable_pp6;
    sc_signal< sc_logic > ap_idle_pp7;
    sc_signal< sc_logic > ap_enable_pp7;
    sc_signal< sc_logic > ap_idle_pp8;
    sc_signal< sc_logic > ap_enable_pp8;
    sc_signal< sc_logic > ap_idle_pp9;
    sc_signal< sc_logic > ap_enable_pp9;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<79> ap_ST_fsm_state1;
    static const sc_lv<79> ap_ST_fsm_state2;
    static const sc_lv<79> ap_ST_fsm_pp0_stage0;
    static const sc_lv<79> ap_ST_fsm_state6;
    static const sc_lv<79> ap_ST_fsm_state7;
    static const sc_lv<79> ap_ST_fsm_state8;
    static const sc_lv<79> ap_ST_fsm_state9;
    static const sc_lv<79> ap_ST_fsm_state10;
    static const sc_lv<79> ap_ST_fsm_pp1_stage0;
    static const sc_lv<79> ap_ST_fsm_state14;
    static const sc_lv<79> ap_ST_fsm_state15;
    static const sc_lv<79> ap_ST_fsm_state16;
    static const sc_lv<79> ap_ST_fsm_state17;
    static const sc_lv<79> ap_ST_fsm_state18;
    static const sc_lv<79> ap_ST_fsm_pp2_stage0;
    static const sc_lv<79> ap_ST_fsm_state22;
    static const sc_lv<79> ap_ST_fsm_state23;
    static const sc_lv<79> ap_ST_fsm_state24;
    static const sc_lv<79> ap_ST_fsm_state25;
    static const sc_lv<79> ap_ST_fsm_state26;
    static const sc_lv<79> ap_ST_fsm_pp3_stage0;
    static const sc_lv<79> ap_ST_fsm_state30;
    static const sc_lv<79> ap_ST_fsm_state31;
    static const sc_lv<79> ap_ST_fsm_state32;
    static const sc_lv<79> ap_ST_fsm_state33;
    static const sc_lv<79> ap_ST_fsm_state34;
    static const sc_lv<79> ap_ST_fsm_state35;
    static const sc_lv<79> ap_ST_fsm_pp4_stage0;
    static const sc_lv<79> ap_ST_fsm_state39;
    static const sc_lv<79> ap_ST_fsm_state40;
    static const sc_lv<79> ap_ST_fsm_state41;
    static const sc_lv<79> ap_ST_fsm_state42;
    static const sc_lv<79> ap_ST_fsm_state43;
    static const sc_lv<79> ap_ST_fsm_state44;
    static const sc_lv<79> ap_ST_fsm_state45;
    static const sc_lv<79> ap_ST_fsm_state46;
    static const sc_lv<79> ap_ST_fsm_state47;
    static const sc_lv<79> ap_ST_fsm_state48;
    static const sc_lv<79> ap_ST_fsm_state49;
    static const sc_lv<79> ap_ST_fsm_state50;
    static const sc_lv<79> ap_ST_fsm_state51;
    static const sc_lv<79> ap_ST_fsm_state52;
    static const sc_lv<79> ap_ST_fsm_state53;
    static const sc_lv<79> ap_ST_fsm_state54;
    static const sc_lv<79> ap_ST_fsm_pp5_stage0;
    static const sc_lv<79> ap_ST_fsm_state58;
    static const sc_lv<79> ap_ST_fsm_state59;
    static const sc_lv<79> ap_ST_fsm_state60;
    static const sc_lv<79> ap_ST_fsm_state61;
    static const sc_lv<79> ap_ST_fsm_state62;
    static const sc_lv<79> ap_ST_fsm_state63;
    static const sc_lv<79> ap_ST_fsm_state64;
    static const sc_lv<79> ap_ST_fsm_state65;
    static const sc_lv<79> ap_ST_fsm_pp6_stage0;
    static const sc_lv<79> ap_ST_fsm_state69;
    static const sc_lv<79> ap_ST_fsm_state70;
    static const sc_lv<79> ap_ST_fsm_state71;
    static const sc_lv<79> ap_ST_fsm_state72;
    static const sc_lv<79> ap_ST_fsm_state73;
    static const sc_lv<79> ap_ST_fsm_state74;
    static const sc_lv<79> ap_ST_fsm_state75;
    static const sc_lv<79> ap_ST_fsm_pp7_stage0;
    static const sc_lv<79> ap_ST_fsm_state79;
    static const sc_lv<79> ap_ST_fsm_state80;
    static const sc_lv<79> ap_ST_fsm_state81;
    static const sc_lv<79> ap_ST_fsm_state82;
    static const sc_lv<79> ap_ST_fsm_state83;
    static const sc_lv<79> ap_ST_fsm_state84;
    static const sc_lv<79> ap_ST_fsm_state85;
    static const sc_lv<79> ap_ST_fsm_pp8_stage0;
    static const sc_lv<79> ap_ST_fsm_state89;
    static const sc_lv<79> ap_ST_fsm_state90;
    static const sc_lv<79> ap_ST_fsm_state91;
    static const sc_lv<79> ap_ST_fsm_state92;
    static const sc_lv<79> ap_ST_fsm_state93;
    static const sc_lv<79> ap_ST_fsm_state94;
    static const sc_lv<79> ap_ST_fsm_state95;
    static const sc_lv<79> ap_ST_fsm_pp9_stage0;
    static const sc_lv<79> ap_ST_fsm_state99;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1A;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_2C;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_USER_VALUE;
    static const int C_M_AXI_DATA_PROT_VALUE;
    static const int C_M_AXI_DATA_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_44;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_2D0;
    static const sc_lv<32> ap_const_lv32_C8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_384;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<10> ap_const_lv10_2D0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<8> ap_const_lv8_C8;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<10> ap_const_lv10_384;
    static const sc_lv<32> ap_const_lv32_4E;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_add_ln216_fu_925_p2();
    void thread_add_ln217_fu_942_p2();
    void thread_add_ln218_fu_959_p2();
    void thread_add_ln219_fu_976_p2();
    void thread_add_ln222_fu_908_p2();
    void thread_add_ln232_fu_891_p2();
    void thread_add_ln235_fu_823_p2();
    void thread_add_ln236_fu_840_p2();
    void thread_add_ln237_fu_857_p2();
    void thread_add_ln238_fu_874_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_pp6_stage0();
    void thread_ap_CS_fsm_pp7_stage0();
    void thread_ap_CS_fsm_pp8_stage0();
    void thread_ap_CS_fsm_pp9_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state65();
    void thread_ap_CS_fsm_state69();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state79();
    void thread_ap_CS_fsm_state85();
    void thread_ap_CS_fsm_state89();
    void thread_ap_CS_fsm_state95();
    void thread_ap_CS_fsm_state99();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_01001();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_01001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_01001();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_pp6_stage0();
    void thread_ap_block_pp6_stage0_11001();
    void thread_ap_block_pp6_stage0_subdone();
    void thread_ap_block_pp7_stage0();
    void thread_ap_block_pp7_stage0_11001();
    void thread_ap_block_pp7_stage0_subdone();
    void thread_ap_block_pp8_stage0();
    void thread_ap_block_pp8_stage0_11001();
    void thread_ap_block_pp8_stage0_subdone();
    void thread_ap_block_pp9_stage0();
    void thread_ap_block_pp9_stage0_11001();
    void thread_ap_block_pp9_stage0_subdone();
    void thread_ap_block_state11_pp1_stage0_iter0();
    void thread_ap_block_state12_pp1_stage0_iter1();
    void thread_ap_block_state13_io();
    void thread_ap_block_state13_pp1_stage0_iter2();
    void thread_ap_block_state19_pp2_stage0_iter0();
    void thread_ap_block_state20_pp2_stage0_iter1();
    void thread_ap_block_state21_io();
    void thread_ap_block_state21_pp2_stage0_iter2();
    void thread_ap_block_state27_pp3_stage0_iter0();
    void thread_ap_block_state28_pp3_stage0_iter1();
    void thread_ap_block_state29_io();
    void thread_ap_block_state29_pp3_stage0_iter2();
    void thread_ap_block_state34();
    void thread_ap_block_state36_pp4_stage0_iter0();
    void thread_ap_block_state37_pp4_stage0_iter1();
    void thread_ap_block_state38_io();
    void thread_ap_block_state38_pp4_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state55_pp5_stage0_iter0();
    void thread_ap_block_state56_pp5_stage0_iter1();
    void thread_ap_block_state57_pp5_stage0_iter2();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state66_pp6_stage0_iter0();
    void thread_ap_block_state67_pp6_stage0_iter1();
    void thread_ap_block_state68_pp6_stage0_iter2();
    void thread_ap_block_state76_pp7_stage0_iter0();
    void thread_ap_block_state77_pp7_stage0_iter1();
    void thread_ap_block_state78_pp7_stage0_iter2();
    void thread_ap_block_state86_pp8_stage0_iter0();
    void thread_ap_block_state87_pp8_stage0_iter1();
    void thread_ap_block_state88_pp8_stage0_iter2();
    void thread_ap_block_state96_pp9_stage0_iter0();
    void thread_ap_block_state97_pp9_stage0_iter1();
    void thread_ap_block_state98_pp9_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp1_exit_iter0_state11();
    void thread_ap_condition_pp2_exit_iter0_state19();
    void thread_ap_condition_pp3_exit_iter0_state27();
    void thread_ap_condition_pp4_exit_iter0_state36();
    void thread_ap_condition_pp5_exit_iter0_state55();
    void thread_ap_condition_pp6_exit_iter0_state66();
    void thread_ap_condition_pp7_exit_iter0_state76();
    void thread_ap_condition_pp8_exit_iter0_state86();
    void thread_ap_condition_pp9_exit_iter0_state96();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_enable_pp6();
    void thread_ap_enable_pp7();
    void thread_ap_enable_pp8();
    void thread_ap_enable_pp9();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_idle_pp6();
    void thread_ap_idle_pp7();
    void thread_ap_idle_pp8();
    void thread_ap_idle_pp9();
    void thread_ap_phi_mux_phi_ln216_phi_fu_545_p4();
    void thread_ap_phi_mux_phi_ln217_phi_fu_557_p4();
    void thread_ap_phi_mux_phi_ln218_phi_fu_569_p4();
    void thread_ap_phi_mux_phi_ln219_phi_fu_581_p4();
    void thread_ap_phi_mux_phi_ln222_phi_fu_533_p4();
    void thread_ap_predicate_op243_writeresp_state34();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_conv3_fu_747_p4();
    void thread_conv_fu_727_p4();
    void thread_conv_kernel_1_address0();
    void thread_conv_kernel_1_ce0();
    void thread_conv_kernel_1_d0();
    void thread_conv_kernel_1_we0();
    void thread_conv_kernel_2_address0();
    void thread_conv_kernel_2_ce0();
    void thread_conv_kernel_2_d0();
    void thread_conv_kernel_2_we0();
    void thread_data_ARADDR();
    void thread_data_ARBURST();
    void thread_data_ARCACHE();
    void thread_data_ARID();
    void thread_data_ARLEN();
    void thread_data_ARLOCK();
    void thread_data_ARPROT();
    void thread_data_ARQOS();
    void thread_data_ARREGION();
    void thread_data_ARSIZE();
    void thread_data_ARUSER();
    void thread_data_ARVALID();
    void thread_data_AWADDR();
    void thread_data_AWLEN();
    void thread_data_AWVALID();
    void thread_data_BREADY();
    void thread_data_RREADY();
    void thread_data_WDATA();
    void thread_data_WVALID();
    void thread_data_blk_n_AR();
    void thread_data_blk_n_AW();
    void thread_data_blk_n_B();
    void thread_data_blk_n_R();
    void thread_data_blk_n_W();
    void thread_empty_20_fu_697_p1();
    void thread_empty_21_fu_717_p1();
    void thread_empty_22_fu_737_p1();
    void thread_empty_23_fu_757_p1();
    void thread_empty_24_fu_777_p1();
    void thread_empty_fu_677_p1();
    void thread_fc3_fu_707_p4();
    void thread_fc_fu_687_p4();
    void thread_fc_hidden_layer1_address0();
    void thread_fc_hidden_layer1_ce0();
    void thread_fc_hidden_layer1_d0();
    void thread_fc_hidden_layer1_we0();
    void thread_fc_hidden_layer2_address0();
    void thread_fc_hidden_layer2_address1();
    void thread_fc_hidden_layer2_ce0();
    void thread_fc_hidden_layer2_ce1();
    void thread_fc_hidden_layer2_d1();
    void thread_fc_hidden_layer2_we1();
    void thread_fc_in_1_0_address0();
    void thread_fc_in_1_0_ce0();
    void thread_fc_in_1_0_ce1();
    void thread_fc_in_1_0_we0();
    void thread_fc_in_1_0_we1();
    void thread_fc_in_2_relu1_0_address0();
    void thread_fc_in_2_relu1_0_ce0();
    void thread_fc_in_2_relu1_0_we0();
    void thread_fc_out_1_0_address0();
    void thread_fc_out_1_0_ce0();
    void thread_fc_out_1_0_we0();
    void thread_grp_backward_fu_625_ap_start();
    void thread_grp_forward_fu_589_ap_start();
    void thread_icmp_ln215_fu_787_p2();
    void thread_icmp_ln216_fu_919_p2();
    void thread_icmp_ln217_fu_936_p2();
    void thread_icmp_ln218_fu_953_p2();
    void thread_icmp_ln219_fu_970_p2();
    void thread_icmp_ln221_fu_793_p2();
    void thread_icmp_ln222_fu_902_p2();
    void thread_icmp_ln224_fu_799_p2();
    void thread_icmp_ln227_fu_805_p2();
    void thread_icmp_ln231_fu_811_p2();
    void thread_icmp_ln232_fu_885_p2();
    void thread_icmp_ln235_fu_817_p2();
    void thread_icmp_ln236_fu_834_p2();
    void thread_icmp_ln237_fu_851_p2();
    void thread_icmp_ln238_fu_868_p2();
    void thread_in1_fu_767_p4();
    void thread_max_poo_locate_1_address0();
    void thread_max_poo_locate_1_ce0();
    void thread_max_poo_locate_1_we0();
    void thread_max_poo_locate_2_address0();
    void thread_max_poo_locate_2_ce0();
    void thread_max_poo_locate_2_we0();
    void thread_max_poo_out_1_address0();
    void thread_max_poo_out_1_ce0();
    void thread_max_poo_out_1_we0();
    void thread_mnist_data_address0();
    void thread_mnist_data_ce0();
    void thread_mnist_data_we0();
    void thread_out1_fu_667_p4();
    void thread_probability_result_address0();
    void thread_probability_result_ce0();
    void thread_probability_result_we0();
    void thread_zext_ln216_fu_931_p1();
    void thread_zext_ln217_fu_948_p1();
    void thread_zext_ln218_fu_965_p1();
    void thread_zext_ln219_fu_982_p1();
    void thread_zext_ln222_fu_914_p1();
    void thread_zext_ln232_fu_897_p1();
    void thread_zext_ln235_fu_829_p1();
    void thread_zext_ln236_fu_846_p1();
    void thread_zext_ln237_fu_863_p1();
    void thread_zext_ln238_fu_880_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
