# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2025, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-05-01 09:36+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:2
msgid "Projects using SpinalHDL"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:4
msgid "Note that the following lists are very incomplete."
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:9
msgid "Repositories"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:11
msgid "`J1Sc Stack CPU <https://github.com/SteffenReith/J1Sc>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:12
msgid "`VexRiscv CPU and SoC <https://github.com/SpinalHDL/VexRiscv>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:13
msgid "`NaxRiscv CPU <https://github.com/SpinalHDL/NaxRiscv>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:14
msgid "`SaxonSoc <https://github.com/SpinalHDL/SaxonSoc/tree/dev-0.3/bsp/digilent/ArtyA7SmpLinux>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:15
msgid "`VexiiRiscv CPU <https://github.com/SpinalHDL/VexiiRiscv>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:16
msgid "`open-rdma <https://github.com/datenlord/open-rdma>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:17
msgid "`MicroRV32 SoC <https://github.com/agra-uni-bremen/microrv32>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:18
#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:47
#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:64
msgid "\\.\\.\\."
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:22
msgid "Companies"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:24
msgid "`DatenLord, China <https://datenlord.github.io/>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:26
msgid "`RoCE v2 hardware implementation <https://github.com/datenlord/open-rdma>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:27
msgid "`WaveBPF <https://github.com/datenlord/wavebpf>`_ (wBPF): a \"tightly-coupled multi-core\" eBPF CPU, designed to be a high-throughput coprocessor for processing in-memory data (e.g. network packets)."
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:31
msgid "`Elitestek (FPGA Vendor), China <https://elitestek.com/product/RISC_V/>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:33
msgid "\"Elitestek has used the VexRISC-V core in FPGAs and applied in multi applications in worldwide customers.\""
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:36
msgid "`LeafLabs, Massachusetts, USA <https://www.leaflabs.com>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:38
msgid "`SpinalHDL To Accelerate Neuroscience (PDF slideshow) <https://github.com/SpinalHDL/SpinalHDL/files/10219043/SpinalHDL.To.Accelerate.Neuro.pdf>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:41
msgid "QsPin, Belgium"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:43
msgid "`Tiempo Secure, France <https://www.tiempo-secure.com/>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:45
msgid "`SpinalHDL for ASIC (PDF slideshow) <https://github.com/SpinalHDL/SpinalHDL/files/10239051/SpinalHDL.for.ASIC.pdf>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:50
msgid "Universities"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:52
msgid "`Universität Bremen - Fachbereich 3 - Informatik, Germany <http://www.informatik.uni-bremen.de/agra/ger/index.php>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:55
msgid "`SpinalHDL in Computer Architecture Research and Education (PDF slideshow) <https://github.com/SpinalHDL/SpinalHDL/files/10244833/20221216_summit_saahm.pdf>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:58
msgid "`Universität Potsdam - Embedded Systems Architectures for Signalprocessing, Germany <https://www.uni-potsdam.de/en/aess/>`_"
msgstr ""

#: ../../SpinalHDL/Introduction/Projects using SpinalHDL.rst:61
msgid "`A Network Attached Deep Learning Accelerator for FPGA Clusters (PDF slideshow) <https://github.com/SpinalHDL/SpinalHDL/files/10238707/A_Network_Attached_Deep_Learning_Accelerator_for_FPGA_Clusters.pdf>`_"
msgstr ""
