module counter(clk,leds);
input clk;
output reg [3:0]leds;
reg [26:0] counter;
always @(posedge clk)
begin
if (counter == 100000000)begin
leds<=leds+1;
counter<=0;
end
else begin
counter<=counter+1;
end
end


endmodule
