Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct  9 19:25:21 2022
| Host         : brian-desktopPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_wrapper_timing_summary_routed.rpt -pb adder_wrapper_timing_summary_routed.pb -rpx adder_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.845ns  (logic 5.233ns (40.741%)  route 7.612ns (59.259%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           1.506     2.970    A_IBUF[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.094 r  S_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.427     3.521    Adder/C3
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.124     3.645 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.678     9.324    Cout_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.845 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    12.845    Cout
    L1                                                                r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Oflow
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.043ns  (logic 5.344ns (44.372%)  route 6.700ns (55.628%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  Oflow (IN)
                         net (fo=0)                   0.000     0.000    Oflow
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Oflow_IBUF_inst/O
                         net (fo=4, routed)           4.114     5.570    Oflow_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.150     5.720 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.585     8.306    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.738    12.043 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.043    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Oflow
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.299ns  (logic 5.085ns (45.002%)  route 6.215ns (54.998%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  Oflow (IN)
                         net (fo=0)                   0.000     0.000    Oflow
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Oflow_IBUF_inst/O
                         net (fo=4, routed)           4.337     5.794    Oflow_IBUF
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     5.918 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.877     7.795    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.299 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.299    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Oflow
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.070ns  (logic 5.089ns (45.972%)  route 5.981ns (54.028%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  Oflow (IN)
                         net (fo=0)                   0.000     0.000    Oflow
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Oflow_IBUF_inst/O
                         net (fo=4, routed)           4.114     5.570    Oflow_IBUF
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.694 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.867     7.561    S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.070 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.070    S[3]
    V19                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Oflow
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.952ns  (logic 5.081ns (46.394%)  route 5.871ns (53.606%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  Oflow (IN)
                         net (fo=0)                   0.000     0.000    Oflow
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Oflow_IBUF_inst/O
                         net (fo=4, routed)           3.948     5.404    Oflow_IBUF
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124     5.528 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.923     7.451    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.952 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.952    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.472ns (64.807%)  route 0.799ns (35.193%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           0.372     0.593    A_IBUF[0]
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.045     0.638 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.427     1.065    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.271 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.271    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.464ns (62.392%)  route 0.882ns (37.608%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=5, routed)           0.445     0.661    A_IBUF[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.706 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.144    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.346 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.346    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.472ns (61.827%)  route 0.909ns (38.173%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=5, routed)           0.484     0.701    A_IBUF[3]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.045     0.746 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.170    S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.380 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.380    S[3]
    V19                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.557ns (56.886%)  route 1.180ns (43.114%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=5, routed)           0.484     0.701    A_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.043     0.744 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.696     1.440    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.298     2.737 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.737    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.268ns  (logic 1.484ns (34.768%)  route 2.784ns (65.232%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=5, routed)           0.484     0.701    A_IBUF[3]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.746 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.300     3.046    Cout_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.268 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     4.268    Cout
    L1                                                                r  Cout (OUT)
  -------------------------------------------------------------------    -------------------





