library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use IEEE.STD_LOGIC_SIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;

ENTITY circuito_sel IS

	PORT(
			i_sel: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
		
			o_DATA	: OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
			);
END circuito_sel;
	
	
ARCHITECTURE behavioral OF circuito_sel IS	

BEGIN
	
	process (o_DATA, i_SEL)
	begin
		case i_SEL is
			when "000" 	=> o_DATA <= "01111111";
			when "001" 	=> o_DATA <= "10111111";
			when "010" 	=> o_DATA <= "11011111";
		   when "011"  => o_DATA <= "11101111";
		   when "100"  => o_DATA <= "11110111";
		   when "101"  => o_DATA <= "11111011";
			when "110"  => o_DATA <= "11111101";
		   when "111"  => o_DATA <= "11111110";
			
			
			
			
			when others => o_DATA <= "00000000";
		end case;
	end process;

	
END behavioral;

