{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1361231398305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1361231398305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 18 20:49:58 2013 " "Processing started: Mon Feb 18 20:49:58 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1361231398305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1361231398305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bregMIPS -c bregMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off bregMIPS -c bregMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1361231398305 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1361231398977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bregmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bregmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregMIPS-behaviour " "Found design unit 1: bregMIPS-behaviour" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1361231400040 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregMIPS " "Found entity 1: bregMIPS" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1361231400040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1361231400040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bregMIPS " "Elaborating entity \"bregMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1361231400165 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r2 bregMIPS.vhd(25) " "VHDL Signal Declaration warning at bregMIPS.vhd(25): used implicit default value for signal \"r2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1361231400165 "|bregMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "registers bregMIPS.vhd(31) " "VHDL Signal Declaration warning at bregMIPS.vhd(31): used implicit default value for signal \"registers\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1361231400165 "|bregMIPS"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[0\] GND " "Pin \"r1\[0\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[1\] GND " "Pin \"r1\[1\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[2\] GND " "Pin \"r1\[2\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[3\] GND " "Pin \"r1\[3\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[4\] GND " "Pin \"r1\[4\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[5\] GND " "Pin \"r1\[5\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[6\] GND " "Pin \"r1\[6\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[7\] GND " "Pin \"r1\[7\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[8\] GND " "Pin \"r1\[8\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[9\] GND " "Pin \"r1\[9\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[10\] GND " "Pin \"r1\[10\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[11\] GND " "Pin \"r1\[11\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[12\] GND " "Pin \"r1\[12\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[13\] GND " "Pin \"r1\[13\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[14\] GND " "Pin \"r1\[14\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[15\] GND " "Pin \"r1\[15\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[16\] GND " "Pin \"r1\[16\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[17\] GND " "Pin \"r1\[17\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[18\] GND " "Pin \"r1\[18\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[19\] GND " "Pin \"r1\[19\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[20\] GND " "Pin \"r1\[20\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[21\] GND " "Pin \"r1\[21\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[22\] GND " "Pin \"r1\[22\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[23\] GND " "Pin \"r1\[23\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[24\] GND " "Pin \"r1\[24\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[25\] GND " "Pin \"r1\[25\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[26\] GND " "Pin \"r1\[26\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[27\] GND " "Pin \"r1\[27\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[28\] GND " "Pin \"r1\[28\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[29\] GND " "Pin \"r1\[29\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[30\] GND " "Pin \"r1\[30\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1\[31\] GND " "Pin \"r1\[31\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[0\] GND " "Pin \"r2\[0\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[1\] GND " "Pin \"r2\[1\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[2\] GND " "Pin \"r2\[2\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[3\] GND " "Pin \"r2\[3\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[4\] GND " "Pin \"r2\[4\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[5\] GND " "Pin \"r2\[5\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[6\] GND " "Pin \"r2\[6\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[7\] GND " "Pin \"r2\[7\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[8\] GND " "Pin \"r2\[8\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[9\] GND " "Pin \"r2\[9\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[10\] GND " "Pin \"r2\[10\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[11\] GND " "Pin \"r2\[11\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[12\] GND " "Pin \"r2\[12\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[13\] GND " "Pin \"r2\[13\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[14\] GND " "Pin \"r2\[14\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[15\] GND " "Pin \"r2\[15\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[16\] GND " "Pin \"r2\[16\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[17\] GND " "Pin \"r2\[17\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[18\] GND " "Pin \"r2\[18\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[19\] GND " "Pin \"r2\[19\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[20\] GND " "Pin \"r2\[20\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[21\] GND " "Pin \"r2\[21\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[22\] GND " "Pin \"r2\[22\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[23\] GND " "Pin \"r2\[23\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[24\] GND " "Pin \"r2\[24\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[25\] GND " "Pin \"r2\[25\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[26\] GND " "Pin \"r2\[26\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[27\] GND " "Pin \"r2\[27\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[28\] GND " "Pin \"r2\[28\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[29\] GND " "Pin \"r2\[29\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[30\] GND " "Pin \"r2\[30\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[31\] GND " "Pin \"r2\[31\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2\[32\] GND " "Pin \"r2\[32\]\" is stuck at GND" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1361231402086 "|bregMIPS|r2[32]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1361231402086 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1361231402555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1361231402555 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "50 " "Design contains 50 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd " "No output dependent on input pin \"rd\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|rd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr " "No output dependent on input pin \"wr\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add1\[0\] " "No output dependent on input pin \"add1\[0\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|add1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add1\[1\] " "No output dependent on input pin \"add1\[1\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|add1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add1\[2\] " "No output dependent on input pin \"add1\[2\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|add1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add1\[3\] " "No output dependent on input pin \"add1\[3\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|add1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add1\[4\] " "No output dependent on input pin \"add1\[4\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|add1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add2\[0\] " "No output dependent on input pin \"add2\[0\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|add2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add2\[1\] " "No output dependent on input pin \"add2\[1\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|add2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add2\[2\] " "No output dependent on input pin \"add2\[2\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|add2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add2\[3\] " "No output dependent on input pin \"add2\[3\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|add2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add2\[4\] " "No output dependent on input pin \"add2\[4\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|add2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wadd\[0\] " "No output dependent on input pin \"wadd\[0\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wadd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wadd\[1\] " "No output dependent on input pin \"wadd\[1\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wadd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wadd\[2\] " "No output dependent on input pin \"wadd\[2\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wadd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wadd\[3\] " "No output dependent on input pin \"wadd\[3\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wadd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wadd\[4\] " "No output dependent on input pin \"wadd\[4\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wadd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[0\] " "No output dependent on input pin \"wdata\[0\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[1\] " "No output dependent on input pin \"wdata\[1\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[2\] " "No output dependent on input pin \"wdata\[2\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[3\] " "No output dependent on input pin \"wdata\[3\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[4\] " "No output dependent on input pin \"wdata\[4\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[5\] " "No output dependent on input pin \"wdata\[5\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[6\] " "No output dependent on input pin \"wdata\[6\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[7\] " "No output dependent on input pin \"wdata\[7\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[8\] " "No output dependent on input pin \"wdata\[8\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[9\] " "No output dependent on input pin \"wdata\[9\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[10\] " "No output dependent on input pin \"wdata\[10\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[11\] " "No output dependent on input pin \"wdata\[11\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[12\] " "No output dependent on input pin \"wdata\[12\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[13\] " "No output dependent on input pin \"wdata\[13\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[14\] " "No output dependent on input pin \"wdata\[14\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[15\] " "No output dependent on input pin \"wdata\[15\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[16\] " "No output dependent on input pin \"wdata\[16\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[17\] " "No output dependent on input pin \"wdata\[17\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[18\] " "No output dependent on input pin \"wdata\[18\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[19\] " "No output dependent on input pin \"wdata\[19\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[20\] " "No output dependent on input pin \"wdata\[20\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[21\] " "No output dependent on input pin \"wdata\[21\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[22\] " "No output dependent on input pin \"wdata\[22\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[23\] " "No output dependent on input pin \"wdata\[23\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[24\] " "No output dependent on input pin \"wdata\[24\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[25\] " "No output dependent on input pin \"wdata\[25\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[26\] " "No output dependent on input pin \"wdata\[26\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[27\] " "No output dependent on input pin \"wdata\[27\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[28\] " "No output dependent on input pin \"wdata\[28\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[29\] " "No output dependent on input pin \"wdata\[29\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[30\] " "No output dependent on input pin \"wdata\[30\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wdata\[31\] " "No output dependent on input pin \"wdata\[31\]\"" {  } { { "bregMIPS.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1361231402696 "|bregMIPS|wdata[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1361231402696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1361231402696 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1361231402696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1361231402696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1361231402758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 18 20:50:02 2013 " "Processing ended: Mon Feb 18 20:50:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1361231402758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1361231402758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1361231402758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1361231402758 ""}
