m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/mux8bits/simulation/qsim
Emux8bits
Z1 w1732829096
Z2 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z3 DPx8 cyclonev 18 cyclonev_atom_pack 0 22 3HQPc5MVbmOPN?>a5EBYj2
Z4 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z5 DPx8 cyclonev 19 cyclonev_components 0 22 jZ]H46BQLgIP5mfRTO`3B1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z8 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 ^Ch;U@;bMk1;>A2B<UV`k2
!i122 2
R0
Z9 8mux8bits.vho
Z10 Fmux8bits.vho
l0
L37 1
VVn>KYK[Sl^I2YG8[Ak<VE0
!s100 VWo^D:g41F9^S^9I>hm[91
Z11 OV;C;2020.1;71
32
Z12 !s110 1732829097
!i10b 1
Z13 !s108 1732829097.000000
Z14 !s90 -work|work|mux8bits.vho|
Z15 !s107 mux8bits.vho|
!i113 1
Z16 o-work work
Z17 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
R8
DEx4 work 8 mux8bits 0 22 Vn>KYK[Sl^I2YG8[Ak<VE0
!i122 2
l132
L74 524
VYFbU:F>eKlI68hX^Xi;9@2
!s100 6jbz[SLnQX>3nHe1BMYe<0
R11
32
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
Emux8bits_vhd_vec_tst
Z18 w1732829094
R6
R7
!i122 3
R0
Z19 8mux8bits_wf.vwf.vht
Z20 Fmux8bits_wf.vwf.vht
l0
L32 1
VZ=V]B7QQTF9U03KYV7oYW0
!s100 FnPjN1l@fKfZR0MCfG5@a1
R11
32
R12
!i10b 1
R13
Z21 !s90 -work|work|mux8bits_wf.vwf.vht|
Z22 !s107 mux8bits_wf.vwf.vht|
!i113 1
R16
R17
Amux8bits_arch
R6
R7
Z23 DEx4 work 20 mux8bits_vhd_vec_tst 0 22 Z=V]B7QQTF9U03KYV7oYW0
!i122 3
l49
L34 1724
V`aOkl[4@^mVKf=Y[=[MS^0
!s100 WPGcC8[ULZFkTk8Kg8hZ11
R11
32
R12
!i10b 1
R13
R21
R22
!i113 1
R16
R17
