m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.sim/sim_1/synth/timing/modelsim
