

================================================================
== Vitis HLS Report for 'Block_entry4_proc'
================================================================
* Date:           Sun Jun  9 10:52:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      83|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      83|      38|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   27|         54|
    |ap_return_1  |   9|          2|   27|         54|
    |ap_return_2  |   9|          2|   27|         54|
    +-------------+----+-----------+-----+-----------+
    |Total        |  36|          8|   82|        164|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  27|   0|   27|          0|
    |ap_return_1_preg  |  27|   0|   27|          0|
    |ap_return_2_preg  |  27|   0|   27|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  83|   0|   83|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_return_0        |  out|   27|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_return_1        |  out|   27|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_return_2        |  out|   27|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|input_data_addr1   |   in|   32|     ap_none|   input_data_addr1|        scalar|
|input_data_addr2   |   in|   32|     ap_none|   input_data_addr2|        scalar|
|output_data_addr3  |   in|   32|     ap_none|  output_data_addr3|        scalar|
+-------------------+-----+-----+------------+-------------------+--------------+

