// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fft_stage35 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        X_R_V9_address0,
        X_R_V9_ce0,
        X_R_V9_q0,
        X_R_V9_address1,
        X_R_V9_ce1,
        X_R_V9_q1,
        X_I_V18_address0,
        X_I_V18_ce0,
        X_I_V18_q0,
        X_I_V18_address1,
        X_I_V18_ce1,
        X_I_V18_q1,
        Out_R_V_address0,
        Out_R_V_ce0,
        Out_R_V_we0,
        Out_R_V_d0,
        Out_R_V_address1,
        Out_R_V_ce1,
        Out_R_V_we1,
        Out_R_V_d1,
        Out_I_V_address0,
        Out_I_V_ce0,
        Out_I_V_we0,
        Out_I_V_d0,
        Out_I_V_address1,
        Out_I_V_ce1,
        Out_I_V_we1,
        Out_I_V_d1
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state5 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [9:0] X_R_V9_address0;
output   X_R_V9_ce0;
input  [21:0] X_R_V9_q0;
output  [9:0] X_R_V9_address1;
output   X_R_V9_ce1;
input  [21:0] X_R_V9_q1;
output  [9:0] X_I_V18_address0;
output   X_I_V18_ce0;
input  [21:0] X_I_V18_q0;
output  [9:0] X_I_V18_address1;
output   X_I_V18_ce1;
input  [21:0] X_I_V18_q1;
output  [9:0] Out_R_V_address0;
output   Out_R_V_ce0;
output   Out_R_V_we0;
output  [21:0] Out_R_V_d0;
output  [9:0] Out_R_V_address1;
output   Out_R_V_ce1;
output   Out_R_V_we1;
output  [21:0] Out_R_V_d1;
output  [9:0] Out_I_V_address0;
output   Out_I_V_ce0;
output   Out_I_V_we0;
output  [21:0] Out_I_V_d0;
output  [9:0] Out_I_V_address1;
output   Out_I_V_ce1;
output   Out_I_V_we1;
output  [21:0] Out_I_V_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg X_R_V9_ce0;
reg X_R_V9_ce1;
reg X_I_V18_ce0;
reg X_I_V18_ce1;
reg Out_R_V_ce0;
reg Out_R_V_we0;
reg Out_R_V_ce1;
reg Out_R_V_we1;
reg Out_I_V_ce0;
reg Out_I_V_we0;
reg Out_I_V_ce1;
reg Out_I_V_we1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [8:0] W_real_V62_address0;
reg    W_real_V62_ce0;
wire   [12:0] W_real_V62_q0;
wire   [8:0] W_imag_V54_address0;
reg    W_imag_V54_ce0;
wire   [11:0] W_imag_V54_q0;
reg   [9:0] i_reg_176;
wire   [0:0] icmp_ln47_fu_187_p2;
reg   [0:0] icmp_ln47_reg_305;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln47_reg_305_pp0_iter1_reg;
wire   [9:0] j_fu_193_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] zext_ln55_fu_199_p1;
reg   [63:0] zext_ln55_reg_314;
reg   [63:0] zext_ln55_reg_314_pp0_iter1_reg;
wire   [63:0] zext_ln58_fu_211_p1;
reg   [63:0] zext_ln58_reg_332;
reg   [63:0] zext_ln58_reg_332_pp0_iter1_reg;
reg   [12:0] c_V_reg_344;
reg   [11:0] s_V_reg_349;
reg   [21:0] X_R_V9_load_reg_354;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
wire   [9:0] i_lower_fu_205_p2;
wire  signed [32:0] grp_fu_281_p3;
wire  signed [32:0] grp_fu_290_p3;
wire   [21:0] temp_R_V_fu_229_p4;
wire   [21:0] temp_I_V_fu_238_p4;
wire  signed [21:0] mul_ln700_fu_275_p0;
wire  signed [32:0] sext_ln1118_fu_216_p1;
wire  signed [12:0] mul_ln700_fu_275_p1;
wire  signed [32:0] sext_ln1118_1_fu_219_p1;
wire  signed [21:0] grp_fu_281_p0;
wire  signed [32:0] sext_ln1118_2_fu_222_p1;
wire  signed [11:0] grp_fu_281_p1;
wire  signed [32:0] sext_ln1118_3_fu_226_p1;
wire  signed [32:0] mul_ln700_fu_275_p2;
wire  signed [21:0] grp_fu_290_p0;
wire  signed [12:0] grp_fu_290_p1;
wire  signed [32:0] mul_ln1192_fu_298_p2;
wire  signed [21:0] mul_ln1192_fu_298_p0;
wire  signed [11:0] mul_ln1192_fu_298_p1;
wire    ap_CS_fsm_state5;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

fft_stage_127_W_rbkb #(
    .DataWidth( 13 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
W_real_V62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_real_V62_address0),
    .ce0(W_real_V62_ce0),
    .q0(W_real_V62_q0)
);

fft_stage_127_W_icud #(
    .DataWidth( 12 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
W_imag_V54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(W_imag_V54_address0),
    .ce0(W_imag_V54_ce0),
    .q0(W_imag_V54_q0)
);

fft_streaming_mulxdS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 33 ))
fft_streaming_mulxdS_U79(
    .din0(mul_ln700_fu_275_p0),
    .din1(mul_ln700_fu_275_p1),
    .dout(mul_ln700_fu_275_p2)
);

fft_streaming_macyd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
fft_streaming_macyd2_U80(
    .din0(grp_fu_281_p0),
    .din1(grp_fu_281_p1),
    .din2(mul_ln700_fu_275_p2),
    .dout(grp_fu_281_p3)
);

fft_streaming_maczec #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
fft_streaming_maczec_U81(
    .din0(grp_fu_290_p0),
    .din1(grp_fu_290_p1),
    .din2(mul_ln1192_fu_298_p2),
    .dout(grp_fu_290_p3)
);

fft_streaming_mulAem #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 33 ))
fft_streaming_mulAem_U82(
    .din0(mul_ln1192_fu_298_p0),
    .din1(mul_ln1192_fu_298_p1),
    .dout(mul_ln1192_fu_298_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln47_fu_187_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_reg_176 <= j_fu_193_p2;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_176 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln47_reg_305 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        X_R_V9_load_reg_354 <= X_R_V9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln47_reg_305 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_V_reg_344 <= W_real_V62_q0;
        s_V_reg_349 <= W_imag_V54_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln47_reg_305 <= icmp_ln47_fu_187_p2;
        icmp_ln47_reg_305_pp0_iter1_reg <= icmp_ln47_reg_305;
        zext_ln55_reg_314_pp0_iter1_reg[9 : 0] <= zext_ln55_reg_314[9 : 0];
        zext_ln58_reg_332_pp0_iter1_reg[9 : 0] <= zext_ln58_reg_332[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln47_fu_187_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln55_reg_314[9 : 0] <= zext_ln55_fu_199_p1[9 : 0];
        zext_ln58_reg_332[9 : 0] <= zext_ln58_fu_211_p1[9 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        Out_I_V_ce0 = 1'b1;
    end else begin
        Out_I_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        Out_I_V_ce1 = 1'b1;
    end else begin
        Out_I_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_305_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        Out_I_V_we0 = 1'b1;
    end else begin
        Out_I_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_305_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        Out_I_V_we1 = 1'b1;
    end else begin
        Out_I_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        Out_R_V_ce0 = 1'b1;
    end else begin
        Out_R_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        Out_R_V_ce1 = 1'b1;
    end else begin
        Out_R_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_305_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        Out_R_V_we0 = 1'b1;
    end else begin
        Out_R_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_305_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        Out_R_V_we1 = 1'b1;
    end else begin
        Out_R_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        W_imag_V54_ce0 = 1'b1;
    end else begin
        W_imag_V54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        W_real_V62_ce0 = 1'b1;
    end else begin
        W_real_V62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        X_I_V18_ce0 = 1'b1;
    end else begin
        X_I_V18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        X_I_V18_ce1 = 1'b1;
    end else begin
        X_I_V18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        X_R_V9_ce0 = 1'b1;
    end else begin
        X_R_V9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        X_R_V9_ce1 = 1'b1;
    end else begin
        X_R_V9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln47_fu_187_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln47_fu_187_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((icmp_ln47_fu_187_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Out_I_V_address0 = zext_ln58_reg_332_pp0_iter1_reg;

assign Out_I_V_address1 = zext_ln55_reg_314_pp0_iter1_reg;

assign Out_I_V_d0 = (X_I_V18_q1 - temp_I_V_fu_238_p4);

assign Out_I_V_d1 = (X_I_V18_q1 + temp_I_V_fu_238_p4);

assign Out_R_V_address0 = zext_ln58_reg_332_pp0_iter1_reg;

assign Out_R_V_address1 = zext_ln55_reg_314_pp0_iter1_reg;

assign Out_R_V_d0 = (X_R_V9_q1 - temp_R_V_fu_229_p4);

assign Out_R_V_d1 = (X_R_V9_q1 + temp_R_V_fu_229_p4);

assign W_imag_V54_address0 = zext_ln55_fu_199_p1;

assign W_real_V62_address0 = zext_ln55_fu_199_p1;

assign X_I_V18_address0 = zext_ln58_reg_332;

assign X_I_V18_address1 = zext_ln55_reg_314;

assign X_R_V9_address0 = zext_ln58_fu_211_p1;

assign X_R_V9_address1 = zext_ln55_reg_314;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign grp_fu_281_p0 = sext_ln1118_2_fu_222_p1;

assign grp_fu_281_p1 = sext_ln1118_3_fu_226_p1;

assign grp_fu_290_p0 = sext_ln1118_2_fu_222_p1;

assign grp_fu_290_p1 = sext_ln1118_1_fu_219_p1;

assign i_lower_fu_205_p2 = (i_reg_176 ^ 10'd512);

assign icmp_ln47_fu_187_p2 = ((i_reg_176 == 10'd512) ? 1'b1 : 1'b0);

assign j_fu_193_p2 = (i_reg_176 + 10'd1);

assign mul_ln1192_fu_298_p0 = sext_ln1118_fu_216_p1;

assign mul_ln1192_fu_298_p1 = sext_ln1118_3_fu_226_p1;

assign mul_ln700_fu_275_p0 = sext_ln1118_fu_216_p1;

assign mul_ln700_fu_275_p1 = sext_ln1118_1_fu_219_p1;

assign sext_ln1118_1_fu_219_p1 = $signed(c_V_reg_344);

assign sext_ln1118_2_fu_222_p1 = $signed(X_I_V18_q0);

assign sext_ln1118_3_fu_226_p1 = $signed(s_V_reg_349);

assign sext_ln1118_fu_216_p1 = $signed(X_R_V9_load_reg_354);

assign temp_I_V_fu_238_p4 = {{grp_fu_290_p3[32:11]}};

assign temp_R_V_fu_229_p4 = {{grp_fu_281_p3[32:11]}};

assign zext_ln55_fu_199_p1 = i_reg_176;

assign zext_ln58_fu_211_p1 = i_lower_fu_205_p2;

always @ (posedge ap_clk) begin
    zext_ln55_reg_314[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln55_reg_314_pp0_iter1_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln58_reg_332[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln58_reg_332_pp0_iter1_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //fft_stage35
