part=xcvu9p-flga2104-2-i

[hls]
clock=200MHz
flow_target=vitis
syn.file=example.cpp
syn.top=example
tb.file=example_test.cpp
package.output.format=ip_catalog
package.output.syn=false
