Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Sat Jul 19 17:18:49 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/top_fn_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.205ns (14.145%)  route 1.244ns (85.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, routed)          0.202     0.310    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X114Y139       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     0.435 r  bd_0_i/hls_inst/inst/ap_CS_fsm[4]_i_1/O
                         net (fo=33, routed)          1.042     1.477    bd_0_i/hls_inst/inst/ap_NS_fsm[4]
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[4]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X114Y140       FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/empty_reg_85_reg[4]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.205ns (14.145%)  route 1.244ns (85.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, routed)          0.202     0.310    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X114Y139       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     0.435 r  bd_0_i/hls_inst/inst/ap_CS_fsm[4]_i_1/O
                         net (fo=33, routed)          1.042     1.477    bd_0_i/hls_inst/inst/ap_NS_fsm[4]
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[5]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X114Y140       FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/empty_reg_85_reg[5]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.205ns (14.145%)  route 1.244ns (85.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, routed)          0.202     0.310    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X114Y139       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     0.435 r  bd_0_i/hls_inst/inst/ap_CS_fsm[4]_i_1/O
                         net (fo=33, routed)          1.042     1.477    bd_0_i/hls_inst/inst/ap_NS_fsm[4]
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[6]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X114Y140       FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/empty_reg_85_reg[6]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/empty_reg_85_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.205ns (14.145%)  route 1.244ns (85.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X116Y139       FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y139       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=71, routed)          0.202     0.310    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X114Y139       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     0.435 r  bd_0_i/hls_inst/inst/ap_CS_fsm[4]_i_1/O
                         net (fo=33, routed)          1.042     1.477    bd_0_i/hls_inst/inst/ap_NS_fsm[4]
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y140       FDRE                                         r  bd_0_i/hls_inst/inst/empty_reg_85_reg[7]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X114Y140       FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/empty_reg_85_reg[7]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_44_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.185ns (12.337%)  route 1.315ns (87.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y138       FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_44_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y138       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/i_fu_44_reg[0]/Q
                         net (fo=10, routed)          0.163     0.269    bd_0_i/hls_inst/inst/i_fu_44[0]
    SLICE_X115Y139       LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.109     0.378 r  bd_0_i/hls_inst/inst/add_ln20_reg_164[1]_i_1/O
                         net (fo=1, routed)           1.152     1.530    bd_0_i/hls_inst/inst/add_ln20_fu_116_p2[1]
    SLICE_X115Y139       FDRE                                         r  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y139       FDRE                                         r  bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X115Y139       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/add_ln20_reg_164_reg[1]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_44_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.079ns (6.665%)  route 1.106ns (93.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y139       FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_44_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y139       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/i_fu_44_reg[6]/Q
                         net (fo=4, routed)           1.106     1.215    bd_0_i/hls_inst/inst/i_fu_44[6]
    SLICE_X115Y140       FDRE                                         r  bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X115Y140       FDRE                                         r  bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[6]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X115Y140       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/out_arr_addr_reg_169_reg[6]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.301ns (28.739%)  route 0.746ns (71.261%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y141       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/Q
                         net (fo=4, routed)           0.310     0.418    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]
    SLICE_X115Y140       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     0.543 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4/O
                         net (fo=2, routed)           0.093     0.636    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4_n_0
    SLICE_X115Y140       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.734 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_2/O
                         net (fo=8, routed)           0.343     1.077    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/grp_init_arr_fu_96_out_arr_we0
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X115Y141       FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.301ns (28.739%)  route 0.746ns (71.261%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y141       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/Q
                         net (fo=4, routed)           0.310     0.418    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]
    SLICE_X115Y140       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     0.543 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4/O
                         net (fo=2, routed)           0.093     0.636    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4_n_0
    SLICE_X115Y140       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.734 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_2/O
                         net (fo=8, routed)           0.343     1.077    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/grp_init_arr_fu_96_out_arr_we0
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X115Y141       FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     7.925    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.301ns (28.739%)  route 0.746ns (71.261%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y141       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/Q
                         net (fo=4, routed)           0.310     0.418    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]
    SLICE_X115Y140       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     0.543 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4/O
                         net (fo=2, routed)           0.093     0.636    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4_n_0
    SLICE_X115Y140       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.734 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_2/O
                         net (fo=8, routed)           0.343     1.077    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/grp_init_arr_fu_96_out_arr_we0
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[3]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X115Y141       FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     7.926    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[3]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.301ns (28.739%)  route 0.746ns (71.261%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.030     0.030    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y141       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]/Q
                         net (fo=4, routed)           0.310     0.418    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[5]
    SLICE_X115Y140       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     0.543 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4/O
                         net (fo=2, routed)           0.093     0.636    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_4_n_0
    SLICE_X115Y140       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.734 r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/out_arr_we0_INST_0_i_2/O
                         net (fo=8, routed)           0.343     1.077    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/grp_init_arr_fu_96_out_arr_we0
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=82, unset)           0.021     8.021    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/ap_clk
    SLICE_X115Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[6]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X115Y141       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     7.926    bd_0_i/hls_inst/inst/grp_init_arr_fu_96/i_fu_32_reg[6]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  6.848    




