###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       107720   # Number of WRITE/WRITEP commands
num_reads_done                 =       531144   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       412208   # Number of read row buffer hits
num_read_cmds                  =       531142   # Number of READ/READP commands
num_writes_done                =       107726   # Number of read requests issued
num_write_row_hits             =        84358   # Number of write row buffer hits
num_act_cmds                   =       142816   # Number of ACT commands
num_pre_cmds                   =       142786   # Number of PRE commands
num_ondemand_pres              =       119834   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9350730   # Cyles of rank active rank.0
rank_active_cycles.1           =      9028872   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       649270   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       971128   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       600256   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5958   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2284   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3682   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1248   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          364   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          512   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          585   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          863   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          761   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22366   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          193   # Write cmd latency (cycles)
write_latency[40-59]           =          313   # Write cmd latency (cycles)
write_latency[60-79]           =          592   # Write cmd latency (cycles)
write_latency[80-99]           =         1265   # Write cmd latency (cycles)
write_latency[100-119]         =         2194   # Write cmd latency (cycles)
write_latency[120-139]         =         3581   # Write cmd latency (cycles)
write_latency[140-159]         =         4945   # Write cmd latency (cycles)
write_latency[160-179]         =         5590   # Write cmd latency (cycles)
write_latency[180-199]         =         5667   # Write cmd latency (cycles)
write_latency[200-]            =        83374   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       215754   # Read request latency (cycles)
read_latency[40-59]            =        69094   # Read request latency (cycles)
read_latency[60-79]            =        79953   # Read request latency (cycles)
read_latency[80-99]            =        32625   # Read request latency (cycles)
read_latency[100-119]          =        23669   # Read request latency (cycles)
read_latency[120-139]          =        18528   # Read request latency (cycles)
read_latency[140-159]          =        10802   # Read request latency (cycles)
read_latency[160-179]          =         8041   # Read request latency (cycles)
read_latency[180-199]          =         6373   # Read request latency (cycles)
read_latency[200-]             =        66301   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.37738e+08   # Write energy
read_energy                    =  2.14156e+09   # Read energy
act_energy                     =  3.90745e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.1165e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.66141e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83486e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63402e+09   # Active standby energy rank.1
average_read_latency           =       108.97   # Average read request latency (cycles)
average_interarrival           =      15.6524   # Average request interarrival latency (cycles)
total_energy                   =  1.60214e+10   # Total energy (pJ)
average_power                  =      1602.14   # Average power (mW)
average_bandwidth              =      5.45169   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       121345   # Number of WRITE/WRITEP commands
num_reads_done                 =       542816   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       408120   # Number of read row buffer hits
num_read_cmds                  =       542817   # Number of READ/READP commands
num_writes_done                =       121351   # Number of read requests issued
num_write_row_hits             =        89696   # Number of write row buffer hits
num_act_cmds                   =       166967   # Number of ACT commands
num_pre_cmds                   =       166936   # Number of PRE commands
num_ondemand_pres              =       143824   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9156670   # Cyles of rank active rank.0
rank_active_cycles.1           =      9158108   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       843330   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       841892   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       625807   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5824   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2217   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3756   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1120   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          368   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          487   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          605   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          912   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          732   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22343   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          223   # Write cmd latency (cycles)
write_latency[40-59]           =          336   # Write cmd latency (cycles)
write_latency[60-79]           =          627   # Write cmd latency (cycles)
write_latency[80-99]           =         1349   # Write cmd latency (cycles)
write_latency[100-119]         =         2177   # Write cmd latency (cycles)
write_latency[120-139]         =         3886   # Write cmd latency (cycles)
write_latency[140-159]         =         5414   # Write cmd latency (cycles)
write_latency[160-179]         =         6543   # Write cmd latency (cycles)
write_latency[180-199]         =         6847   # Write cmd latency (cycles)
write_latency[200-]            =        93934   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       209747   # Read request latency (cycles)
read_latency[40-59]            =        68439   # Read request latency (cycles)
read_latency[60-79]            =        86998   # Read request latency (cycles)
read_latency[80-99]            =        34803   # Read request latency (cycles)
read_latency[100-119]          =        25721   # Read request latency (cycles)
read_latency[120-139]          =        20695   # Read request latency (cycles)
read_latency[140-159]          =        11718   # Read request latency (cycles)
read_latency[160-179]          =         8576   # Read request latency (cycles)
read_latency[180-199]          =         6606   # Read request latency (cycles)
read_latency[200-]             =        69513   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.05754e+08   # Write energy
read_energy                    =  2.18864e+09   # Read energy
act_energy                     =  4.56822e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.04798e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.04108e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.71376e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71466e+09   # Active standby energy rank.1
average_read_latency           =      113.059   # Average read request latency (cycles)
average_interarrival           =      15.0563   # Average request interarrival latency (cycles)
total_energy                   =  1.61932e+10   # Total energy (pJ)
average_power                  =      1619.32   # Average power (mW)
average_bandwidth              =      5.66756   # Average bandwidth
