Reading timing models for corner nom_fast_1p32V_m40C…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fast_1p32V_3p6V_m40C.lib'…
Reading timing models for corner nom_slow_1p08V_125C…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_slow_1p08V_3p0V_125C.lib'…
Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/34-openroad-detailedplacement/classifier_top.odb'…
Reading design constraints file at '/nix/store/8h87vsa3wlidvqi062p0312chxkh8ihd-python3.13-librelane-3.0.0.dev47/lib/python3.13/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
[INFO] Configuring cts characterization…
+ configure_cts_characterization 
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clk
[INFO] Running Clock Tree Synthesis…
+ clock_tree_synthesis -buf_list sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 -root_buf sg13g2_buf_16 -sink_clustering_enable
[INFO CTS-0050] Root buffer is sg13g2_buf_16.
[INFO CTS-0051] Sink buffer is sg13g2_buf_4.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sg13g2_buf_2
                    sg13g2_buf_4
                    sg13g2_buf_8
[INFO CTS-0049] Characterization buffer is sg13g2_buf_8.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 43 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 43.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).
[INFO CTS-0023]  Original sink region: [(47520, 21000), (118080, 126840)].
[INFO CTS-0024]  Normalized sink region: [(2.51429, 1.11111), (6.24762, 6.71111)].
[INFO CTS-0025]     Width:  3.7333.
[INFO CTS-0026]     Height: 5.6000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 22
    Sub-region size: 3.7333 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 11
    Sub-region size: 1.8667 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 6
    Sub-region size: 1.8667 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 8.
[INFO CTS-0035]  Number of sinks covered: 43.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:5, 6:3..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 48
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 153.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 5
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 2937um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
[INFO ODB-0403] 28 connections made, 0 conflicts skipped.
Updating metrics…
Cell type report:                       Count       Area
  Clock buffer                              9     408.24
  Timing Repair Buffer                     92     667.70
  Inverter                                 36     195.96
  Clock inverter                            5      27.22
  Sequential cell                          43    2106.52
  Multi-Input combinational cell          458    4741.03
  Total                                   643    8146.66
Writing OpenROAD database to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/35-openroad-cts/classifier_top.odb'…
Writing netlist to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/35-openroad-cts/classifier_top.nl.v'…
Writing powered netlist to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/35-openroad-cts/classifier_top.pnl.v'…
Writing layout to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/35-openroad-cts/classifier_top.def'…
Writing timing constraints to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/35-openroad-cts/classifier_top.sdc'…
[INFO] Legalizing…
+ detailed_placement -max_displacement  500 100 
Placement Analysis
---------------------------------
total displacement        277.9 u
average displacement        0.4 u
max displacement           19.2 u
original HPWL           11462.2 u
legalized HPWL          11987.7 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 230 instances
[INFO DPL-0021] HPWL before           11987.7 u
[INFO DPL-0022] HPWL after            11741.0 u
[INFO DPL-0023] HPWL delta               -2.1 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.
Updating metrics…
Cell type report:                       Count       Area
  Clock buffer                              9     408.24
  Timing Repair Buffer                     92     667.70
  Inverter                                 36     195.96
  Clock inverter                            5      27.22
  Sequential cell                          43    2106.52
  Multi-Input combinational cell          458    4741.03
  Total                                   643    8146.66
Writing OpenROAD database to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/35-openroad-cts/classifier_top.odb'…
Writing netlist to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/35-openroad-cts/classifier_top.nl.v'…
Writing powered netlist to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/35-openroad-cts/classifier_top.pnl.v'…
Writing layout to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/35-openroad-cts/classifier_top.def'…
Writing timing constraints to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/35-openroad-cts/classifier_top.sdc'…
%OL_CREATE_REPORT cts.rpt
Total number of Clock Roots: 1.
Total number of Buffers Inserted: 9.
Total number of Clock Subnets: 9.
Total number of Sinks: 43.
Cells used:
  sg13g2_buf_16: 9
Dummys used:
  sg13g2_inv_1: 5
%OL_END_REPORT
