

================================================================
== Synthesis Summary Report of 'krnl_LZW'
================================================================
+ General Information: 
    * Date:           Sat Dec  9 18:21:45 2023
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        Demo_kernel
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----+-----------+-------------+-----+
    |               Modules               |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |           |    |           |             |     |
    |               & Loops               |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    | DSP|     FF    |     LUT     | URAM|
    +-------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----+-----------+-------------+-----+
    |+ krnl_LZW                           |  Timing|   0.00|        -|          -|         -|        -|      -|        no|  142 (32%)|   -|  4699 (3%)|  10817 (15%)|    -|
    | o VITIS_LOOP_65_1                   |       -|  -3.65|       61|    305.000|         3|        1|     60|       yes|          -|   -|          -|            -|    -|
    | o VITIS_LOOP_71_2                   |       -|  -3.65|        -|          -|         -|        -|      -|        no|          -|   -|          -|            -|    -|
    |  o VITIS_LOOP_84_3_VITIS_LOOP_86_4  |       -|  -3.65|    65536|  3.277e+05|         2|        1|  65536|       yes|          -|   -|          -|            -|    -|
    |  o VITIS_LOOP_92_5                  |       -|  -3.65|      512|  2.560e+03|         1|        1|    512|       yes|          -|   -|          -|            -|    -|
    |  o VITIS_LOOP_124_7                 |       -|  -3.65|        -|          -|       269|        -|      -|        no|          -|   -|          -|            -|    -|
    |   o VITIS_LOOP_7_1                  |       -|  -3.65|       21|    105.000|         1|        1|     21|       yes|          -|   -|          -|            -|    -|
    |   o VITIS_LOOP_7_1                  |       -|  -3.65|       21|    105.000|         1|        1|     21|       yes|          -|   -|          -|            -|    -|
    |   o VITIS_LOOP_159_9                |       -|  -3.65|       72|    360.000|         1|        1|     72|       yes|          -|   -|          -|            -|    -|
    |   o VITIS_LOOP_7_1                  |       -|  -3.65|       21|    105.000|         1|        1|     21|       yes|          -|   -|          -|            -|    -|
    |   o VITIS_LOOP_7_1                  |       -|  -3.65|       21|    105.000|         1|        1|     21|       yes|          -|   -|          -|            -|    -|
    |   o VITIS_LOOP_7_1                  |       -|  -3.65|       21|    105.000|         1|        1|     21|       yes|          -|   -|          -|            -|    -|
    |  o VITIS_LOOP_71_2.4                |       -|  -3.65|       71|    355.000|        71|        1|      2|       yes|          -|   -|          -|            -|    -|
    |  o VITIS_LOOP_71_2.5                |       -|  -3.65|    32836|  1.642e+05|        71|        1|  32767|       yes|          -|   -|          -|            -|    -|
    |  o VITIS_LOOP_71_2.6                |       -|  -3.65|       70|    350.000|        71|        1|      1|       yes|          -|   -|          -|            -|    -|
    +-------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----+-----------+-------------+-----+

