

================================================================
== Vitis HLS Report for 'read_x'
================================================================
* Date:           Wed Jul 31 17:04:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3107|     3107|  31.070 us|  31.070 us|  3107|  3107|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                     |                                                           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                               Instance                              |                           Module                          |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55  |read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim  |     3099|     3099|  30.990 us|  30.990 us|  3099|  3099|       no|
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     274|      91|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     213|    -|
|Register         |        -|     -|      70|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     344|     306|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+----+-----+
    |                               Instance                              |                           Module                          | BRAM_18K| DSP|  FF | LUT| URAM|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+----+-----+
    |grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55  |read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim  |        0|   0|  274|  91|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+----+-----+
    |Total                                                                |                                                           |        0|   0|  274|  91|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  54|         10|    1|         10|
    |ap_done                |   9|          2|    1|          2|
    |inout2_blk_n_AR        |   9|          2|    1|          2|
    |m_axi_inout2_ARADDR    |  14|          3|   64|        192|
    |m_axi_inout2_ARBURST   |   9|          2|    2|          4|
    |m_axi_inout2_ARCACHE   |   9|          2|    4|          8|
    |m_axi_inout2_ARID      |   9|          2|    1|          2|
    |m_axi_inout2_ARLEN     |  14|          3|   32|         96|
    |m_axi_inout2_ARLOCK    |   9|          2|    2|          4|
    |m_axi_inout2_ARPROT    |   9|          2|    3|          6|
    |m_axi_inout2_ARQOS     |   9|          2|    4|          8|
    |m_axi_inout2_ARREGION  |   9|          2|    4|          8|
    |m_axi_inout2_ARSIZE    |   9|          2|    3|          6|
    |m_axi_inout2_ARUSER    |   9|          2|    1|          2|
    |m_axi_inout2_ARVALID   |  14|          3|    1|          3|
    |m_axi_inout2_RREADY    |   9|          2|    1|          2|
    |q_stream_write         |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 213|         45|  126|        357|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                         |   9|   0|    9|          0|
    |ap_done_reg                                                                       |   1|   0|    1|          0|
    |grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_85                                                                   |  59|   0|   59|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             |  70|   0|   70|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        read_x|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        read_x|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        read_x|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        read_x|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        read_x|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        read_x|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        read_x|  return value|
|q_stream_din             |  out|  256|     ap_fifo|      q_stream|       pointer|
|q_stream_num_data_valid  |   in|    2|     ap_fifo|      q_stream|       pointer|
|q_stream_fifo_cap        |   in|    2|     ap_fifo|      q_stream|       pointer|
|q_stream_full_n          |   in|    1|     ap_fifo|      q_stream|       pointer|
|q_stream_write           |  out|    1|     ap_fifo|      q_stream|       pointer|
|m_axi_inout2_AWVALID     |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWREADY     |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWADDR      |  out|   64|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWID        |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWLEN       |  out|   32|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWSIZE      |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWBURST     |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWLOCK      |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWCACHE     |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWPROT      |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWQOS       |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWREGION    |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWUSER      |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WVALID      |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WREADY      |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WDATA       |  out|  256|       m_axi|        inout2|       pointer|
|m_axi_inout2_WSTRB       |  out|   32|       m_axi|        inout2|       pointer|
|m_axi_inout2_WLAST       |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WID         |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WUSER       |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARVALID     |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARREADY     |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARADDR      |  out|   64|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARID        |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARLEN       |  out|   32|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARSIZE      |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARBURST     |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARLOCK      |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARCACHE     |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARPROT      |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARQOS       |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARREGION    |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARUSER      |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RVALID      |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RREADY      |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RDATA       |   in|  256|       m_axi|        inout2|       pointer|
|m_axi_inout2_RLAST       |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RID         |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RFIFONUM    |   in|    9|       m_axi|        inout2|       pointer|
|m_axi_inout2_RUSER       |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RRESP       |   in|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_BVALID      |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_BREADY      |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_BRESP       |   in|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_BID         |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_BUSER       |   in|    1|       m_axi|        inout2|       pointer|
|x                        |   in|   64|     ap_none|             x|        scalar|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x" [Deit_cpp/src/attention.cpp:18]   --->   Operation 10 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %x_read, i32 5, i32 63" [Deit_cpp/src/attention.cpp:18]   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i59 %trunc_ln" [Deit_cpp/src/attention.cpp:18]   --->   Operation 12 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%inout2_addr = getelementptr i256 %inout2, i64 %sext_ln18" [Deit_cpp/src/attention.cpp:18]   --->   Operation 13 'getelementptr' 'inout2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout2_addr, i32 3096" [Deit_cpp/src/attention.cpp:18]   --->   Operation 14 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 15 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout2_addr, i32 3096" [Deit_cpp/src/attention.cpp:18]   --->   Operation 15 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 16 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout2_addr, i32 3096" [Deit_cpp/src/attention.cpp:18]   --->   Operation 16 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 17 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout2_addr, i32 3096" [Deit_cpp/src/attention.cpp:18]   --->   Operation 17 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 18 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout2_addr, i32 3096" [Deit_cpp/src/attention.cpp:18]   --->   Operation 18 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 19 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout2_addr, i32 3096" [Deit_cpp/src/attention.cpp:18]   --->   Operation 19 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 20 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i64 %inout2_addr, i32 3096" [Deit_cpp/src/attention.cpp:18]   --->   Operation 20 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%empty_182 = wait i32 @_ssdm_op_Wait"   --->   Operation 21 'wait' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln18 = call void @read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim, i256 %inout2, i59 %trunc_ln, i256 %q_stream" [Deit_cpp/src/attention.cpp:18]   --->   Operation 22 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %q_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln18 = call void @read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim, i256 %inout2, i59 %trunc_ln, i256 %q_stream" [Deit_cpp/src/attention.cpp:18]   --->   Operation 25 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [Deit_cpp/src/attention.cpp:27]   --->   Operation 26 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ q_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inout2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read            (read         ) [ 0000000000]
trunc_ln          (partselect   ) [ 0011111111]
sext_ln18         (sext         ) [ 0000000000]
inout2_addr       (getelementptr) [ 0011111100]
empty             (readreq      ) [ 0000000000]
empty_182         (wait         ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
call_ln18         (call         ) [ 0000000000]
ret_ln27          (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="q_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inout2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_x_Pipeline__ln18_for_each_patch__ln20_for_block_in_dim"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="x_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="0"/>
<pin id="45" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_readreq_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="256" slack="0"/>
<pin id="51" dir="0" index="2" bw="13" slack="0"/>
<pin id="52" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="0" slack="0"/>
<pin id="57" dir="0" index="1" bw="256" slack="0"/>
<pin id="58" dir="0" index="2" bw="59" slack="7"/>
<pin id="59" dir="0" index="3" bw="256" slack="0"/>
<pin id="60" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/8 "/>
</bind>
</comp>

<comp id="64" class="1004" name="trunc_ln_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="59" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="0" index="2" bw="4" slack="0"/>
<pin id="68" dir="0" index="3" bw="7" slack="0"/>
<pin id="69" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln18_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="59" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="inout2_addr_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout2_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1005" name="trunc_ln_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="59" slack="7"/>
<pin id="87" dir="1" index="1" bw="59" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="90" class="1005" name="inout2_addr_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="256" slack="1"/>
<pin id="92" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="inout2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="55" pin=3"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="42" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="77"><net_src comp="64" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="74" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="84"><net_src comp="78" pin="2"/><net_sink comp="48" pin=1"/></net>

<net id="88"><net_src comp="64" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="93"><net_src comp="78" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="48" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: q_stream | {8 9 }
	Port: inout2 | {}
 - Input state : 
	Port: read_x : inout2 | {1 2 3 4 5 6 7 8 9 }
	Port: read_x : x | {1 }
  - Chain level:
	State 1
		sext_ln18 : 1
		inout2_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|
| Operation|                           Functional Unit                           |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|
|   call   | grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55 |   333   |    31   |
|----------|---------------------------------------------------------------------|---------|---------|
|   read   |                          x_read_read_fu_42                          |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|  readreq |                          grp_readreq_fu_48                          |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|partselect|                            trunc_ln_fu_64                           |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|   sext   |                           sext_ln18_fu_74                           |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|   Total  |                                                                     |   333   |    31   |
|----------|---------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|inout2_addr_reg_90|   256  |
|  trunc_ln_reg_85 |   59   |
+------------------+--------+
|       Total      |   315  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_48 |  p1  |   2  |  256 |   512  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   512  ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   333  |   31   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   315  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   648  |   40   |
+-----------+--------+--------+--------+
