-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--cntr[24] is cntr[24] at FF_X36_Y2_N44
--register power-up is low

cntr[24] = DFFEAS(A1L2, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L2 is Add0~1 at LABCELL_X36_Y2_N42
A1L2_adder_eqn = ( cntr[24] ) + ( GND ) + ( A1L7 );
A1L2 = SUM(A1L2_adder_eqn);


--SC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X21_Y6_N40
--register power-up is low

SC1_W_alu_result[5] = DFFEAS(SC1L317, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X21_Y6_N10
--register power-up is low

SC1_W_alu_result[4] = DFFEAS(SC1L316, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X13_Y7_N53
--register power-up is low

SC1_W_alu_result[12] = DFFEAS(SC1L324, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X15_Y7_N25
--register power-up is low

SC1_W_alu_result[6] = DFFEAS(SC1L318, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X15_Y7_N22
--register power-up is low

SC1_W_alu_result[7] = DFFEAS(SC1L319, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X15_Y7_N4
--register power-up is low

SC1_W_alu_result[8] = DFFEAS(SC1L320, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X15_Y7_N55
--register power-up is low

SC1_W_alu_result[9] = DFFEAS(SC1L321, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X15_Y7_N16
--register power-up is low

SC1_W_alu_result[10] = DFFEAS(SC1L322, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X13_Y7_N56
--register power-up is low

SC1_W_alu_result[11] = DFFEAS(SC1L323, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X15_Y7_N34
--register power-up is low

SC1_W_alu_result[14] = DFFEAS(SC1L326, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X13_Y7_N16
--register power-up is low

SC1_W_alu_result[13] = DFFEAS(SC1L325, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X13_Y7_N8
--register power-up is low

SC1_W_alu_result[16] = DFFEAS(SC1L328, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X13_Y7_N10
--register power-up is low

SC1_W_alu_result[15] = DFFEAS(SC1L327, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X15_Y7_N40
--register power-up is low

SC1_W_alu_result[2] = DFFEAS(SC1L314, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X15_Y7_N37
--register power-up is low

SC1_W_alu_result[3] = DFFEAS(SC1L315, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--DB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X6_Y2_N50
--register power-up is low

DB1_td_shift[0] = AMPP_FUNCTION(A1L105, DB1L77, !N1_clr_reg, !Q1_state[4], DB1L64);


--PD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X3_Y4_N50
--register power-up is low

PD1_sr[1] = DFFEAS(PD1L60, A1L105,  ,  , PD1L26,  ,  , PD1L25,  );


--A1L6 is Add0~5 at LABCELL_X36_Y2_N39
A1L6_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L6 = SUM(A1L6_adder_eqn);

--A1L7 is Add0~6 at LABCELL_X36_Y2_N39
A1L7_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L7 = CARRY(A1L7_adder_eqn);


--YC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X14_Y8_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[0] = YC2_q_b[0]_PORT_B_data_out[0];

--YC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[31] = YC2_q_b[0]_PORT_B_data_out[31];

--YC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[30] = YC2_q_b[0]_PORT_B_data_out[30];

--YC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[29] = YC2_q_b[0]_PORT_B_data_out[29];

--YC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[28] = YC2_q_b[0]_PORT_B_data_out[28];

--YC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[27] = YC2_q_b[0]_PORT_B_data_out[27];

--YC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[26] = YC2_q_b[0]_PORT_B_data_out[26];

--YC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[25] = YC2_q_b[0]_PORT_B_data_out[25];

--YC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[24] = YC2_q_b[0]_PORT_B_data_out[24];

--YC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[23] = YC2_q_b[0]_PORT_B_data_out[23];

--YC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[22] = YC2_q_b[0]_PORT_B_data_out[22];

--YC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[21] = YC2_q_b[0]_PORT_B_data_out[21];

--YC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[20] = YC2_q_b[0]_PORT_B_data_out[20];

--YC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[19] = YC2_q_b[0]_PORT_B_data_out[19];

--YC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[18] = YC2_q_b[0]_PORT_B_data_out[18];

--YC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[17] = YC2_q_b[0]_PORT_B_data_out[17];

--YC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[16] = YC2_q_b[0]_PORT_B_data_out[16];

--YC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[15] = YC2_q_b[0]_PORT_B_data_out[15];

--YC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[14] = YC2_q_b[0]_PORT_B_data_out[14];

--YC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[13] = YC2_q_b[0]_PORT_B_data_out[13];

--YC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[12] = YC2_q_b[0]_PORT_B_data_out[12];

--YC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[11] = YC2_q_b[0]_PORT_B_data_out[11];

--YC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[10] = YC2_q_b[0]_PORT_B_data_out[10];

--YC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[9] = YC2_q_b[0]_PORT_B_data_out[9];

--YC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[8] = YC2_q_b[0]_PORT_B_data_out[8];

--YC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[7] = YC2_q_b[0]_PORT_B_data_out[7];

--YC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[6] = YC2_q_b[0]_PORT_B_data_out[6];

--YC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[5] = YC2_q_b[0]_PORT_B_data_out[5];

--YC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[4] = YC2_q_b[0]_PORT_B_data_out[4];

--YC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[3] = YC2_q_b[0]_PORT_B_data_out[3];

--YC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[2] = YC2_q_b[0]_PORT_B_data_out[2];

--YC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X14_Y8_N0
YC2_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC2_q_b[0]_PORT_A_data_in_reg = DFFE(YC2_q_b[0]_PORT_A_data_in, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC2_q_b[0]_PORT_A_address_reg = DFFE(YC2_q_b[0]_PORT_A_address, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_address = BUS(SC1_D_iw[22], SC1_D_iw[23], SC1_D_iw[24], SC1_D_iw[25], SC1_D_iw[26]);
YC2_q_b[0]_PORT_B_address_reg = DFFE(YC2_q_b[0]_PORT_B_address, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC2_q_b[0]_PORT_A_write_enable_reg = DFFE(YC2_q_b[0]_PORT_A_write_enable, YC2_q_b[0]_clock_0, , , );
YC2_q_b[0]_PORT_B_read_enable = VCC;
YC2_q_b[0]_PORT_B_read_enable_reg = DFFE(YC2_q_b[0]_PORT_B_read_enable, YC2_q_b[0]_clock_1, , , );
YC2_q_b[0]_clock_0 = GLOBAL(A1L123);
YC2_q_b[0]_clock_1 = GLOBAL(A1L123);
YC2_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC2_q_b[0]_PORT_B_data_out = MEMORY(YC2_q_b[0]_PORT_A_data_in_reg, , YC2_q_b[0]_PORT_A_address_reg, YC2_q_b[0]_PORT_B_address_reg, YC2_q_b[0]_PORT_A_write_enable_reg, , , YC2_q_b[0]_PORT_B_read_enable_reg, , , YC2_q_b[0]_clock_0, YC2_q_b[0]_clock_1, YC2_q_b[0]_clock_enable_0, , , , , );
YC2_q_b[1] = YC2_q_b[0]_PORT_B_data_out[1];


--SC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X9_Y9_N49
--register power-up is low

SC1_R_ctrl_st = DFFEAS(SC1L254, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , !SC1_D_iw[2],  );


--SC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X19_Y6_N41
--register power-up is low

SC1_E_shift_rot_result[5] = DFFEAS(SC1L451, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[5],  ,  , SC1_E_new_inst);


--SC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X16_Y8_N52
--register power-up is low

SC1_E_src2[5] = DFFEAS(SC1L525, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[5],  , SC1L539, !SC1_R_src2_use_imm);


--SC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at LABCELL_X17_Y7_N18
SC1L62_adder_eqn = ( SC1_E_src1[5] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[5]) ) + ( SC1L67 );
SC1L62 = SUM(SC1L62_adder_eqn);

--SC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at LABCELL_X17_Y7_N18
SC1L63_adder_eqn = ( SC1_E_src1[5] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[5]) ) + ( SC1L67 );
SC1L63 = CARRY(SC1L63_adder_eqn);


--SC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X19_Y6_N22
--register power-up is low

SC1_E_shift_rot_result[4] = DFFEAS(SC1L450, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[4],  ,  , SC1_E_new_inst);


--SC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at LABCELL_X17_Y7_N15
SC1L66_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[4]) ) + ( SC1_E_src1[4] ) + ( SC1L119 );
SC1L66 = SUM(SC1L66_adder_eqn);

--SC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at LABCELL_X17_Y7_N15
SC1L67_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[4]) ) + ( SC1_E_src1[4] ) + ( SC1L119 );
SC1L67 = CARRY(SC1L67_adder_eqn);


--SC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X16_Y7_N26
--register power-up is low

SC1_E_shift_rot_result[12] = DFFEAS(SC1L458, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[12],  ,  , SC1_E_new_inst);


--SC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X16_Y8_N7
--register power-up is low

SC1_E_src2[12] = DFFEAS(SC1L540, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[12],  , SC1L539, !SC1_R_src2_use_imm);


--SC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at LABCELL_X17_Y7_N39
SC1L70_adder_eqn = ( SC1_E_src1[12] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[12]) ) + ( SC1L95 );
SC1L70 = SUM(SC1L70_adder_eqn);

--SC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at LABCELL_X17_Y7_N39
SC1L71_adder_eqn = ( SC1_E_src1[12] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[12]) ) + ( SC1L95 );
SC1L71 = CARRY(SC1L71_adder_eqn);


--SC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X19_Y6_N49
--register power-up is low

SC1_E_shift_rot_result[6] = DFFEAS(SC1L452, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[6],  ,  , SC1_E_new_inst);


--SC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X16_Y8_N16
--register power-up is low

SC1_E_src2[6] = DFFEAS(SC1L527, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[6],  , SC1L539, !SC1_R_src2_use_imm);


--SC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at LABCELL_X17_Y7_N21
SC1L74_adder_eqn = ( SC1_E_src1[6] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[6]) ) + ( SC1L63 );
SC1L74 = SUM(SC1L74_adder_eqn);

--SC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at LABCELL_X17_Y7_N21
SC1L75_adder_eqn = ( SC1_E_src1[6] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[6]) ) + ( SC1L63 );
SC1L75 = CARRY(SC1L75_adder_eqn);


--SC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X19_Y6_N31
--register power-up is low

SC1_E_shift_rot_result[7] = DFFEAS(SC1L453, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[7],  ,  , SC1_E_new_inst);


--SC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X16_Y8_N19
--register power-up is low

SC1_E_src2[7] = DFFEAS(SC1L529, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[7],  , SC1L539, !SC1_R_src2_use_imm);


--SC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at LABCELL_X17_Y7_N24
SC1L78_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[7]) ) + ( SC1_E_src1[7] ) + ( SC1L75 );
SC1L78 = SUM(SC1L78_adder_eqn);

--SC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at LABCELL_X17_Y7_N24
SC1L79_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[7]) ) + ( SC1_E_src1[7] ) + ( SC1L75 );
SC1L79 = CARRY(SC1L79_adder_eqn);


--SC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X19_Y6_N16
--register power-up is low

SC1_E_shift_rot_result[8] = DFFEAS(SC1L454, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[8],  ,  , SC1_E_new_inst);


--SC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X16_Y8_N23
--register power-up is low

SC1_E_src2[8] = DFFEAS(SC1L531, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[8],  , SC1L539, !SC1_R_src2_use_imm);


--SC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at LABCELL_X17_Y7_N27
SC1L82_adder_eqn = ( SC1_E_src1[8] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[8]) ) + ( SC1L79 );
SC1L82 = SUM(SC1L82_adder_eqn);

--SC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at LABCELL_X17_Y7_N27
SC1L83_adder_eqn = ( SC1_E_src1[8] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[8]) ) + ( SC1L79 );
SC1L83 = CARRY(SC1L83_adder_eqn);


--SC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X16_Y7_N7
--register power-up is low

SC1_E_shift_rot_result[9] = DFFEAS(SC1L455, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1L491Q,  ,  , SC1_E_new_inst);


--SC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X16_Y8_N4
--register power-up is low

SC1_E_src2[9] = DFFEAS(SC1L533, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[9],  , SC1L539, !SC1_R_src2_use_imm);


--SC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at LABCELL_X17_Y7_N30
SC1L86_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[9]) ) + ( SC1_E_src1[9] ) + ( SC1L83 );
SC1L86 = SUM(SC1L86_adder_eqn);

--SC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at LABCELL_X17_Y7_N30
SC1L87_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[9]) ) + ( SC1_E_src1[9] ) + ( SC1L83 );
SC1L87 = CARRY(SC1L87_adder_eqn);


--SC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X16_Y7_N41
--register power-up is low

SC1_E_shift_rot_result[10] = DFFEAS(SC1L456, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[10],  ,  , SC1_E_new_inst);


--SC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X16_Y8_N31
--register power-up is low

SC1_E_src2[10] = DFFEAS(SC1L535, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[10],  , SC1L539, !SC1_R_src2_use_imm);


--SC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at LABCELL_X17_Y7_N33
SC1L90_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[10]) ) + ( SC1_E_src1[10] ) + ( SC1L87 );
SC1L90 = SUM(SC1L90_adder_eqn);

--SC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at LABCELL_X17_Y7_N33
SC1L91_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[10]) ) + ( SC1_E_src1[10] ) + ( SC1L87 );
SC1L91 = CARRY(SC1L91_adder_eqn);


--SC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X16_Y7_N29
--register power-up is low

SC1_E_shift_rot_result[11] = DFFEAS(SC1L457, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[11],  ,  , SC1_E_new_inst);


--SC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X16_Y8_N41
--register power-up is low

SC1_E_src2[11] = DFFEAS(SC1L537, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[11],  , SC1L539, !SC1_R_src2_use_imm);


--SC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at LABCELL_X17_Y7_N36
SC1L94_adder_eqn = ( SC1_E_src1[11] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[11]) ) + ( SC1L91 );
SC1L94 = SUM(SC1L94_adder_eqn);

--SC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at LABCELL_X17_Y7_N36
SC1L95_adder_eqn = ( SC1_E_src1[11] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[11]) ) + ( SC1L91 );
SC1L95 = CARRY(SC1L95_adder_eqn);


--SC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X19_Y6_N7
--register power-up is low

SC1_E_shift_rot_result[14] = DFFEAS(SC1L460, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[14],  ,  , SC1_E_new_inst);


--SC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X16_Y8_N58
--register power-up is low

SC1_E_src2[14] = DFFEAS(SC1L544, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[14],  , SC1L539, !SC1_R_src2_use_imm);


--SC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at LABCELL_X17_Y7_N45
SC1L98_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[14]) ) + ( SC1_E_src1[14] ) + ( SC1L103 );
SC1L98 = SUM(SC1L98_adder_eqn);

--SC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at LABCELL_X17_Y7_N45
SC1L99_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[14]) ) + ( SC1_E_src1[14] ) + ( SC1L103 );
SC1L99 = CARRY(SC1L99_adder_eqn);


--SC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X19_Y6_N28
--register power-up is low

SC1_E_shift_rot_result[13] = DFFEAS(SC1L459, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[13],  ,  , SC1_E_new_inst);


--SC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X16_Y8_N28
--register power-up is low

SC1_E_src2[13] = DFFEAS(SC1L542, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[13],  , SC1L539, !SC1_R_src2_use_imm);


--SC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at LABCELL_X17_Y7_N42
SC1L102_adder_eqn = ( SC1_E_src1[13] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[13]) ) + ( SC1L71 );
SC1L102 = SUM(SC1L102_adder_eqn);

--SC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at LABCELL_X17_Y7_N42
SC1L103_adder_eqn = ( SC1_E_src1[13] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[13]) ) + ( SC1L71 );
SC1L103 = CARRY(SC1L103_adder_eqn);


--SC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X19_Y6_N46
--register power-up is low

SC1_E_shift_rot_result[16] = DFFEAS(SC1L462, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[16],  ,  , SC1_E_new_inst);


--SC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X18_Y8_N25
--register power-up is low

SC1_E_src2[16] = DFFEAS(SC1L751, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at LABCELL_X17_Y7_N51
SC1L106_adder_eqn = ( SC1_E_src1[16] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[16]) ) + ( SC1L111 );
SC1L106 = SUM(SC1L106_adder_eqn);

--SC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at LABCELL_X17_Y7_N51
SC1L107_adder_eqn = ( SC1_E_src1[16] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[16]) ) + ( SC1L111 );
SC1L107 = CARRY(SC1L107_adder_eqn);


--SC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X19_Y6_N26
--register power-up is low

SC1_E_shift_rot_result[15] = DFFEAS(SC1L461, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[15],  ,  , SC1_E_new_inst);


--SC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X16_Y8_N43
--register power-up is low

SC1_E_src2[15] = DFFEAS(SC1L546, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[15],  , SC1L539, !SC1_R_src2_use_imm);


--SC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at LABCELL_X17_Y7_N48
SC1L110_adder_eqn = ( SC1_E_src1[15] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[15]) ) + ( SC1L99 );
SC1L110 = SUM(SC1L110_adder_eqn);

--SC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at LABCELL_X17_Y7_N48
SC1L111_adder_eqn = ( SC1_E_src1[15] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[15]) ) + ( SC1L99 );
SC1L111 = CARRY(SC1L111_adder_eqn);


--SC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X19_Y6_N1
--register power-up is low

SC1_E_shift_rot_result[2] = DFFEAS(SC1L448, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[2],  ,  , SC1_E_new_inst);


--SC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at LABCELL_X17_Y7_N9
SC1L114_adder_eqn = ( SC1_E_src1[2] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[2]) ) + ( SC1L123 );
SC1L114 = SUM(SC1L114_adder_eqn);

--SC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at LABCELL_X17_Y7_N9
SC1L115_adder_eqn = ( SC1_E_src1[2] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[2]) ) + ( SC1L123 );
SC1L115 = CARRY(SC1L115_adder_eqn);


--SC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X19_Y6_N56
--register power-up is low

SC1_E_shift_rot_result[3] = DFFEAS(SC1L449, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[3],  ,  , SC1_E_new_inst);


--SC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at LABCELL_X17_Y7_N12
SC1L118_adder_eqn = ( SC1_E_src1[3] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[3]) ) + ( SC1L115 );
SC1L118 = SUM(SC1L118_adder_eqn);

--SC1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at LABCELL_X17_Y7_N12
SC1L119_adder_eqn = ( SC1_E_src1[3] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[3]) ) + ( SC1L115 );
SC1L119 = CARRY(SC1L119_adder_eqn);


--DB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X6_Y2_N47
--register power-up is low

DB1_count[1] = AMPP_FUNCTION(A1L105, DB1_count[0], !N1_clr_reg, !Q1_state[4], GND, DB1L64);


--DB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X6_Y2_N26
--register power-up is low

DB1_td_shift[9] = AMPP_FUNCTION(A1L105, DB1L78, !N1_clr_reg, !Q1_state[4], DB1L64);


--PD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X3_Y4_N53
--register power-up is low

PD1_sr[2] = DFFEAS(PD1L61, A1L105,  ,  , PD1L26,  ,  , PD1L25,  );


--BD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X4_Y4_N17
--register power-up is low

BD1_break_readreg[0] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[0],  , BD1L34, VCC);


--cntr[23] is cntr[23] at FF_X36_Y2_N41
--register power-up is low

cntr[23] = DFFEAS(A1L6, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L10 is Add0~9 at LABCELL_X36_Y2_N36
A1L10_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L10 = SUM(A1L10_adder_eqn);

--A1L11 is Add0~10 at LABCELL_X36_Y2_N36
A1L11_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L11 = CARRY(A1L11_adder_eqn);


--SC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X9_Y6_N25
--register power-up is low

SC1_av_ld_byte0_data[0] = DFFEAS(GC1_src_data[0], GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L893, SC1_av_ld_byte1_data[0],  ,  , SC1L999);


--SC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X15_Y7_N46
--register power-up is low

SC1_W_alu_result[0] = DFFEAS(SC1L312, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X11_Y6_N13
--register power-up is low

SC1_D_iw[22] = DFFEAS(SC1L651, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X8_Y7_N49
--register power-up is low

SC1_D_iw[23] = DFFEAS(SC1L652, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X8_Y7_N19
--register power-up is low

SC1_D_iw[24] = DFFEAS(SC1L653, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X11_Y6_N16
--register power-up is low

SC1_D_iw[25] = DFFEAS(SC1L654, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X8_Y7_N1
--register power-up is low

SC1_D_iw[26] = DFFEAS(SC1L655, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X8_Y7_N43
--register power-up is low

SC1_D_iw[0] = DFFEAS(SC1L629, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X11_Y6_N47
--register power-up is low

SC1_D_iw[2] = DFFEAS(SC1L631, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X21_Y7_N16
--register power-up is low

SC1_F_pc[12] = DFFEAS(SC1L688, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X21_Y7_N34
--register power-up is low

SC1_F_pc[11] = DFFEAS(SC1L687, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X21_Y7_N49
--register power-up is low

SC1_F_pc[10] = DFFEAS(SC1L686, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14] at FF_X21_Y7_N31
--register power-up is low

SC1_F_pc[14] = DFFEAS(SC1L690, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X21_Y7_N52
--register power-up is low

SC1_F_pc[9] = DFFEAS(SC1L685, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X11_Y6_N52
--register power-up is low

SC1_D_iw[12] = DFFEAS(SC1L641, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X8_Y7_N4
--register power-up is low

SC1_D_iw[14] = DFFEAS(SC1L643, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X11_Y6_N7
--register power-up is low

SC1_D_iw[9] = DFFEAS(SC1L638, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at LABCELL_X22_Y7_N9
SC1L2_adder_eqn = ( SC1_F_pc[3] ) + ( GND ) + ( SC1L7 );
SC1L2 = SUM(SC1L2_adder_eqn);

--SC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at LABCELL_X22_Y7_N9
SC1L3_adder_eqn = ( SC1_F_pc[3] ) + ( GND ) + ( SC1L7 );
SC1L3 = CARRY(SC1L3_adder_eqn);


--SC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X11_Y6_N37
--register power-up is low

SC1_D_iw[10] = DFFEAS(SC1L639, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X11_Y6_N56
--register power-up is low

SC1_D_iw[8] = DFFEAS(SC1L637, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at LABCELL_X22_Y7_N6
SC1L6_adder_eqn = ( SC1_F_pc[2] ) + ( GND ) + ( SC1L59 );
SC1L6 = SUM(SC1L6_adder_eqn);

--SC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at LABCELL_X22_Y7_N6
SC1L7_adder_eqn = ( SC1_F_pc[2] ) + ( GND ) + ( SC1L59 );
SC1L7 = CARRY(SC1L7_adder_eqn);


--SC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at LABCELL_X22_Y7_N30
SC1L10_adder_eqn = ( SC1_F_pc[10] ) + ( GND ) + ( SC1L35 );
SC1L10 = SUM(SC1L10_adder_eqn);

--SC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at LABCELL_X22_Y7_N30
SC1L11_adder_eqn = ( SC1_F_pc[10] ) + ( GND ) + ( SC1L35 );
SC1L11 = CARRY(SC1L11_adder_eqn);


--SC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at LABCELL_X22_Y7_N12
SC1L14_adder_eqn = ( SC1_F_pc[4] ) + ( GND ) + ( SC1L3 );
SC1L14 = SUM(SC1L14_adder_eqn);

--SC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at LABCELL_X22_Y7_N12
SC1L15_adder_eqn = ( SC1_F_pc[4] ) + ( GND ) + ( SC1L3 );
SC1L15 = CARRY(SC1L15_adder_eqn);


--SC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at LABCELL_X22_Y7_N15
SC1L18_adder_eqn = ( SC1_F_pc[5] ) + ( GND ) + ( SC1L15 );
SC1L18 = SUM(SC1L18_adder_eqn);

--SC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at LABCELL_X22_Y7_N15
SC1L19_adder_eqn = ( SC1_F_pc[5] ) + ( GND ) + ( SC1L15 );
SC1L19 = CARRY(SC1L19_adder_eqn);


--SC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at LABCELL_X22_Y7_N18
SC1L22_adder_eqn = ( SC1_F_pc[6] ) + ( GND ) + ( SC1L19 );
SC1L22 = SUM(SC1L22_adder_eqn);

--SC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at LABCELL_X22_Y7_N18
SC1L23_adder_eqn = ( SC1_F_pc[6] ) + ( GND ) + ( SC1L19 );
SC1L23 = CARRY(SC1L23_adder_eqn);


--SC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at LABCELL_X22_Y7_N21
SC1L26_adder_eqn = ( SC1_F_pc[7] ) + ( GND ) + ( SC1L23 );
SC1L26 = SUM(SC1L26_adder_eqn);

--SC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at LABCELL_X22_Y7_N21
SC1L27_adder_eqn = ( SC1_F_pc[7] ) + ( GND ) + ( SC1L23 );
SC1L27 = CARRY(SC1L27_adder_eqn);


--SC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at LABCELL_X22_Y7_N24
SC1L30_adder_eqn = ( SC1_F_pc[8] ) + ( GND ) + ( SC1L27 );
SC1L30 = SUM(SC1L30_adder_eqn);

--SC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at LABCELL_X22_Y7_N24
SC1L31_adder_eqn = ( SC1_F_pc[8] ) + ( GND ) + ( SC1L27 );
SC1L31 = CARRY(SC1L31_adder_eqn);


--SC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X11_Y6_N49
--register power-up is low

SC1_D_iw[17] = DFFEAS(SC1L646, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at LABCELL_X22_Y7_N27
SC1L34_adder_eqn = ( SC1_F_pc[9] ) + ( GND ) + ( SC1L31 );
SC1L34 = SUM(SC1L34_adder_eqn);

--SC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at LABCELL_X22_Y7_N27
SC1L35_adder_eqn = ( SC1_F_pc[9] ) + ( GND ) + ( SC1L31 );
SC1L35 = CARRY(SC1L35_adder_eqn);


--SC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at LABCELL_X22_Y7_N36
SC1L38_adder_eqn = ( SC1_F_pc[12] ) + ( GND ) + ( SC1L43 );
SC1L38 = SUM(SC1L38_adder_eqn);

--SC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at LABCELL_X22_Y7_N36
SC1L39_adder_eqn = ( SC1_F_pc[12] ) + ( GND ) + ( SC1L43 );
SC1L39 = CARRY(SC1L39_adder_eqn);


--SC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at LABCELL_X22_Y7_N33
SC1L42_adder_eqn = ( SC1_F_pc[11] ) + ( GND ) + ( SC1L11 );
SC1L42 = SUM(SC1L42_adder_eqn);

--SC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at LABCELL_X22_Y7_N33
SC1L43_adder_eqn = ( SC1_F_pc[11] ) + ( GND ) + ( SC1L11 );
SC1L43 = CARRY(SC1L43_adder_eqn);


--SC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X19_Y6_N43
--register power-up is low

SC1_E_shift_rot_result[17] = DFFEAS(SC1L463, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[17],  ,  , SC1_E_new_inst);


--SC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at LABCELL_X22_Y7_N42
SC1L46_adder_eqn = ( SC1_F_pc[14] ) + ( GND ) + ( SC1L51 );
SC1L46 = SUM(SC1L46_adder_eqn);


--SC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X11_Y6_N58
--register power-up is low

SC1_D_iw[6] = DFFEAS(SC1L635, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at LABCELL_X22_Y7_N39
SC1L50_adder_eqn = ( !SC1_F_pc[13] ) + ( GND ) + ( SC1L39 );
SC1L50 = SUM(SC1L50_adder_eqn);

--SC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50 at LABCELL_X22_Y7_N39
SC1L51_adder_eqn = ( !SC1_F_pc[13] ) + ( GND ) + ( SC1L39 );
SC1L51 = CARRY(SC1L51_adder_eqn);


--SC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X19_Y6_N59
--register power-up is low

SC1_E_shift_rot_result[1] = DFFEAS(SC1L447, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1L482Q,  ,  , SC1_E_new_inst);


--SC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at LABCELL_X22_Y7_N0
SC1L54_adder_eqn = ( SC1_F_pc[0] ) + ( VCC ) + ( !VCC );
SC1L54 = SUM(SC1L54_adder_eqn);

--SC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at LABCELL_X22_Y7_N0
SC1L55_adder_eqn = ( SC1_F_pc[0] ) + ( VCC ) + ( !VCC );
SC1L55 = CARRY(SC1L55_adder_eqn);


--SC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at LABCELL_X17_Y7_N6
SC1L122_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[1]) ) + ( SC1L482Q ) + ( SC1L131 );
SC1L122 = SUM(SC1L122_adder_eqn);

--SC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62 at LABCELL_X17_Y7_N6
SC1L123_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[1]) ) + ( SC1L482Q ) + ( SC1L131 );
SC1L123 = CARRY(SC1L123_adder_eqn);


--SC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57 at LABCELL_X22_Y7_N3
SC1L58_adder_eqn = ( SC1_F_pc[1] ) + ( GND ) + ( SC1L55 );
SC1L58 = SUM(SC1L58_adder_eqn);

--SC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58 at LABCELL_X22_Y7_N3
SC1L59_adder_eqn = ( SC1_F_pc[1] ) + ( GND ) + ( SC1L55 );
SC1L59 = CARRY(SC1L59_adder_eqn);


--SC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X11_Y6_N25
--register power-up is low

SC1_D_iw[7] = DFFEAS(SC1L636, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X8_Y6_N28
--register power-up is low

SC1_av_ld_byte0_data[1] = DFFEAS(GC1_src_data[1], GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L893, SC1_av_ld_byte1_data[1],  ,  , SC1L999);


--SC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X13_Y7_N49
--register power-up is low

SC1_W_alu_result[1] = DFFEAS(SC1L313, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X9_Y6_N7
--register power-up is low

SC1_av_ld_byte0_data[2] = DFFEAS(GC1_src_data[2], GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L893, SC1_av_ld_byte1_data[2],  ,  , SC1L999);


--SC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X9_Y6_N52
--register power-up is low

SC1_av_ld_byte0_data[3] = DFFEAS(GC1_src_data[3], GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L893, SC1_av_ld_byte1_data[3],  ,  , SC1L999);


--SC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X9_Y6_N34
--register power-up is low

SC1_av_ld_byte0_data[4] = DFFEAS(GC1_src_data[4], GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L893, SC1_av_ld_byte1_data[4],  ,  , SC1L999);


--SC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X9_Y6_N13
--register power-up is low

SC1_av_ld_byte0_data[5] = DFFEAS(GC1_src_data[5], GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L893, SC1_av_ld_byte1_data[5],  ,  , SC1L999);


--SC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X9_Y6_N19
--register power-up is low

SC1_av_ld_byte0_data[6] = DFFEAS(GC1_src_data[6], GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L893, SC1_av_ld_byte1_data[6],  ,  , SC1L999);


--DB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X6_Y2_N7
--register power-up is low

DB1_count[0] = AMPP_FUNCTION(A1L105, DB1L17, !N1_clr_reg, !Q1_state[4], DB1L64);


--DB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X6_Y2_N14
--register power-up is low

DB1_td_shift[10] = AMPP_FUNCTION(A1L105, DB1L75, !N1_clr_reg, !Q1_state[4], DB1L64);


--DB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X6_Y2_N22
--register power-up is low

DB1_count[8] = AMPP_FUNCTION(A1L105, DB1_count[7], !N1_clr_reg, !Q1_state[4], GND, DB1L64);


--PD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X3_Y4_N8
--register power-up is low

PD1_sr[3] = DFFEAS(PD1L62, A1L105,  ,  , PD1L26,  ,  , PD1L25,  );


--BD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X4_Y4_N46
--register power-up is low

BD1_break_readreg[1] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[1],  , BD1L34, VCC);


--LD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X7_Y4_N49
--register power-up is low

LD1_MonDReg[1] = DFFEAS(LD1L54, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[1],  , LD1L97, !ND1_take_action_ocimem_b);


--XD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X5_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[0] = XD1_q_a[0]_PORT_A_data_out[0];

--XD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[23] = XD1_q_a[0]_PORT_A_data_out[17];

--XD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[22] = XD1_q_a[0]_PORT_A_data_out[16];

--XD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[21] = XD1_q_a[0]_PORT_A_data_out[15];

--XD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[20] = XD1_q_a[0]_PORT_A_data_out[14];

--XD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[19] = XD1_q_a[0]_PORT_A_data_out[13];

--XD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[18] = XD1_q_a[0]_PORT_A_data_out[12];

--XD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[17] = XD1_q_a[0]_PORT_A_data_out[11];

--XD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[16] = XD1_q_a[0]_PORT_A_data_out[10];

--XD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[7] = XD1_q_a[0]_PORT_A_data_out[7];

--XD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[6] = XD1_q_a[0]_PORT_A_data_out[6];

--XD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[5] = XD1_q_a[0]_PORT_A_data_out[5];

--XD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[4] = XD1_q_a[0]_PORT_A_data_out[4];

--XD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[3] = XD1_q_a[0]_PORT_A_data_out[3];

--XD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[2] = XD1_q_a[0]_PORT_A_data_out[2];

--XD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X5_Y4_N0
XD1_q_a[0]_PORT_A_data_in = BUS(LD1L158, LD1L159, LD1L160, LD1L161, LD1L162, LD1L163, LD1L164, LD1L165, , , LD1L174, LD1L175, LD1L176, LD1L177, LD1L178, LD1L179, LD1L180, LD1L181, , );
XD1_q_a[0]_PORT_A_data_in_reg = DFFE(XD1_q_a[0]_PORT_A_data_in, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[0]_PORT_A_address_reg = DFFE(XD1_q_a[0]_PORT_A_address, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_write_enable = LD1L190;
XD1_q_a[0]_PORT_A_write_enable_reg = DFFE(XD1_q_a[0]_PORT_A_write_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_read_enable = !LD1L190;
XD1_q_a[0]_PORT_A_read_enable_reg = DFFE(XD1_q_a[0]_PORT_A_read_enable, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_PORT_A_byte_mask = BUS(LD1L153, LD1L155);
XD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[0]_PORT_A_byte_mask, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
XD1_q_a[0]_clock_0 = GLOBAL(A1L123);
XD1_q_a[0]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[0]_PORT_A_data_out = MEMORY(XD1_q_a[0]_PORT_A_data_in_reg, , XD1_q_a[0]_PORT_A_address_reg, , XD1_q_a[0]_PORT_A_write_enable_reg, XD1_q_a[0]_PORT_A_read_enable_reg, , , XD1_q_a[0]_PORT_A_byte_mask_reg, , XD1_q_a[0]_clock_0, , XD1_q_a[0]_clock_enable_0, , , , , );
XD1_q_a[1] = XD1_q_a[0]_PORT_A_data_out[1];


--LD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X2_Y5_N2
--register power-up is low

LD1_MonAReg[2] = DFFEAS(LD1L7, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[26],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X2_Y5_N8
--register power-up is low

LD1_MonAReg[4] = DFFEAS(LD1L11, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[28],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X2_Y5_N5
--register power-up is low

LD1_MonAReg[3] = DFFEAS(LD1L15, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[27],  ,  , ND1_take_action_ocimem_a);


--cntr[22] is cntr[22] at FF_X36_Y2_N38
--register power-up is low

cntr[22] = DFFEAS(A1L10, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L14 is Add0~13 at LABCELL_X36_Y2_N33
A1L14_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L14 = SUM(A1L14_adder_eqn);

--A1L15 is Add0~14 at LABCELL_X36_Y2_N33
A1L15_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L15 = CARRY(A1L15_adder_eqn);


--SC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X7_Y7_N50
--register power-up is low

SC1_E_shift_rot_cnt[4] = DFFEAS(SC1L197, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src2[4],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X7_Y7_N22
--register power-up is low

SC1_E_shift_rot_cnt[3] = DFFEAS(SC1L198, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src2[3],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X7_Y7_N14
--register power-up is low

SC1_E_shift_rot_cnt[2] = DFFEAS(SC1L199, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src2[2],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X7_Y7_N58
--register power-up is low

SC1_E_shift_rot_cnt[1] = DFFEAS(SC1L200, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src2[1],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X12_Y7_N4
--register power-up is low

SC1_E_shift_rot_cnt[0] = DFFEAS(SC1L398, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1L397,  ,  , !SC1_E_new_inst);


--YD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[0] at M10K_X14_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[0]_PORT_A_data_in = VB2L26;
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = !X1L3;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = X1L3;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L123);
YD1_q_a[0]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[0] = YD1_q_a[0]_PORT_A_data_out[0];


--YB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X11_Y5_N17
--register power-up is low

YB1_av_readdata_pre[0] = DFFEAS(YB1L3, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , NB2_q_b[0],  ,  , U1_read_0);


--SC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at LABCELL_X17_Y6_N39
SC1L126_adder_eqn = ( SC1_E_alu_sub ) + ( GND ) + ( SC1L135 );
SC1L126 = SUM(SC1L126_adder_eqn);


--SC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X11_Y7_N50
--register power-up is low

SC1_E_src1[1] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[1],  , SC1L514, VCC);


--SC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X18_Y8_N31
--register power-up is low

SC1_E_src2[24] = DFFEAS(SC1L759, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X11_Y7_N19
--register power-up is low

SC1_E_src1[24] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[24],  , SC1L514, VCC);


--SC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X18_Y8_N35
--register power-up is low

SC1_E_src2[22] = DFFEAS(SC1L757, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X17_Y6_N26
--register power-up is low

SC1_E_src1[22] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[22],  , SC1L514, VCC);


--SC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X18_Y8_N1
--register power-up is low

SC1_E_src2[21] = DFFEAS(SC1L756, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X17_Y6_N5
--register power-up is low

SC1_E_src1[21] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[21],  , SC1L514, VCC);


--SC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X18_Y8_N4
--register power-up is low

SC1_E_src2[20] = DFFEAS(SC1L755, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X17_Y6_N47
--register power-up is low

SC1_E_src1[20] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[20],  , SC1L514, VCC);


--SC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X18_Y8_N19
--register power-up is low

SC1_E_src2[19] = DFFEAS(SC1L754, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X17_Y6_N44
--register power-up is low

SC1_E_src1[19] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[19],  , SC1L514, VCC);


--SC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X18_Y8_N23
--register power-up is low

SC1_E_src2[18] = DFFEAS(SC1L753, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X18_Y6_N14
--register power-up is low

SC1_E_src1[18] = DFFEAS(SC1L502, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L514,  );


--SC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X18_Y8_N37
--register power-up is low

SC1_E_src2[17] = DFFEAS(SC1L752, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X18_Y6_N43
--register power-up is low

SC1_E_src1[17] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[17],  , SC1L514, VCC);


--SC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X18_Y8_N40
--register power-up is low

SC1_E_src2[25] = DFFEAS(SC1L760, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X18_Y6_N25
--register power-up is low

SC1_E_src1[25] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[25],  , SC1L514, VCC);


--SC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X18_Y8_N44
--register power-up is low

SC1_E_src2[23] = DFFEAS(SC1L758, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X17_Y6_N50
--register power-up is low

SC1_E_src1[23] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[23],  , SC1L514, VCC);


--SC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X18_Y8_N46
--register power-up is low

SC1_E_src2[27] = DFFEAS(SC1L762, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X17_Y6_N59
--register power-up is low

SC1_E_src1[27] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[27],  , SC1L514, VCC);


--SC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X18_Y8_N14
--register power-up is low

SC1_E_src2[26] = DFFEAS(SC1L761, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X17_Y6_N35
--register power-up is low

SC1_E_src1[26] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[26],  , SC1L514, VCC);


--SC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X18_Y8_N16
--register power-up is low

SC1_E_src2[29] = DFFEAS(SC1L764, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X17_Y6_N53
--register power-up is low

SC1_E_src1[29] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[29],  , SC1L514, VCC);


--SC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X18_Y8_N55
--register power-up is low

SC1_E_src2[28] = DFFEAS(SC1L763, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X17_Y6_N56
--register power-up is low

SC1_E_src1[28] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[28],  , SC1L514, VCC);


--SC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X12_Y8_N1
--register power-up is low

SC1_E_src1[0] = DFFEAS(SC1L480, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L514,  );


--SC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X18_Y6_N19
--register power-up is low

SC1_E_src1[31] = DFFEAS(SC1L517, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L514,  );


--SC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X18_Y8_N58
--register power-up is low

SC1_E_src2[30] = DFFEAS(SC1L765, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L767,  );


--SC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X18_Y6_N40
--register power-up is low

SC1_E_src1[30] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[30],  , SC1L514, VCC);


--SC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X12_Y9_N25
--register power-up is low

SC1_W_estatus_reg = DFFEAS(SC1L824, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_E_valid_from_R, SC1_W_status_reg_pie,  ,  , SC1_R_ctrl_exception);


--SC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X15_Y6_N37
--register power-up is low

SC1_E_shift_rot_result[0] = DFFEAS(SC1L446, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[0],  ,  , SC1_E_new_inst);


--SC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at LABCELL_X17_Y7_N3
SC1L130_adder_eqn = ( SC1_E_src1[0] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[0]) ) + ( SC1L139 );
SC1L130 = SUM(SC1L130_adder_eqn);

--SC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at LABCELL_X17_Y7_N3
SC1L131_adder_eqn = ( SC1_E_src1[0] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[0]) ) + ( SC1L139 );
SC1L131 = CARRY(SC1L131_adder_eqn);


--YD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[22] at M10K_X26_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[22]_PORT_A_data_in = VB2L27;
YD1_q_a[22]_PORT_A_data_in_reg = DFFE(YD1_q_a[22]_PORT_A_data_in, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[22]_PORT_A_address_reg = DFFE(YD1_q_a[22]_PORT_A_address, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_write_enable = !X1L3;
YD1_q_a[22]_PORT_A_write_enable_reg = DFFE(YD1_q_a[22]_PORT_A_write_enable, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_read_enable = X1L3;
YD1_q_a[22]_PORT_A_read_enable_reg = DFFE(YD1_q_a[22]_PORT_A_read_enable, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[22]_PORT_A_byte_mask, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_clock_0 = GLOBAL(A1L123);
YD1_q_a[22]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[22]_PORT_A_data_out = MEMORY(YD1_q_a[22]_PORT_A_data_in_reg, , YD1_q_a[22]_PORT_A_address_reg, , YD1_q_a[22]_PORT_A_write_enable_reg, YD1_q_a[22]_PORT_A_read_enable_reg, , , YD1_q_a[22]_PORT_A_byte_mask_reg, , YD1_q_a[22]_clock_0, , YD1_q_a[22]_clock_enable_0, , , , , );
YD1_q_a[22] = YD1_q_a[22]_PORT_A_data_out[0];


--YD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[23] at M10K_X26_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[23]_PORT_A_data_in = VB2L28;
YD1_q_a[23]_PORT_A_data_in_reg = DFFE(YD1_q_a[23]_PORT_A_data_in, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[23]_PORT_A_address_reg = DFFE(YD1_q_a[23]_PORT_A_address, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_write_enable = !X1L3;
YD1_q_a[23]_PORT_A_write_enable_reg = DFFE(YD1_q_a[23]_PORT_A_write_enable, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_read_enable = X1L3;
YD1_q_a[23]_PORT_A_read_enable_reg = DFFE(YD1_q_a[23]_PORT_A_read_enable, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[23]_PORT_A_byte_mask, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_clock_0 = GLOBAL(A1L123);
YD1_q_a[23]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[23]_PORT_A_data_out = MEMORY(YD1_q_a[23]_PORT_A_data_in_reg, , YD1_q_a[23]_PORT_A_address_reg, , YD1_q_a[23]_PORT_A_write_enable_reg, YD1_q_a[23]_PORT_A_read_enable_reg, , , YD1_q_a[23]_PORT_A_byte_mask_reg, , YD1_q_a[23]_clock_0, , YD1_q_a[23]_clock_enable_0, , , , , );
YD1_q_a[23] = YD1_q_a[23]_PORT_A_data_out[0];


--YD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[24] at M10K_X5_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[24]_PORT_A_data_in = VB2L29;
YD1_q_a[24]_PORT_A_data_in_reg = DFFE(YD1_q_a[24]_PORT_A_data_in, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[24]_PORT_A_address_reg = DFFE(YD1_q_a[24]_PORT_A_address, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_write_enable = !X1L3;
YD1_q_a[24]_PORT_A_write_enable_reg = DFFE(YD1_q_a[24]_PORT_A_write_enable, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_read_enable = X1L3;
YD1_q_a[24]_PORT_A_read_enable_reg = DFFE(YD1_q_a[24]_PORT_A_read_enable, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[24]_PORT_A_byte_mask, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_clock_0 = GLOBAL(A1L123);
YD1_q_a[24]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[24]_PORT_A_data_out = MEMORY(YD1_q_a[24]_PORT_A_data_in_reg, , YD1_q_a[24]_PORT_A_address_reg, , YD1_q_a[24]_PORT_A_write_enable_reg, YD1_q_a[24]_PORT_A_read_enable_reg, , , YD1_q_a[24]_PORT_A_byte_mask_reg, , YD1_q_a[24]_clock_0, , YD1_q_a[24]_clock_enable_0, , , , , );
YD1_q_a[24] = YD1_q_a[24]_PORT_A_data_out[0];


--YD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[25] at M10K_X26_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[25]_PORT_A_data_in = VB2L30;
YD1_q_a[25]_PORT_A_data_in_reg = DFFE(YD1_q_a[25]_PORT_A_data_in, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[25]_PORT_A_address_reg = DFFE(YD1_q_a[25]_PORT_A_address, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_write_enable = !X1L3;
YD1_q_a[25]_PORT_A_write_enable_reg = DFFE(YD1_q_a[25]_PORT_A_write_enable, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_read_enable = X1L3;
YD1_q_a[25]_PORT_A_read_enable_reg = DFFE(YD1_q_a[25]_PORT_A_read_enable, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[25]_PORT_A_byte_mask, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_clock_0 = GLOBAL(A1L123);
YD1_q_a[25]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[25]_PORT_A_data_out = MEMORY(YD1_q_a[25]_PORT_A_data_in_reg, , YD1_q_a[25]_PORT_A_address_reg, , YD1_q_a[25]_PORT_A_write_enable_reg, YD1_q_a[25]_PORT_A_read_enable_reg, , , YD1_q_a[25]_PORT_A_byte_mask_reg, , YD1_q_a[25]_clock_0, , YD1_q_a[25]_clock_enable_0, , , , , );
YD1_q_a[25] = YD1_q_a[25]_PORT_A_data_out[0];


--YD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[26] at M10K_X5_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[26]_PORT_A_data_in = VB2L31;
YD1_q_a[26]_PORT_A_data_in_reg = DFFE(YD1_q_a[26]_PORT_A_data_in, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[26]_PORT_A_address_reg = DFFE(YD1_q_a[26]_PORT_A_address, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_write_enable = !X1L3;
YD1_q_a[26]_PORT_A_write_enable_reg = DFFE(YD1_q_a[26]_PORT_A_write_enable, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_read_enable = X1L3;
YD1_q_a[26]_PORT_A_read_enable_reg = DFFE(YD1_q_a[26]_PORT_A_read_enable, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[26]_PORT_A_byte_mask, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_clock_0 = GLOBAL(A1L123);
YD1_q_a[26]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[26]_PORT_A_data_out = MEMORY(YD1_q_a[26]_PORT_A_data_in_reg, , YD1_q_a[26]_PORT_A_address_reg, , YD1_q_a[26]_PORT_A_write_enable_reg, YD1_q_a[26]_PORT_A_read_enable_reg, , , YD1_q_a[26]_PORT_A_byte_mask_reg, , YD1_q_a[26]_clock_0, , YD1_q_a[26]_clock_enable_0, , , , , );
YD1_q_a[26] = YD1_q_a[26]_PORT_A_data_out[0];


--YD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[1] at M10K_X5_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[1]_PORT_A_data_in = VB2L32;
YD1_q_a[1]_PORT_A_data_in_reg = DFFE(YD1_q_a[1]_PORT_A_data_in, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[1]_PORT_A_address_reg = DFFE(YD1_q_a[1]_PORT_A_address, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_write_enable = !X1L3;
YD1_q_a[1]_PORT_A_write_enable_reg = DFFE(YD1_q_a[1]_PORT_A_write_enable, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_read_enable = X1L3;
YD1_q_a[1]_PORT_A_read_enable_reg = DFFE(YD1_q_a[1]_PORT_A_read_enable, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[1]_PORT_A_byte_mask, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_clock_0 = GLOBAL(A1L123);
YD1_q_a[1]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[1]_PORT_A_data_out = MEMORY(YD1_q_a[1]_PORT_A_data_in_reg, , YD1_q_a[1]_PORT_A_address_reg, , YD1_q_a[1]_PORT_A_write_enable_reg, YD1_q_a[1]_PORT_A_read_enable_reg, , , YD1_q_a[1]_PORT_A_byte_mask_reg, , YD1_q_a[1]_clock_0, , YD1_q_a[1]_clock_enable_0, , , , , );
YD1_q_a[1] = YD1_q_a[1]_PORT_A_data_out[0];


--YD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[4] at M10K_X14_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[4]_PORT_A_data_in = VB2L33;
YD1_q_a[4]_PORT_A_data_in_reg = DFFE(YD1_q_a[4]_PORT_A_data_in, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[4]_PORT_A_address_reg = DFFE(YD1_q_a[4]_PORT_A_address, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_write_enable = !X1L3;
YD1_q_a[4]_PORT_A_write_enable_reg = DFFE(YD1_q_a[4]_PORT_A_write_enable, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_read_enable = X1L3;
YD1_q_a[4]_PORT_A_read_enable_reg = DFFE(YD1_q_a[4]_PORT_A_read_enable, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[4]_PORT_A_byte_mask, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_clock_0 = GLOBAL(A1L123);
YD1_q_a[4]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[4]_PORT_A_data_out = MEMORY(YD1_q_a[4]_PORT_A_data_in_reg, , YD1_q_a[4]_PORT_A_address_reg, , YD1_q_a[4]_PORT_A_write_enable_reg, YD1_q_a[4]_PORT_A_read_enable_reg, , , YD1_q_a[4]_PORT_A_byte_mask_reg, , YD1_q_a[4]_clock_0, , YD1_q_a[4]_clock_enable_0, , , , , );
YD1_q_a[4] = YD1_q_a[4]_PORT_A_data_out[0];


--YD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[3] at M10K_X5_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[3]_PORT_A_data_in = VB2L34;
YD1_q_a[3]_PORT_A_data_in_reg = DFFE(YD1_q_a[3]_PORT_A_data_in, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[3]_PORT_A_address_reg = DFFE(YD1_q_a[3]_PORT_A_address, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_write_enable = !X1L3;
YD1_q_a[3]_PORT_A_write_enable_reg = DFFE(YD1_q_a[3]_PORT_A_write_enable, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_read_enable = X1L3;
YD1_q_a[3]_PORT_A_read_enable_reg = DFFE(YD1_q_a[3]_PORT_A_read_enable, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[3]_PORT_A_byte_mask, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_clock_0 = GLOBAL(A1L123);
YD1_q_a[3]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[3]_PORT_A_data_out = MEMORY(YD1_q_a[3]_PORT_A_data_in_reg, , YD1_q_a[3]_PORT_A_address_reg, , YD1_q_a[3]_PORT_A_write_enable_reg, YD1_q_a[3]_PORT_A_read_enable_reg, , , YD1_q_a[3]_PORT_A_byte_mask_reg, , YD1_q_a[3]_clock_0, , YD1_q_a[3]_clock_enable_0, , , , , );
YD1_q_a[3] = YD1_q_a[3]_PORT_A_data_out[0];


--YD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[2] at M10K_X14_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[2]_PORT_A_data_in = VB2L35;
YD1_q_a[2]_PORT_A_data_in_reg = DFFE(YD1_q_a[2]_PORT_A_data_in, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[2]_PORT_A_address_reg = DFFE(YD1_q_a[2]_PORT_A_address, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_write_enable = !X1L3;
YD1_q_a[2]_PORT_A_write_enable_reg = DFFE(YD1_q_a[2]_PORT_A_write_enable, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_read_enable = X1L3;
YD1_q_a[2]_PORT_A_read_enable_reg = DFFE(YD1_q_a[2]_PORT_A_read_enable, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[2]_PORT_A_byte_mask, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_clock_0 = GLOBAL(A1L123);
YD1_q_a[2]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[2]_PORT_A_data_out = MEMORY(YD1_q_a[2]_PORT_A_data_in_reg, , YD1_q_a[2]_PORT_A_address_reg, , YD1_q_a[2]_PORT_A_write_enable_reg, YD1_q_a[2]_PORT_A_read_enable_reg, , , YD1_q_a[2]_PORT_A_byte_mask_reg, , YD1_q_a[2]_clock_0, , YD1_q_a[2]_clock_enable_0, , , , , );
YD1_q_a[2] = YD1_q_a[2]_PORT_A_data_out[0];


--SC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X21_Y7_N7
--register power-up is low

SC1_F_pc[8] = DFFEAS(SC1L684, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--LD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at LABCELL_X2_Y5_N24
LD1L2_adder_eqn = ( LD1_MonAReg[10] ) + ( VCC ) + ( LD1L20 );
LD1L2 = SUM(LD1L2_adder_eqn);


--YD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[11] at M10K_X5_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[11]_PORT_A_data_in = VB2L36;
YD1_q_a[11]_PORT_A_data_in_reg = DFFE(YD1_q_a[11]_PORT_A_data_in, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[11]_PORT_A_address_reg = DFFE(YD1_q_a[11]_PORT_A_address, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_write_enable = !X1L3;
YD1_q_a[11]_PORT_A_write_enable_reg = DFFE(YD1_q_a[11]_PORT_A_write_enable, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_read_enable = X1L3;
YD1_q_a[11]_PORT_A_read_enable_reg = DFFE(YD1_q_a[11]_PORT_A_read_enable, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[11]_PORT_A_byte_mask, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_clock_0 = GLOBAL(A1L123);
YD1_q_a[11]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[11]_PORT_A_data_out = MEMORY(YD1_q_a[11]_PORT_A_data_in_reg, , YD1_q_a[11]_PORT_A_address_reg, , YD1_q_a[11]_PORT_A_write_enable_reg, YD1_q_a[11]_PORT_A_read_enable_reg, , , YD1_q_a[11]_PORT_A_byte_mask_reg, , YD1_q_a[11]_clock_0, , YD1_q_a[11]_clock_enable_0, , , , , );
YD1_q_a[11] = YD1_q_a[11]_PORT_A_data_out[0];


--YD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[12] at M10K_X26_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[12]_PORT_A_data_in = VB2L37;
YD1_q_a[12]_PORT_A_data_in_reg = DFFE(YD1_q_a[12]_PORT_A_data_in, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[12]_PORT_A_address_reg = DFFE(YD1_q_a[12]_PORT_A_address, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_write_enable = !X1L3;
YD1_q_a[12]_PORT_A_write_enable_reg = DFFE(YD1_q_a[12]_PORT_A_write_enable, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_read_enable = X1L3;
YD1_q_a[12]_PORT_A_read_enable_reg = DFFE(YD1_q_a[12]_PORT_A_read_enable, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[12]_PORT_A_byte_mask, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_clock_0 = GLOBAL(A1L123);
YD1_q_a[12]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[12]_PORT_A_data_out = MEMORY(YD1_q_a[12]_PORT_A_data_in_reg, , YD1_q_a[12]_PORT_A_address_reg, , YD1_q_a[12]_PORT_A_write_enable_reg, YD1_q_a[12]_PORT_A_read_enable_reg, , , YD1_q_a[12]_PORT_A_byte_mask_reg, , YD1_q_a[12]_clock_0, , YD1_q_a[12]_clock_enable_0, , , , , );
YD1_q_a[12] = YD1_q_a[12]_PORT_A_data_out[0];


--YD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[13] at M10K_X5_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[13]_PORT_A_data_in = VB2L38;
YD1_q_a[13]_PORT_A_data_in_reg = DFFE(YD1_q_a[13]_PORT_A_data_in, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[13]_PORT_A_address_reg = DFFE(YD1_q_a[13]_PORT_A_address, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_write_enable = !X1L3;
YD1_q_a[13]_PORT_A_write_enable_reg = DFFE(YD1_q_a[13]_PORT_A_write_enable, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_read_enable = X1L3;
YD1_q_a[13]_PORT_A_read_enable_reg = DFFE(YD1_q_a[13]_PORT_A_read_enable, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[13]_PORT_A_byte_mask, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_clock_0 = GLOBAL(A1L123);
YD1_q_a[13]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[13]_PORT_A_data_out = MEMORY(YD1_q_a[13]_PORT_A_data_in_reg, , YD1_q_a[13]_PORT_A_address_reg, , YD1_q_a[13]_PORT_A_write_enable_reg, YD1_q_a[13]_PORT_A_read_enable_reg, , , YD1_q_a[13]_PORT_A_byte_mask_reg, , YD1_q_a[13]_clock_0, , YD1_q_a[13]_clock_enable_0, , , , , );
YD1_q_a[13] = YD1_q_a[13]_PORT_A_data_out[0];


--YD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[14] at M10K_X26_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[14]_PORT_A_data_in = VB2L39;
YD1_q_a[14]_PORT_A_data_in_reg = DFFE(YD1_q_a[14]_PORT_A_data_in, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[14]_PORT_A_address_reg = DFFE(YD1_q_a[14]_PORT_A_address, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_write_enable = !X1L3;
YD1_q_a[14]_PORT_A_write_enable_reg = DFFE(YD1_q_a[14]_PORT_A_write_enable, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_read_enable = X1L3;
YD1_q_a[14]_PORT_A_read_enable_reg = DFFE(YD1_q_a[14]_PORT_A_read_enable, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[14]_PORT_A_byte_mask, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_clock_0 = GLOBAL(A1L123);
YD1_q_a[14]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[14]_PORT_A_data_out = MEMORY(YD1_q_a[14]_PORT_A_data_in_reg, , YD1_q_a[14]_PORT_A_address_reg, , YD1_q_a[14]_PORT_A_write_enable_reg, YD1_q_a[14]_PORT_A_read_enable_reg, , , YD1_q_a[14]_PORT_A_byte_mask_reg, , YD1_q_a[14]_clock_0, , YD1_q_a[14]_clock_enable_0, , , , , );
YD1_q_a[14] = YD1_q_a[14]_PORT_A_data_out[0];


--YD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[15] at M10K_X14_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[15]_PORT_A_data_in = VB2L40;
YD1_q_a[15]_PORT_A_data_in_reg = DFFE(YD1_q_a[15]_PORT_A_data_in, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[15]_PORT_A_address_reg = DFFE(YD1_q_a[15]_PORT_A_address, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_write_enable = !X1L3;
YD1_q_a[15]_PORT_A_write_enable_reg = DFFE(YD1_q_a[15]_PORT_A_write_enable, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_read_enable = X1L3;
YD1_q_a[15]_PORT_A_read_enable_reg = DFFE(YD1_q_a[15]_PORT_A_read_enable, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[15]_PORT_A_byte_mask, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_clock_0 = GLOBAL(A1L123);
YD1_q_a[15]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[15]_PORT_A_data_out = MEMORY(YD1_q_a[15]_PORT_A_data_in_reg, , YD1_q_a[15]_PORT_A_address_reg, , YD1_q_a[15]_PORT_A_write_enable_reg, YD1_q_a[15]_PORT_A_read_enable_reg, , , YD1_q_a[15]_PORT_A_byte_mask_reg, , YD1_q_a[15]_clock_0, , YD1_q_a[15]_clock_enable_0, , , , , );
YD1_q_a[15] = YD1_q_a[15]_PORT_A_data_out[0];


--YD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[16] at M10K_X26_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[16]_PORT_A_data_in = VB2L41;
YD1_q_a[16]_PORT_A_data_in_reg = DFFE(YD1_q_a[16]_PORT_A_data_in, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[16]_PORT_A_address_reg = DFFE(YD1_q_a[16]_PORT_A_address, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_write_enable = !X1L3;
YD1_q_a[16]_PORT_A_write_enable_reg = DFFE(YD1_q_a[16]_PORT_A_write_enable, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_read_enable = X1L3;
YD1_q_a[16]_PORT_A_read_enable_reg = DFFE(YD1_q_a[16]_PORT_A_read_enable, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[16]_PORT_A_byte_mask, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_clock_0 = GLOBAL(A1L123);
YD1_q_a[16]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[16]_PORT_A_data_out = MEMORY(YD1_q_a[16]_PORT_A_data_in_reg, , YD1_q_a[16]_PORT_A_address_reg, , YD1_q_a[16]_PORT_A_write_enable_reg, YD1_q_a[16]_PORT_A_read_enable_reg, , , YD1_q_a[16]_PORT_A_byte_mask_reg, , YD1_q_a[16]_clock_0, , YD1_q_a[16]_clock_enable_0, , , , , );
YD1_q_a[16] = YD1_q_a[16]_PORT_A_data_out[0];


--YD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[5] at M10K_X5_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[5]_PORT_A_data_in = VB2L42;
YD1_q_a[5]_PORT_A_data_in_reg = DFFE(YD1_q_a[5]_PORT_A_data_in, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[5]_PORT_A_address_reg = DFFE(YD1_q_a[5]_PORT_A_address, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_write_enable = !X1L3;
YD1_q_a[5]_PORT_A_write_enable_reg = DFFE(YD1_q_a[5]_PORT_A_write_enable, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_read_enable = X1L3;
YD1_q_a[5]_PORT_A_read_enable_reg = DFFE(YD1_q_a[5]_PORT_A_read_enable, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[5]_PORT_A_byte_mask, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_clock_0 = GLOBAL(A1L123);
YD1_q_a[5]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[5]_PORT_A_data_out = MEMORY(YD1_q_a[5]_PORT_A_data_in_reg, , YD1_q_a[5]_PORT_A_address_reg, , YD1_q_a[5]_PORT_A_write_enable_reg, YD1_q_a[5]_PORT_A_read_enable_reg, , , YD1_q_a[5]_PORT_A_byte_mask_reg, , YD1_q_a[5]_clock_0, , YD1_q_a[5]_clock_enable_0, , , , , );
YD1_q_a[5] = YD1_q_a[5]_PORT_A_data_out[0];


--YD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[9] at M10K_X5_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[9]_PORT_A_data_in = VB2L43;
YD1_q_a[9]_PORT_A_data_in_reg = DFFE(YD1_q_a[9]_PORT_A_data_in, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[9]_PORT_A_address_reg = DFFE(YD1_q_a[9]_PORT_A_address, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_write_enable = !X1L3;
YD1_q_a[9]_PORT_A_write_enable_reg = DFFE(YD1_q_a[9]_PORT_A_write_enable, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_read_enable = X1L3;
YD1_q_a[9]_PORT_A_read_enable_reg = DFFE(YD1_q_a[9]_PORT_A_read_enable, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[9]_PORT_A_byte_mask, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_clock_0 = GLOBAL(A1L123);
YD1_q_a[9]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[9]_PORT_A_data_out = MEMORY(YD1_q_a[9]_PORT_A_data_in_reg, , YD1_q_a[9]_PORT_A_address_reg, , YD1_q_a[9]_PORT_A_write_enable_reg, YD1_q_a[9]_PORT_A_read_enable_reg, , , YD1_q_a[9]_PORT_A_byte_mask_reg, , YD1_q_a[9]_clock_0, , YD1_q_a[9]_clock_enable_0, , , , , );
YD1_q_a[9] = YD1_q_a[9]_PORT_A_data_out[0];


--SC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X19_Y8_N49
--register power-up is low

SC1_F_pc[3] = DFFEAS(SC1L691, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid, VCC,  ,  , SC1_R_ctrl_exception);


--SC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X11_Y6_N43
--register power-up is low

SC1_D_iw[27] = DFFEAS(SC1L656, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X11_Y6_N10
--register power-up is low

SC1_D_iw[28] = DFFEAS(SC1L657, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X10_Y5_N25
--register power-up is low

SC1_D_iw[29] = DFFEAS(SC1L658, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X11_Y6_N20
--register power-up is low

SC1_D_iw[30] = DFFEAS(SC1L659, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--SC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X8_Y7_N46
--register power-up is low

SC1_D_iw[31] = DFFEAS(SC1L660, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  , SC1L1067,  );


--YD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[10] at M10K_X14_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[10]_PORT_A_data_in = VB2L44;
YD1_q_a[10]_PORT_A_data_in_reg = DFFE(YD1_q_a[10]_PORT_A_data_in, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[10]_PORT_A_address_reg = DFFE(YD1_q_a[10]_PORT_A_address, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_write_enable = !X1L3;
YD1_q_a[10]_PORT_A_write_enable_reg = DFFE(YD1_q_a[10]_PORT_A_write_enable, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_read_enable = X1L3;
YD1_q_a[10]_PORT_A_read_enable_reg = DFFE(YD1_q_a[10]_PORT_A_read_enable, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[10]_PORT_A_byte_mask, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_clock_0 = GLOBAL(A1L123);
YD1_q_a[10]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[10]_PORT_A_data_out = MEMORY(YD1_q_a[10]_PORT_A_data_in_reg, , YD1_q_a[10]_PORT_A_address_reg, , YD1_q_a[10]_PORT_A_write_enable_reg, YD1_q_a[10]_PORT_A_read_enable_reg, , , YD1_q_a[10]_PORT_A_byte_mask_reg, , YD1_q_a[10]_clock_0, , YD1_q_a[10]_clock_enable_0, , , , , );
YD1_q_a[10] = YD1_q_a[10]_PORT_A_data_out[0];


--YD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[8] at M10K_X26_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[8]_PORT_A_data_in = VB2L45;
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = !X1L3;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = X1L3;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = VB2_src_data[33];
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L123);
YD1_q_a[8]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[8] = YD1_q_a[8]_PORT_A_data_out[0];


--SC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X21_Y7_N10
--register power-up is low

SC1_F_pc[2] = DFFEAS(SC1L679, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--YD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[18] at M10K_X26_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[18]_PORT_A_data_in = VB2L46;
YD1_q_a[18]_PORT_A_data_in_reg = DFFE(YD1_q_a[18]_PORT_A_data_in, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[18]_PORT_A_address_reg = DFFE(YD1_q_a[18]_PORT_A_address, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_write_enable = !X1L3;
YD1_q_a[18]_PORT_A_write_enable_reg = DFFE(YD1_q_a[18]_PORT_A_write_enable, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_read_enable = X1L3;
YD1_q_a[18]_PORT_A_read_enable_reg = DFFE(YD1_q_a[18]_PORT_A_read_enable, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[18]_PORT_A_byte_mask, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_clock_0 = GLOBAL(A1L123);
YD1_q_a[18]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[18]_PORT_A_data_out = MEMORY(YD1_q_a[18]_PORT_A_data_in_reg, , YD1_q_a[18]_PORT_A_address_reg, , YD1_q_a[18]_PORT_A_write_enable_reg, YD1_q_a[18]_PORT_A_read_enable_reg, , , YD1_q_a[18]_PORT_A_byte_mask_reg, , YD1_q_a[18]_clock_0, , YD1_q_a[18]_clock_enable_0, , , , , );
YD1_q_a[18] = YD1_q_a[18]_PORT_A_data_out[0];


--SC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X21_Y7_N38
--register power-up is low

SC1_F_pc[4] = DFFEAS(SC1L680, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X9_Y6_N40
--register power-up is low

SC1_av_ld_byte0_data[7] = DFFEAS(GC1_src_data[7], GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L893, SC1_av_ld_byte1_data[7],  ,  , SC1L999);


--SC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X21_Y7_N40
--register power-up is low

SC1_F_pc[5] = DFFEAS(SC1L681, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X21_Y7_N43
--register power-up is low

SC1_F_pc[6] = DFFEAS(SC1L682, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X21_Y7_N46
--register power-up is low

SC1_F_pc[7] = DFFEAS(SC1L683, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--YD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[17] at M10K_X14_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[17]_PORT_A_data_in = VB2L47;
YD1_q_a[17]_PORT_A_data_in_reg = DFFE(YD1_q_a[17]_PORT_A_data_in, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[17]_PORT_A_address_reg = DFFE(YD1_q_a[17]_PORT_A_address, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_write_enable = !X1L3;
YD1_q_a[17]_PORT_A_write_enable_reg = DFFE(YD1_q_a[17]_PORT_A_write_enable, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_read_enable = X1L3;
YD1_q_a[17]_PORT_A_read_enable_reg = DFFE(YD1_q_a[17]_PORT_A_read_enable, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[17]_PORT_A_byte_mask, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_clock_0 = GLOBAL(A1L123);
YD1_q_a[17]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[17]_PORT_A_data_out = MEMORY(YD1_q_a[17]_PORT_A_data_in_reg, , YD1_q_a[17]_PORT_A_address_reg, , YD1_q_a[17]_PORT_A_write_enable_reg, YD1_q_a[17]_PORT_A_read_enable_reg, , , YD1_q_a[17]_PORT_A_byte_mask_reg, , YD1_q_a[17]_clock_0, , YD1_q_a[17]_clock_enable_0, , , , , );
YD1_q_a[17] = YD1_q_a[17]_PORT_A_data_out[0];


--YD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[20] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[20]_PORT_A_data_in = VB2L48;
YD1_q_a[20]_PORT_A_data_in_reg = DFFE(YD1_q_a[20]_PORT_A_data_in, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[20]_PORT_A_address_reg = DFFE(YD1_q_a[20]_PORT_A_address, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_write_enable = !X1L3;
YD1_q_a[20]_PORT_A_write_enable_reg = DFFE(YD1_q_a[20]_PORT_A_write_enable, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_read_enable = X1L3;
YD1_q_a[20]_PORT_A_read_enable_reg = DFFE(YD1_q_a[20]_PORT_A_read_enable, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[20]_PORT_A_byte_mask, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_clock_0 = GLOBAL(A1L123);
YD1_q_a[20]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[20]_PORT_A_data_out = MEMORY(YD1_q_a[20]_PORT_A_data_in_reg, , YD1_q_a[20]_PORT_A_address_reg, , YD1_q_a[20]_PORT_A_write_enable_reg, YD1_q_a[20]_PORT_A_read_enable_reg, , , YD1_q_a[20]_PORT_A_byte_mask_reg, , YD1_q_a[20]_clock_0, , YD1_q_a[20]_clock_enable_0, , , , , );
YD1_q_a[20] = YD1_q_a[20]_PORT_A_data_out[0];


--YD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[19] at M10K_X26_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[19]_PORT_A_data_in = VB2L49;
YD1_q_a[19]_PORT_A_data_in_reg = DFFE(YD1_q_a[19]_PORT_A_data_in, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[19]_PORT_A_address_reg = DFFE(YD1_q_a[19]_PORT_A_address, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_write_enable = !X1L3;
YD1_q_a[19]_PORT_A_write_enable_reg = DFFE(YD1_q_a[19]_PORT_A_write_enable, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_read_enable = X1L3;
YD1_q_a[19]_PORT_A_read_enable_reg = DFFE(YD1_q_a[19]_PORT_A_read_enable, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[19]_PORT_A_byte_mask, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_clock_0 = GLOBAL(A1L123);
YD1_q_a[19]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[19]_PORT_A_data_out = MEMORY(YD1_q_a[19]_PORT_A_data_in_reg, , YD1_q_a[19]_PORT_A_address_reg, , YD1_q_a[19]_PORT_A_write_enable_reg, YD1_q_a[19]_PORT_A_read_enable_reg, , , YD1_q_a[19]_PORT_A_byte_mask_reg, , YD1_q_a[19]_clock_0, , YD1_q_a[19]_clock_enable_0, , , , , );
YD1_q_a[19] = YD1_q_a[19]_PORT_A_data_out[0];


--SC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X15_Y6_N22
--register power-up is low

SC1_E_shift_rot_result[18] = DFFEAS(SC1L464, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1L501Q,  ,  , SC1_E_new_inst);


--YD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[6] at M10K_X5_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[6]_PORT_A_data_in = VB2L50;
YD1_q_a[6]_PORT_A_data_in_reg = DFFE(YD1_q_a[6]_PORT_A_data_in, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[6]_PORT_A_address_reg = DFFE(YD1_q_a[6]_PORT_A_address, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_write_enable = !X1L3;
YD1_q_a[6]_PORT_A_write_enable_reg = DFFE(YD1_q_a[6]_PORT_A_write_enable, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_read_enable = X1L3;
YD1_q_a[6]_PORT_A_read_enable_reg = DFFE(YD1_q_a[6]_PORT_A_read_enable, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[6]_PORT_A_byte_mask, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_clock_0 = GLOBAL(A1L123);
YD1_q_a[6]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[6]_PORT_A_data_out = MEMORY(YD1_q_a[6]_PORT_A_data_in_reg, , YD1_q_a[6]_PORT_A_address_reg, , YD1_q_a[6]_PORT_A_write_enable_reg, YD1_q_a[6]_PORT_A_read_enable_reg, , , YD1_q_a[6]_PORT_A_byte_mask_reg, , YD1_q_a[6]_clock_0, , YD1_q_a[6]_clock_enable_0, , , , , );
YD1_q_a[6] = YD1_q_a[6]_PORT_A_data_out[0];


--YD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[21] at M10K_X26_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[21]_PORT_A_data_in = VB2L51;
YD1_q_a[21]_PORT_A_data_in_reg = DFFE(YD1_q_a[21]_PORT_A_data_in, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[21]_PORT_A_address_reg = DFFE(YD1_q_a[21]_PORT_A_address, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_write_enable = !X1L3;
YD1_q_a[21]_PORT_A_write_enable_reg = DFFE(YD1_q_a[21]_PORT_A_write_enable, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_read_enable = X1L3;
YD1_q_a[21]_PORT_A_read_enable_reg = DFFE(YD1_q_a[21]_PORT_A_read_enable, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_byte_mask = VB2_src_data[34];
YD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[21]_PORT_A_byte_mask, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_clock_0 = GLOBAL(A1L123);
YD1_q_a[21]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[21]_PORT_A_data_out = MEMORY(YD1_q_a[21]_PORT_A_data_in_reg, , YD1_q_a[21]_PORT_A_address_reg, , YD1_q_a[21]_PORT_A_write_enable_reg, YD1_q_a[21]_PORT_A_read_enable_reg, , , YD1_q_a[21]_PORT_A_byte_mask_reg, , YD1_q_a[21]_clock_0, , YD1_q_a[21]_clock_enable_0, , , , , );
YD1_q_a[21] = YD1_q_a[21]_PORT_A_data_out[0];


--SC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X21_Y7_N25
--register power-up is low

SC1_F_pc[0] = DFFEAS(SC1L677, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--SC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X21_Y7_N55
--register power-up is low

SC1_F_pc[1] = DFFEAS(SC1L678, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid,  ,  , SC1_R_ctrl_exception,  );


--YD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[7] at M10K_X14_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[7]_PORT_A_data_in = VB2L52;
YD1_q_a[7]_PORT_A_data_in_reg = DFFE(YD1_q_a[7]_PORT_A_data_in, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[7]_PORT_A_address_reg = DFFE(YD1_q_a[7]_PORT_A_address, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_write_enable = !X1L3;
YD1_q_a[7]_PORT_A_write_enable_reg = DFFE(YD1_q_a[7]_PORT_A_write_enable, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_read_enable = X1L3;
YD1_q_a[7]_PORT_A_read_enable_reg = DFFE(YD1_q_a[7]_PORT_A_read_enable, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_byte_mask = VB2_src_data[32];
YD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[7]_PORT_A_byte_mask, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_clock_0 = GLOBAL(A1L123);
YD1_q_a[7]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[7]_PORT_A_data_out = MEMORY(YD1_q_a[7]_PORT_A_data_in_reg, , YD1_q_a[7]_PORT_A_address_reg, , YD1_q_a[7]_PORT_A_write_enable_reg, YD1_q_a[7]_PORT_A_read_enable_reg, , , YD1_q_a[7]_PORT_A_byte_mask_reg, , YD1_q_a[7]_clock_0, , YD1_q_a[7]_clock_enable_0, , , , , );
YD1_q_a[7] = YD1_q_a[7]_PORT_A_data_out[0];


--YB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X15_Y5_N5
--register power-up is low

YB1_av_readdata_pre[1] = DFFEAS(YB1L5, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , NB2_q_b[1],  ,  , U1_read_0);


--YB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X11_Y5_N20
--register power-up is low

YB1_av_readdata_pre[2] = DFFEAS(YB1L7, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , NB2_q_b[2],  ,  , U1_read_0);


--YB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X12_Y4_N29
--register power-up is low

YB1_av_readdata_pre[3] = DFFEAS(YB1L9, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , NB2_q_b[3],  ,  , U1_read_0);


--YB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X12_Y4_N32
--register power-up is low

YB1_av_readdata_pre[4] = DFFEAS(YB1L11, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , NB2_q_b[4],  ,  , U1_read_0);


--YB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X12_Y4_N53
--register power-up is low

YB1_av_readdata_pre[5] = DFFEAS(YB1L13, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , NB2_q_b[5],  ,  , U1_read_0);


--YB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X11_Y5_N41
--register power-up is low

YB1_av_readdata_pre[6] = DFFEAS(YB1L15, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , NB2_q_b[6],  ,  , U1_read_0);


--DB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X6_Y2_N16
--register power-up is low

DB1_count[7] = AMPP_FUNCTION(A1L105, DB1_count[6], !N1_clr_reg, !Q1_state[4], GND, DB1L64);


--PD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X3_Y4_N11
--register power-up is low

PD1_sr[4] = DFFEAS(PD1L63, A1L105,  ,  , PD1L26,  ,  , PD1L25,  );


--BD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X4_Y4_N13
--register power-up is low

BD1_break_readreg[2] = DFFEAS(BD1L5, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X6_Y4_N28
--register power-up is low

LD1_MonDReg[2] = DFFEAS(LD1L56, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[2],  , LD1L97, !ND1_take_action_ocimem_b);


--LD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X2_Y5_N10
--register power-up is low

LD1_MonAReg[5] = DFFEAS(LD1L23, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[29],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X2_Y5_N14
--register power-up is low

LD1_MonAReg[6] = DFFEAS(LD1L27, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[30],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X2_Y5_N16
--register power-up is low

LD1_MonAReg[7] = DFFEAS(LD1L31, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[31],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X2_Y5_N19
--register power-up is low

LD1_MonAReg[8] = DFFEAS(LD1L35, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[32],  ,  , ND1_take_action_ocimem_a);


--LD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X2_Y5_N22
--register power-up is low

LD1_MonAReg[9] = DFFEAS(LD1L19, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[33],  ,  , ND1_take_action_ocimem_a);


--LD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at LABCELL_X2_Y5_N0
LD1L7_adder_eqn = ( LD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
LD1L7 = SUM(LD1L7_adder_eqn);

--LD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at LABCELL_X2_Y5_N0
LD1L8_adder_eqn = ( LD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
LD1L8 = CARRY(LD1L8_adder_eqn);


--LD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at LABCELL_X2_Y5_N6
LD1L11_adder_eqn = ( LD1_MonAReg[4] ) + ( GND ) + ( LD1L16 );
LD1L11 = SUM(LD1L11_adder_eqn);

--LD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at LABCELL_X2_Y5_N6
LD1L12_adder_eqn = ( LD1_MonAReg[4] ) + ( GND ) + ( LD1L16 );
LD1L12 = CARRY(LD1L12_adder_eqn);


--LD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at LABCELL_X2_Y5_N3
LD1L15_adder_eqn = ( LD1_MonAReg[3] ) + ( GND ) + ( LD1L8 );
LD1L15 = SUM(LD1L15_adder_eqn);

--LD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at LABCELL_X2_Y5_N3
LD1L16_adder_eqn = ( LD1_MonAReg[3] ) + ( GND ) + ( LD1L8 );
LD1L16 = CARRY(LD1L16_adder_eqn);


--cntr[21] is cntr[21] at FF_X36_Y2_N35
--register power-up is low

cntr[21] = DFFEAS(A1L14, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L18 is Add0~17 at LABCELL_X36_Y2_N30
A1L18_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L18 = SUM(A1L18_adder_eqn);

--A1L19 is Add0~18 at LABCELL_X36_Y2_N30
A1L19_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L19 = CARRY(A1L19_adder_eqn);


--VC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X8_Y5_N49
--register power-up is low

VC1_readdata[0] = DFFEAS(AD1L8, GLOBAL(A1L123),  ,  ,  , XD1_q_a[0],  ,  , !VC1_address[8]);


--NB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X14_Y2_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[0] = NB2_q_b[0]_PORT_B_data_out[0];

--NB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X14_Y2_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[7] = NB2_q_b[0]_PORT_B_data_out[7];

--NB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X14_Y2_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[6] = NB2_q_b[0]_PORT_B_data_out[6];

--NB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X14_Y2_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[5] = NB2_q_b[0]_PORT_B_data_out[5];

--NB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X14_Y2_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[4] = NB2_q_b[0]_PORT_B_data_out[4];

--NB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X14_Y2_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[3] = NB2_q_b[0]_PORT_B_data_out[3];

--NB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X14_Y2_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[2] = NB2_q_b[0]_PORT_B_data_out[2];

--NB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X14_Y2_N0
NB2_q_b[0]_PORT_A_data_in = BUS(DB1_wdata[0], DB1_wdata[1], DB1_wdata[2], DB1_wdata[3], DB1_wdata[4], DB1_wdata[5], DB1_wdata[6], DB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = GLOBAL(A1L123);
NB2_q_b[0]_clock_1 = GLOBAL(A1L123);
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L72;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[1] = NB2_q_b[0]_PORT_B_data_out[1];


--SC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73 at LABCELL_X17_Y6_N36
SC1L134_adder_eqn = ( !SC1_E_invert_arith_src_msb $ (!SC1_E_src1[31]) ) + ( !SC1_E_alu_sub $ (!SC1_E_invert_arith_src_msb $ (SC1_E_src2[31])) ) + ( SC1L143 );
SC1L134 = SUM(SC1L134_adder_eqn);

--SC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at LABCELL_X17_Y6_N36
SC1L135_adder_eqn = ( !SC1_E_invert_arith_src_msb $ (!SC1_E_src1[31]) ) + ( !SC1_E_alu_sub $ (!SC1_E_invert_arith_src_msb $ (SC1_E_src2[31])) ) + ( SC1L143 );
SC1L135 = CARRY(SC1L135_adder_eqn);


--YC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X14_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[0] = YC1_q_b[0]_PORT_B_data_out[0];

--YC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[31] = YC1_q_b[0]_PORT_B_data_out[31];

--YC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[30] = YC1_q_b[0]_PORT_B_data_out[30];

--YC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[29] = YC1_q_b[0]_PORT_B_data_out[29];

--YC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[28] = YC1_q_b[0]_PORT_B_data_out[28];

--YC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[27] = YC1_q_b[0]_PORT_B_data_out[27];

--YC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[26] = YC1_q_b[0]_PORT_B_data_out[26];

--YC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[25] = YC1_q_b[0]_PORT_B_data_out[25];

--YC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[24] = YC1_q_b[0]_PORT_B_data_out[24];

--YC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[23] = YC1_q_b[0]_PORT_B_data_out[23];

--YC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[22] = YC1_q_b[0]_PORT_B_data_out[22];

--YC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[21] = YC1_q_b[0]_PORT_B_data_out[21];

--YC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[20] = YC1_q_b[0]_PORT_B_data_out[20];

--YC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[19] = YC1_q_b[0]_PORT_B_data_out[19];

--YC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[18] = YC1_q_b[0]_PORT_B_data_out[18];

--YC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[17] = YC1_q_b[0]_PORT_B_data_out[17];

--YC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[16] = YC1_q_b[0]_PORT_B_data_out[16];

--YC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[15] = YC1_q_b[0]_PORT_B_data_out[15];

--YC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[14] = YC1_q_b[0]_PORT_B_data_out[14];

--YC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[13] = YC1_q_b[0]_PORT_B_data_out[13];

--YC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[12] = YC1_q_b[0]_PORT_B_data_out[12];

--YC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[11] = YC1_q_b[0]_PORT_B_data_out[11];

--YC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[10] = YC1_q_b[0]_PORT_B_data_out[10];

--YC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[9] = YC1_q_b[0]_PORT_B_data_out[9];

--YC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[8] = YC1_q_b[0]_PORT_B_data_out[8];

--YC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[7] = YC1_q_b[0]_PORT_B_data_out[7];

--YC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[6] = YC1_q_b[0]_PORT_B_data_out[6];

--YC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[5] = YC1_q_b[0]_PORT_B_data_out[5];

--YC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[4] = YC1_q_b[0]_PORT_B_data_out[4];

--YC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[3] = YC1_q_b[0]_PORT_B_data_out[3];

--YC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[2] = YC1_q_b[0]_PORT_B_data_out[2];

--YC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X14_Y7_N0
YC1_q_b[0]_PORT_A_data_in = BUS(SC1L832, SC1L836, SC1L837, SC1L838, SC1L839, SC1L840, SC1L841, SC1L842, SC1L843, SC1L844, SC1L845, SC1L846, SC1L847, SC1L848, SC1L849, SC1L850, SC1L851, SC1L852, SC1L853, SC1L854, SC1L855, SC1L856, SC1L857, SC1L858, SC1L859, SC1L860, SC1L861, SC1L862, SC1L863, SC1L864, SC1L865, SC1L866, , , , , , , , );
YC1_q_b[0]_PORT_A_data_in_reg = DFFE(YC1_q_b[0]_PORT_A_data_in, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_A_address = BUS(SC1_R_dst_regnum[0], SC1_R_dst_regnum[1], SC1_R_dst_regnum[2], SC1_R_dst_regnum[3], SC1_R_dst_regnum[4]);
YC1_q_b[0]_PORT_A_address_reg = DFFE(YC1_q_b[0]_PORT_A_address, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_address = BUS(SC1_D_iw[27], SC1_D_iw[28], SC1_D_iw[29], SC1_D_iw[30], SC1_D_iw[31]);
YC1_q_b[0]_PORT_B_address_reg = DFFE(YC1_q_b[0]_PORT_B_address, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_PORT_A_write_enable = SC1_W_rf_wren;
YC1_q_b[0]_PORT_A_write_enable_reg = DFFE(YC1_q_b[0]_PORT_A_write_enable, YC1_q_b[0]_clock_0, , , );
YC1_q_b[0]_PORT_B_read_enable = VCC;
YC1_q_b[0]_PORT_B_read_enable_reg = DFFE(YC1_q_b[0]_PORT_B_read_enable, YC1_q_b[0]_clock_1, , , );
YC1_q_b[0]_clock_0 = GLOBAL(A1L123);
YC1_q_b[0]_clock_1 = GLOBAL(A1L123);
YC1_q_b[0]_clock_enable_0 = SC1_W_rf_wren;
YC1_q_b[0]_PORT_B_data_out = MEMORY(YC1_q_b[0]_PORT_A_data_in_reg, , YC1_q_b[0]_PORT_A_address_reg, YC1_q_b[0]_PORT_B_address_reg, YC1_q_b[0]_PORT_A_write_enable_reg, , , YC1_q_b[0]_PORT_B_read_enable_reg, , , YC1_q_b[0]_clock_0, YC1_q_b[0]_clock_1, YC1_q_b[0]_clock_enable_0, , , , , );
YC1_q_b[1] = YC1_q_b[0]_PORT_B_data_out[1];


--SC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X15_Y6_N41
--register power-up is low

SC1_E_shift_rot_result[31] = DFFEAS(SC1L477, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[31],  ,  , SC1_E_new_inst);


--SC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at LABCELL_X17_Y7_N0
SC1L139_adder_eqn = ( SC1_E_alu_sub ) + ( VCC ) + ( !VCC );
SC1L139 = CARRY(SC1L139_adder_eqn);


--VC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X8_Y4_N52
--register power-up is low

VC1_readdata[22] = DFFEAS(VC1L60, GLOBAL(A1L123),  ,  ,  , XD1_q_a[22],  ,  , !VC1_address[8]);


--SC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X17_Y8_N13
--register power-up is low

SC1_d_writedata[22] = DFFEAS(SC1L1050, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[22],  ,  , SC1L563);


--VC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X8_Y4_N55
--register power-up is low

VC1_readdata[23] = DFFEAS(VC1L62, GLOBAL(A1L123),  ,  ,  , XD1_q_a[23],  ,  , !VC1_address[8]);


--SC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X17_Y8_N47
--register power-up is low

SC1_d_writedata[23] = DFFEAS(SC1L1052, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[23],  ,  , SC1L563);


--VC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X8_Y4_N59
--register power-up is low

VC1_readdata[24] = DFFEAS(VC1L64, GLOBAL(A1L123),  ,  ,  , XD1_q_a[24],  ,  , !VC1_address[8]);


--VC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X6_Y5_N26
--register power-up is low

VC1_readdata[25] = DFFEAS(VC1L66, GLOBAL(A1L123),  ,  ,  , XD1_q_a[25],  ,  , !VC1_address[8]);


--VC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X8_Y4_N40
--register power-up is low

VC1_readdata[26] = DFFEAS(VC1L68, GLOBAL(A1L123),  ,  ,  , XD1_q_a[26],  ,  , !VC1_address[8]);


--VC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X8_Y5_N56
--register power-up is low

VC1_readdata[1] = DFFEAS(VC1L79, GLOBAL(A1L123),  ,  ,  , XD1_q_a[1],  ,  , !VC1_address[8]);


--VC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X8_Y4_N46
--register power-up is low

VC1_readdata[4] = DFFEAS(VC1L24, GLOBAL(A1L123),  ,  ,  , XD1_q_a[4],  ,  , !VC1_address[8]);


--VC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X8_Y5_N58
--register power-up is low

VC1_readdata[3] = DFFEAS(VC1L80, GLOBAL(A1L123),  ,  ,  , XD1_q_a[3],  ,  , !VC1_address[8]);


--VC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X8_Y5_N13
--register power-up is low

VC1_readdata[2] = DFFEAS(VC1L81, GLOBAL(A1L123),  ,  ,  , XD1_q_a[2],  ,  , !VC1_address[8]);


--PD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X1_Y4_N41
--register power-up is low

PD1_sr[17] = DFFEAS(PD1L68, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--LD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X2_Y5_N56
--register power-up is low

LD1_MonAReg[10] = DFFEAS(LD1L3, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[17],  ,  , ND1_take_action_ocimem_a);


--LD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at LABCELL_X2_Y5_N21
LD1L19_adder_eqn = ( LD1_MonAReg[9] ) + ( GND ) + ( LD1L36 );
LD1L19 = SUM(LD1L19_adder_eqn);

--LD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at LABCELL_X2_Y5_N21
LD1L20_adder_eqn = ( LD1_MonAReg[9] ) + ( GND ) + ( LD1L36 );
LD1L20 = CARRY(LD1L20_adder_eqn);


--VC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X8_Y4_N28
--register power-up is low

VC1_readdata[11] = DFFEAS(VC1L38, GLOBAL(A1L123),  ,  ,  , XD1_q_a[11],  ,  , !VC1_address[8]);


--SC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X9_Y7_N53
--register power-up is low

SC1_d_writedata[11] = DFFEAS(SC1L1028, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[11],  ,  , SC1L238);


--VC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X8_Y4_N7
--register power-up is low

VC1_readdata[12] = DFFEAS(VC1L40, GLOBAL(A1L123),  ,  ,  , XD1_q_a[12],  ,  , !VC1_address[8]);


--SC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X15_Y8_N26
--register power-up is low

SC1_d_writedata[12] = DFFEAS(SC1L1030, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[12],  ,  , SC1L238);


--VC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X8_Y4_N4
--register power-up is low

VC1_readdata[13] = DFFEAS(VC1L42, GLOBAL(A1L123),  ,  ,  , XD1_q_a[13],  ,  , !VC1_address[8]);


--SC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X15_Y8_N11
--register power-up is low

SC1_d_writedata[13] = DFFEAS(SC1L1032, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[13],  ,  , SC1L238);


--VC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X8_Y4_N49
--register power-up is low

VC1_readdata[14] = DFFEAS(VC1L44, GLOBAL(A1L123),  ,  ,  , XD1_q_a[14],  ,  , !VC1_address[8]);


--SC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X15_Y8_N8
--register power-up is low

SC1_d_writedata[14] = DFFEAS(SC1L1034, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[14],  ,  , SC1L238);


--VC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X6_Y5_N46
--register power-up is low

VC1_readdata[15] = DFFEAS(VC1L46, GLOBAL(A1L123),  ,  ,  , XD1_q_a[15],  ,  , !VC1_address[8]);


--SC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X11_Y4_N2
--register power-up is low

SC1_d_writedata[15] = DFFEAS(SC1L1036, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[15],  ,  , SC1L238);


--VC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X8_Y4_N31
--register power-up is low

VC1_readdata[16] = DFFEAS(VC1L48, GLOBAL(A1L123),  ,  ,  , XD1_q_a[16],  ,  , !VC1_address[8]);


--SC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X17_Y8_N38
--register power-up is low

SC1_d_writedata[16] = DFFEAS(SC1L1038, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[16],  ,  , SC1L563);


--VC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X8_Y4_N44
--register power-up is low

VC1_readdata[5] = DFFEAS(VC1L26, GLOBAL(A1L123),  ,  ,  , XD1_q_a[5],  ,  , !VC1_address[8]);


--VC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X6_Y5_N13
--register power-up is low

VC1_readdata[9] = DFFEAS(VC1L34, GLOBAL(A1L123),  ,  ,  , XD1_q_a[9],  ,  , !VC1_address[8]);


--SC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X7_Y5_N26
--register power-up is low

SC1_d_writedata[9] = DFFEAS(SC1L1024, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[9],  ,  , SC1L238);


--YD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[27] at M10K_X5_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[27]_PORT_A_data_in = VB2L53;
YD1_q_a[27]_PORT_A_data_in_reg = DFFE(YD1_q_a[27]_PORT_A_data_in, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[27]_PORT_A_address_reg = DFFE(YD1_q_a[27]_PORT_A_address, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_write_enable = !X1L3;
YD1_q_a[27]_PORT_A_write_enable_reg = DFFE(YD1_q_a[27]_PORT_A_write_enable, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_read_enable = X1L3;
YD1_q_a[27]_PORT_A_read_enable_reg = DFFE(YD1_q_a[27]_PORT_A_read_enable, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[27]_PORT_A_byte_mask, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_clock_0 = GLOBAL(A1L123);
YD1_q_a[27]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[27]_PORT_A_data_out = MEMORY(YD1_q_a[27]_PORT_A_data_in_reg, , YD1_q_a[27]_PORT_A_address_reg, , YD1_q_a[27]_PORT_A_write_enable_reg, YD1_q_a[27]_PORT_A_read_enable_reg, , , YD1_q_a[27]_PORT_A_byte_mask_reg, , YD1_q_a[27]_clock_0, , YD1_q_a[27]_clock_enable_0, , , , , );
YD1_q_a[27] = YD1_q_a[27]_PORT_A_data_out[0];


--YD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[28] at M10K_X14_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[28]_PORT_A_data_in = VB2L54;
YD1_q_a[28]_PORT_A_data_in_reg = DFFE(YD1_q_a[28]_PORT_A_data_in, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[28]_PORT_A_address_reg = DFFE(YD1_q_a[28]_PORT_A_address, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_write_enable = !X1L3;
YD1_q_a[28]_PORT_A_write_enable_reg = DFFE(YD1_q_a[28]_PORT_A_write_enable, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_read_enable = X1L3;
YD1_q_a[28]_PORT_A_read_enable_reg = DFFE(YD1_q_a[28]_PORT_A_read_enable, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[28]_PORT_A_byte_mask, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_clock_0 = GLOBAL(A1L123);
YD1_q_a[28]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[28]_PORT_A_data_out = MEMORY(YD1_q_a[28]_PORT_A_data_in_reg, , YD1_q_a[28]_PORT_A_address_reg, , YD1_q_a[28]_PORT_A_write_enable_reg, YD1_q_a[28]_PORT_A_read_enable_reg, , , YD1_q_a[28]_PORT_A_byte_mask_reg, , YD1_q_a[28]_clock_0, , YD1_q_a[28]_clock_enable_0, , , , , );
YD1_q_a[28] = YD1_q_a[28]_PORT_A_data_out[0];


--YD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[29] at M10K_X5_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[29]_PORT_A_data_in = VB2L55;
YD1_q_a[29]_PORT_A_data_in_reg = DFFE(YD1_q_a[29]_PORT_A_data_in, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[29]_PORT_A_address_reg = DFFE(YD1_q_a[29]_PORT_A_address, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_write_enable = !X1L3;
YD1_q_a[29]_PORT_A_write_enable_reg = DFFE(YD1_q_a[29]_PORT_A_write_enable, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_read_enable = X1L3;
YD1_q_a[29]_PORT_A_read_enable_reg = DFFE(YD1_q_a[29]_PORT_A_read_enable, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[29]_PORT_A_byte_mask, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_clock_0 = GLOBAL(A1L123);
YD1_q_a[29]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[29]_PORT_A_data_out = MEMORY(YD1_q_a[29]_PORT_A_data_in_reg, , YD1_q_a[29]_PORT_A_address_reg, , YD1_q_a[29]_PORT_A_write_enable_reg, YD1_q_a[29]_PORT_A_read_enable_reg, , , YD1_q_a[29]_PORT_A_byte_mask_reg, , YD1_q_a[29]_clock_0, , YD1_q_a[29]_clock_enable_0, , , , , );
YD1_q_a[29] = YD1_q_a[29]_PORT_A_data_out[0];


--YD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[30] at M10K_X14_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[30]_PORT_A_data_in = VB2L56;
YD1_q_a[30]_PORT_A_data_in_reg = DFFE(YD1_q_a[30]_PORT_A_data_in, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[30]_PORT_A_address_reg = DFFE(YD1_q_a[30]_PORT_A_address, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_write_enable = !X1L3;
YD1_q_a[30]_PORT_A_write_enable_reg = DFFE(YD1_q_a[30]_PORT_A_write_enable, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_read_enable = X1L3;
YD1_q_a[30]_PORT_A_read_enable_reg = DFFE(YD1_q_a[30]_PORT_A_read_enable, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[30]_PORT_A_byte_mask, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_clock_0 = GLOBAL(A1L123);
YD1_q_a[30]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[30]_PORT_A_data_out = MEMORY(YD1_q_a[30]_PORT_A_data_in_reg, , YD1_q_a[30]_PORT_A_address_reg, , YD1_q_a[30]_PORT_A_write_enable_reg, YD1_q_a[30]_PORT_A_read_enable_reg, , , YD1_q_a[30]_PORT_A_byte_mask_reg, , YD1_q_a[30]_clock_0, , YD1_q_a[30]_clock_enable_0, , , , , );
YD1_q_a[30] = YD1_q_a[30]_PORT_A_data_out[0];


--YD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gqn1:auto_generated|q_a[31] at M10K_X26_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[31]_PORT_A_data_in = VB2L57;
YD1_q_a[31]_PORT_A_data_in_reg = DFFE(YD1_q_a[31]_PORT_A_data_in, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_address = BUS(VB2_src_data[38], VB2_src_data[39], VB2_src_data[40], VB2_src_data[41], VB2_src_data[42], VB2_src_data[43], VB2_src_data[44], VB2_src_data[45], VB2_src_data[46], VB2_src_data[47], VB2_src_data[48], VB2_src_data[49], VB2_src_data[50]);
YD1_q_a[31]_PORT_A_address_reg = DFFE(YD1_q_a[31]_PORT_A_address, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_write_enable = !X1L3;
YD1_q_a[31]_PORT_A_write_enable_reg = DFFE(YD1_q_a[31]_PORT_A_write_enable, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_read_enable = X1L3;
YD1_q_a[31]_PORT_A_read_enable_reg = DFFE(YD1_q_a[31]_PORT_A_read_enable, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_byte_mask = VB2_src_data[35];
YD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[31]_PORT_A_byte_mask, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_clock_0 = GLOBAL(A1L123);
YD1_q_a[31]_clock_enable_0 = !ZD2_r_early_rst;
YD1_q_a[31]_PORT_A_data_out = MEMORY(YD1_q_a[31]_PORT_A_data_in_reg, , YD1_q_a[31]_PORT_A_address_reg, , YD1_q_a[31]_PORT_A_write_enable_reg, YD1_q_a[31]_PORT_A_read_enable_reg, , , YD1_q_a[31]_PORT_A_byte_mask_reg, , YD1_q_a[31]_clock_0, , YD1_q_a[31]_clock_enable_0, , , , , );
YD1_q_a[31] = YD1_q_a[31]_PORT_A_data_out[0];


--VC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X8_Y4_N13
--register power-up is low

VC1_readdata[10] = DFFEAS(VC1L36, GLOBAL(A1L123),  ,  ,  , XD1_q_a[10],  ,  , !VC1_address[8]);


--SC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X9_Y7_N49
--register power-up is low

SC1_d_writedata[10] = DFFEAS(SC1L1026, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[10],  ,  , SC1L238);


--VC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X6_Y5_N7
--register power-up is low

VC1_readdata[8] = DFFEAS(VC1L32, GLOBAL(A1L123),  ,  ,  , XD1_q_a[8],  ,  , !VC1_address[8]);


--SC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X15_Y8_N13
--register power-up is low

SC1_d_writedata[8] = DFFEAS(SC1L1022, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[8],  ,  , SC1L238);


--VC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X8_Y4_N19
--register power-up is low

VC1_readdata[18] = DFFEAS(VC1L52, GLOBAL(A1L123),  ,  ,  , XD1_q_a[18],  ,  , !VC1_address[8]);


--SC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X13_Y4_N2
--register power-up is low

SC1_d_writedata[18] = DFFEAS(SC1L1042, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[18],  ,  , SC1L563);


--YB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X12_Y4_N25
--register power-up is low

YB1_av_readdata_pre[7] = DFFEAS(A1L274, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , NB2_q_b[7],  ,  , U1_read_0);


--VC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X8_Y4_N22
--register power-up is low

VC1_readdata[17] = DFFEAS(VC1L50, GLOBAL(A1L123),  ,  ,  , XD1_q_a[17],  ,  , !VC1_address[8]);


--SC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X13_Y4_N23
--register power-up is low

SC1_d_writedata[17] = DFFEAS(SC1L1040, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[17],  ,  , SC1L563);


--VC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X8_Y4_N16
--register power-up is low

VC1_readdata[20] = DFFEAS(VC1L56, GLOBAL(A1L123),  ,  ,  , XD1_q_a[20],  ,  , !VC1_address[8]);


--SC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X13_Y4_N16
--register power-up is low

SC1_d_writedata[20] = DFFEAS(SC1L1046, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[20],  ,  , SC1L563);


--VC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X8_Y4_N10
--register power-up is low

VC1_readdata[19] = DFFEAS(VC1L54, GLOBAL(A1L123),  ,  ,  , XD1_q_a[19],  ,  , !VC1_address[8]);


--SC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X17_Y4_N53
--register power-up is low

SC1_d_writedata[19] = DFFEAS(SC1L1044, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[19],  ,  , SC1L563);


--SC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X15_Y6_N49
--register power-up is low

SC1_E_shift_rot_result[19] = DFFEAS(SC1L465, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[19],  ,  , SC1_E_new_inst);


--YB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X12_Y5_N31
--register power-up is low

YB1_av_readdata_pre[16] = DFFEAS(U1L30, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , QB2_counter_reg_bit[0],  ,  , U1_read_0);


--SC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X10_Y6_N28
--register power-up is low

SC1_av_ld_byte3_data[0] = DFFEAS(GC1_src_data[24], GLOBAL(A1L123), !ZD1_r_sync_rst,  , !SC1L999, SC1L875,  ,  , SC1_av_ld_aligning_data);


--VC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X8_Y4_N34
--register power-up is low

VC1_readdata[6] = DFFEAS(VC1L28, GLOBAL(A1L123),  ,  ,  , XD1_q_a[6],  ,  , !VC1_address[8]);


--VC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X8_Y4_N25
--register power-up is low

VC1_readdata[21] = DFFEAS(VC1L58, GLOBAL(A1L123),  ,  ,  , XD1_q_a[21],  ,  , !VC1_address[8]);


--SC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X13_Y4_N56
--register power-up is low

SC1_d_writedata[21] = DFFEAS(SC1L1048, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[21],  ,  , SC1L563);


--VC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X6_Y5_N5
--register power-up is low

VC1_readdata[7] = DFFEAS(VC1L30, GLOBAL(A1L123),  ,  ,  , XD1_q_a[7],  ,  , !VC1_address[8]);


--DB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X14_Y3_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
DB1_rdata[0] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, ZD1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1_d_writedata[3], SC1L1017Q, SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);

--DB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X14_Y3_N0
DB1_rdata[7] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, ZD1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1_d_writedata[3], SC1L1017Q, SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);

--DB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X14_Y3_N0
DB1_rdata[6] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, ZD1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1_d_writedata[3], SC1L1017Q, SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);

--DB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X14_Y3_N0
DB1_rdata[5] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, ZD1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1_d_writedata[3], SC1L1017Q, SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);

--DB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X14_Y3_N0
DB1_rdata[4] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, ZD1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1_d_writedata[3], SC1L1017Q, SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);

--DB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X14_Y3_N0
DB1_rdata[3] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, ZD1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1_d_writedata[3], SC1L1017Q, SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);

--DB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X14_Y3_N0
DB1_rdata[2] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, ZD1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1_d_writedata[3], SC1L1017Q, SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);

--DB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X14_Y3_N0
DB1_rdata[1] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, DB1L25, U1L83, U1_fifo_wr, ZD1_r_sync_rst, SC1_d_writedata[0], PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5], PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5], GND, GND, GND, GND, SC1_d_writedata[1], SC1_d_writedata[2], SC1_d_writedata[3], SC1L1017Q, SC1_d_writedata[5], SC1_d_writedata[6], SC1_d_writedata[7]);


--DB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X6_Y2_N28
--register power-up is low

DB1_count[6] = AMPP_FUNCTION(A1L105, DB1_count[5], !N1_clr_reg, !Q1_state[4], GND, DB1L64);


--PD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X1_Y4_N59
--register power-up is low

PD1_sr[25] = DFFEAS(PD1L69, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--PD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X3_Y4_N14
--register power-up is low

PD1_sr[5] = DFFEAS(PD1L70, A1L105,  ,  , PD1L26,  ,  , PD1L25,  );


--BD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X4_Y4_N26
--register power-up is low

BD1_break_readreg[3] = DFFEAS(BD1L7, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X7_Y4_N7
--register power-up is low

LD1_MonDReg[3] = DFFEAS(LD1L58, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[3],  , LD1L97, !ND1_take_action_ocimem_b);


--LD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at LABCELL_X2_Y5_N9
LD1L23_adder_eqn = ( LD1_MonAReg[5] ) + ( GND ) + ( LD1L12 );
LD1L23 = SUM(LD1L23_adder_eqn);

--LD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at LABCELL_X2_Y5_N9
LD1L24_adder_eqn = ( LD1_MonAReg[5] ) + ( GND ) + ( LD1L12 );
LD1L24 = CARRY(LD1L24_adder_eqn);


--LD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at LABCELL_X2_Y5_N12
LD1L27_adder_eqn = ( LD1_MonAReg[6] ) + ( GND ) + ( LD1L24 );
LD1L27 = SUM(LD1L27_adder_eqn);

--LD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at LABCELL_X2_Y5_N12
LD1L28_adder_eqn = ( LD1_MonAReg[6] ) + ( GND ) + ( LD1L24 );
LD1L28 = CARRY(LD1L28_adder_eqn);


--LD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at LABCELL_X2_Y5_N15
LD1L31_adder_eqn = ( LD1_MonAReg[7] ) + ( GND ) + ( LD1L28 );
LD1L31 = SUM(LD1L31_adder_eqn);

--LD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at LABCELL_X2_Y5_N15
LD1L32_adder_eqn = ( LD1_MonAReg[7] ) + ( GND ) + ( LD1L28 );
LD1L32 = CARRY(LD1L32_adder_eqn);


--LD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at LABCELL_X2_Y5_N18
LD1L35_adder_eqn = ( LD1_MonAReg[8] ) + ( GND ) + ( LD1L32 );
LD1L35 = SUM(LD1L35_adder_eqn);

--LD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at LABCELL_X2_Y5_N18
LD1L36_adder_eqn = ( LD1_MonAReg[8] ) + ( GND ) + ( LD1L32 );
LD1L36 = CARRY(LD1L36_adder_eqn);


--PD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X1_Y4_N2
--register power-up is low

PD1_sr[26] = DFFEAS(PD1L71, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--PD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X1_Y4_N8
--register power-up is low

PD1_sr[28] = DFFEAS(PD1L72, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--PD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X1_Y4_N5
--register power-up is low

PD1_sr[27] = DFFEAS(PD1L73, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--cntr[20] is cntr[20] at FF_X36_Y2_N32
--register power-up is low

cntr[20] = DFFEAS(A1L18, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L22 is Add0~21 at LABCELL_X36_Y2_N27
A1L22_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L22 = SUM(A1L22_adder_eqn);

--A1L23 is Add0~22 at LABCELL_X36_Y2_N27
A1L23_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L23 = CARRY(A1L23_adder_eqn);


--SC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at LABCELL_X17_Y6_N33
SC1L142_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[30]) ) + ( SC1_E_src1[30] ) + ( SC1L147 );
SC1L142 = SUM(SC1L142_adder_eqn);

--SC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at LABCELL_X17_Y6_N33
SC1L143_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[30]) ) + ( SC1_E_src1[30] ) + ( SC1L147 );
SC1L143 = CARRY(SC1L143_adder_eqn);


--SC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X16_Y6_N52
--register power-up is low

SC1_W_alu_result[24] = DFFEAS(SC1L336, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X13_Y6_N50
--register power-up is low

SC1_W_alu_result[22] = DFFEAS(SC1L334, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X13_Y6_N52
--register power-up is low

SC1_W_alu_result[21] = DFFEAS(SC1L333, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X13_Y6_N23
--register power-up is low

SC1_W_alu_result[20] = DFFEAS(SC1L332, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X13_Y6_N5
--register power-up is low

SC1_W_alu_result[19] = DFFEAS(SC1L331, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X13_Y6_N44
--register power-up is low

SC1_W_alu_result[18] = DFFEAS(SC1L330, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X13_Y6_N47
--register power-up is low

SC1_W_alu_result[17] = DFFEAS(SC1L329, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X10_Y6_N31
--register power-up is low

SC1_av_ld_byte3_data[1] = DFFEAS(GC1_src_data[25], GLOBAL(A1L123), !ZD1_r_sync_rst,  , !SC1L999, SC1L875,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X16_Y6_N7
--register power-up is low

SC1_W_alu_result[25] = DFFEAS(SC1L337, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X16_Y6_N1
--register power-up is low

SC1_W_alu_result[23] = DFFEAS(SC1L335, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X10_Y6_N38
--register power-up is low

SC1_av_ld_byte3_data[3] = DFFEAS(GC1_src_data[27], GLOBAL(A1L123), !ZD1_r_sync_rst,  , !SC1L999, SC1L875,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X16_Y6_N55
--register power-up is low

SC1_W_alu_result[27] = DFFEAS(SC1L339, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X10_Y6_N40
--register power-up is low

SC1_av_ld_byte3_data[2] = DFFEAS(GC1_src_data[26], GLOBAL(A1L123), !ZD1_r_sync_rst,  , !SC1L999, SC1L875,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X16_Y6_N25
--register power-up is low

SC1_W_alu_result[26] = DFFEAS(SC1L338, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X9_Y5_N37
--register power-up is low

SC1_av_ld_byte3_data[5] = DFFEAS(GC1_src_data[29], GLOBAL(A1L123), !ZD1_r_sync_rst,  , !SC1L999, SC1L875,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X16_Y6_N44
--register power-up is low

SC1_W_alu_result[29] = DFFEAS(SC1L341, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X10_Y6_N26
--register power-up is low

SC1_av_ld_byte3_data[4] = DFFEAS(GC1_src_data[28], GLOBAL(A1L123), !ZD1_r_sync_rst,  , !SC1L999, SC1L875,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X16_Y6_N13
--register power-up is low

SC1_W_alu_result[28] = DFFEAS(SC1L340, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X10_Y6_N34
--register power-up is low

SC1_av_ld_byte3_data[7] = DFFEAS(GC1_src_data[31], GLOBAL(A1L123), !ZD1_r_sync_rst,  , !SC1L999, SC1L875,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X16_Y6_N22
--register power-up is low

SC1_W_alu_result[31] = DFFEAS(SC1L343, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X9_Y5_N7
--register power-up is low

SC1_av_ld_byte3_data[6] = DFFEAS(GC1_src_data[30], GLOBAL(A1L123), !ZD1_r_sync_rst,  , !SC1L999, SC1L875,  ,  , SC1_av_ld_aligning_data);


--SC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X16_Y6_N37
--register power-up is low

SC1_W_alu_result[30] = DFFEAS(SC1L342, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--U1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X16_Y5_N39
U1L2_adder_eqn = ( !QB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L2 = SUM(U1L2_adder_eqn);

--U1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X16_Y5_N39
U1L3_adder_eqn = ( !QB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L3 = CARRY(U1L3_adder_eqn);


--U1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X16_Y5_N42
U1L6_adder_eqn = ( !QB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L6 = SUM(U1L6_adder_eqn);

--U1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X16_Y5_N42
U1L7_adder_eqn = ( !QB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L7 = CARRY(U1L7_adder_eqn);


--U1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X16_Y5_N45
U1L10_adder_eqn = ( !MB2L7Q ) + ( VCC ) + ( U1L7 );
U1L10 = SUM(U1L10_adder_eqn);

--U1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X16_Y5_N45
U1L11_adder_eqn = ( !MB2L7Q ) + ( VCC ) + ( U1L7 );
U1L11 = CARRY(U1L11_adder_eqn);


--U1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X16_Y5_N48
U1L14_adder_eqn = ( VCC ) + ( GND ) + ( U1L11 );
U1L14 = SUM(U1L14_adder_eqn);


--U1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X16_Y5_N36
U1L18_adder_eqn = ( !QB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L18 = SUM(U1L18_adder_eqn);

--U1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X16_Y5_N36
U1L19_adder_eqn = ( !QB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L19 = CARRY(U1L19_adder_eqn);


--U1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X16_Y5_N30
U1L22_adder_eqn = ( !QB2_counter_reg_bit[1] ) + ( !QB2_counter_reg_bit[0] ) + ( !VCC );
U1L22 = SUM(U1L22_adder_eqn);

--U1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X16_Y5_N30
U1L23_adder_eqn = ( !QB2_counter_reg_bit[1] ) + ( !QB2_counter_reg_bit[0] ) + ( !VCC );
U1L23 = CARRY(U1L23_adder_eqn);


--U1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X16_Y5_N33
U1L26_adder_eqn = ( !QB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L26 = SUM(U1L26_adder_eqn);

--U1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X16_Y5_N33
U1L27_adder_eqn = ( !QB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L27 = CARRY(U1L27_adder_eqn);


--SC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X15_Y6_N46
--register power-up is low

SC1_E_shift_rot_result[30] = DFFEAS(SC1L476, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[30],  ,  , SC1_E_new_inst);


--PD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X1_Y4_N53
--register power-up is low

PD1_sr[21] = DFFEAS(PD1L74, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--PD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X1_Y4_N50
--register power-up is low

PD1_sr[20] = DFFEAS(PD1L75, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--PD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X1_Y4_N44
--register power-up is low

PD1_sr[18] = DFFEAS(PD1L76, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--BD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X4_Y3_N25
--register power-up is low

BD1_break_readreg[16] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[16],  , BD1L34, VCC);


--LD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X7_Y4_N4
--register power-up is low

LD1_MonDReg[16] = DFFEAS(LD1L85, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[16],  , LD1L97, !ND1_take_action_ocimem_b);


--VC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X8_Y4_N37
--register power-up is low

VC1_readdata[27] = DFFEAS(VC1L70, GLOBAL(A1L123),  ,  ,  , XD1_q_a[27],  ,  , !VC1_address[8]);


--VC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X8_Y4_N1
--register power-up is low

VC1_readdata[28] = DFFEAS(VC1L72, GLOBAL(A1L123),  ,  ,  , XD1_q_a[28],  ,  , !VC1_address[8]);


--VC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X6_Y5_N56
--register power-up is low

VC1_readdata[29] = DFFEAS(VC1L74, GLOBAL(A1L123),  ,  ,  , XD1_q_a[29],  ,  , !VC1_address[8]);


--VC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X6_Y5_N2
--register power-up is low

VC1_readdata[30] = DFFEAS(VC1L76, GLOBAL(A1L123),  ,  ,  , XD1_q_a[30],  ,  , !VC1_address[8]);


--VC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X8_Y5_N11
--register power-up is low

VC1_readdata[31] = DFFEAS(VC1L78, GLOBAL(A1L123),  ,  ,  , XD1_q_a[31],  ,  , !VC1_address[8]);


--XD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X5_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[8] = XD1_q_a[8]_PORT_A_data_out[0];

--XD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[31] = XD1_q_a[8]_PORT_A_data_out[17];

--XD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[30] = XD1_q_a[8]_PORT_A_data_out[16];

--XD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[29] = XD1_q_a[8]_PORT_A_data_out[15];

--XD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[28] = XD1_q_a[8]_PORT_A_data_out[14];

--XD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[27] = XD1_q_a[8]_PORT_A_data_out[13];

--XD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[26] = XD1_q_a[8]_PORT_A_data_out[12];

--XD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[25] = XD1_q_a[8]_PORT_A_data_out[11];

--XD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[24] = XD1_q_a[8]_PORT_A_data_out[10];

--XD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[15] = XD1_q_a[8]_PORT_A_data_out[7];

--XD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[14] = XD1_q_a[8]_PORT_A_data_out[6];

--XD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[13] = XD1_q_a[8]_PORT_A_data_out[5];

--XD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[12] = XD1_q_a[8]_PORT_A_data_out[4];

--XD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[11] = XD1_q_a[8]_PORT_A_data_out[3];

--XD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[10] = XD1_q_a[8]_PORT_A_data_out[2];

--XD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X5_Y4_N0
XD1_q_a[8]_PORT_A_data_in = BUS(LD1L166, LD1L167, LD1L168, LD1L169, LD1L170, LD1L171, LD1L172, LD1L173, , , LD1L182, LD1L183, LD1L184, LD1L185, LD1L186, LD1L187, LD1L188, LD1L189, , );
XD1_q_a[8]_PORT_A_data_in_reg = DFFE(XD1_q_a[8]_PORT_A_data_in, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_address = BUS(LD1L145, LD1L146, LD1L147, LD1L148, LD1L149, LD1L150, LD1L151, LD1L152);
XD1_q_a[8]_PORT_A_address_reg = DFFE(XD1_q_a[8]_PORT_A_address, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_write_enable = LD1L190;
XD1_q_a[8]_PORT_A_write_enable_reg = DFFE(XD1_q_a[8]_PORT_A_write_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_read_enable = !LD1L190;
XD1_q_a[8]_PORT_A_read_enable_reg = DFFE(XD1_q_a[8]_PORT_A_read_enable, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_PORT_A_byte_mask = BUS(LD1L154, LD1L156);
XD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(XD1_q_a[8]_PORT_A_byte_mask, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
XD1_q_a[8]_clock_0 = GLOBAL(A1L123);
XD1_q_a[8]_clock_enable_0 = LD1_ociram_reset_req;
XD1_q_a[8]_PORT_A_data_out = MEMORY(XD1_q_a[8]_PORT_A_data_in_reg, , XD1_q_a[8]_PORT_A_address_reg, , XD1_q_a[8]_PORT_A_write_enable_reg, XD1_q_a[8]_PORT_A_read_enable_reg, , , XD1_q_a[8]_PORT_A_byte_mask_reg, , XD1_q_a[8]_clock_0, , XD1_q_a[8]_clock_enable_0, , , , , );
XD1_q_a[9] = XD1_q_a[8]_PORT_A_data_out[1];


--YB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X12_Y5_N43
--register power-up is low

YB1_av_readdata_pre[20] = DFFEAS(U1L34, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , QB2_counter_reg_bit[4],  ,  , U1_read_0);


--YB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X12_Y5_N34
--register power-up is low

YB1_av_readdata_pre[17] = DFFEAS(U1L38, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , QB2_counter_reg_bit[1],  ,  , U1_read_0);


--YB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X12_Y5_N37
--register power-up is low

YB1_av_readdata_pre[18] = DFFEAS(U1L42, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , QB2_counter_reg_bit[2],  ,  , U1_read_0);


--YB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X12_Y5_N41
--register power-up is low

YB1_av_readdata_pre[19] = DFFEAS(U1L46, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , QB2_counter_reg_bit[3],  ,  , U1_read_0);


--YB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X12_Y5_N49
--register power-up is low

YB1_av_readdata_pre[22] = DFFEAS(U1L50, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , MB2_b_full,  ,  , U1_read_0);


--YB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X12_Y5_N46
--register power-up is low

YB1_av_readdata_pre[21] = DFFEAS(U1L54, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , QB2_counter_reg_bit[5],  ,  , U1_read_0);


--SC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X15_Y6_N28
--register power-up is low

SC1_E_shift_rot_result[20] = DFFEAS(SC1L466, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[20],  ,  , SC1_E_new_inst);


--U1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X12_Y5_N30
U1L30_adder_eqn = ( !QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L30 = SUM(U1L30_adder_eqn);

--U1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X12_Y5_N30
U1L31_adder_eqn = ( !QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L31 = CARRY(U1L31_adder_eqn);


--PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X15_Y3_N30
PB2_counter_comb_bita0_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2_counter_comb_bita0 = SUM(PB2_counter_comb_bita0_adder_eqn);

--PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X15_Y3_N30
PB2L3_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2L3 = CARRY(PB2L3_adder_eqn);


--PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X15_Y3_N33
PB2_counter_comb_bita1_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( GND ) + ( PB2L3 );
PB2_counter_comb_bita1 = SUM(PB2_counter_comb_bita1_adder_eqn);

--PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X15_Y3_N33
PB2L7_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( GND ) + ( PB2L3 );
PB2L7 = CARRY(PB2L7_adder_eqn);


--PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X15_Y3_N36
PB2_counter_comb_bita2_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( GND ) + ( PB2L7 );
PB2_counter_comb_bita2 = SUM(PB2_counter_comb_bita2_adder_eqn);

--PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X15_Y3_N36
PB2L11_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( GND ) + ( PB2L7 );
PB2L11 = CARRY(PB2L11_adder_eqn);


--PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X15_Y3_N39
PB2_counter_comb_bita3_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( GND ) + ( PB2L11 );
PB2_counter_comb_bita3 = SUM(PB2_counter_comb_bita3_adder_eqn);

--PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X15_Y3_N39
PB2L15_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( GND ) + ( PB2L11 );
PB2L15 = CARRY(PB2L15_adder_eqn);


--PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X15_Y3_N42
PB2_counter_comb_bita4_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( GND ) + ( PB2L15 );
PB2_counter_comb_bita4 = SUM(PB2_counter_comb_bita4_adder_eqn);

--PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X15_Y3_N42
PB2L19_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( GND ) + ( PB2L15 );
PB2L19 = CARRY(PB2L19_adder_eqn);


--PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X15_Y3_N45
PB2_counter_comb_bita5_adder_eqn = ( PB2_counter_reg_bit[5] ) + ( GND ) + ( PB2L19 );
PB2_counter_comb_bita5 = SUM(PB2_counter_comb_bita5_adder_eqn);


--PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X15_Y3_N0
PB1_counter_comb_bita0_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1_counter_comb_bita0 = SUM(PB1_counter_comb_bita0_adder_eqn);

--PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X15_Y3_N0
PB1L3_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1L3 = CARRY(PB1L3_adder_eqn);


--PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X15_Y3_N3
PB1_counter_comb_bita1_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( GND ) + ( PB1L3 );
PB1_counter_comb_bita1 = SUM(PB1_counter_comb_bita1_adder_eqn);

--PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X15_Y3_N3
PB1L7_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( GND ) + ( PB1L3 );
PB1L7 = CARRY(PB1L7_adder_eqn);


--PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X15_Y3_N6
PB1_counter_comb_bita2_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( GND ) + ( PB1L7 );
PB1_counter_comb_bita2 = SUM(PB1_counter_comb_bita2_adder_eqn);

--PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X15_Y3_N6
PB1L11_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( GND ) + ( PB1L7 );
PB1L11 = CARRY(PB1L11_adder_eqn);


--PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X15_Y3_N9
PB1_counter_comb_bita3_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( GND ) + ( PB1L11 );
PB1_counter_comb_bita3 = SUM(PB1_counter_comb_bita3_adder_eqn);

--PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X15_Y3_N9
PB1L15_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( GND ) + ( PB1L11 );
PB1L15 = CARRY(PB1L15_adder_eqn);


--PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X15_Y3_N12
PB1_counter_comb_bita4_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( GND ) + ( PB1L15 );
PB1_counter_comb_bita4 = SUM(PB1_counter_comb_bita4_adder_eqn);

--PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X15_Y3_N12
PB1L19_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( GND ) + ( PB1L15 );
PB1L19 = CARRY(PB1L19_adder_eqn);


--PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X15_Y3_N15
PB1_counter_comb_bita5_adder_eqn = ( PB1_counter_reg_bit[5] ) + ( GND ) + ( PB1L19 );
PB1_counter_comb_bita5 = SUM(PB1_counter_comb_bita5_adder_eqn);


--QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X16_Y5_N3
QB2_counter_comb_bita1_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( QB2L3 );
QB2_counter_comb_bita1 = SUM(QB2_counter_comb_bita1_adder_eqn);

--QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X16_Y5_N3
QB2L7_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( QB2L3 );
QB2L7 = CARRY(QB2L7_adder_eqn);


--QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X16_Y5_N0
QB2_counter_comb_bita0_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2_counter_comb_bita0 = SUM(QB2_counter_comb_bita0_adder_eqn);

--QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X16_Y5_N0
QB2L3_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2L3 = CARRY(QB2L3_adder_eqn);


--QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X16_Y5_N15
QB2_counter_comb_bita5_adder_eqn = ( QB2_counter_reg_bit[5] ) + ( !U1_wr_rfifo ) + ( QB2L19 );
QB2_counter_comb_bita5 = SUM(QB2_counter_comb_bita5_adder_eqn);


--QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X16_Y5_N12
QB2_counter_comb_bita4_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( QB2L15 );
QB2_counter_comb_bita4 = SUM(QB2_counter_comb_bita4_adder_eqn);

--QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X16_Y5_N12
QB2L19_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( QB2L15 );
QB2L19 = CARRY(QB2L19_adder_eqn);


--QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X16_Y5_N9
QB2_counter_comb_bita3_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( QB2L11 );
QB2_counter_comb_bita3 = SUM(QB2_counter_comb_bita3_adder_eqn);

--QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X16_Y5_N9
QB2L15_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( QB2L11 );
QB2L15 = CARRY(QB2L15_adder_eqn);


--QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X16_Y5_N6
QB2_counter_comb_bita2_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( QB2L7 );
QB2_counter_comb_bita2 = SUM(QB2_counter_comb_bita2_adder_eqn);

--QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X16_Y5_N6
QB2L11_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( QB2L7 );
QB2L11 = CARRY(QB2L11_adder_eqn);


--DB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X6_Y2_N37
--register power-up is low

DB1_count[5] = AMPP_FUNCTION(A1L105, DB1_count[4], !N1_clr_reg, !Q1_state[4], GND, DB1L64);


--BD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X4_Y4_N29
--register power-up is low

BD1_break_readreg[24] = DFFEAS(BD1L42, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X7_Y4_N44
--register power-up is low

LD1_MonDReg[24] = DFFEAS(LD1L103, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[24],  , LD1L97, !ND1_take_action_ocimem_b);


--PD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X3_Y4_N17
--register power-up is low

PD1_sr[6] = DFFEAS(PD1L77, A1L105,  ,  , PD1L26,  ,  , PD1L25,  );


--BD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X4_Y4_N22
--register power-up is low

BD1_break_readreg[4] = DFFEAS(BD1L9, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--PD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X1_Y4_N11
--register power-up is low

PD1_sr[29] = DFFEAS(PD1L78, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--PD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X1_Y4_N26
--register power-up is low

PD1_sr[30] = DFFEAS(PD1L79, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--PD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X1_Y4_N32
--register power-up is low

PD1_sr[32] = DFFEAS(PD1L83, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--BD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X6_Y3_N1
--register power-up is low

BD1_break_readreg[25] = DFFEAS(BD1L44, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X6_Y4_N19
--register power-up is low

LD1_MonDReg[25] = DFFEAS(LD1L105, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[25],  , LD1L97, !ND1_take_action_ocimem_b);


--BD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X6_Y3_N55
--register power-up is low

BD1_break_readreg[27] = DFFEAS(BD1L47, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X6_Y4_N49
--register power-up is low

LD1_MonDReg[27] = DFFEAS(LD1L109, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[27],  , LD1L97, !ND1_take_action_ocimem_b);


--BD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X4_Y4_N53
--register power-up is low

BD1_break_readreg[26] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[26],  , BD1L34, VCC);


--LD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X6_Y4_N34
--register power-up is low

LD1_MonDReg[26] = DFFEAS(LD1L107, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[26],  , LD1L97, !ND1_take_action_ocimem_b);


--cntr[19] is cntr[19] at FF_X36_Y2_N29
--register power-up is low

cntr[19] = DFFEAS(A1L22, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L26 is Add0~25 at LABCELL_X36_Y2_N24
A1L26_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L26 = SUM(A1L26_adder_eqn);

--A1L27 is Add0~26 at LABCELL_X36_Y2_N24
A1L27_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L27 = CARRY(A1L27_adder_eqn);


--PB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X15_Y2_N30
PB4_counter_comb_bita0_adder_eqn = ( PB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB4_counter_comb_bita0 = SUM(PB4_counter_comb_bita0_adder_eqn);

--PB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X15_Y2_N30
PB4L3_adder_eqn = ( PB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB4L3 = CARRY(PB4L3_adder_eqn);


--PB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X15_Y2_N33
PB4_counter_comb_bita1_adder_eqn = ( PB4_counter_reg_bit[1] ) + ( GND ) + ( PB4L3 );
PB4_counter_comb_bita1 = SUM(PB4_counter_comb_bita1_adder_eqn);

--PB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X15_Y2_N33
PB4L7_adder_eqn = ( PB4_counter_reg_bit[1] ) + ( GND ) + ( PB4L3 );
PB4L7 = CARRY(PB4L7_adder_eqn);


--PB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X15_Y2_N36
PB4_counter_comb_bita2_adder_eqn = ( PB4_counter_reg_bit[2] ) + ( GND ) + ( PB4L7 );
PB4_counter_comb_bita2 = SUM(PB4_counter_comb_bita2_adder_eqn);

--PB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X15_Y2_N36
PB4L11_adder_eqn = ( PB4_counter_reg_bit[2] ) + ( GND ) + ( PB4L7 );
PB4L11 = CARRY(PB4L11_adder_eqn);


--PB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X15_Y2_N39
PB4_counter_comb_bita3_adder_eqn = ( PB4_counter_reg_bit[3] ) + ( GND ) + ( PB4L11 );
PB4_counter_comb_bita3 = SUM(PB4_counter_comb_bita3_adder_eqn);

--PB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X15_Y2_N39
PB4L15_adder_eqn = ( PB4_counter_reg_bit[3] ) + ( GND ) + ( PB4L11 );
PB4L15 = CARRY(PB4L15_adder_eqn);


--PB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X15_Y2_N42
PB4_counter_comb_bita4_adder_eqn = ( PB4_counter_reg_bit[4] ) + ( GND ) + ( PB4L15 );
PB4_counter_comb_bita4 = SUM(PB4_counter_comb_bita4_adder_eqn);

--PB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X15_Y2_N42
PB4L19_adder_eqn = ( PB4_counter_reg_bit[4] ) + ( GND ) + ( PB4L15 );
PB4L19 = CARRY(PB4L19_adder_eqn);


--PB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X15_Y2_N45
PB4_counter_comb_bita5_adder_eqn = ( PB4_counter_reg_bit[5] ) + ( GND ) + ( PB4L19 );
PB4_counter_comb_bita5 = SUM(PB4_counter_comb_bita5_adder_eqn);


--PB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X15_Y2_N0
PB3_counter_comb_bita0_adder_eqn = ( PB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB3_counter_comb_bita0 = SUM(PB3_counter_comb_bita0_adder_eqn);

--PB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X15_Y2_N0
PB3L3_adder_eqn = ( PB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB3L3 = CARRY(PB3L3_adder_eqn);


--PB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X15_Y2_N3
PB3_counter_comb_bita1_adder_eqn = ( PB3_counter_reg_bit[1] ) + ( GND ) + ( PB3L3 );
PB3_counter_comb_bita1 = SUM(PB3_counter_comb_bita1_adder_eqn);

--PB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X15_Y2_N3
PB3L7_adder_eqn = ( PB3_counter_reg_bit[1] ) + ( GND ) + ( PB3L3 );
PB3L7 = CARRY(PB3L7_adder_eqn);


--PB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X15_Y2_N6
PB3_counter_comb_bita2_adder_eqn = ( PB3_counter_reg_bit[2] ) + ( GND ) + ( PB3L7 );
PB3_counter_comb_bita2 = SUM(PB3_counter_comb_bita2_adder_eqn);

--PB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X15_Y2_N6
PB3L11_adder_eqn = ( PB3_counter_reg_bit[2] ) + ( GND ) + ( PB3L7 );
PB3L11 = CARRY(PB3L11_adder_eqn);


--PB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X15_Y2_N9
PB3_counter_comb_bita3_adder_eqn = ( PB3_counter_reg_bit[3] ) + ( GND ) + ( PB3L11 );
PB3_counter_comb_bita3 = SUM(PB3_counter_comb_bita3_adder_eqn);

--PB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X15_Y2_N9
PB3L15_adder_eqn = ( PB3_counter_reg_bit[3] ) + ( GND ) + ( PB3L11 );
PB3L15 = CARRY(PB3L15_adder_eqn);


--PB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X15_Y2_N12
PB3_counter_comb_bita4_adder_eqn = ( PB3_counter_reg_bit[4] ) + ( GND ) + ( PB3L15 );
PB3_counter_comb_bita4 = SUM(PB3_counter_comb_bita4_adder_eqn);

--PB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X15_Y2_N12
PB3L19_adder_eqn = ( PB3_counter_reg_bit[4] ) + ( GND ) + ( PB3L15 );
PB3L19 = CARRY(PB3L19_adder_eqn);


--PB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X15_Y2_N15
PB3_counter_comb_bita5_adder_eqn = ( PB3_counter_reg_bit[5] ) + ( GND ) + ( PB3L19 );
PB3_counter_comb_bita5 = SUM(PB3_counter_comb_bita5_adder_eqn);


--SC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at LABCELL_X17_Y6_N30
SC1L146_adder_eqn = ( SC1_E_src1[29] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[29]) ) + ( SC1L195 );
SC1L146 = SUM(SC1L146_adder_eqn);

--SC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at LABCELL_X17_Y6_N30
SC1L147_adder_eqn = ( SC1_E_src1[29] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[29]) ) + ( SC1L195 );
SC1L147 = CARRY(SC1L147_adder_eqn);


--SC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X15_Y6_N34
--register power-up is low

SC1_E_shift_rot_result[24] = DFFEAS(SC1L470, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[24],  ,  , SC1_E_new_inst);


--SC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at LABCELL_X17_Y6_N15
SC1L150_adder_eqn = ( SC1_E_src1[24] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[24]) ) + ( SC1L183 );
SC1L150 = SUM(SC1L150_adder_eqn);

--SC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at LABCELL_X17_Y6_N15
SC1L151_adder_eqn = ( SC1_E_src1[24] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[24]) ) + ( SC1L183 );
SC1L151 = CARRY(SC1L151_adder_eqn);


--SC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X15_Y6_N14
--register power-up is low

SC1_E_shift_rot_result[22] = DFFEAS(SC1L468, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[22],  ,  , SC1_E_new_inst);


--SC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at LABCELL_X17_Y6_N9
SC1L154_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[22]) ) + ( SC1_E_src1[22] ) + ( SC1L159 );
SC1L154 = SUM(SC1L154_adder_eqn);

--SC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at LABCELL_X17_Y6_N9
SC1L155_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[22]) ) + ( SC1_E_src1[22] ) + ( SC1L159 );
SC1L155 = CARRY(SC1L155_adder_eqn);


--SC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X15_Y6_N16
--register power-up is low

SC1_E_shift_rot_result[21] = DFFEAS(SC1L467, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[21],  ,  , SC1_E_new_inst);


--SC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at LABCELL_X17_Y6_N6
SC1L158_adder_eqn = ( SC1_E_src1[21] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[21]) ) + ( SC1L163 );
SC1L158 = SUM(SC1L158_adder_eqn);

--SC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at LABCELL_X17_Y6_N6
SC1L159_adder_eqn = ( SC1_E_src1[21] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[21]) ) + ( SC1L163 );
SC1L159 = CARRY(SC1L159_adder_eqn);


--SC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at LABCELL_X17_Y6_N3
SC1L162_adder_eqn = ( SC1_E_src1[20] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[20]) ) + ( SC1L167 );
SC1L162 = SUM(SC1L162_adder_eqn);

--SC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at LABCELL_X17_Y6_N3
SC1L163_adder_eqn = ( SC1_E_src1[20] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[20]) ) + ( SC1L167 );
SC1L163 = CARRY(SC1L163_adder_eqn);


--SC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at LABCELL_X17_Y6_N0
SC1L166_adder_eqn = ( SC1_E_src1[19] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[19]) ) + ( SC1L171 );
SC1L166 = SUM(SC1L166_adder_eqn);

--SC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at LABCELL_X17_Y6_N0
SC1L167_adder_eqn = ( SC1_E_src1[19] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[19]) ) + ( SC1L171 );
SC1L167 = CARRY(SC1L167_adder_eqn);


--SC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at LABCELL_X17_Y7_N57
SC1L170_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[18]) ) + ( SC1L501Q ) + ( SC1L175 );
SC1L170 = SUM(SC1L170_adder_eqn);

--SC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at LABCELL_X17_Y7_N57
SC1L171_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[18]) ) + ( SC1L501Q ) + ( SC1L175 );
SC1L171 = CARRY(SC1L171_adder_eqn);


--SC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at LABCELL_X17_Y7_N54
SC1L174_adder_eqn = ( SC1_E_src1[17] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[17]) ) + ( SC1L107 );
SC1L174 = SUM(SC1L174_adder_eqn);

--SC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at LABCELL_X17_Y7_N54
SC1L175_adder_eqn = ( SC1_E_src1[17] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[17]) ) + ( SC1L107 );
SC1L175 = CARRY(SC1L175_adder_eqn);


--SC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X15_Y6_N31
--register power-up is low

SC1_E_shift_rot_result[25] = DFFEAS(SC1L471, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[25],  ,  , SC1_E_new_inst);


--SC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at LABCELL_X17_Y6_N18
SC1L178_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[25]) ) + ( SC1_E_src1[25] ) + ( SC1L151 );
SC1L178 = SUM(SC1L178_adder_eqn);

--SC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at LABCELL_X17_Y6_N18
SC1L179_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[25]) ) + ( SC1_E_src1[25] ) + ( SC1L151 );
SC1L179 = CARRY(SC1L179_adder_eqn);


--SC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X15_Y6_N58
--register power-up is low

SC1_E_shift_rot_result[23] = DFFEAS(SC1L469, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[23],  ,  , SC1_E_new_inst);


--SC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at LABCELL_X17_Y6_N12
SC1L182_adder_eqn = ( SC1_E_src1[23] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[23]) ) + ( SC1L155 );
SC1L182 = SUM(SC1L182_adder_eqn);

--SC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at LABCELL_X17_Y6_N12
SC1L183_adder_eqn = ( SC1_E_src1[23] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[23]) ) + ( SC1L155 );
SC1L183 = CARRY(SC1L183_adder_eqn);


--SC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X15_Y6_N5
--register power-up is low

SC1_E_shift_rot_result[27] = DFFEAS(SC1L473, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[27],  ,  , SC1_E_new_inst);


--SC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at LABCELL_X17_Y6_N24
SC1L186_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[27]) ) + ( SC1_E_src1[27] ) + ( SC1L191 );
SC1L186 = SUM(SC1L186_adder_eqn);

--SC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at LABCELL_X17_Y6_N24
SC1L187_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[27]) ) + ( SC1_E_src1[27] ) + ( SC1L191 );
SC1L187 = CARRY(SC1L187_adder_eqn);


--SC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X15_Y6_N8
--register power-up is low

SC1_E_shift_rot_result[26] = DFFEAS(SC1L472, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[26],  ,  , SC1_E_new_inst);


--SC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at LABCELL_X17_Y6_N21
SC1L190_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[26]) ) + ( SC1_E_src1[26] ) + ( SC1L179 );
SC1L190 = SUM(SC1L190_adder_eqn);

--SC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at LABCELL_X17_Y6_N21
SC1L191_adder_eqn = ( !SC1_E_alu_sub $ (!SC1_E_src2[26]) ) + ( SC1_E_src1[26] ) + ( SC1L179 );
SC1L191 = CARRY(SC1L191_adder_eqn);


--SC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X15_Y6_N1
--register power-up is low

SC1_E_shift_rot_result[29] = DFFEAS(SC1L475, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[29],  ,  , SC1_E_new_inst);


--SC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X15_Y6_N44
--register power-up is low

SC1_E_shift_rot_result[28] = DFFEAS(SC1L474, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[28],  ,  , SC1_E_new_inst);


--SC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at LABCELL_X17_Y6_N27
SC1L194_adder_eqn = ( SC1_E_src1[28] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[28]) ) + ( SC1L187 );
SC1L194 = SUM(SC1L194_adder_eqn);

--SC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at LABCELL_X17_Y6_N27
SC1L195_adder_eqn = ( SC1_E_src1[28] ) + ( !SC1_E_alu_sub $ (!SC1_E_src2[28]) ) + ( SC1L187 );
SC1L195 = CARRY(SC1L195_adder_eqn);


--QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X13_Y5_N39
QB1_counter_comb_bita3_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( QB1L11 );
QB1_counter_comb_bita3 = SUM(QB1_counter_comb_bita3_adder_eqn);

--QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X13_Y5_N39
QB1L15_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( QB1L11 );
QB1L15 = CARRY(QB1L15_adder_eqn);


--QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X13_Y5_N30
QB1_counter_comb_bita0_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1_counter_comb_bita0 = SUM(QB1_counter_comb_bita0_adder_eqn);

--QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X13_Y5_N30
QB1L3_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1L3 = CARRY(QB1L3_adder_eqn);


--QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X13_Y5_N36
QB1_counter_comb_bita2_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( QB1L7 );
QB1_counter_comb_bita2 = SUM(QB1_counter_comb_bita2_adder_eqn);

--QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X13_Y5_N36
QB1L11_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( QB1L7 );
QB1L11 = CARRY(QB1L11_adder_eqn);


--QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X13_Y5_N33
QB1_counter_comb_bita1_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( QB1L3 );
QB1_counter_comb_bita1 = SUM(QB1_counter_comb_bita1_adder_eqn);

--QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X13_Y5_N33
QB1L7_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( QB1L3 );
QB1L7 = CARRY(QB1L7_adder_eqn);


--QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X13_Y5_N45
QB1_counter_comb_bita5_adder_eqn = ( QB1_counter_reg_bit[5] ) + ( !U1_fifo_wr ) + ( QB1L19 );
QB1_counter_comb_bita5 = SUM(QB1_counter_comb_bita5_adder_eqn);


--QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X13_Y5_N42
QB1_counter_comb_bita4_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( QB1L15 );
QB1_counter_comb_bita4 = SUM(QB1_counter_comb_bita4_adder_eqn);

--QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X13_Y5_N42
QB1L19_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( QB1L15 );
QB1L19 = CARRY(QB1L19_adder_eqn);


--LD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X6_Y4_N38
--register power-up is low

LD1_MonDReg[22] = DFFEAS(LD1L98, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[22],  , LD1L97, !ND1_take_action_ocimem_b);


--PD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X1_Y4_N14
--register power-up is low

PD1_sr[22] = DFFEAS(PD1L85, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--BD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X4_Y4_N19
--register power-up is low

BD1_break_readreg[20] = DFFEAS(BD1L35, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X7_Y4_N13
--register power-up is low

LD1_MonDReg[20] = DFFEAS(LD1L93, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[20],  , LD1L97, !ND1_take_action_ocimem_b);


--BD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X4_Y4_N56
--register power-up is low

BD1_break_readreg[19] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[19],  , BD1L34, VCC);


--LD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X6_Y4_N7
--register power-up is low

LD1_MonDReg[19] = DFFEAS(LD1L91, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[19],  , LD1L97, !ND1_take_action_ocimem_b);


--PD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X1_Y4_N47
--register power-up is low

PD1_sr[19] = DFFEAS(PD1L86, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--LD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X7_Y4_N22
--register power-up is low

LD1_MonDReg[23] = DFFEAS(LD1L100, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[23],  , LD1L97, !ND1_take_action_ocimem_b);


--BD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X4_Y4_N38
--register power-up is low

BD1_break_readreg[17] = DFFEAS(BD1L28, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X6_Y4_N1
--register power-up is low

LD1_MonDReg[17] = DFFEAS(LD1L87, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[17],  , LD1L97, !ND1_take_action_ocimem_b);


--LD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X6_Y4_N4
--register power-up is low

LD1_MonDReg[11] = DFFEAS(LD1L72, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[11],  , LD1L97, !ND1_take_action_ocimem_b);


--LD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X6_Y4_N52
--register power-up is low

LD1_MonDReg[13] = DFFEAS(LD1L75, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[13],  , LD1L97, !ND1_take_action_ocimem_b);


--LD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X6_Y4_N44
--register power-up is low

LD1_MonDReg[14] = DFFEAS(LD1L77, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[14],  , LD1L97, !ND1_take_action_ocimem_b);


--LD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X6_Y4_N13
--register power-up is low

LD1_MonDReg[9] = DFFEAS(LD1L68, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[9],  , LD1L97, !ND1_take_action_ocimem_b);


--LD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X6_Y4_N31
--register power-up is low

LD1_MonDReg[10] = DFFEAS(LD1L70, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[10],  , LD1L97, !ND1_take_action_ocimem_b);


--U1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X12_Y5_N42
U1L34_adder_eqn = ( !QB1_counter_reg_bit[4] ) + ( GND ) + ( U1L47 );
U1L34 = SUM(U1L34_adder_eqn);

--U1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at LABCELL_X12_Y5_N42
U1L35_adder_eqn = ( !QB1_counter_reg_bit[4] ) + ( GND ) + ( U1L47 );
U1L35 = CARRY(U1L35_adder_eqn);


--U1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X12_Y5_N33
U1L38_adder_eqn = ( !QB1_counter_reg_bit[1] ) + ( GND ) + ( U1L31 );
U1L38 = SUM(U1L38_adder_eqn);

--U1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at LABCELL_X12_Y5_N33
U1L39_adder_eqn = ( !QB1_counter_reg_bit[1] ) + ( GND ) + ( U1L31 );
U1L39 = CARRY(U1L39_adder_eqn);


--U1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X12_Y5_N36
U1L42_adder_eqn = ( !QB1_counter_reg_bit[2] ) + ( GND ) + ( U1L39 );
U1L42 = SUM(U1L42_adder_eqn);

--U1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X12_Y5_N36
U1L43_adder_eqn = ( !QB1_counter_reg_bit[2] ) + ( GND ) + ( U1L39 );
U1L43 = CARRY(U1L43_adder_eqn);


--U1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X12_Y5_N39
U1L46_adder_eqn = ( !QB1_counter_reg_bit[3] ) + ( GND ) + ( U1L43 );
U1L46 = SUM(U1L46_adder_eqn);

--U1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at LABCELL_X12_Y5_N39
U1L47_adder_eqn = ( !QB1_counter_reg_bit[3] ) + ( GND ) + ( U1L43 );
U1L47 = CARRY(U1L47_adder_eqn);


--U1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X12_Y5_N48
U1L50_adder_eqn = ( !MB1L5Q ) + ( VCC ) + ( U1L55 );
U1L50 = SUM(U1L50_adder_eqn);


--U1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X12_Y5_N45
U1L54_adder_eqn = ( !QB1_counter_reg_bit[5] ) + ( GND ) + ( U1L35 );
U1L54 = SUM(U1L54_adder_eqn);

--U1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26 at LABCELL_X12_Y5_N45
U1L55_adder_eqn = ( !QB1_counter_reg_bit[5] ) + ( GND ) + ( U1L35 );
U1L55 = CARRY(U1L55_adder_eqn);


--LD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X6_Y4_N55
--register power-up is low

LD1_MonDReg[6] = DFFEAS(LD1L62, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[6],  , LD1L97, !ND1_take_action_ocimem_b);


--LD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X6_Y4_N10
--register power-up is low

LD1_MonDReg[21] = DFFEAS(LD1L95, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[21],  , LD1L97, !ND1_take_action_ocimem_b);


--LD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X6_Y4_N22
--register power-up is low

LD1_MonDReg[7] = DFFEAS(LD1L64, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[7],  , LD1L97, !ND1_take_action_ocimem_b);


--DB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X6_Y2_N56
--register power-up is low

DB1_td_shift[8] = AMPP_FUNCTION(A1L105, DB1L87, !N1_clr_reg, !Q1_state[4], DB1L64);


--DB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X6_Y2_N1
--register power-up is low

DB1_count[4] = AMPP_FUNCTION(A1L105, DB1L10, !N1_clr_reg, !Q1_state[4], DB1L64);


--BD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X4_Y4_N52
--register power-up is low

BD1_break_readreg[5] = DFFEAS(BD1L11, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X4_Y4_N44
--register power-up is low

BD1_break_readreg[28] = DFFEAS(BD1L49, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--LD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X6_Y4_N40
--register power-up is low

LD1_MonDReg[28] = DFFEAS(LD1L111, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[28],  , LD1L97, !ND1_take_action_ocimem_b);


--BD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X4_Y4_N20
--register power-up is low

BD1_break_readreg[29] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[29],  , BD1L34, VCC);


--LD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X7_Y4_N16
--register power-up is low

LD1_MonDReg[30] = DFFEAS(LD1L114, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[30],  , LD1L97, !ND1_take_action_ocimem_b);


--BD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X4_Y4_N37
--register power-up is low

BD1_break_readreg[30] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[30],  , BD1L34, VCC);


--BD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X4_Y4_N14
--register power-up is low

BD1_break_readreg[31] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[31],  , BD1L34, VCC);


--LD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X7_Y4_N25
--register power-up is low

LD1_MonDReg[31] = DFFEAS(LD1L116, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[31],  , LD1L97, !ND1_take_action_ocimem_b);


--cntr[18] is cntr[18] at FF_X36_Y2_N26
--register power-up is low

cntr[18] = DFFEAS(A1L26, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L30 is Add0~29 at LABCELL_X36_Y2_N21
A1L30_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L30 = SUM(A1L30_adder_eqn);

--A1L31 is Add0~30 at LABCELL_X36_Y2_N21
A1L31_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L31 = CARRY(A1L31_adder_eqn);


--PD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X1_Y4_N17
--register power-up is low

PD1_sr[23] = DFFEAS(PD1L89, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--BD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X4_Y4_N47
--register power-up is low

BD1_break_readreg[21] = DFFEAS(BD1L37, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X4_Y4_N16
--register power-up is low

BD1_break_readreg[18] = DFFEAS(BD1L30, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--PD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X1_Y4_N35
--register power-up is low

PD1_sr[16] = DFFEAS(PD1L90, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--DB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X6_Y2_N4
--register power-up is low

DB1_count[3] = AMPP_FUNCTION(A1L105, DB1_count[2], !N1_clr_reg, !Q1_state[4], GND, DB1L64);


--PD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X1_Y4_N20
--register power-up is low

PD1_sr[24] = DFFEAS(PD1L91, A1L105,  ,  , PD1L36,  ,  , PD1L37,  );


--PD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X3_Y4_N32
--register power-up is low

PD1_sr[8] = DFFEAS(PD1L92, A1L105,  ,  , PD1L26,  ,  , PD1L25,  );


--BD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X4_Y4_N25
--register power-up is low

BD1_break_readreg[6] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[6],  , BD1L34, VCC);


--cntr[17] is cntr[17] at FF_X36_Y2_N23
--register power-up is low

cntr[17] = DFFEAS(A1L30, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L34 is Add0~33 at LABCELL_X36_Y2_N18
A1L34_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L34 = SUM(A1L34_adder_eqn);

--A1L35 is Add0~34 at LABCELL_X36_Y2_N18
A1L35_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L35 = CARRY(A1L35_adder_eqn);


--BD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X4_Y4_N28
--register power-up is low

BD1_break_readreg[22] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[22],  , BD1L34, VCC);


--BD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X4_Y4_N49
--register power-up is low

BD1_break_readreg[15] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[15],  , BD1L34, VCC);


--PD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X3_Y4_N26
--register power-up is low

PD1_sr[14] = DFFEAS(PD1L93, A1L105,  ,  , PD1L26,  ,  , PD1L25,  );


--PD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X3_Y4_N20
--register power-up is low

PD1_sr[12] = DFFEAS(PD1L96, A1L105,  ,  , PD1L26,  ,  , PD1L25,  );


--PD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X3_Y4_N23
--register power-up is low

PD1_sr[13] = DFFEAS(PD1L97, A1L105,  ,  , PD1L26,  ,  , PD1L25,  );


--PD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X3_Y4_N5
--register power-up is low

PD1_sr[11] = DFFEAS(PD1L98, A1L105,  ,  , PD1L26,  ,  , PD1L25,  );


--PD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X3_Y4_N35
--register power-up is low

PD1_sr[9] = DFFEAS(PD1L99, A1L105,  ,  , PD1L26,  ,  , PD1L25,  );


--PD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X3_Y4_N2
--register power-up is low

PD1_sr[10] = DFFEAS(PD1L100, A1L105,  ,  , PD1L26,  ,  , PD1L25,  );


--DB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X6_Y2_N58
--register power-up is low

DB1_count[2] = AMPP_FUNCTION(A1L105, DB1_count[1], !N1_clr_reg, !Q1_state[4], GND, DB1L64);


--BD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X6_Y3_N28
--register power-up is low

BD1_break_readreg[23] = DFFEAS(BD1L40, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X4_Y4_N41
--register power-up is low

BD1_break_readreg[7] = DFFEAS(BD1L14, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--cntr[16] is cntr[16] at FF_X36_Y2_N20
--register power-up is low

cntr[16] = DFFEAS(A1L34, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L38 is Add0~37 at LABCELL_X36_Y2_N15
A1L38_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L38 = SUM(A1L38_adder_eqn);

--A1L39 is Add0~38 at LABCELL_X36_Y2_N15
A1L39_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L39 = CARRY(A1L39_adder_eqn);


--BD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X4_Y4_N58
--register power-up is low

BD1_break_readreg[13] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[13],  , BD1L34, VCC);


--BD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X4_Y4_N31
--register power-up is low

BD1_break_readreg[14] = DFFEAS(BD1L24, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X4_Y4_N55
--register power-up is low

BD1_break_readreg[11] = DFFEAS(BD1L19, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X4_Y4_N34
--register power-up is low

BD1_break_readreg[12] = DFFEAS(BD1L21, GLOBAL(A1L123),  ,  , BD1L33,  ,  , BD1L34,  );


--BD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X6_Y3_N22
--register power-up is low

BD1_break_readreg[10] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[10],  , BD1L34, VCC);


--BD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X4_Y4_N43
--register power-up is low

BD1_break_readreg[8] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[8],  , BD1L34, VCC);


--BD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X10_Y4_N16
--register power-up is low

BD1_break_readreg[9] = DFFEAS( , GLOBAL(A1L123),  ,  , BD1L33, ND1_jdo[9],  , BD1L34, VCC);


--cntr[15] is cntr[15] at FF_X36_Y2_N17
--register power-up is low

cntr[15] = DFFEAS(A1L38, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L42 is Add0~41 at LABCELL_X36_Y2_N12
A1L42_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L42 = SUM(A1L42_adder_eqn);

--A1L43 is Add0~42 at LABCELL_X36_Y2_N12
A1L43_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L43 = CARRY(A1L43_adder_eqn);


--cntr[14] is cntr[14] at FF_X36_Y2_N14
--register power-up is low

cntr[14] = DFFEAS(A1L42, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L46 is Add0~45 at LABCELL_X36_Y2_N9
A1L46_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L46 = SUM(A1L46_adder_eqn);

--A1L47 is Add0~46 at LABCELL_X36_Y2_N9
A1L47_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L47 = CARRY(A1L47_adder_eqn);


--cntr[13] is cntr[13] at FF_X36_Y2_N11
--register power-up is low

cntr[13] = DFFEAS(A1L46, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L50 is Add0~49 at LABCELL_X36_Y2_N6
A1L50_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L50 = SUM(A1L50_adder_eqn);

--A1L51 is Add0~50 at LABCELL_X36_Y2_N6
A1L51_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L51 = CARRY(A1L51_adder_eqn);


--cntr[12] is cntr[12] at FF_X36_Y2_N8
--register power-up is low

cntr[12] = DFFEAS(A1L50, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L54 is Add0~53 at LABCELL_X36_Y2_N3
A1L54_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L54 = SUM(A1L54_adder_eqn);

--A1L55 is Add0~54 at LABCELL_X36_Y2_N3
A1L55_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L55 = CARRY(A1L55_adder_eqn);


--cntr[11] is cntr[11] at FF_X36_Y2_N5
--register power-up is low

cntr[11] = DFFEAS(A1L54, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L58 is Add0~57 at LABCELL_X36_Y2_N0
A1L58_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L58 = SUM(A1L58_adder_eqn);

--A1L59 is Add0~58 at LABCELL_X36_Y2_N0
A1L59_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L59 = CARRY(A1L59_adder_eqn);


--cntr[10] is cntr[10] at FF_X36_Y2_N2
--register power-up is low

cntr[10] = DFFEAS(A1L58, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L62 is Add0~61 at LABCELL_X36_Y3_N57
A1L62_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L62 = SUM(A1L62_adder_eqn);

--A1L63 is Add0~62 at LABCELL_X36_Y3_N57
A1L63_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L63 = CARRY(A1L63_adder_eqn);


--cntr[9] is cntr[9] at FF_X36_Y3_N59
--register power-up is low

cntr[9] = DFFEAS(A1L62, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L66 is Add0~65 at LABCELL_X36_Y3_N54
A1L66_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L66 = SUM(A1L66_adder_eqn);

--A1L67 is Add0~66 at LABCELL_X36_Y3_N54
A1L67_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L67 = CARRY(A1L67_adder_eqn);


--cntr[8] is cntr[8] at FF_X36_Y3_N56
--register power-up is low

cntr[8] = DFFEAS(A1L66, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L70 is Add0~69 at LABCELL_X36_Y3_N51
A1L70_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L70 = SUM(A1L70_adder_eqn);

--A1L71 is Add0~70 at LABCELL_X36_Y3_N51
A1L71_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L71 = CARRY(A1L71_adder_eqn);


--cntr[7] is cntr[7] at FF_X36_Y3_N53
--register power-up is low

cntr[7] = DFFEAS(A1L70, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L74 is Add0~73 at LABCELL_X36_Y3_N48
A1L74_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L74 = SUM(A1L74_adder_eqn);

--A1L75 is Add0~74 at LABCELL_X36_Y3_N48
A1L75_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L75 = CARRY(A1L75_adder_eqn);


--cntr[6] is cntr[6] at FF_X36_Y3_N50
--register power-up is low

cntr[6] = DFFEAS(A1L74, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L78 is Add0~77 at LABCELL_X36_Y3_N45
A1L78_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L78 = SUM(A1L78_adder_eqn);

--A1L79 is Add0~78 at LABCELL_X36_Y3_N45
A1L79_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L79 = CARRY(A1L79_adder_eqn);


--cntr[5] is cntr[5] at FF_X36_Y3_N47
--register power-up is low

cntr[5] = DFFEAS(A1L78, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L82 is Add0~81 at LABCELL_X36_Y3_N42
A1L82_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L82 = SUM(A1L82_adder_eqn);

--A1L83 is Add0~82 at LABCELL_X36_Y3_N42
A1L83_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L83 = CARRY(A1L83_adder_eqn);


--cntr[4] is cntr[4] at FF_X36_Y3_N44
--register power-up is low

cntr[4] = DFFEAS(A1L82, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L86 is Add0~85 at LABCELL_X36_Y3_N39
A1L86_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L86 = SUM(A1L86_adder_eqn);

--A1L87 is Add0~86 at LABCELL_X36_Y3_N39
A1L87_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L87 = CARRY(A1L87_adder_eqn);


--cntr[3] is cntr[3] at FF_X36_Y3_N41
--register power-up is low

cntr[3] = DFFEAS(A1L86, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L90 is Add0~89 at LABCELL_X36_Y3_N36
A1L90_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L90 = SUM(A1L90_adder_eqn);

--A1L91 is Add0~90 at LABCELL_X36_Y3_N36
A1L91_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L91 = CARRY(A1L91_adder_eqn);


--cntr[2] is cntr[2] at FF_X36_Y3_N38
--register power-up is low

cntr[2] = DFFEAS(A1L90, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L94 is Add0~93 at LABCELL_X36_Y3_N33
A1L94_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L94 = SUM(A1L94_adder_eqn);

--A1L95 is Add0~94 at LABCELL_X36_Y3_N33
A1L95_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L95 = CARRY(A1L95_adder_eqn);


--cntr[1] is cntr[1] at FF_X36_Y3_N35
--register power-up is low

cntr[1] = DFFEAS(A1L94, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L98 is Add0~97 at LABCELL_X36_Y3_N30
A1L98_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L98 = SUM(A1L98_adder_eqn);

--A1L99 is Add0~98 at LABCELL_X36_Y3_N30
A1L99_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L99 = CARRY(A1L99_adder_eqn);


--cntr[0] is cntr[0] at FF_X36_Y3_N32
--register power-up is low

cntr[0] = DFFEAS(A1L98, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--LD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 at LABCELL_X2_Y5_N48
LD1L121 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (!LD1_MonAReg[3] & (((!LD1_MonAReg[2] & LD1_MonAReg[4]))))) # (ND1_take_action_ocimem_b & (((ND1_jdo[32])))) ) ) # ( LD1_jtag_ram_rd_d1 & ( (((!ND1_take_action_ocimem_b & ((XD1_q_a[29]))) # (ND1_take_action_ocimem_b & (ND1_jdo[32])))) ) );


--LD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 at LABCELL_X2_Y5_N42
LD1L125 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (LD1_MonAReg[3] & (!LD1_MonAReg[2] & (!LD1_MonAReg[4])))) # (ND1_take_action_ocimem_b & ((((ND1_jdo[21]))))) ) ) # ( LD1_jtag_ram_rd_d1 & ( ((!ND1_take_action_ocimem_b & (XD1_q_a[18])) # (ND1_take_action_ocimem_b & (((ND1_jdo[21]))))) ) );


--LD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 at LABCELL_X2_Y5_N36
LD1L129 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (!LD1_MonAReg[3] & (!LD1_MonAReg[4] & (!LD1_MonAReg[2])))) # (ND1_take_action_ocimem_b & ((((ND1_jdo[8]))))) ) ) # ( LD1_jtag_ram_rd_d1 & ( (((!ND1_take_action_ocimem_b & (XD1_q_a[5])) # (ND1_take_action_ocimem_b & ((ND1_jdo[8]))))) ) );


--LD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~20 at LABCELL_X2_Y5_N30
LD1L80 = ( !LD1_jtag_ram_rd_d1 & ( (!ND1_take_action_ocimem_b & (((!LD1_MonAReg[3] & (!LD1L40Q $ (LD1_MonAReg[4])))))) # (ND1_take_action_ocimem_b & (ND1_jdo[18])) ) ) # ( LD1_jtag_ram_rd_d1 & ( (((!ND1_take_action_ocimem_b & ((XD1_q_a[15]))) # (ND1_take_action_ocimem_b & (ND1_jdo[18])))) ) );


--SC1L978 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~9 at LABCELL_X10_Y5_N6
SC1L978 = ( !SC1L696 & ( (!SC1_av_ld_aligning_data & (((YD1_q_a[21] & ((TB3L1)))) # (SC1L977))) # (SC1_av_ld_aligning_data & ((((SC1L875))))) ) ) # ( SC1L696 & ( (!SC1_av_ld_aligning_data & (((YD1_q_a[21] & ((TB3L1)))) # (SC1L977))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte3_data[5]))))) ) );


--SC1L983 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~13 at LABCELL_X9_Y5_N12
SC1L983 = ( !SC1L696 & ( (!SC1_av_ld_aligning_data & ((((TB3L1 & YD1_q_a[22])) # (SC1L982)))) # (SC1_av_ld_aligning_data & ((((SC1L875))))) ) ) # ( SC1L696 & ( (!SC1_av_ld_aligning_data & ((((TB3L1 & YD1_q_a[22])) # (SC1L982)))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte3_data[6]))))) ) );


--SC1L968 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~17 at LABCELL_X10_Y6_N6
SC1L968 = ( !SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[19] & TB3L1)) # (SC1L967)))) # (SC1_av_ld_aligning_data & (((SC1L875)))) ) ) # ( SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[19] & TB3L1)) # (SC1L967)))) # (SC1_av_ld_aligning_data & (((SC1_av_ld_byte3_data[3])))) ) );


--SC1L963 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~21 at LABCELL_X10_Y6_N48
SC1L963 = ( !SC1L696 & ( (!SC1_av_ld_aligning_data & ((((TB3L1 & YD1_q_a[18])) # (SC1L962)))) # (SC1_av_ld_aligning_data & (((SC1L875)))) ) ) # ( SC1L696 & ( (!SC1_av_ld_aligning_data & ((((TB3L1 & YD1_q_a[18])) # (SC1L962)))) # (SC1_av_ld_aligning_data & (((SC1_av_ld_byte3_data[2])))) ) );


--SC1L958 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~25 at LABCELL_X10_Y6_N42
SC1L958 = ( !SC1L696 & ( (!SC1_av_ld_aligning_data & ((((TB3L1 & YD1_q_a[17])) # (SC1L957)))) # (SC1_av_ld_aligning_data & (((SC1L875)))) ) ) # ( SC1L696 & ( (!SC1_av_ld_aligning_data & ((((TB3L1 & YD1_q_a[17])) # (SC1L957)))) # (SC1_av_ld_aligning_data & (((SC1_av_ld_byte3_data[1])))) ) );


--SC1L973 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~29 at LABCELL_X10_Y6_N12
SC1L973 = ( !SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[20] & TB3L1)) # (SC1L972)))) # (SC1_av_ld_aligning_data & (((SC1L875)))) ) ) # ( SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[20] & TB3L1)) # (SC1L972)))) # (SC1_av_ld_aligning_data & (((SC1_av_ld_byte3_data[4])))) ) );


--SC1L937 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~9 at LABCELL_X9_Y5_N54
SC1L937 = ( !SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[15] & TB3L1)) # (SC1L936)))) # (SC1_av_ld_aligning_data & (((SC1L875)))) ) ) # ( SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[15] & TB3L1)) # (SC1L936)))) # (SC1_av_ld_aligning_data & (((SC1_av_ld_byte2_data[7])))) ) );


--SC1L953 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~33 at LABCELL_X10_Y5_N48
SC1L953 = ( !SC1L696 & ( (!SC1_av_ld_aligning_data & (((YD1_q_a[16] & ((TB3L1)))) # (SC1L952))) # (SC1_av_ld_aligning_data & ((((SC1L875))))) ) ) # ( SC1L696 & ( (!SC1_av_ld_aligning_data & (((YD1_q_a[16] & ((TB3L1)))) # (SC1L952))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte3_data[0]))))) ) );


--SC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~13 at LABCELL_X10_Y5_N18
SC1L927 = ( !SC1L696 & ( (!SC1_av_ld_aligning_data & (((YD1_q_a[13] & ((TB3L1)))) # (SC1L926))) # (SC1_av_ld_aligning_data & ((((SC1L875))))) ) ) # ( SC1L696 & ( (!SC1_av_ld_aligning_data & (((YD1_q_a[13] & ((TB3L1)))) # (SC1L926))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte2_data[5]))))) ) );


--SC1L932 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~17 at LABCELL_X9_Y5_N24
SC1L932 = ( !SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[14] & TB3L1)) # (SC1L931)))) # (SC1_av_ld_aligning_data & (((SC1L875)))) ) ) # ( SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[14] & TB3L1)) # (SC1L931)))) # (SC1_av_ld_aligning_data & (((SC1_av_ld_byte2_data[6])))) ) );


--SC1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~21 at LABCELL_X10_Y6_N54
SC1L915 = ( !SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[10] & TB3L1)) # (SC1L914)))) # (SC1_av_ld_aligning_data & (((SC1L875)))) ) ) # ( SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[10] & TB3L1)) # (SC1L914)))) # (SC1_av_ld_aligning_data & (((SC1_av_ld_byte2_data[2])))) ) );


--SC1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~25 at LABCELL_X10_Y6_N0
SC1L910 = ( !SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[9] & TB3L1)) # (SC1L909)))) # (SC1_av_ld_aligning_data & (((SC1L875)))) ) ) # ( SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[9] & TB3L1)) # (SC1L909)))) # (SC1_av_ld_aligning_data & (((SC1_av_ld_byte2_data[1])))) ) );


--SC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~29 at LABCELL_X10_Y6_N18
SC1L922 = ( !SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[12] & TB3L1)) # (SC1L921)))) # (SC1_av_ld_aligning_data & (((SC1L875)))) ) ) # ( SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[12] & TB3L1)) # (SC1L921)))) # (SC1_av_ld_aligning_data & (((SC1_av_ld_byte2_data[4])))) ) );


--SC1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~33 at LABCELL_X10_Y5_N0
SC1L905 = ( !SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[8] & TB3L1)) # (SC1L904)))) # (SC1_av_ld_aligning_data & ((((SC1L875))))) ) ) # ( SC1L696 & ( (!SC1_av_ld_aligning_data & ((((YD1_q_a[8] & TB3L1)) # (SC1L904)))) # (SC1_av_ld_aligning_data & ((((SC1_av_ld_byte2_data[0]))))) ) );


--SC1L776 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at MLABCELL_X15_Y9_N0
SC1L776 = ( !SC1_D_iw[14] & ( (SC1L579 & (SC1_D_iw[12] & (!SC1_D_iw[16] & (!SC1_D_iw[11] & !SC1_D_iw[13])))) ) ) # ( SC1_D_iw[14] & ( (SC1L579 & (SC1_D_iw[12] & (SC1_D_iw[15] & (!SC1_D_iw[11] & !SC1_D_iw[13])))) ) );


--VC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at LABCELL_X22_Y5_N48
VC1L130 = ( !VC1_write & ( (!XB3_mem_used[1] & (S1L1 & (VB1_saved_grant[0] & ((VB1L54) # (SB1L18))))) ) ) # ( VC1_write & ( (((LD1_waitrequest))) ) );


--SC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at LABCELL_X12_Y7_N42
SC1L349 = ( !SC1_D_iw[7] & ( (SC1_D_iw[8] & (!SC1_D_iw[6] & (SC1L830Q & ((SC1L625))))) ) ) # ( SC1_D_iw[7] & ( (!SC1_D_iw[8] & (SC1L625 & ((!SC1_D_iw[6] & (SC1_W_bstatus_reg)) # (SC1_D_iw[6] & ((SC1_W_ienable_reg[0])))))) ) );


--DB1L52 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at LABCELL_X4_Y2_N39
DB1L52 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_ir_scan_reg, !Q1_state[3], !A1L106, !DB1_state, !H1_splitter_nodes_receive_0[3], !N1_irf_reg[1][0]);


--SC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at MLABCELL_X8_Y6_N54
SC1L832 = ( !SC1_R_ctrl_rd_ctl_reg & ( (!SC1_R_ctrl_ld & ((!SC1_R_ctrl_br_cmp & (((SC1_W_alu_result[0])))) # (SC1_R_ctrl_br_cmp & (((SC1_W_cmp_result)))))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte0_data[0])))) ) ) # ( SC1_R_ctrl_rd_ctl_reg & ( (!SC1_R_ctrl_ld & ((!SC1_R_ctrl_br_cmp & (((SC1_W_control_rd_data[0])))) # (SC1_R_ctrl_br_cmp & (((SC1_W_cmp_result)))))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte0_data[0])))) ) );


--S1_data_out[0] is nios_system:u0|nios_system_hex:hex|data_out[0] at FF_X11_Y4_N43
--register power-up is low

S1_data_out[0] = DFFEAS(S1L6, GLOBAL(A1L123), !ZD1_r_sync_rst,  , S1L3,  ,  ,  ,  );


--S1_data_out[1] is nios_system:u0|nios_system_hex:hex|data_out[1] at FF_X7_Y5_N43
--register power-up is low

S1_data_out[1] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  , S1L3, SC1_d_writedata[1],  ,  , VCC);


--S1_data_out[2] is nios_system:u0|nios_system_hex:hex|data_out[2] at FF_X16_Y7_N46
--register power-up is low

S1_data_out[2] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  , S1L3, SC1_d_writedata[2],  ,  , VCC);


--S1_data_out[3] is nios_system:u0|nios_system_hex:hex|data_out[3] at FF_X12_Y4_N47
--register power-up is low

S1_data_out[3] = DFFEAS(S1L11, GLOBAL(A1L123), !ZD1_r_sync_rst,  , S1L3,  ,  ,  ,  );


--S1_data_out[4] is nios_system:u0|nios_system_hex:hex|data_out[4] at FF_X12_Y4_N43
--register power-up is low

S1_data_out[4] = DFFEAS(S1L13, GLOBAL(A1L123), !ZD1_r_sync_rst,  , S1L3,  ,  ,  ,  );


--S1_data_out[5] is nios_system:u0|nios_system_hex:hex|data_out[5] at FF_X19_Y4_N40
--register power-up is low

S1_data_out[5] = DFFEAS(S1L15, GLOBAL(A1L123), !ZD1_r_sync_rst,  , S1L3,  ,  ,  ,  );


--S1_data_out[6] is nios_system:u0|nios_system_hex:hex|data_out[6] at FF_X11_Y4_N13
--register power-up is low

S1_data_out[6] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  , S1L3, SC1_d_writedata[6],  ,  , VCC);


--DB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X4_Y2_N56
--register power-up is low

DB1_adapted_tdo = AMPP_FUNCTION(!A1L105, DB1_td_shift[0], !N1_clr_reg, GND);


--PD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X4_Y3_N59
--register power-up is low

PD1_sr[0] = DFFEAS(PD1L59, A1L105,  ,  ,  ,  ,  ,  ,  );


--PD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X4_Y3_N16
--register power-up is low

PD1_ir_out[0] = DFFEAS( , A1L105,  ,  ,  , RD3_dreg[0],  ,  , VCC);


--PD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X3_Y5_N16
--register power-up is low

PD1_ir_out[1] = DFFEAS( , A1L105,  ,  ,  , RD2_dreg[0],  ,  , VCC);


--key0_d3 is key0_d3 at FF_X36_Y3_N5
--register power-up is low

key0_d3 = DFFEAS(A1L222, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--SC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X12_Y5_N4
--register power-up is low

SC1_d_writedata[0] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[0],  ,  , VCC);


--ZD1_r_sync_rst is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst at FF_X8_Y3_N29
--register power-up is low

ZD1_r_sync_rst = DFFEAS(ZD1L1, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--SC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X21_Y5_N37
--register power-up is low

SC1_d_write = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_st_stall,  ,  , VCC);


--AC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X21_Y5_N34
--register power-up is low

AC1_write_accepted = DFFEAS(AC1L10, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L1 is nios_system:u0|nios_system_hex:hex|always0~0 at MLABCELL_X21_Y5_N0
S1L1 = ( SC1_d_write & ( !AC1_write_accepted ) );


--XB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_s1_agent_rsp_fifo|mem_used[1] at FF_X15_Y4_N2
--register power-up is low

XB6_mem_used[1] = DFFEAS(XB6L6, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at LABCELL_X10_Y7_N12
BC1L2 = ( !SC1_W_alu_result[10] & ( SC1L797Q & ( (!SC1_W_alu_result[6] & (!SC1_W_alu_result[7] & (!SC1_W_alu_result[8] & !SC1_W_alu_result[9]))) ) ) );


--BC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1 at LABCELL_X13_Y7_N24
BC1L3 = ( SC1_W_alu_result[16] & ( (!SC1_W_alu_result[15] & (!SC1_W_alu_result[14] & (!SC1_W_alu_result[13] & !SC1_W_alu_result[11]))) ) );


--BC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~2 at LABCELL_X17_Y4_N57
BC1L4 = ( !SC1_W_alu_result[5] & ( (BC1L3 & (BC1L2 & !SC1_W_alu_result[4])) ) );


--DB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X24_Y5_N29
--register power-up is low

DB1_rst1 = AMPP_FUNCTION(A1L123, DB1L43, !ZD1_r_sync_rst);


--YB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_s1_translator|wait_latency_counter[1] at FF_X15_Y4_N56
--register power-up is low

YB6_wait_latency_counter[1] = DFFEAS(YB6L16, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_s1_translator|wait_latency_counter[0] at FF_X15_Y4_N50
--register power-up is low

YB6_wait_latency_counter[0] = DFFEAS(YB6L17, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L2 is nios_system:u0|nios_system_hex:hex|always0~1 at MLABCELL_X15_Y4_N45
S1L2 = ( !YB6_wait_latency_counter[0] & ( (!SC1_W_alu_result[2] & (!SC1_W_alu_result[3] & (DB1_rst1 & !YB6_wait_latency_counter[1]))) ) );


--S1L3 is nios_system:u0|nios_system_hex:hex|always0~2 at MLABCELL_X15_Y4_N39
S1L3 = (!XB6_mem_used[1] & (S1L2 & (BC1L4 & S1L1)));


--SC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X7_Y5_N29
--register power-up is low

SC1_d_writedata[1] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[1],  ,  , VCC);


--SC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X13_Y4_N19
--register power-up is low

SC1_d_writedata[2] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[2],  ,  , VCC);


--SC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X7_Y5_N53
--register power-up is low

SC1_d_writedata[3] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[3],  ,  , VCC);


--SC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X9_Y7_N44
--register power-up is low

SC1_d_writedata[4] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[4],  ,  , VCC);


--SC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X13_Y4_N59
--register power-up is low

SC1_d_writedata[5] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[5],  ,  , VCC);


--SC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X15_Y8_N28
--register power-up is low

SC1_d_writedata[6] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[6],  ,  , VCC);


--MD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at MLABCELL_X3_Y3_N12
MD1L3 = (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & Q1_state[4]));


--PD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at LABCELL_X4_Y3_N30
PD1L57 = ( N1_virtual_ir_scan_reg & ( Q1_state[3] & ( PD1_sr[0] ) ) ) # ( !N1_virtual_ir_scan_reg & ( Q1_state[3] & ( (!H1_splitter_nodes_receive_1[3] & PD1_sr[0]) ) ) ) # ( N1_virtual_ir_scan_reg & ( !Q1_state[3] & ( PD1_sr[0] ) ) ) # ( !N1_virtual_ir_scan_reg & ( !Q1_state[3] & ( PD1_sr[0] ) ) );


--RD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X4_Y3_N56
--register power-up is low

RD3_dreg[0] = DFFEAS( , A1L105,  ,  ,  , RD3_din_s1,  ,  , VCC);


--PD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X4_Y3_N15
PD1L58 = ( !N1_irf_reg[2][1] & ( RD3_dreg[0] & ( (!N1_virtual_ir_scan_reg & (!N1_irf_reg[2][0] & (Q1_state[3] & H1_splitter_nodes_receive_1[3]))) ) ) );


--PD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X3_Y5_N43
--register power-up is low

PD1_DRsize.000 = DFFEAS(PD1L2, A1L105,  ,  , MD1_virtual_state_uir,  ,  ,  ,  );


--PD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X4_Y3_N57
PD1L59 = ( MD1L3 & ( PD1L57 & ( (!PD1_DRsize.000 & ((A1L106))) # (PD1_DRsize.000 & (PD1_sr[1])) ) ) ) # ( !MD1L3 & ( PD1L57 ) ) # ( MD1L3 & ( !PD1L57 & ( (!PD1_DRsize.000 & ((A1L106))) # (PD1_DRsize.000 & (PD1_sr[1])) ) ) ) # ( !MD1L3 & ( !PD1L57 & ( PD1L58 ) ) );


--RD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X3_Y5_N29
--register power-up is low

RD2_dreg[0] = DFFEAS( , A1L105,  ,  ,  , RD2_din_s1,  ,  , VCC);


--key0_d2 is key0_d2 at FF_X36_Y3_N11
--register power-up is low

key0_d2 = DFFEAS(A1L220, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZD1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X8_Y3_N26
--register power-up is low

ZD1_altera_reset_synchronizer_int_chain[4] = DFFEAS(ZD1L12, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZD1_r_sync_rst_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X8_Y3_N47
--register power-up is low

ZD1_r_sync_rst_chain[1] = DFFEAS(ZD1L21, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZD1L1 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0 at MLABCELL_X8_Y3_N27
ZD1L1 = ( ZD1_altera_reset_synchronizer_int_chain[4] ) # ( !ZD1_altera_reset_synchronizer_int_chain[4] & ( (!ZD1_r_sync_rst_chain[1] & ZD1_r_sync_rst) ) );


--SC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X7_Y7_N2
--register power-up is low

SC1_E_new_inst = DFFEAS(SC1L394, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L1010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X19_Y6_N33
SC1L1010 = (SC1_R_ctrl_st & SC1_E_new_inst);


--SC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X8_Y6_N16
--register power-up is low

SC1_d_read = DFFEAS(SC1_d_read_nxt, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at MLABCELL_X21_Y5_N54
AC1L1 = (!AC1_write_accepted & !SC1_d_read);


--AC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X21_Y5_N49
--register power-up is low

AC1_read_accepted = DFFEAS(AC1L7, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_s1_agent|m0_write~0 at MLABCELL_X21_Y5_N9
WB6L1 = ( !AC1_write_accepted & ( (DB1_rst1 & SC1_d_write) ) );


--BC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0 at LABCELL_X17_Y5_N51
BC1L5 = ( BC1L3 & ( (BC1L2 & (SC1_W_alu_result[4] & SC1_W_alu_result[5])) ) );


--BC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X17_Y5_N54
BC1L7 = ( SC1_d_read & ( (SC1_W_alu_result[3] & !AC1_read_accepted) ) );


--XB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X17_Y5_N29
--register power-up is low

XB2_mem_used[1] = DFFEAS(XB2L5, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X17_Y5_N59
--register power-up is low

YB2_wait_latency_counter[1] = DFFEAS(YB2L14, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X17_Y5_N26
--register power-up is low

YB2_wait_latency_counter[0] = DFFEAS(YB2L15, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X17_Y5_N18
SB1L1 = ( !XB2_mem_used[1] & ( YB2_wait_latency_counter[0] & ( (!WB6L1 & (!YB2_wait_latency_counter[1] & (BC1L7 & BC1L5))) ) ) ) # ( !XB2_mem_used[1] & ( !YB2_wait_latency_counter[0] & ( (WB6L1 & (!YB2_wait_latency_counter[1] & (BC1L7 & BC1L5))) ) ) );


--SB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at MLABCELL_X15_Y4_N9
SB1L2 = ( YB6_wait_latency_counter[0] & ( (!YB6_wait_latency_counter[1] & (!WB6L1 & (BC1L4 & !XB6_mem_used[1]))) ) ) # ( !YB6_wait_latency_counter[0] & ( (!YB6_wait_latency_counter[1] & (WB6L1 & (BC1L4 & !XB6_mem_used[1]))) ) );


--SB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2 at MLABCELL_X21_Y5_N30
SB1L3 = ( SB1L2 & ( DB1_rst1 ) ) # ( !SB1L2 & ( (DB1_rst1 & SB1L1) ) );


--BC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~1 at LABCELL_X17_Y4_N24
BC1L6 = ( !SC1_W_alu_result[3] & ( SC1_W_alu_result[4] & ( (BC1L3 & (BC1L2 & SC1_W_alu_result[5])) ) ) );


--XB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1] at FF_X18_Y5_N53
--register power-up is low

XB4_mem_used[1] = DFFEAS(XB4L5, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1] at FF_X18_Y5_N47
--register power-up is low

YB4_wait_latency_counter[1] = DFFEAS(YB4L17, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0] at FF_X18_Y5_N44
--register power-up is low

YB4_wait_latency_counter[0] = DFFEAS(YB4L18, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at LABCELL_X17_Y5_N39
BC1L8 = ( !SC1_W_alu_result[4] & ( SC1_W_alu_result[5] & ( (!AC1_read_accepted & (BC1L2 & (SC1_d_read & BC1L3))) ) ) );


--SB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at LABCELL_X18_Y5_N39
SB1L10 = ( !YB4_wait_latency_counter[1] & ( !XB4_mem_used[1] & ( (BC1L8 & (DB1_rst1 & (!YB4_wait_latency_counter[0] $ (!WB6L1)))) ) ) );


--XB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:push_button_s1_agent_rsp_fifo|mem_used[1] at FF_X15_Y5_N32
--register power-up is low

XB5_mem_used[1] = DFFEAS(XB5L5, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:push_button_s1_translator|wait_latency_counter[1] at FF_X15_Y5_N53
--register power-up is low

YB5_wait_latency_counter[1] = DFFEAS(YB5L9, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:push_button_s1_translator|wait_latency_counter[0] at FF_X15_Y5_N50
--register power-up is low

YB5_wait_latency_counter[0] = DFFEAS(YB5L10, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2 at LABCELL_X17_Y5_N36
BC1L9 = ( !SC1_W_alu_result[5] & ( SC1_W_alu_result[4] & ( (!AC1_read_accepted & (BC1L2 & (BC1L3 & SC1_d_read))) ) ) );


--SB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at MLABCELL_X15_Y5_N45
SB1L11 = ( WB6L1 & ( !XB5_mem_used[1] & ( (!YB5_wait_latency_counter[0] & (BC1L9 & (DB1_rst1 & !YB5_wait_latency_counter[1]))) ) ) ) # ( !WB6L1 & ( !XB5_mem_used[1] & ( (YB5_wait_latency_counter[0] & (BC1L9 & (DB1_rst1 & !YB5_wait_latency_counter[1]))) ) ) );


--VB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0] at FF_X24_Y5_N56
--register power-up is low

VB1_saved_grant[0] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  , VB1L55, KC1L2,  ,  , VCC);


--LD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X22_Y5_N31
--register power-up is low

LD1_waitrequest = DFFEAS(LD1L193, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--XB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X22_Y5_N16
--register power-up is low

XB3_mem_used[1] = DFFEAS(XB3L11, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at LABCELL_X22_Y5_N9
XB3L16 = (!XB3_mem_used[1] & !LD1L194Q);


--VB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[0] at FF_X23_Y5_N52
--register power-up is low

VB2_saved_grant[0] = DFFEAS( , GLOBAL(A1L123), !ZD2_r_sync_rst,  , VB2L59, KC2L2,  ,  , VCC);


--YB7_waitrequest_reset_override is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override at FF_X19_Y5_N5
--register power-up is low

YB7_waitrequest_reset_override = DFFEAS(YB7L6, GLOBAL(A1L123), !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X19_Y5_N8
--register power-up is low

XB7_mem_used[1] = DFFEAS(XB7L11, GLOBAL(A1L123), !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X18_Y5_N30
YB7L3 = ( !XB7_mem_used[1] & ( YB7_waitrequest_reset_override ) );


--BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at LABCELL_X13_Y7_N42
BC1L1 = ( !SC1_W_alu_result[14] & ( !SC1_W_alu_result[13] & ( (SC1_W_alu_result[11] & (SC1_W_alu_result[16] & (!SC1_W_alu_result[12] & !SC1L801Q))) ) ) );


--SB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3 at LABCELL_X24_Y5_N0
SB1L4 = ( VB1_saved_grant[0] & ( BC1L1 & ( XB3L16 ) ) ) # ( VB1_saved_grant[0] & ( !BC1L1 & ( (YB7L3 & VB2_saved_grant[0]) ) ) ) # ( !VB1_saved_grant[0] & ( !BC1L1 & ( (YB7L3 & VB2_saved_grant[0]) ) ) );


--AC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X16_Y4_N51
AC1L8 = ( SC1_d_read & ( !AC1_read_accepted ) );


--SB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~0 at LABCELL_X17_Y4_N18
SB1L15 = ( SC1_W_alu_result[3] & ( BC1L3 & ( (BC1L2 & (((!SC1_W_alu_result[5] & !SC1_W_alu_result[4])) # (AC1L8))) ) ) ) # ( !SC1_W_alu_result[3] & ( BC1L3 & ( (BC1L2 & ((!SC1_W_alu_result[5] $ (SC1_W_alu_result[4])) # (AC1L8))) ) ) );


--U1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X13_Y5_N16
--register power-up is low

U1_av_waitrequest = DFFEAS(U1L68, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X13_Y5_N19
--register power-up is low

XB1_mem_used[1] = DFFEAS(XB1L6, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at LABCELL_X18_Y5_N0
SB1L12 = ( U1_av_waitrequest & ( !XB1_mem_used[1] ) );


--SB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~4 at MLABCELL_X21_Y5_N24
SB1L5 = ( SB1L15 & ( SB1L4 & ( (!SB1L11 & (!SB1L10 & ((!SB1L12) # (!BC1L6)))) ) ) ) # ( SB1L15 & ( !SB1L4 & ( (!SB1L11 & (!SB1L10 & ((!SB1L12) # (!BC1L6)))) ) ) ) # ( !SB1L15 & ( !SB1L4 & ( (!SB1L11 & (!SB1L10 & ((!SB1L12) # (!BC1L6)))) ) ) );


--YB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X22_Y5_N14
--register power-up is low

YB3_read_latency_shift_reg[0] = DFFEAS(YB3L43, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74] at FF_X22_Y5_N25
--register power-up is low

XB3_mem[0][74] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  , XB3L12, XB3L14,  ,  , VCC);


--XB3_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56] at FF_X22_Y5_N58
--register power-up is low

XB3_mem[0][56] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  , XB3L12, XB3L15,  ,  , VCC);


--TB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src0_valid~0 at LABCELL_X22_Y5_N24
TB2L1 = ( YB3_read_latency_shift_reg[0] & ( (!XB3_mem[0][56]) # (!XB3_mem[0][74]) ) );


--YB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X19_Y5_N26
--register power-up is low

YB7_read_latency_shift_reg[0] = DFFEAS(YB7L4, GLOBAL(A1L123), !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74] at FF_X19_Y5_N35
--register power-up is low

XB7_mem[0][74] = DFFEAS( , GLOBAL(A1L123), !ZD2_r_sync_rst,  , XB7L12, XB7L14,  ,  , VCC);


--XB7_mem[0][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56] at FF_X19_Y5_N32
--register power-up is low

XB7_mem[0][56] = DFFEAS( , GLOBAL(A1L123), !ZD2_r_sync_rst,  , XB7L12, XB7L15,  ,  , VCC);


--TB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src0_valid~0 at LABCELL_X19_Y5_N33
TB3L1 = (YB7_read_latency_shift_reg[0] & ((!XB7_mem[0][56]) # (!XB7_mem[0][74])));


--YB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X13_Y5_N26
--register power-up is low

YB1_read_latency_shift_reg[0] = DFFEAS(YB1L34, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X17_Y5_N35
--register power-up is low

YB2_read_latency_shift_reg[0] = DFFEAS(YB2L9, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0] at FF_X18_Y5_N19
--register power-up is low

YB4_read_latency_shift_reg[0] = DFFEAS(YB4L12, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:push_button_s1_translator|read_latency_shift_reg[0] at FF_X15_Y5_N43
--register power-up is low

YB5_read_latency_shift_reg[0] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SB1L11,  ,  , VCC);


--YB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_s1_translator|read_latency_shift_reg[0] at FF_X15_Y4_N26
--register power-up is low

YB6_read_latency_shift_reg[0] = DFFEAS(YB6L11, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at LABCELL_X11_Y5_N57
GC1L2 = ( !YB6_read_latency_shift_reg[0] & ( (!YB2L7Q & (!YB1_read_latency_shift_reg[0] & (!YB5_read_latency_shift_reg[0] & !YB4_read_latency_shift_reg[0]))) ) );


--AC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X21_Y5_N43
--register power-up is low

AC1_end_begintransfer = DFFEAS(AC1L5, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at MLABCELL_X21_Y5_N57
AC1L2 = ( DB1_rst1 & ( (!SC1_d_read & ((!SC1_d_write) # ((!AC1_write_accepted & !AC1_end_begintransfer)))) ) ) # ( !DB1_rst1 & ( (!SC1_d_read & ((!AC1_write_accepted) # (!SC1_d_write))) ) );


--AC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2 at LABCELL_X22_Y5_N27
AC1L3 = ( TB2L1 & ( !AC1L2 ) ) # ( !TB2L1 & ( (!AC1L2 & (((!GC1L2) # (!SC1_d_read)) # (TB3L1))) ) );


--SC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at MLABCELL_X21_Y5_N39
SC1_E_st_stall = ( AC1L3 & ( SC1L1010 ) ) # ( !AC1L3 & ( SC1L1010 ) ) # ( AC1L3 & ( !SC1L1010 & ( (AC1L1 & (SC1_d_write & (!SB1L3 & SB1L5))) ) ) ) # ( !AC1L3 & ( !SC1L1010 & ( SC1_d_write ) ) );


--SB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~5 at MLABCELL_X21_Y5_N15
SB1L6 = ( SB1L4 & ( (!SB1L15) # ((SB1L12 & BC1L6)) ) ) # ( !SB1L4 & ( (SB1L12 & BC1L6) ) );


--SB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~6 at MLABCELL_X21_Y5_N18
SB1L7 = ( SB1L1 & ( !SB1L10 & ( (!DB1_rst1 & (!SB1L6 & !SB1L11)) ) ) ) # ( !SB1L1 & ( !SB1L10 & ( (!SB1L6 & (!SB1L11 & ((!DB1_rst1) # (!SB1L2)))) ) ) );


--AC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at MLABCELL_X21_Y5_N33
AC1L10 = ( SB1L7 & ( (!AC1L3 & AC1_write_accepted) ) ) # ( !SB1L7 & ( (!AC1L3 & (((DB1_rst1 & SC1_d_write)) # (AC1_write_accepted))) ) );


--SB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~7 at MLABCELL_X15_Y4_N6
SB1L8 = ( YB6_wait_latency_counter[0] & ( (!YB6_wait_latency_counter[1] & (BC1L4 & ((!WB6L1) # (XB6_mem_used[1])))) ) ) # ( !YB6_wait_latency_counter[0] & ( (!YB6_wait_latency_counter[1] & (WB6L1 & (!XB6_mem_used[1] & BC1L4))) ) );


--XB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_s1_agent_rsp_fifo|mem_used[0] at FF_X15_Y4_N5
--register power-up is low

XB6_mem_used[0] = DFFEAS(XB6L3, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X16_Y4_N45
XB6L5 = ( DB1_rst1 & ( AC1L8 ) );


--XB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_s1_agent_rsp_fifo|mem_used[1]~1 at MLABCELL_X15_Y4_N0
XB6L6 = ( XB6L5 & ( (!XB6_mem_used[0] & (((XB6_mem_used[1])))) # (XB6_mem_used[0] & (!YB6_read_latency_shift_reg[0] & ((XB6_mem_used[1]) # (SB1L8)))) ) ) # ( !XB6L5 & ( (XB6_mem_used[1] & ((!YB6_read_latency_shift_reg[0]) # (!XB6_mem_used[0]))) ) );


--SC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X10_Y8_N16
--register power-up is low

SC1_R_ctrl_shift_rot = DFFEAS(SC1L250, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X9_Y9_N55
--register power-up is low

SC1_R_ctrl_logic = DFFEAS(SC1L235, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X11_Y7_N37
--register power-up is low

SC1_R_logic_op[1] = DFFEAS(SC1L304, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X11_Y7_N11
--register power-up is low

SC1_R_logic_op[0] = DFFEAS(SC1L303, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X19_Y7_N40
--register power-up is low

SC1_E_src1[5] = DFFEAS(SC1L737, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~0 at MLABCELL_X21_Y6_N24
SC1L362 = ( SC1L732Q & ( (!SC1_E_src1[5] & (SC1_E_src2[5] & SC1_R_logic_op[1])) # (SC1_E_src1[5] & (!SC1_E_src2[5] $ (!SC1_R_logic_op[1]))) ) ) # ( !SC1L732Q & ( !SC1_R_logic_op[1] $ (((SC1_E_src2[5]) # (SC1_E_src1[5]))) ) );


--SC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~0 at MLABCELL_X21_Y6_N39
SC1L317 = ( SC1L412Q & ( ((!SC1_R_ctrl_logic & (SC1L62)) # (SC1_R_ctrl_logic & ((SC1L362)))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1L412Q & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & (SC1L62)) # (SC1_R_ctrl_logic & ((SC1L362))))) ) );


--SC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X12_Y8_N35
--register power-up is low

SC1_R_ctrl_rd_ctl_reg = DFFEAS(SC1_D_op_rdctl, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X11_Y9_N14
--register power-up is low

SC1_R_ctrl_br_cmp = DFFEAS(SC1L211, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X13_Y6_N39
SC1L344 = (SC1_R_ctrl_br_cmp) # (SC1_R_ctrl_rd_ctl_reg);


--SC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X12_Y7_N52
--register power-up is low

SC1_E_src2[4] = DFFEAS(SC1L772, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X19_Y7_N34
--register power-up is low

SC1_E_src1[4] = DFFEAS(SC1L736, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~1 at MLABCELL_X21_Y6_N42
SC1L361 = ( SC1_R_logic_op[1] & ( (!SC1_E_src1[4] & ((SC1_E_src2[4]))) # (SC1_E_src1[4] & ((!SC1L732Q) # (!SC1_E_src2[4]))) ) ) # ( !SC1_R_logic_op[1] & ( (!SC1_E_src1[4] & (!SC1L732Q & !SC1_E_src2[4])) # (SC1_E_src1[4] & (SC1L732Q & SC1_E_src2[4])) ) );


--SC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~2 at MLABCELL_X21_Y6_N9
SC1L316 = ( SC1_R_ctrl_shift_rot & ( SC1L361 & ( SC1_E_shift_rot_result[4] ) ) ) # ( !SC1_R_ctrl_shift_rot & ( SC1L361 & ( (SC1_R_ctrl_logic) # (SC1L66) ) ) ) # ( SC1_R_ctrl_shift_rot & ( !SC1L361 & ( SC1_E_shift_rot_result[4] ) ) ) # ( !SC1_R_ctrl_shift_rot & ( !SC1L361 & ( (SC1L66 & !SC1_R_ctrl_logic) ) ) );


--SC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X18_Y7_N13
--register power-up is low

SC1_E_src1[12] = DFFEAS(SC1L744, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~2 at LABCELL_X16_Y7_N15
SC1L369 = ( SC1_E_src2[12] & ( !SC1_R_logic_op[1] $ (((!SC1L732Q) # (!SC1_E_src1[12]))) ) ) # ( !SC1_E_src2[12] & ( (!SC1_R_logic_op[1] & (!SC1L732Q & !SC1_E_src1[12])) # (SC1_R_logic_op[1] & ((SC1_E_src1[12]))) ) );


--SC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~3 at LABCELL_X13_Y7_N51
SC1L324 = ( SC1L70 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L369)))) # (SC1_R_ctrl_shift_rot & (((SC1L421Q)))) ) ) # ( !SC1L70 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L369)))) # (SC1_R_ctrl_shift_rot & (((SC1L421Q)))) ) );


--SC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X18_Y7_N31
--register power-up is low

SC1_E_src1[6] = DFFEAS(SC1L738, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~3 at LABCELL_X16_Y7_N12
SC1L363 = (!SC1_E_src2[6] & ((!SC1_R_logic_op[1] & (!SC1L732Q & !SC1_E_src1[6])) # (SC1_R_logic_op[1] & ((SC1_E_src1[6]))))) # (SC1_E_src2[6] & (!SC1_R_logic_op[1] $ (((!SC1L732Q) # (!SC1_E_src1[6])))));


--SC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~4 at MLABCELL_X15_Y7_N24
SC1L318 = ( SC1_R_ctrl_shift_rot & ( SC1_R_ctrl_logic & ( SC1_E_shift_rot_result[6] ) ) ) # ( !SC1_R_ctrl_shift_rot & ( SC1_R_ctrl_logic & ( SC1L363 ) ) ) # ( SC1_R_ctrl_shift_rot & ( !SC1_R_ctrl_logic & ( SC1_E_shift_rot_result[6] ) ) ) # ( !SC1_R_ctrl_shift_rot & ( !SC1_R_ctrl_logic & ( SC1L74 ) ) );


--SC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X18_Y7_N16
--register power-up is low

SC1_E_src1[7] = DFFEAS(SC1L739, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~4 at LABCELL_X16_Y7_N9
SC1L364 = ( SC1L732Q & ( (!SC1_E_src2[7] & (SC1_E_src1[7] & SC1_R_logic_op[1])) # (SC1_E_src2[7] & (!SC1_E_src1[7] $ (!SC1_R_logic_op[1]))) ) ) # ( !SC1L732Q & ( !SC1_R_logic_op[1] $ (((SC1_E_src1[7]) # (SC1_E_src2[7]))) ) );


--SC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~5 at MLABCELL_X15_Y7_N21
SC1L319 = ( SC1L364 & ( SC1L78 & ( (!SC1_R_ctrl_shift_rot) # (SC1_E_shift_rot_result[7]) ) ) ) # ( !SC1L364 & ( SC1L78 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic))) # (SC1_R_ctrl_shift_rot & (SC1_E_shift_rot_result[7])) ) ) ) # ( SC1L364 & ( !SC1L78 & ( (!SC1_R_ctrl_shift_rot & ((SC1_R_ctrl_logic))) # (SC1_R_ctrl_shift_rot & (SC1_E_shift_rot_result[7])) ) ) ) # ( !SC1L364 & ( !SC1L78 & ( (SC1_E_shift_rot_result[7] & SC1_R_ctrl_shift_rot) ) ) );


--SC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X18_Y7_N1
--register power-up is low

SC1_E_src1[8] = DFFEAS(SC1L740, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~5 at LABCELL_X16_Y7_N30
SC1L365 = ( SC1_E_src2[8] & ( !SC1_R_logic_op[1] $ (((!SC1_E_src1[8]) # (!SC1L732Q))) ) ) # ( !SC1_E_src2[8] & ( (!SC1_R_logic_op[1] & (!SC1_E_src1[8] & !SC1L732Q)) # (SC1_R_logic_op[1] & (SC1_E_src1[8])) ) );


--SC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~6 at MLABCELL_X15_Y7_N3
SC1L320 = ( SC1_R_ctrl_shift_rot & ( SC1_E_shift_rot_result[8] ) ) # ( !SC1_R_ctrl_shift_rot & ( SC1_E_shift_rot_result[8] & ( (!SC1_R_ctrl_logic & ((SC1L82))) # (SC1_R_ctrl_logic & (SC1L365)) ) ) ) # ( !SC1_R_ctrl_shift_rot & ( !SC1_E_shift_rot_result[8] & ( (!SC1_R_ctrl_logic & ((SC1L82))) # (SC1_R_ctrl_logic & (SC1L365)) ) ) );


--SC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X18_Y7_N47
--register power-up is low

SC1_E_src1[9] = DFFEAS(SC1L741, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~6 at LABCELL_X16_Y7_N33
SC1L366 = (!SC1L491Q & ((!SC1_R_logic_op[1] & (!SC1_E_src2[9] & !SC1L732Q)) # (SC1_R_logic_op[1] & (SC1_E_src2[9])))) # (SC1L491Q & (!SC1_R_logic_op[1] $ (((!SC1_E_src2[9]) # (!SC1L732Q)))));


--SC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~7 at MLABCELL_X15_Y7_N54
SC1L321 = ( SC1L86 & ( SC1_R_ctrl_logic & ( (!SC1_R_ctrl_shift_rot & (SC1L366)) # (SC1_R_ctrl_shift_rot & ((SC1_E_shift_rot_result[9]))) ) ) ) # ( !SC1L86 & ( SC1_R_ctrl_logic & ( (!SC1_R_ctrl_shift_rot & (SC1L366)) # (SC1_R_ctrl_shift_rot & ((SC1_E_shift_rot_result[9]))) ) ) ) # ( SC1L86 & ( !SC1_R_ctrl_logic & ( (!SC1_R_ctrl_shift_rot) # (SC1_E_shift_rot_result[9]) ) ) ) # ( !SC1L86 & ( !SC1_R_ctrl_logic & ( (SC1_E_shift_rot_result[9] & SC1_R_ctrl_shift_rot) ) ) );


--SC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X18_Y7_N28
--register power-up is low

SC1_E_src1[10] = DFFEAS(SC1L742, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~7 at LABCELL_X16_Y7_N48
SC1L367 = ( SC1_R_logic_op[1] & ( SC1_E_src1[10] & ( (!SC1_E_src2[10]) # (!SC1L732Q) ) ) ) # ( !SC1_R_logic_op[1] & ( SC1_E_src1[10] & ( (SC1_E_src2[10] & SC1L732Q) ) ) ) # ( SC1_R_logic_op[1] & ( !SC1_E_src1[10] & ( SC1_E_src2[10] ) ) ) # ( !SC1_R_logic_op[1] & ( !SC1_E_src1[10] & ( (!SC1_E_src2[10] & !SC1L732Q) ) ) );


--SC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~8 at MLABCELL_X15_Y7_N15
SC1L322 = ( SC1L367 & ( SC1_R_ctrl_logic & ( (!SC1_R_ctrl_shift_rot) # (SC1L418Q) ) ) ) # ( !SC1L367 & ( SC1_R_ctrl_logic & ( (SC1L418Q & SC1_R_ctrl_shift_rot) ) ) ) # ( SC1L367 & ( !SC1_R_ctrl_logic & ( (!SC1_R_ctrl_shift_rot & (SC1L90)) # (SC1_R_ctrl_shift_rot & ((SC1L418Q))) ) ) ) # ( !SC1L367 & ( !SC1_R_ctrl_logic & ( (!SC1_R_ctrl_shift_rot & (SC1L90)) # (SC1_R_ctrl_shift_rot & ((SC1L418Q))) ) ) );


--SC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X18_Y7_N55
--register power-up is low

SC1_E_src1[11] = DFFEAS(SC1L743, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~8 at LABCELL_X16_Y7_N36
SC1L368 = (!SC1_E_src1[11] & ((!SC1_R_logic_op[1] & (!SC1L732Q & !SC1_E_src2[11])) # (SC1_R_logic_op[1] & ((SC1_E_src2[11]))))) # (SC1_E_src1[11] & (!SC1_R_logic_op[1] $ (((!SC1L732Q) # (!SC1_E_src2[11])))));


--SC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~9 at LABCELL_X13_Y7_N54
SC1L323 = ( SC1_R_ctrl_shift_rot & ( SC1L94 & ( SC1_E_shift_rot_result[11] ) ) ) # ( !SC1_R_ctrl_shift_rot & ( SC1L94 & ( (!SC1_R_ctrl_logic) # (SC1L368) ) ) ) # ( SC1_R_ctrl_shift_rot & ( !SC1L94 & ( SC1_E_shift_rot_result[11] ) ) ) # ( !SC1_R_ctrl_shift_rot & ( !SC1L94 & ( (SC1_R_ctrl_logic & SC1L368) ) ) );


--SC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X19_Y7_N49
--register power-up is low

SC1_E_src1[14] = DFFEAS(SC1L746, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~9 at MLABCELL_X21_Y6_N12
SC1L371 = ( SC1_E_src2[14] & ( SC1_E_src1[14] & ( !SC1L732Q $ (!SC1_R_logic_op[1]) ) ) ) # ( !SC1_E_src2[14] & ( SC1_E_src1[14] & ( SC1_R_logic_op[1] ) ) ) # ( SC1_E_src2[14] & ( !SC1_E_src1[14] & ( SC1_R_logic_op[1] ) ) ) # ( !SC1_E_src2[14] & ( !SC1_E_src1[14] & ( (!SC1L732Q & !SC1_R_logic_op[1]) ) ) );


--SC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~10 at MLABCELL_X15_Y7_N33
SC1L326 = ( SC1_R_ctrl_shift_rot & ( SC1L98 & ( SC1_E_shift_rot_result[14] ) ) ) # ( !SC1_R_ctrl_shift_rot & ( SC1L98 & ( (!SC1_R_ctrl_logic) # (SC1L371) ) ) ) # ( SC1_R_ctrl_shift_rot & ( !SC1L98 & ( SC1_E_shift_rot_result[14] ) ) ) # ( !SC1_R_ctrl_shift_rot & ( !SC1L98 & ( (SC1L371 & SC1_R_ctrl_logic) ) ) );


--SC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X18_Y7_N37
--register power-up is low

SC1_E_src1[13] = DFFEAS(SC1L745, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~10 at MLABCELL_X21_Y6_N33
SC1L370 = ( SC1_E_src2[13] & ( !SC1_R_logic_op[1] $ (((!SC1L732Q) # (!SC1_E_src1[13]))) ) ) # ( !SC1_E_src2[13] & ( (!SC1_R_logic_op[1] & (!SC1L732Q & !SC1_E_src1[13])) # (SC1_R_logic_op[1] & ((SC1_E_src1[13]))) ) );


--SC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~11 at LABCELL_X13_Y7_N15
SC1L325 = ( SC1_R_ctrl_logic & ( SC1L370 & ( (!SC1_R_ctrl_shift_rot) # (SC1_E_shift_rot_result[13]) ) ) ) # ( !SC1_R_ctrl_logic & ( SC1L370 & ( (!SC1_R_ctrl_shift_rot & ((SC1L102))) # (SC1_R_ctrl_shift_rot & (SC1_E_shift_rot_result[13])) ) ) ) # ( SC1_R_ctrl_logic & ( !SC1L370 & ( (SC1_E_shift_rot_result[13] & SC1_R_ctrl_shift_rot) ) ) ) # ( !SC1_R_ctrl_logic & ( !SC1L370 & ( (!SC1_R_ctrl_shift_rot & ((SC1L102))) # (SC1_R_ctrl_shift_rot & (SC1_E_shift_rot_result[13])) ) ) );


--SC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X18_Y7_N7
--register power-up is low

SC1_E_src1[16] = DFFEAS(SC1L748, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~11 at MLABCELL_X21_Y6_N48
SC1L373 = ( SC1_E_src2[16] & ( SC1L732Q & ( !SC1_E_src1[16] $ (!SC1_R_logic_op[1]) ) ) ) # ( !SC1_E_src2[16] & ( SC1L732Q & ( (SC1_E_src1[16] & SC1_R_logic_op[1]) ) ) ) # ( SC1_E_src2[16] & ( !SC1L732Q & ( SC1_R_logic_op[1] ) ) ) # ( !SC1_E_src2[16] & ( !SC1L732Q & ( !SC1_E_src1[16] $ (SC1_R_logic_op[1]) ) ) );


--SC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~12 at LABCELL_X13_Y7_N6
SC1L328 = ( SC1L106 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L373)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[16])))) ) ) # ( !SC1L106 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & ((SC1L373)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[16])))) ) );


--SC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X19_Y7_N46
--register power-up is low

SC1_E_src1[15] = DFFEAS(SC1L747, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~12 at MLABCELL_X21_Y7_N12
SC1L372 = ( SC1_E_src1[15] & ( !SC1_R_logic_op[1] $ (((!SC1_E_src2[15]) # (!SC1L732Q))) ) ) # ( !SC1_E_src1[15] & ( (!SC1_R_logic_op[1] & (!SC1_E_src2[15] & !SC1L732Q)) # (SC1_R_logic_op[1] & (SC1_E_src2[15])) ) );


--SC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~13 at LABCELL_X13_Y7_N9
SC1L327 = ( SC1L372 & ( (!SC1_R_ctrl_shift_rot & (((SC1L110)) # (SC1_R_ctrl_logic))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[15])))) ) ) # ( !SC1L372 & ( (!SC1_R_ctrl_shift_rot & (!SC1_R_ctrl_logic & ((SC1L110)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[15])))) ) );


--SB1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~1 at MLABCELL_X21_Y5_N6
SB1L16 = ( AC1_read_accepted & ( (DB1_rst1 & (SC1_d_write & !AC1_write_accepted)) ) ) # ( !AC1_read_accepted & ( (DB1_rst1 & (((SC1_d_write & !AC1_write_accepted)) # (SC1_d_read))) ) );


--YB6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_s1_translator|wait_latency_counter[1]~0 at MLABCELL_X15_Y4_N18
YB6L15 = ( !XB6_mem_used[1] & ( SB1L16 & ( (BC1L4 & ((!YB6_wait_latency_counter[0] $ (WB6L1)) # (YB6_wait_latency_counter[1]))) ) ) );


--YB6L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_s1_translator|wait_latency_counter~1 at MLABCELL_X15_Y4_N54
YB6L16 = ( !YB6_wait_latency_counter[1] & ( YB6_wait_latency_counter[0] & ( YB6L15 ) ) ) # ( YB6_wait_latency_counter[1] & ( !YB6_wait_latency_counter[0] & ( YB6L15 ) ) );


--YB6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_s1_translator|wait_latency_counter~2 at MLABCELL_X15_Y4_N48
YB6L17 = ( !YB6_wait_latency_counter[0] & ( YB6L15 ) );


--SC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X18_Y7_N49
--register power-up is low

SC1_E_src1[2] = DFFEAS(SC1L734, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X12_Y7_N7
--register power-up is low

SC1_E_src2[2] = DFFEAS(SC1L770, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~13 at MLABCELL_X15_Y7_N48
SC1L359 = ( SC1_E_src1[2] & ( !SC1_R_logic_op[1] $ (((!SC1L732Q) # (!SC1_E_src2[2]))) ) ) # ( !SC1_E_src1[2] & ( (!SC1_R_logic_op[1] & (!SC1L732Q & !SC1_E_src2[2])) # (SC1_R_logic_op[1] & ((SC1_E_src2[2]))) ) );


--SC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~14 at MLABCELL_X15_Y7_N39
SC1L314 = ( SC1L359 & ( (!SC1_R_ctrl_shift_rot & (((SC1L114)) # (SC1_R_ctrl_logic))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[2])))) ) ) # ( !SC1L359 & ( (!SC1_R_ctrl_shift_rot & (!SC1_R_ctrl_logic & (SC1L114))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[2])))) ) );


--SC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X19_Y7_N16
--register power-up is low

SC1_E_src1[3] = DFFEAS(SC1L735, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X12_Y7_N10
--register power-up is low

SC1_E_src2[3] = DFFEAS(SC1L771, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~14 at MLABCELL_X15_Y7_N51
SC1L360 = ( SC1_R_logic_op[1] & ( (!SC1_E_src2[3] & ((SC1_E_src1[3]))) # (SC1_E_src2[3] & ((!SC1L732Q) # (!SC1_E_src1[3]))) ) ) # ( !SC1_R_logic_op[1] & ( (!SC1L732Q & (!SC1_E_src2[3] & !SC1_E_src1[3])) # (SC1L732Q & (SC1_E_src2[3] & SC1_E_src1[3])) ) );


--SC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~15 at MLABCELL_X15_Y7_N36
SC1L315 = ( SC1L409Q & ( ((!SC1_R_ctrl_logic & ((SC1L118))) # (SC1_R_ctrl_logic & (SC1L360))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1L409Q & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & ((SC1L118))) # (SC1_R_ctrl_logic & (SC1L360)))) ) );


--DB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X4_Y2_N41
--register power-up is low

DB1_state = AMPP_FUNCTION(A1L105, DB1L52, !N1_clr_reg);


--DB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X4_Y2_N52
--register power-up is low

DB1_user_saw_rvalid = AMPP_FUNCTION(A1L105, DB1L89, !N1_clr_reg, GND);


--DB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at MLABCELL_X6_Y2_N39
DB1L76 = AMPP_FUNCTION(!DB1_user_saw_rvalid, !DB1_state, !N1_irf_reg[1][0], !A1L106, !DB1_count[1], !DB1_td_shift[9]);


--DB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X4_Y2_N11
--register power-up is low

DB1_tck_t_dav = AMPP_FUNCTION(A1L105, DB1L61, !N1_clr_reg);


--DB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X4_Y2_N1
--register power-up is low

DB1_td_shift[1] = AMPP_FUNCTION(A1L105, DB1L80, !N1_clr_reg, DB1L64);


--DB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X6_Y2_N11
--register power-up is low

DB1_count[9] = AMPP_FUNCTION(A1L105, DB1L16, !N1_clr_reg, DB1L64);


--DB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X4_Y3_N37
--register power-up is low

DB1_rvalid = AMPP_FUNCTION(A1L123, DB1L49, !ZD1_r_sync_rst);


--DB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at MLABCELL_X6_Y2_N48
DB1L77 = AMPP_FUNCTION(!DB1_tck_t_dav, !DB1L76, !DB1_td_shift[1], !DB1_state, !DB1_rvalid, !DB1_count[9]);


--DB1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at LABCELL_X7_Y2_N39
DB1L64 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[3], !N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3]);


--RD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X4_Y3_N34
--register power-up is low

RD3_din_s1 = DFFEAS( , A1L105,  ,  ,  , DD1_monitor_ready,  ,  , VCC);


--LD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X2_Y4_N13
--register power-up is low

LD1_MonDReg[0] = DFFEAS(LD1L118, GLOBAL(A1L123),  ,  , LD1L52,  ,  ,  ,  );


--PD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at MLABCELL_X3_Y4_N48
PD1L60 = ( PD1_sr[2] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[0]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[0]))) # (MD1L3) ) ) # ( !PD1_sr[2] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[0]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[0])))) ) );


--PD1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~9 at MLABCELL_X3_Y3_N33
PD1L25 = ( H1_splitter_nodes_receive_1[3] & ( Q1_state[4] & ( (N1_irf_reg[2][0] & N1_virtual_ir_scan_reg) ) ) ) # ( !H1_splitter_nodes_receive_1[3] & ( Q1_state[4] & ( N1_irf_reg[2][0] ) ) ) # ( H1_splitter_nodes_receive_1[3] & ( !Q1_state[4] & ( N1_irf_reg[2][0] ) ) ) # ( !H1_splitter_nodes_receive_1[3] & ( !Q1_state[4] & ( N1_irf_reg[2][0] ) ) );


--PD1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]~10 at MLABCELL_X3_Y3_N36
PD1L26 = ( !N1_virtual_ir_scan_reg & ( Q1_state[4] & ( H1_splitter_nodes_receive_1[3] ) ) ) # ( !N1_virtual_ir_scan_reg & ( !Q1_state[4] & ( (Q1_state[3] & H1_splitter_nodes_receive_1[3]) ) ) );


--MD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at MLABCELL_X6_Y2_N30
MD1_virtual_state_uir = ( H1_splitter_nodes_receive_1[3] & ( Q1_state[8] & ( N1_virtual_ir_scan_reg ) ) );


--RD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X3_Y5_N19
--register power-up is low

RD2_din_s1 = DFFEAS(RD2L2, A1L105,  ,  ,  ,  ,  ,  ,  );


--key0_d1 is key0_d1 at FF_X36_Y3_N8
--register power-up is low

key0_d1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , A1L224,  ,  , VCC);


--SC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X13_Y8_N13
--register power-up is low

SC1_R_wr_dst_reg = DFFEAS(SC1_D_wr_dst_reg, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X12_Y9_N8
--register power-up is low

SC1_W_valid = DFFEAS(SC1L874, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at LABCELL_X13_Y8_N42
SC1_W_rf_wren = ( SC1_R_wr_dst_reg & ( (SC1_W_valid) # (ZD1_r_sync_rst) ) ) # ( !SC1_R_wr_dst_reg & ( ZD1_r_sync_rst ) );


--SC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X9_Y9_N25
--register power-up is low

SC1_R_ctrl_ld = DFFEAS(SC1L233, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X11_Y7_N1
--register power-up is low

SC1_W_cmp_result = DFFEAS(SC1L347, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X8_Y6_N20
--register power-up is low

SC1_W_control_rd_data[0] = DFFEAS(SC1L348, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X13_Y8_N2
--register power-up is low

SC1_R_dst_regnum[0] = DFFEAS(SC1L259, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X13_Y8_N56
--register power-up is low

SC1_R_dst_regnum[1] = DFFEAS(SC1L261, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X13_Y8_N5
--register power-up is low

SC1_R_dst_regnum[2] = DFFEAS(SC1L263, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X13_Y8_N53
--register power-up is low

SC1_R_dst_regnum[3] = DFFEAS(SC1L265, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X13_Y8_N50
--register power-up is low

SC1_R_dst_regnum[4] = DFFEAS(SC1L267, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X8_Y3_N2
--register power-up is low

ZD1_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , ZD1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--ZD1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X8_Y3_N56
--register power-up is low

ZD1_altera_reset_synchronizer_int_chain[2] = DFFEAS(ZD1L9, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZD1_r_sync_rst_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X8_Y3_N44
--register power-up is low

ZD1_r_sync_rst_chain[2] = DFFEAS(ZD1L22, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZD1L21 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at MLABCELL_X8_Y3_N45
ZD1L21 = ( ZD1_r_sync_rst_chain[2] & ( ZD1_altera_reset_synchronizer_int_chain[2] ) );


--SC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X12_Y9_N49
--register power-up is low

SC1_R_valid = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_D_valid,  ,  , VCC);


--SC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X8_Y7_N13
--register power-up is low

SC1_D_iw[1] = DFFEAS(SC1L630, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  ,  ,  );


--SC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X8_Y7_N31
--register power-up is low

SC1_D_iw[4] = DFFEAS(SC1L633, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  ,  ,  );


--SC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X8_Y7_N34
--register power-up is low

SC1_D_iw[3] = DFFEAS(SC1L632, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  ,  ,  );


--SC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X9_Y9_N48
SC1L254 = ( SC1_D_iw[4] & ( (SC1_D_iw[0] & (!SC1_D_iw[3] & !SC1_D_iw[1])) ) ) # ( !SC1_D_iw[4] & ( (SC1_D_iw[0] & !SC1_D_iw[1]) ) );


--GC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at MLABCELL_X8_Y6_N3
GC1_WideOr1 = ( !TB3L1 & ( (GC1L2 & !TB2L1) ) );


--SC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_ld_stall~0 at MLABCELL_X8_Y6_N42
SC1L356 = ( SC1_R_ctrl_ld & ( SC1_E_new_inst ) );


--SC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at MLABCELL_X8_Y6_N15
SC1_d_read_nxt = ( SC1L356 ) # ( !SC1L356 & ( (GC1_WideOr1 & SC1_d_read) ) );


--SB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~8 at MLABCELL_X21_Y5_N12
SB1L9 = ( !SB1L1 & ( !SB1L2 ) );


--AC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at MLABCELL_X21_Y5_N48
AC1L7 = ( AC1_read_accepted & ( DB1_rst1 & ( GC1_WideOr1 ) ) ) # ( !AC1_read_accepted & ( DB1_rst1 & ( (SC1_d_read & (GC1_WideOr1 & ((!SB1L5) # (!SB1L9)))) ) ) ) # ( AC1_read_accepted & ( !DB1_rst1 & ( GC1_WideOr1 ) ) );


--XB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X17_Y5_N32
--register power-up is low

XB2_mem_used[0] = DFFEAS(XB2L3, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~3 at LABCELL_X17_Y5_N48
BC1L10 = ( SC1_W_alu_result[4] & ( (BC1L3 & (BC1L2 & (BC1L7 & SC1_W_alu_result[5]))) ) );


--YB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 at LABCELL_X17_Y5_N12
YB2L8 = ( XB2_mem_used[1] & ( BC1L10 & ( (YB2_wait_latency_counter[0] & (!YB2_wait_latency_counter[1] & DB1_rst1)) ) ) ) # ( !XB2_mem_used[1] & ( BC1L10 & ( (!YB2_wait_latency_counter[1] & (DB1_rst1 & (!YB2_wait_latency_counter[0] $ (!WB6L1)))) ) ) );


--XB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X17_Y5_N27
XB2L5 = ( YB2L8 & ( (!XB2_mem_used[0] & ((XB2_mem_used[1]))) # (XB2_mem_used[0] & (!YB2_read_latency_shift_reg[0])) ) ) # ( !YB2L8 & ( (XB2_mem_used[1] & ((!YB2_read_latency_shift_reg[0]) # (!XB2_mem_used[0]))) ) );


--YB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0 at LABCELL_X17_Y5_N6
YB2L13 = ( !XB2_mem_used[1] & ( BC1L10 & ( (SB1L16 & ((!YB2_wait_latency_counter[0] $ (WB6L1)) # (YB2_wait_latency_counter[1]))) ) ) );


--YB2L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1 at LABCELL_X17_Y5_N57
YB2L14 = ( YB2_wait_latency_counter[0] & ( (YB2L13 & !YB2_wait_latency_counter[1]) ) ) # ( !YB2_wait_latency_counter[0] & ( (YB2L13 & YB2_wait_latency_counter[1]) ) );


--YB2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2 at LABCELL_X17_Y5_N24
YB2L15 = ( YB2L13 & ( !YB2_wait_latency_counter[0] ) );


--SB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at LABCELL_X18_Y5_N24
SB1L13 = ( WB6L1 & ( YB4_wait_latency_counter[0] & ( (XB4_mem_used[1] & (!YB4_wait_latency_counter[1] & (BC1L8 & DB1_rst1))) ) ) ) # ( !WB6L1 & ( YB4_wait_latency_counter[0] & ( (!YB4_wait_latency_counter[1] & (BC1L8 & DB1_rst1)) ) ) ) # ( WB6L1 & ( !YB4_wait_latency_counter[0] & ( (!XB4_mem_used[1] & (!YB4_wait_latency_counter[1] & (BC1L8 & DB1_rst1))) ) ) );


--XB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0] at FF_X18_Y5_N49
--register power-up is low

XB4_mem_used[0] = DFFEAS(XB4L3, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB4L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X18_Y5_N51
XB4L5 = ( SB1L13 & ( (!XB4_mem_used[0] & ((XB4_mem_used[1]))) # (XB4_mem_used[0] & (!YB4_read_latency_shift_reg[0])) ) ) # ( !SB1L13 & ( (XB4_mem_used[1] & ((!YB4_read_latency_shift_reg[0]) # (!XB4_mem_used[0]))) ) );


--YB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]~0 at LABCELL_X18_Y5_N6
YB4L16 = ( WB6L1 & ( !XB4_mem_used[1] & ( (SB1L16 & (BC1L8 & ((YB4_wait_latency_counter[1]) # (YB4_wait_latency_counter[0])))) ) ) ) # ( !WB6L1 & ( !XB4_mem_used[1] & ( (SB1L16 & (BC1L8 & ((!YB4_wait_latency_counter[0]) # (YB4_wait_latency_counter[1])))) ) ) );


--YB4L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~1 at LABCELL_X18_Y5_N45
YB4L17 = (YB4L16 & (!YB4_wait_latency_counter[0] $ (!YB4_wait_latency_counter[1])));


--YB4L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter~2 at LABCELL_X18_Y5_N42
YB4L18 = (YB4L16 & !YB4_wait_latency_counter[0]);


--SB1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4 at MLABCELL_X15_Y5_N12
SB1L14 = ( BC1L9 & ( !YB5_wait_latency_counter[1] & ( (DB1_rst1 & (!YB5_wait_latency_counter[0] $ (((!WB6L1) # (XB5_mem_used[1]))))) ) ) );


--XB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:push_button_s1_agent_rsp_fifo|mem_used[0] at FF_X15_Y5_N35
--register power-up is low

XB5_mem_used[0] = DFFEAS(XB5L3, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB5L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:push_button_s1_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X15_Y5_N30
XB5L5 = ( SB1L14 & ( (!XB5_mem_used[0] & ((XB5_mem_used[1]))) # (XB5_mem_used[0] & (!YB5_read_latency_shift_reg[0])) ) ) # ( !SB1L14 & ( (XB5_mem_used[1] & ((!YB5_read_latency_shift_reg[0]) # (!XB5_mem_used[0]))) ) );


--YB5L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:push_button_s1_translator|wait_latency_counter[0]~0 at MLABCELL_X15_Y5_N6
YB5L7 = ( WB6L1 & ( YB5_wait_latency_counter[1] & ( (SB1L16 & (!XB5_mem_used[1] & BC1L9)) ) ) ) # ( !WB6L1 & ( YB5_wait_latency_counter[1] & ( (SB1L16 & (!XB5_mem_used[1] & BC1L9)) ) ) ) # ( WB6L1 & ( !YB5_wait_latency_counter[1] & ( (SB1L16 & (!XB5_mem_used[1] & (YB5_wait_latency_counter[0] & BC1L9))) ) ) ) # ( !WB6L1 & ( !YB5_wait_latency_counter[1] & ( (SB1L16 & (!XB5_mem_used[1] & (!YB5_wait_latency_counter[0] & BC1L9))) ) ) );


--YB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:push_button_s1_translator|wait_latency_counter~1 at MLABCELL_X15_Y5_N51
YB5L9 = ( YB5_wait_latency_counter[0] & ( (YB5L7 & !YB5_wait_latency_counter[1]) ) ) # ( !YB5_wait_latency_counter[0] & ( (YB5L7 & YB5_wait_latency_counter[1]) ) );


--YB5L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:push_button_s1_translator|wait_latency_counter~2 at MLABCELL_X15_Y5_N48
YB5L10 = (YB5L7 & !YB5_wait_latency_counter[0]);


--SB1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~2 at LABCELL_X17_Y5_N0
SB1L17 = ( BC1L2 & ( SC1_d_read & ( (BC1L3 & ((!SC1_W_alu_result[4] & ((!AC1_read_accepted) # (!SC1_W_alu_result[5]))) # (SC1_W_alu_result[4] & (!AC1_read_accepted & !SC1_W_alu_result[5])))) ) ) ) # ( BC1L2 & ( !SC1_d_read & ( (BC1L3 & (!SC1_W_alu_result[4] & !SC1_W_alu_result[5])) ) ) );


--SB1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~3 at LABCELL_X22_Y5_N36
SB1L18 = ( SB1L16 & ( BC1L1 & ( (!SB1L17 & ((!BC1L5) # ((SC1_W_alu_result[3] & !AC1L8)))) ) ) );


--KC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X24_Y5_N47
--register power-up is low

KC1_top_priority_reg[0] = DFFEAS(KC1L7, GLOBAL(A1L123), !ZD1_r_sync_rst,  , KC1L6,  ,  ,  ,  );


--KC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X24_Y5_N43
--register power-up is low

KC1_top_priority_reg[1] = DFFEAS(KC1L2, GLOBAL(A1L123), !ZD1_r_sync_rst,  , KC1L6,  ,  ,  ,  );


--SC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X11_Y6_N5
--register power-up is low

SC1_i_read = DFFEAS(SC1L1069, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X24_Y5_N37
--register power-up is low

AC2_read_accepted = DFFEAS(AC2L3, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X21_Y7_N1
--register power-up is low

SC1_F_pc[13] = DFFEAS(SC1L689, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_W_valid,  ,  ,  ,  );


--CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at LABCELL_X22_Y7_N48
CC1L1 = ( !SC1_F_pc[10] & ( !SC1_F_pc[12] & ( (SC1_F_pc[9] & (SC1_F_pc[13] & (SC1_F_pc[14] & !SC1_F_pc[11]))) ) ) );


--TB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X24_Y5_N21
TB1L1 = ( CC1L1 & ( (!AC2_read_accepted & (!SC1L1070Q & DB1_rst1)) ) );


--KC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X24_Y5_N42
KC1L2 = ( SB1L18 & ( (!KC1_top_priority_reg[0]) # ((!TB1L1 & KC1_top_priority_reg[1])) ) );


--VB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress at FF_X24_Y5_N14
--register power-up is low

VB1_packet_in_progress = DFFEAS(VB1L3, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1] at FF_X24_Y5_N20
--register power-up is low

VB1_saved_grant[1] = DFFEAS(KC1L3, GLOBAL(A1L123), !ZD1_r_sync_rst,  , VB1L55,  ,  ,  ,  );


--VB1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0 at LABCELL_X24_Y5_N30
VB1L55 = ( VB1_saved_grant[0] & ( SB1L18 & ( XB3L16 ) ) ) # ( !VB1_saved_grant[0] & ( SB1L18 & ( (!VB1_saved_grant[1] & (((!VB1_packet_in_progress)))) # (VB1_saved_grant[1] & ((!TB1L1 & ((!VB1_packet_in_progress))) # (TB1L1 & (XB3L16)))) ) ) ) # ( VB1_saved_grant[0] & ( !SB1L18 & ( (!VB1_saved_grant[1] & (((!VB1_packet_in_progress)))) # (VB1_saved_grant[1] & ((!TB1L1 & ((!VB1_packet_in_progress))) # (TB1L1 & (XB3L16)))) ) ) ) # ( !VB1_saved_grant[0] & ( !SB1L18 & ( (!VB1_saved_grant[1] & (((!VB1_packet_in_progress)))) # (VB1_saved_grant[1] & ((!TB1L1 & ((!VB1_packet_in_progress))) # (TB1L1 & (XB3L16)))) ) ) );


--VC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X22_Y5_N49
--register power-up is low

VC1_write = DFFEAS(VC1L130, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X10_Y7_N20
--register power-up is low

VC1_address[8] = DFFEAS(VB1_src_data[46], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X4_Y4_N1
--register power-up is low

LD1_jtag_ram_access = DFFEAS(LD1L136, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L192 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at LABCELL_X10_Y4_N9
LD1L192 = ( !VC1_address[8] & ( LD1_jtag_ram_access ) );


--VC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X22_Y5_N7
--register power-up is low

VC1_read = DFFEAS(VC1L82, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X22_Y5_N35
--register power-up is low

LD1_avalon_ociram_readdata_ready = DFFEAS(LD1L134, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at LABCELL_X22_Y5_N30
LD1L193 = ( LD1L192 & ( (!VC1_read) # (((!LD1_avalon_ociram_readdata_ready) # (!LD1_waitrequest)) # (VC1_write)) ) ) # ( !LD1L192 & ( (!LD1_waitrequest) # ((!VC1_write & ((!VC1_read) # (!LD1_avalon_ociram_readdata_ready)))) ) );


--VB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_valid~0 at LABCELL_X24_Y5_N15
VB1L54 = ( CC1L1 & ( (VB1_saved_grant[1] & (!SC1L1070Q & (!AC2_read_accepted & DB1_rst1))) ) );


--XB3L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X24_Y5_N24
XB3L13 = ( SC1L1070Q & ( (AC1L8 & VB1_saved_grant[0]) ) ) # ( !SC1L1070Q & ( (!VB1_saved_grant[1] & (((AC1L8 & VB1_saved_grant[0])))) # (VB1_saved_grant[1] & ((!AC2_read_accepted) # ((AC1L8 & VB1_saved_grant[0])))) ) );


--WB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 at LABCELL_X22_Y5_N42
WB3L1 = ( SB1L16 & ( BC1L1 & ( (XB3L13 & (((VB1_saved_grant[0] & !SB1L15)) # (VB1L54))) ) ) ) # ( !SB1L16 & ( BC1L1 & ( (VB1L54 & XB3L13) ) ) ) # ( SB1L16 & ( !BC1L1 & ( (VB1L54 & XB3L13) ) ) ) # ( !SB1L16 & ( !BC1L1 & ( (VB1L54 & XB3L13) ) ) );


--XB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X22_Y5_N2
--register power-up is low

XB3_mem_used[0] = DFFEAS(XB3L9, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X22_Y5_N15
XB3L11 = ( YB3_read_latency_shift_reg[0] & ( (!XB3_mem_used[0] & XB3_mem_used[1]) ) ) # ( !YB3_read_latency_shift_reg[0] & ( ((XB3_mem_used[0] & (WB3L1 & !LD1L194Q))) # (XB3_mem_used[1]) ) );


--SB1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src6_valid~0 at LABCELL_X22_Y5_N18
SB1L19 = ( SB1L16 & ( !BC1L1 & ( (!SB1L17 & ((!BC1L5) # ((SC1_W_alu_result[3] & !AC1L8)))) ) ) );


--KC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X23_Y5_N47
--register power-up is low

KC2_top_priority_reg[0] = DFFEAS(KC2L7, GLOBAL(A1L123), !ZD2_r_sync_rst,  , KC2L6,  ,  ,  ,  );


--KC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X23_Y5_N43
--register power-up is low

KC2_top_priority_reg[1] = DFFEAS(KC2L2, GLOBAL(A1L123), !ZD2_r_sync_rst,  , KC2L6,  ,  ,  ,  );


--TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at LABCELL_X24_Y5_N51
TB1L2 = ( DB1_rst1 & ( !CC1L1 & ( (!AC2_read_accepted & !SC1L1070Q) ) ) );


--KC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X23_Y5_N42
KC2L2 = ( SB1L19 & ( (!KC2_top_priority_reg[0]) # ((!TB1L2 & KC2_top_priority_reg[1])) ) );


--ZD2_r_sync_rst is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst at FF_X24_Y6_N26
--register power-up is low

ZD2_r_sync_rst = DFFEAS(ZD2L1, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|packet_in_progress at FF_X23_Y5_N41
--register power-up is low

VB2_packet_in_progress = DFFEAS(VB2L4, GLOBAL(A1L123), !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|saved_grant[1] at FF_X23_Y5_N50
--register power-up is low

VB2_saved_grant[1] = DFFEAS(KC2L3, GLOBAL(A1L123), !ZD2_r_sync_rst,  , VB2L59,  ,  ,  ,  );


--VB2L59 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|update_grant~0 at LABCELL_X23_Y5_N54
VB2L59 = ( YB7L3 & ( VB2_packet_in_progress & ( (!TB1L2 & (SB1L19 & ((VB2_saved_grant[0])))) # (TB1L2 & (((SB1L19 & VB2_saved_grant[0])) # (VB2_saved_grant[1]))) ) ) ) # ( YB7L3 & ( !VB2_packet_in_progress ) ) # ( !YB7L3 & ( !VB2_packet_in_progress & ( (!TB1L2 & ((!SB1L19) # ((!VB2_saved_grant[0])))) # (TB1L2 & (!VB2_saved_grant[1] & ((!SB1L19) # (!VB2_saved_grant[0])))) ) ) );


--VB2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_valid~0 at LABCELL_X24_Y5_N6
VB2L58 = ( !SC1L1070Q & ( (!CC1L1 & (VB2_saved_grant[1] & (DB1_rst1 & !AC2_read_accepted))) ) );


--VB2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|WideOr1 at LABCELL_X19_Y5_N15
VB2_WideOr1 = ( SB1L16 & ( BC1L1 & ( !VB2L58 ) ) ) # ( !SB1L16 & ( BC1L1 & ( !VB2L58 ) ) ) # ( SB1L16 & ( !BC1L1 & ( (!VB2L58 & ((!VB2_saved_grant[0]) # (SB1L15))) ) ) ) # ( !SB1L16 & ( !BC1L1 & ( !VB2L58 ) ) );


--XB7L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at LABCELL_X22_Y4_N27
XB7L13 = ( AC2_read_accepted & ( VB2_saved_grant[1] & ( (VB2_saved_grant[0] & AC1L8) ) ) ) # ( !AC2_read_accepted & ( VB2_saved_grant[1] & ( (!SC1L1070Q) # ((VB2_saved_grant[0] & AC1L8)) ) ) ) # ( AC2_read_accepted & ( !VB2_saved_grant[1] & ( (VB2_saved_grant[0] & AC1L8) ) ) ) # ( !AC2_read_accepted & ( !VB2_saved_grant[1] & ( (VB2_saved_grant[0] & AC1L8) ) ) );


--XB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X19_Y5_N44
--register power-up is low

XB7_mem_used[0] = DFFEAS(XB7L9, GLOBAL(A1L123), !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X19_Y5_N6
XB7L11 = ( XB7_mem_used[1] & ( XB7L13 & ( (!YB7_read_latency_shift_reg[0]) # (!XB7_mem_used[0]) ) ) ) # ( !XB7_mem_used[1] & ( XB7L13 & ( (YB7_waitrequest_reset_override & (!VB2_WideOr1 & (!YB7_read_latency_shift_reg[0] & XB7_mem_used[0]))) ) ) ) # ( XB7_mem_used[1] & ( !XB7L13 & ( (!YB7_read_latency_shift_reg[0]) # (!XB7_mem_used[0]) ) ) );


--U1L67 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X13_Y5_N6
U1L67 = ( !XB1_mem_used[1] & ( (!U1_av_waitrequest & (DB1_rst1 & BC1L6)) ) );


--U1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at LABCELL_X13_Y5_N15
U1L68 = ( AC1L8 & ( U1L67 ) ) # ( !AC1L8 & ( (S1L1 & U1L67) ) );


--XB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X17_Y4_N0
XB1L5 = ( !SC1_W_alu_result[3] & ( DB1_rst1 & ( (BC1L3 & (SC1_W_alu_result[4] & (SC1_W_alu_result[5] & BC1L2))) ) ) );


--XB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X13_Y5_N53
--register power-up is low

XB1_mem_used[0] = DFFEAS(XB1L3, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X13_Y5_N18
XB1L6 = ( XB1_mem_used[1] & ( XB1_mem_used[0] & ( !YB1_read_latency_shift_reg[0] ) ) ) # ( !XB1_mem_used[1] & ( XB1_mem_used[0] & ( (AC1L8 & (U1_av_waitrequest & (XB1L5 & !YB1_read_latency_shift_reg[0]))) ) ) ) # ( XB1_mem_used[1] & ( !XB1_mem_used[0] ) );


--YB3L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at LABCELL_X22_Y5_N12
YB3L43 = ( XB3L16 & ( (WB3L1 & DB1_rst1) ) );


--XB3_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74] at FF_X18_Y5_N17
--register power-up is low

XB3_mem[1][74] = DFFEAS(XB3L14, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X18_Y5_N15
XB3L14 = ( XB3_mem[1][74] & ( (VB1_saved_grant[1]) # (XB3_mem_used[1]) ) ) # ( !XB3_mem[1][74] & ( (!XB3_mem_used[1] & VB1_saved_grant[1]) ) );


--XB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X22_Y5_N54
XB3L12 = (!XB3_mem_used[0]) # (YB3_read_latency_shift_reg[0]);


--XB3_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56] at FF_X22_Y5_N5
--register power-up is low

XB3_mem[1][56] = DFFEAS(XB3L15, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 at LABCELL_X22_Y5_N3
XB3L15 = ( XB3L13 & ( (!XB3_mem_used[1]) # (XB3_mem[1][56]) ) ) # ( !XB3L13 & ( (XB3_mem_used[1] & XB3_mem[1][56]) ) );


--YB7L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X19_Y5_N24
YB7L4 = ( XB7L13 & ( (!VB2_WideOr1 & YB7L3) ) );


--XB7_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74] at FF_X19_Y5_N53
--register power-up is low

XB7_mem[1][74] = DFFEAS(XB7L14, GLOBAL(A1L123), !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at LABCELL_X19_Y5_N51
XB7L14 = ( XB7_mem[1][74] & ( XB7_mem_used[1] ) ) # ( XB7_mem[1][74] & ( !XB7_mem_used[1] & ( VB2_saved_grant[1] ) ) ) # ( !XB7_mem[1][74] & ( !XB7_mem_used[1] & ( VB2_saved_grant[1] ) ) );


--XB7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X19_Y5_N57
XB7L12 = ( YB7_read_latency_shift_reg[0] ) # ( !YB7_read_latency_shift_reg[0] & ( !XB7_mem_used[0] ) );


--XB7_mem[1][56] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56] at FF_X19_Y5_N56
--register power-up is low

XB7_mem[1][56] = DFFEAS(XB7L15, GLOBAL(A1L123), !ZD2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB7L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2 at LABCELL_X19_Y5_N54
XB7L15 = ( XB7L13 & ( (!XB7_mem_used[1]) # (XB7_mem[1][56]) ) ) # ( !XB7L13 & ( (XB7_mem_used[1] & XB7_mem[1][56]) ) );


--YB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X13_Y5_N24
YB1L34 = ( !XB1_mem_used[1] & ( (XB1L5 & (U1_av_waitrequest & AC1L8)) ) );


--YB2L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 at LABCELL_X17_Y5_N33
YB2L9 = (!XB2_mem_used[1] & YB2L8);


--YB6L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_s1_translator|read_latency_shift_reg~0 at MLABCELL_X15_Y4_N24
YB6L11 = ( BC1L4 & ( XB6L5 & ( (!YB6_wait_latency_counter[1] & (!XB6_mem_used[1] & (!WB6L1 $ (!YB6_wait_latency_counter[0])))) ) ) );


--AC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at MLABCELL_X21_Y5_N42
AC1L5 = ( AC1_end_begintransfer & ( DB1_rst1 & ( (SB1L5 & SB1L9) ) ) ) # ( !AC1_end_begintransfer & ( DB1_rst1 & ( (SB1L5 & (SB1L9 & ((AC1L8) # (S1L1)))) ) ) ) # ( AC1_end_begintransfer & ( !DB1_rst1 ) ) # ( !AC1_end_begintransfer & ( !DB1_rst1 & ( (AC1L8) # (S1L1) ) ) );


--XB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_s1_agent_rsp_fifo|mem_used[0]~2 at MLABCELL_X15_Y4_N3
XB6L3 = ( YB6L11 ) # ( !YB6L11 & ( (XB6_mem_used[0] & ((!YB6_read_latency_shift_reg[0]) # (XB6_mem_used[1]))) ) );


--SC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X8_Y7_N25
--register power-up is low

SC1_D_iw[11] = DFFEAS(SC1L640, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  ,  ,  );


--SC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X10_Y5_N46
--register power-up is low

SC1_D_iw[13] = DFFEAS(SC1L642, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  ,  ,  );


--SC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X10_Y5_N28
--register power-up is low

SC1_D_iw[15] = DFFEAS(SC1L644, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  ,  ,  );


--SC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X10_Y5_N37
--register power-up is low

SC1_D_iw[16] = DFFEAS(SC1L645, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  ,  ,  );


--SC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at MLABCELL_X15_Y9_N18
SC1L594 = ( !SC1_D_iw[11] & ( SC1_D_iw[15] & ( (SC1_D_iw[14] & (SC1_D_iw[12] & (!SC1_D_iw[13] & !SC1_D_iw[16]))) ) ) );


--SC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X8_Y7_N28
--register power-up is low

SC1_D_iw[5] = DFFEAS(SC1L634, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  ,  ,  );


--SC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at LABCELL_X9_Y9_N6
SC1L579 = ( !SC1_D_iw[0] & ( SC1_D_iw[5] & ( (!SC1_D_iw[2] & (SC1_D_iw[4] & (SC1_D_iw[3] & SC1_D_iw[1]))) ) ) );


--SC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at MLABCELL_X15_Y9_N21
SC1L595 = ( !SC1_D_iw[15] & ( SC1_D_iw[11] & ( (SC1_D_iw[14] & (SC1_D_iw[12] & (!SC1_D_iw[16] & !SC1_D_iw[13]))) ) ) );


--SC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at MLABCELL_X15_Y9_N12
SC1L212 = ( SC1_D_iw[15] & ( !SC1_D_iw[14] ) );


--SC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at MLABCELL_X15_Y9_N6
SC1L234 = ( !SC1_D_iw[16] & ( (SC1_D_iw[13] & (SC1_D_iw[12] & (!SC1_D_iw[11] & SC1L579))) ) );


--SC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X15_Y9_N49
--register power-up is low

SC1_R_ctrl_shift_rot_right = DFFEAS(SC1L248, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~0 at LABCELL_X19_Y6_N39
SC1L451 = ( SC1_E_shift_rot_result[6] & ( SC1_E_shift_rot_result[4] ) ) # ( !SC1_E_shift_rot_result[6] & ( SC1_E_shift_rot_result[4] & ( !SC1_R_ctrl_shift_rot_right ) ) ) # ( SC1_E_shift_rot_result[6] & ( !SC1_E_shift_rot_result[4] & ( SC1_R_ctrl_shift_rot_right ) ) );


--SC1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X11_Y7_N39
SC1L306 = ( SC1_D_iw[4] & ( (!SC1L579) # (SC1_D_iw[15]) ) ) # ( !SC1_D_iw[4] & ( (SC1L579 & SC1_D_iw[15]) ) );


--SC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at LABCELL_X13_Y9_N0
SC1L596 = ( SC1_D_iw[14] & ( !SC1_D_iw[15] & ( (!SC1_D_iw[16] & (!SC1_D_iw[12] & (!SC1_D_iw[11] & !SC1_D_iw[13]))) ) ) );


--SC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at LABCELL_X10_Y9_N12
SC1L580 = ( !SC1_D_iw[2] & ( SC1_D_iw[3] & ( (SC1_D_iw[5] & (!SC1_D_iw[4] & (!SC1_D_iw[0] & !SC1_D_iw[1]))) ) ) );


--SC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at LABCELL_X11_Y9_N42
SC1L581 = ( SC1_D_iw[3] & ( !SC1_D_iw[4] & ( (!SC1_D_iw[2] & (!SC1_D_iw[5] & (!SC1_D_iw[0] & !SC1_D_iw[1]))) ) ) );


--SC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at LABCELL_X11_Y9_N3
SC1L582 = ( !SC1_D_iw[4] & ( SC1_D_iw[3] & ( (SC1_D_iw[2] & (!SC1_D_iw[5] & (SC1_D_iw[1] & !SC1_D_iw[0]))) ) ) );


--SC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X9_Y9_N12
SC1L583 = ( !SC1_D_iw[0] & ( !SC1_D_iw[5] & ( (SC1_D_iw[2] & (!SC1_D_iw[4] & (!SC1_D_iw[3] & SC1_D_iw[1]))) ) ) );


--SC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at LABCELL_X10_Y9_N42
SC1L584 = ( SC1_D_iw[3] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[2] & (SC1_D_iw[4] & (!SC1_D_iw[0] & !SC1_D_iw[1]))) ) ) );


--SC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at LABCELL_X10_Y9_N3
SC1L585 = ( SC1_D_iw[5] & ( !SC1_D_iw[1] & ( (!SC1_D_iw[0] & (!SC1_D_iw[4] & (!SC1_D_iw[3] & !SC1_D_iw[2]))) ) ) );


--SC1L304 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X11_Y7_N36
SC1L304 = ( SC1L306 ) # ( !SC1L306 & ( SC1L203 ) );


--SC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X11_Y7_N6
SC1L305 = ( SC1_D_iw[3] & ( (!SC1L579) # (SC1_D_iw[14]) ) ) # ( !SC1_D_iw[3] & ( (SC1L579 & SC1_D_iw[14]) ) );


--SC1L303 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X11_Y7_N9
SC1L303 = (SC1L203) # (SC1L305);


--SC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X12_Y9_N35
--register power-up is low

SC1_E_valid_from_R = DFFEAS(SC1L578, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X11_Y9_N31
--register power-up is low

SC1_R_ctrl_br = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1L702,  ,  , VCC);


--SC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X12_Y9_N14
--register power-up is low

SC1_R_ctrl_retaddr = DFFEAS(SC1L243, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X12_Y9_N27
SC1L749 = ( SC1_R_ctrl_br & ( ((SC1_R_ctrl_retaddr & SC1_R_valid)) # (SC1_E_valid_from_R) ) ) # ( !SC1_R_ctrl_br & ( (SC1_R_ctrl_retaddr & SC1_R_valid) ) );


--SC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X9_Y9_N31
--register power-up is low

SC1_R_ctrl_jmp_direct = DFFEAS(SC1L231, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L750 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X12_Y9_N51
SC1L750 = ( SC1_E_valid_from_R & ( SC1_R_ctrl_jmp_direct ) );


--SC1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~2 at LABCELL_X19_Y7_N39
SC1L737 = ( SC1L2 & ( SC1L749 ) ) # ( SC1L2 & ( !SC1L749 & ( (!SC1L750 & ((YC1_q_b[5]))) # (SC1L750 & (SC1_D_iw[9])) ) ) ) # ( !SC1L2 & ( !SC1L749 & ( (!SC1L750 & ((YC1_q_b[5]))) # (SC1L750 & (SC1_D_iw[9])) ) ) );


--SC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X15_Y9_N46
--register power-up is low

SC1_R_ctrl_src_imm5_shift_rot = DFFEAS(SC1L253, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X9_Y9_N1
--register power-up is low

SC1_R_ctrl_hi_imm16 = DFFEAS(SC1L224, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X12_Y9_N43
--register power-up is low

SC1_R_ctrl_force_src2_zero = DFFEAS(SC1L223, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L539 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~0 at LABCELL_X12_Y7_N39
SC1L539 = ( SC1_R_ctrl_hi_imm16 ) # ( !SC1_R_ctrl_hi_imm16 & ( (SC1_R_ctrl_force_src2_zero) # (SC1_R_ctrl_src_imm5_shift_rot) ) );


--SC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X11_Y9_N41
--register power-up is low

SC1_R_src2_use_imm = DFFEAS(SC1L775, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X11_Y7_N31
--register power-up is low

SC1_E_alu_sub = DFFEAS(SC1L346, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at LABCELL_X13_Y9_N42
SC1L597 = ( SC1_D_iw[12] & ( !SC1_D_iw[15] & ( (!SC1_D_iw[14] & (SC1_D_iw[13] & (!SC1_D_iw[11] & SC1_D_iw[16]))) ) ) );


--SC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at LABCELL_X12_Y8_N33
SC1_D_op_rdctl = ( SC1L579 & ( SC1L597 ) );


--SC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at LABCELL_X13_Y9_N3
SC1L598 = ( SC1_D_iw[15] & ( !SC1_D_iw[14] & ( (!SC1_D_iw[16] & (!SC1_D_iw[12] & (!SC1_D_iw[13] & !SC1_D_iw[11]))) ) ) );


--SC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at MLABCELL_X15_Y9_N36
SC1L599 = ( !SC1_D_iw[14] & ( !SC1_D_iw[13] & ( (SC1_D_iw[15] & (!SC1_D_iw[12] & (SC1_D_iw[16] & !SC1_D_iw[11]))) ) ) );


--SC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at LABCELL_X11_Y9_N18
SC1L209 = ( SC1L599 & ( SC1L579 ) ) # ( !SC1L599 & ( (SC1L579 & ((SC1L204) # (SC1L598))) ) );


--SC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X10_Y9_N45
SC1L586 = ( SC1_D_iw[5] & ( !SC1_D_iw[3] & ( (!SC1_D_iw[2] & (SC1_D_iw[4] & (!SC1_D_iw[1] & !SC1_D_iw[0]))) ) ) );


--SC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X11_Y9_N45
SC1L587 = ( SC1_D_iw[4] & ( !SC1_D_iw[3] & ( (!SC1_D_iw[2] & (!SC1_D_iw[5] & (!SC1_D_iw[1] & !SC1_D_iw[0]))) ) ) );


--SC1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X11_Y9_N33
SC1L702 = ( SC1_D_iw[5] & ( !SC1_D_iw[0] & ( (SC1_D_iw[2] & (SC1_D_iw[1] & ((!SC1_D_iw[4]) # (!SC1_D_iw[3])))) ) ) ) # ( !SC1_D_iw[5] & ( !SC1_D_iw[0] & ( (SC1_D_iw[2] & SC1_D_iw[1]) ) ) );


--SC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X11_Y9_N51
SC1L210 = ( !SC1L702 & ( (!SC1L587 & !SC1L581) ) );


--SC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2 at LABCELL_X11_Y9_N12
SC1L211 = ( SC1L580 & ( SC1L209 ) ) # ( !SC1L580 & ( SC1L209 ) ) # ( SC1L580 & ( !SC1L209 ) ) # ( !SC1L580 & ( !SC1L209 & ( (!SC1L210) # (((SC1L584) # (SC1L586)) # (SC1L585)) ) ) );


--SC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~1 at LABCELL_X19_Y6_N21
SC1L450 = ( SC1_E_shift_rot_result[5] & ( (SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[3]) ) ) # ( !SC1_E_shift_rot_result[5] & ( (SC1_E_shift_rot_result[3] & !SC1_R_ctrl_shift_rot_right) ) );


--SC1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at LABCELL_X12_Y7_N30
SC1L773 = (!SC1_R_src2_use_imm & !SC1_R_ctrl_src_imm5_shift_rot);


--SC1L772 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1 at LABCELL_X12_Y7_N51
SC1L772 = ( SC1_D_iw[10] & ( (!SC1_R_ctrl_force_src2_zero & (!SC1_R_ctrl_hi_imm16 & ((!SC1L773) # (YC2_q_b[4])))) ) ) # ( !SC1_D_iw[10] & ( (YC2_q_b[4] & (!SC1_R_ctrl_force_src2_zero & (SC1L773 & !SC1_R_ctrl_hi_imm16))) ) );


--SC1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~3 at LABCELL_X19_Y7_N33
SC1L736 = ( SC1L6 & ( SC1L749 ) ) # ( SC1L6 & ( !SC1L749 & ( (!SC1L750 & (YC1_q_b[4])) # (SC1L750 & ((SC1_D_iw[8]))) ) ) ) # ( !SC1L6 & ( !SC1L749 & ( (!SC1L750 & (YC1_q_b[4])) # (SC1L750 & ((SC1_D_iw[8]))) ) ) );


--SC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~2 at LABCELL_X16_Y7_N24
SC1L458 = ( SC1_E_shift_rot_result[11] & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[13]) ) ) # ( !SC1_E_shift_rot_result[11] & ( (SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[13]) ) );


--SC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~4 at LABCELL_X18_Y7_N12
SC1L744 = ( SC1L10 & ( ((!SC1L750 & (YC1_q_b[12])) # (SC1L750 & ((SC1_D_iw[16])))) # (SC1L749) ) ) # ( !SC1L10 & ( (!SC1L749 & ((!SC1L750 & (YC1_q_b[12])) # (SC1L750 & ((SC1_D_iw[16]))))) ) );


--SC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X11_Y6_N31
--register power-up is low

SC1_D_iw[18] = DFFEAS(SC1L647, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  ,  ,  );


--SC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~3 at LABCELL_X19_Y6_N48
SC1L452 = ( SC1_E_shift_rot_result[5] & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[7]) ) ) # ( !SC1_E_shift_rot_result[5] & ( (SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[7]) ) );


--SC1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~5 at LABCELL_X18_Y7_N30
SC1L738 = ( SC1_D_iw[10] & ( SC1L14 & ( ((SC1L749) # (SC1L750)) # (YC1_q_b[6]) ) ) ) # ( !SC1_D_iw[10] & ( SC1L14 & ( ((YC1_q_b[6] & !SC1L750)) # (SC1L749) ) ) ) # ( SC1_D_iw[10] & ( !SC1L14 & ( (!SC1L749 & ((SC1L750) # (YC1_q_b[6]))) ) ) ) # ( !SC1_D_iw[10] & ( !SC1L14 & ( (YC1_q_b[6] & (!SC1L750 & !SC1L749)) ) ) );


--SC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~4 at LABCELL_X19_Y6_N30
SC1L453 = ( SC1_R_ctrl_shift_rot_right & ( SC1_E_shift_rot_result[8] ) ) # ( !SC1_R_ctrl_shift_rot_right & ( SC1_E_shift_rot_result[6] ) );


--SC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~6 at LABCELL_X18_Y7_N15
SC1L739 = ( SC1_D_iw[11] & ( (!SC1L749 & (((YC1_q_b[7])) # (SC1L750))) # (SC1L749 & (((SC1L18)))) ) ) # ( !SC1_D_iw[11] & ( (!SC1L749 & (!SC1L750 & (YC1_q_b[7]))) # (SC1L749 & (((SC1L18)))) ) );


--SC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~5 at LABCELL_X19_Y6_N15
SC1L454 = ( SC1_E_shift_rot_result[7] & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[9]) ) ) # ( !SC1_E_shift_rot_result[7] & ( (SC1_E_shift_rot_result[9] & SC1_R_ctrl_shift_rot_right) ) );


--SC1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~7 at LABCELL_X18_Y7_N0
SC1L740 = ( SC1L750 & ( SC1L749 & ( SC1L22 ) ) ) # ( !SC1L750 & ( SC1L749 & ( SC1L22 ) ) ) # ( SC1L750 & ( !SC1L749 & ( SC1_D_iw[12] ) ) ) # ( !SC1L750 & ( !SC1L749 & ( YC1_q_b[8] ) ) );


--SC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~6 at LABCELL_X16_Y7_N6
SC1L455 = ( SC1_E_shift_rot_result[10] & ( (SC1_E_shift_rot_result[8]) # (SC1_R_ctrl_shift_rot_right) ) ) # ( !SC1_E_shift_rot_result[10] & ( (!SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[8]) ) );


--SC1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~8 at LABCELL_X18_Y7_N45
SC1L741 = ( YC1_q_b[9] & ( SC1L26 & ( ((!SC1L750) # (SC1_D_iw[13])) # (SC1L749) ) ) ) # ( !YC1_q_b[9] & ( SC1L26 & ( ((SC1L750 & SC1_D_iw[13])) # (SC1L749) ) ) ) # ( YC1_q_b[9] & ( !SC1L26 & ( (!SC1L749 & ((!SC1L750) # (SC1_D_iw[13]))) ) ) ) # ( !YC1_q_b[9] & ( !SC1L26 & ( (!SC1L749 & (SC1L750 & SC1_D_iw[13])) ) ) );


--SC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~7 at LABCELL_X16_Y7_N39
SC1L456 = ( SC1_E_shift_rot_result[11] & ( (SC1_E_shift_rot_result[9]) # (SC1_R_ctrl_shift_rot_right) ) ) # ( !SC1_E_shift_rot_result[11] & ( (!SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[9]) ) );


--SC1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~9 at LABCELL_X18_Y7_N27
SC1L742 = ( SC1L30 & ( YC1_q_b[10] & ( ((!SC1L750) # (SC1_D_iw[14])) # (SC1L749) ) ) ) # ( !SC1L30 & ( YC1_q_b[10] & ( (!SC1L749 & ((!SC1L750) # (SC1_D_iw[14]))) ) ) ) # ( SC1L30 & ( !YC1_q_b[10] & ( ((SC1_D_iw[14] & SC1L750)) # (SC1L749) ) ) ) # ( !SC1L30 & ( !YC1_q_b[10] & ( (!SC1L749 & (SC1_D_iw[14] & SC1L750)) ) ) );


--SC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~8 at LABCELL_X16_Y7_N27
SC1L457 = ( SC1_E_shift_rot_result[12] & ( (SC1_E_shift_rot_result[10]) # (SC1_R_ctrl_shift_rot_right) ) ) # ( !SC1_E_shift_rot_result[12] & ( (!SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[10]) ) );


--SC1L743 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~10 at LABCELL_X18_Y7_N54
SC1L743 = ( SC1L34 & ( SC1L749 ) ) # ( SC1L34 & ( !SC1L749 & ( (!SC1L750 & (YC1_q_b[11])) # (SC1L750 & ((SC1_D_iw[15]))) ) ) ) # ( !SC1L34 & ( !SC1L749 & ( (!SC1L750 & (YC1_q_b[11])) # (SC1L750 & ((SC1_D_iw[15]))) ) ) );


--SC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~9 at LABCELL_X19_Y6_N6
SC1L460 = ( SC1_R_ctrl_shift_rot_right & ( SC1_E_shift_rot_result[15] ) ) # ( !SC1_R_ctrl_shift_rot_right & ( SC1_E_shift_rot_result[13] ) );


--SC1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~11 at LABCELL_X19_Y7_N48
SC1L746 = ( SC1L38 & ( SC1L749 ) ) # ( SC1L38 & ( !SC1L749 & ( (!SC1L750 & (YC1_q_b[14])) # (SC1L750 & ((SC1_D_iw[18]))) ) ) ) # ( !SC1L38 & ( !SC1L749 & ( (!SC1L750 & (YC1_q_b[14])) # (SC1L750 & ((SC1_D_iw[18]))) ) ) );


--SC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X10_Y5_N40
--register power-up is low

SC1_D_iw[20] = DFFEAS(SC1L649, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  ,  ,  );


--SC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~10 at LABCELL_X19_Y6_N27
SC1L459 = ( SC1L421Q & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[14]) ) ) # ( !SC1L421Q & ( (SC1_E_shift_rot_result[14] & SC1_R_ctrl_shift_rot_right) ) );


--SC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X8_Y7_N52
--register power-up is low

SC1_D_iw[19] = DFFEAS(SC1L648, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  ,  ,  );


--SC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~12 at LABCELL_X18_Y7_N36
SC1L745 = ( SC1L42 & ( SC1_D_iw[17] & ( ((SC1L750) # (SC1L749)) # (YC1_q_b[13]) ) ) ) # ( !SC1L42 & ( SC1_D_iw[17] & ( (!SC1L749 & ((SC1L750) # (YC1_q_b[13]))) ) ) ) # ( SC1L42 & ( !SC1_D_iw[17] & ( ((YC1_q_b[13] & !SC1L750)) # (SC1L749) ) ) ) # ( !SC1L42 & ( !SC1_D_iw[17] & ( (YC1_q_b[13] & (!SC1L749 & !SC1L750)) ) ) );


--SC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~11 at LABCELL_X19_Y6_N45
SC1L462 = ( SC1_E_shift_rot_result[15] & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[17]) ) ) # ( !SC1_E_shift_rot_result[15] & ( (SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[17]) ) );


--SC1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~13 at LABCELL_X18_Y7_N6
SC1L748 = ( SC1L46 & ( YC1_q_b[16] & ( ((!SC1L750) # (SC1_D_iw[20])) # (SC1L749) ) ) ) # ( !SC1L46 & ( YC1_q_b[16] & ( (!SC1L749 & ((!SC1L750) # (SC1_D_iw[20]))) ) ) ) # ( SC1L46 & ( !YC1_q_b[16] & ( ((SC1L750 & SC1_D_iw[20])) # (SC1L749) ) ) ) # ( !SC1L46 & ( !YC1_q_b[16] & ( (!SC1L749 & (SC1L750 & SC1_D_iw[20])) ) ) );


--SC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X10_Y5_N43
--register power-up is low

SC1_D_iw[21] = DFFEAS(SC1L650, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  ,  ,  );


--SC1L751 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0 at LABCELL_X18_Y8_N24
SC1L751 = ( YC2_q_b[16] & ( SC1_D_iw[6] & ( (!SC1_R_src2_use_imm) # ((SC1_R_ctrl_hi_imm16) # (SC1_D_iw[21])) ) ) ) # ( !YC2_q_b[16] & ( SC1_D_iw[6] & ( ((SC1_R_src2_use_imm & SC1_D_iw[21])) # (SC1_R_ctrl_hi_imm16) ) ) ) # ( YC2_q_b[16] & ( !SC1_D_iw[6] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm) # (SC1_D_iw[21]))) ) ) ) # ( !YC2_q_b[16] & ( !SC1_D_iw[6] & ( (SC1_R_src2_use_imm & (SC1_D_iw[21] & !SC1_R_ctrl_hi_imm16)) ) ) );


--SC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X11_Y9_N37
--register power-up is low

SC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(SC1L257, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L767 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X18_Y8_N51
SC1L767 = ( SC1_R_ctrl_force_src2_zero ) # ( !SC1_R_ctrl_force_src2_zero & ( SC1_R_ctrl_unsigned_lo_imm16 ) );


--SC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~12 at LABCELL_X19_Y6_N24
SC1L461 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[14])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[16])));


--SC1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~14 at LABCELL_X19_Y7_N45
SC1L747 = ( YC1_q_b[15] & ( SC1L50 & ( (!SC1L750) # ((SC1L749) # (SC1_D_iw[19])) ) ) ) # ( !YC1_q_b[15] & ( SC1L50 & ( ((SC1L750 & SC1_D_iw[19])) # (SC1L749) ) ) ) # ( YC1_q_b[15] & ( !SC1L50 & ( (!SC1L749 & ((!SC1L750) # (SC1_D_iw[19]))) ) ) ) # ( !YC1_q_b[15] & ( !SC1L50 & ( (SC1L750 & (SC1_D_iw[19] & !SC1L749)) ) ) );


--SC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~13 at LABCELL_X19_Y6_N0
SC1L448 = ( SC1_R_ctrl_shift_rot_right & ( SC1_E_shift_rot_result[3] ) ) # ( !SC1_R_ctrl_shift_rot_right & ( SC1_E_shift_rot_result[1] ) );


--SC1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~15 at LABCELL_X18_Y7_N48
SC1L734 = ( SC1L54 & ( SC1L749 ) ) # ( SC1L54 & ( !SC1L749 & ( (!SC1L750 & (YC1_q_b[2])) # (SC1L750 & ((SC1_D_iw[6]))) ) ) ) # ( !SC1L54 & ( !SC1L749 & ( (!SC1L750 & (YC1_q_b[2])) # (SC1L750 & ((SC1_D_iw[6]))) ) ) );


--SC1L770 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2 at LABCELL_X12_Y7_N6
SC1L770 = ( SC1L773 & ( (!SC1_R_ctrl_hi_imm16 & (!SC1_R_ctrl_force_src2_zero & YC2_q_b[2])) ) ) # ( !SC1L773 & ( (!SC1_R_ctrl_hi_imm16 & (!SC1_R_ctrl_force_src2_zero & SC1_D_iw[8])) ) );


--SC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~14 at LABCELL_X19_Y6_N54
SC1L449 = ( SC1_E_shift_rot_result[4] & ( (SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[2]) ) ) # ( !SC1_E_shift_rot_result[4] & ( (SC1_E_shift_rot_result[2] & !SC1_R_ctrl_shift_rot_right) ) );


--SC1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~16 at LABCELL_X19_Y7_N15
SC1L735 = ( YC1_q_b[3] & ( SC1L58 & ( (!SC1L750) # ((SC1L749) # (SC1_D_iw[7])) ) ) ) # ( !YC1_q_b[3] & ( SC1L58 & ( ((SC1L750 & SC1_D_iw[7])) # (SC1L749) ) ) ) # ( YC1_q_b[3] & ( !SC1L58 & ( (!SC1L749 & ((!SC1L750) # (SC1_D_iw[7]))) ) ) ) # ( !YC1_q_b[3] & ( !SC1L58 & ( (SC1L750 & (SC1_D_iw[7] & !SC1L749)) ) ) );


--SC1L771 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~3 at LABCELL_X12_Y7_N9
SC1L771 = ( SC1_D_iw[9] & ( (!SC1_R_ctrl_hi_imm16 & (!SC1_R_ctrl_force_src2_zero & ((!SC1L773) # (YC2_q_b[3])))) ) ) # ( !SC1_D_iw[9] & ( (!SC1_R_ctrl_hi_imm16 & (!SC1_R_ctrl_force_src2_zero & (SC1L773 & YC2_q_b[3]))) ) );


--SC1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0 at LABCELL_X12_Y6_N15
SC1L836 = ( SC1_R_ctrl_br_cmp & ( SC1_R_ctrl_rd_ctl_reg & ( (SC1_R_ctrl_ld & SC1_av_ld_byte0_data[1]) ) ) ) # ( !SC1_R_ctrl_br_cmp & ( SC1_R_ctrl_rd_ctl_reg & ( (SC1_R_ctrl_ld & SC1_av_ld_byte0_data[1]) ) ) ) # ( SC1_R_ctrl_br_cmp & ( !SC1_R_ctrl_rd_ctl_reg & ( (SC1_R_ctrl_ld & SC1_av_ld_byte0_data[1]) ) ) ) # ( !SC1_R_ctrl_br_cmp & ( !SC1_R_ctrl_rd_ctl_reg & ( (!SC1_R_ctrl_ld & (SC1_W_alu_result[1])) # (SC1_R_ctrl_ld & ((SC1_av_ld_byte0_data[1]))) ) ) );


--SC1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1 at LABCELL_X12_Y6_N57
SC1L837 = ( SC1_R_ctrl_ld & ( SC1_av_ld_byte0_data[2] ) ) # ( !SC1_R_ctrl_ld & ( (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & SC1_W_alu_result[2])) ) );


--SC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at LABCELL_X12_Y6_N48
SC1L838 = ( SC1_W_alu_result[3] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte0_data[3])))) ) ) # ( !SC1_W_alu_result[3] & ( (SC1_av_ld_byte0_data[3] & SC1_R_ctrl_ld) ) );


--SC1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3 at LABCELL_X12_Y6_N21
SC1L839 = ( SC1_W_alu_result[4] & ( (!SC1_R_ctrl_ld & (((!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_rd_ctl_reg)))) # (SC1_R_ctrl_ld & (SC1_av_ld_byte0_data[4])) ) ) # ( !SC1_W_alu_result[4] & ( (SC1_av_ld_byte0_data[4] & SC1_R_ctrl_ld) ) );


--SC1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4 at LABCELL_X12_Y6_N54
SC1L840 = ( SC1_W_alu_result[5] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte0_data[5])))) ) ) # ( !SC1_W_alu_result[5] & ( (SC1_av_ld_byte0_data[5] & SC1_R_ctrl_ld) ) );


--SC1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5 at LABCELL_X10_Y7_N39
SC1L841 = ( SC1_R_ctrl_ld & ( SC1_av_ld_byte0_data[6] ) ) # ( !SC1_R_ctrl_ld & ( (!SC1_R_ctrl_br_cmp & (!SC1_R_ctrl_rd_ctl_reg & SC1_W_alu_result[6])) ) );


--DB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at LABCELL_X7_Y2_N9
DB1L51 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3]);


--DB1L89 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at LABCELL_X7_Y2_N12
DB1L89 = AMPP_FUNCTION(!DB1_td_shift[0], !N1_irf_reg[1][0], !DB1_state, !DB1_user_saw_rvalid, !DB1_count[0], !DB1L51);


--DB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at MLABCELL_X6_Y2_N24
DB1L78 = AMPP_FUNCTION(!DB1_td_shift[10], !DB1_rdata[7], !DB1_count[9]);


--U1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X12_Y5_N52
--register power-up is low

U1_t_dav = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , MB2_b_full,  ,  , VCC);


--DB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X8_Y2_N26
--register power-up is low

DB1_write_stalled = AMPP_FUNCTION(A1L105, DB1L112, !N1_clr_reg, DB1L111);


--DB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at LABCELL_X7_Y2_N33
DB1L79 = AMPP_FUNCTION(!N1_irf_reg[1][0], !DB1_count[1], !DB1_td_shift[9], !DB1_user_saw_rvalid, !DB1_state);


--DB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X4_Y2_N22
--register power-up is low

DB1_td_shift[2] = AMPP_FUNCTION(A1L105, DB1L81, !N1_clr_reg, DB1L64);


--DB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at LABCELL_X4_Y2_N0
DB1L80 = AMPP_FUNCTION(!DB1_count[9], !N1_irf_reg[1][0], !Q1_state[4], !DB1L79, !DB1_write_stalled, !DB1_td_shift[2]);


--DB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at MLABCELL_X6_Y2_N9
DB1L16 = AMPP_FUNCTION(!N1_irf_reg[1][0], !DB1_count[8], !DB1_state, !A1L106, !Q1_state[4]);


--DB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X4_Y3_N44
--register power-up is low

DB1_rvalid0 = AMPP_FUNCTION(A1L123, DB1L48, !ZD1_r_sync_rst);


--DD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X18_Y5_N58
--register power-up is low

DD1_monitor_ready = DFFEAS(DD1L11, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--PD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at MLABCELL_X3_Y4_N51
PD1L61 = ( PD1_sr[3] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[1]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[1]))) # (MD1L3) ) ) # ( !PD1_sr[3] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[1]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[1])))) ) );


--ND1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X2_Y4_N20
--register power-up is low

ND1_jdo[0] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[0],  ,  , VCC);


--ND1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X2_Y4_N53
--register power-up is low

ND1_jdo[36] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[36],  ,  , VCC);


--ND1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X2_Y4_N50
--register power-up is low

ND1_jdo[37] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[37],  ,  , VCC);


--ND1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X6_Y3_N14
--register power-up is low

ND1_ir[1] = DFFEAS(ND1L5, GLOBAL(A1L123),  ,  , ND1_jxuir,  ,  ,  ,  );


--ND1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X6_Y3_N17
--register power-up is low

ND1_ir[0] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_jxuir, N1_irf_reg[2][0],  ,  , VCC);


--ND1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X6_Y3_N10
--register power-up is low

ND1_enable_action_strobe = DFFEAS( , GLOBAL(A1L123),  ,  ,  , ND1_update_jdo_strobe,  ,  , VCC);


--BD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~0 at MLABCELL_X6_Y3_N36
BD1L33 = ( ND1_ir[1] & ( (!ND1_ir[0] & ND1_enable_action_strobe) ) );


--BD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~1 at LABCELL_X2_Y4_N48
BD1L34 = ( !ND1_jdo[36] & ( (BD1L33 & !ND1_jdo[37]) ) );


--ND1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X1_Y5_N17
--register power-up is low

ND1_jdo[35] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[35],  ,  , VCC);


--ND1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at MLABCELL_X6_Y3_N30
ND1_take_action_ocimem_b = ( ND1_jdo[35] & ( !ND1_ir[1] & ( (!ND1_ir[0] & ND1_enable_action_strobe) ) ) );


--ND1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X3_Y4_N56
--register power-up is low

ND1_jdo[3] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[3],  ,  , VCC);


--LD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X7_Y4_N31
--register power-up is low

LD1_jtag_ram_rd_d1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , LD1_jtag_ram_rd,  ,  , VCC);


--LD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0 at LABCELL_X2_Y5_N57
LD1L117 = ( LD1L40Q & ( (!LD1_jtag_ram_rd_d1 & (!LD1_MonAReg[4] & !LD1_MonAReg[3])) ) );


--LD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1 at LABCELL_X2_Y4_N12
LD1L118 = ( ND1_take_action_ocimem_b & ( ND1_jdo[3] ) ) # ( !ND1_take_action_ocimem_b & ( ((XD1_q_a[0] & LD1_jtag_ram_rd_d1)) # (LD1L117) ) );


--LD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X6_Y3_N8
--register power-up is low

LD1_jtag_rd_d1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , LD1_jtag_rd,  ,  , VCC);


--LD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2 at LABCELL_X1_Y5_N9
LD1L52 = ( ND1_enable_action_strobe & ( (!ND1_ir[1] & ((!ND1_ir[0] & (ND1_jdo[35])) # (ND1_ir[0] & ((LD1_jtag_rd_d1))))) # (ND1_ir[1] & (((LD1_jtag_rd_d1)))) ) ) # ( !ND1_enable_action_strobe & ( LD1_jtag_rd_d1 ) );


--SC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X12_Y9_N5
--register power-up is low

SC1_hbreak_enabled = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_E_valid_from_R, SC1L1063,  ,  , VCC);


--SC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at LABCELL_X10_Y9_N6
SC1L588 = ( !SC1_D_iw[1] & ( !SC1_D_iw[2] & ( (!SC1_D_iw[0] & (!SC1_D_iw[4] & (!SC1_D_iw[5] & !SC1_D_iw[3]))) ) ) );


--SC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X13_Y9_N48
SC1L600 = ( !SC1_D_iw[11] & ( SC1_D_iw[12] & ( (SC1_D_iw[15] & (SC1_D_iw[16] & (SC1_D_iw[14] & SC1_D_iw[13]))) ) ) );


--SC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at LABCELL_X10_Y8_N42
SC1L601 = ( SC1_D_iw[12] & ( SC1L282Q & ( (SC1_D_iw[16] & (SC1_D_iw[14] & (SC1_D_iw[13] & SC1_D_iw[15]))) ) ) );


--SC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X10_Y9_N0
SC1L589 = ( SC1_D_iw[1] & ( !SC1_D_iw[5] & ( (!SC1_D_iw[0] & (!SC1_D_iw[4] & (!SC1_D_iw[2] & !SC1_D_iw[3]))) ) ) );


--SC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X10_Y9_N15
SC1L590 = ( !SC1_D_iw[3] & ( SC1_D_iw[2] & ( (SC1_D_iw[5] & (!SC1_D_iw[4] & (!SC1_D_iw[1] & !SC1_D_iw[0]))) ) ) );


--SC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at LABCELL_X10_Y9_N36
SC1L591 = ( SC1_D_iw[3] & ( !SC1_D_iw[0] & ( (SC1_D_iw[5] & (!SC1_D_iw[4] & (!SC1_D_iw[2] & SC1_D_iw[1]))) ) ) );


--SC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X10_Y9_N30
SC1L214 = ( !SC1L218 & ( !SC1L220 & ( (!SC1L591 & (!SC1L590 & (!SC1L589 & !SC1L219))) ) ) );


--SC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X11_Y9_N6
SC1L208 = ( SC1_D_iw[5] & ( SC1_D_iw[0] & ( (SC1_D_iw[1] & ((!SC1_D_iw[3]) # ((!SC1_D_iw[2]) # (!SC1_D_iw[4])))) ) ) ) # ( !SC1_D_iw[5] & ( SC1_D_iw[0] & ( (!SC1_D_iw[1] & (!SC1_D_iw[3] & (!SC1_D_iw[2] & !SC1_D_iw[4]))) # (SC1_D_iw[1] & ((!SC1_D_iw[3]) # ((!SC1_D_iw[2]) # (!SC1_D_iw[4])))) ) ) ) # ( SC1_D_iw[5] & ( !SC1_D_iw[0] & ( (!SC1_D_iw[1] & ((!SC1_D_iw[3] & ((!SC1_D_iw[2]) # (SC1_D_iw[4]))) # (SC1_D_iw[3] & ((!SC1_D_iw[4]) # (SC1_D_iw[2]))))) ) ) ) # ( !SC1_D_iw[5] & ( !SC1_D_iw[0] & ( !SC1_D_iw[1] ) ) );


--SC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at LABCELL_X13_Y8_N30
SC1L260 = ( SC1_D_iw[18] & ( (!SC1L208) # (SC1_D_iw[23]) ) ) # ( !SC1_D_iw[18] & ( (SC1L208 & SC1_D_iw[23]) ) );


--SC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at LABCELL_X13_Y8_N54
SC1L261 = ( SC1L227 & ( SC1L579 & ( SC1L588 ) ) ) # ( !SC1L227 & ( SC1L579 & ( ((!SC1L226 & (SC1L214 & SC1L260))) # (SC1L588) ) ) ) # ( SC1L227 & ( !SC1L579 & ( ((SC1L214 & SC1L260)) # (SC1L588) ) ) ) # ( !SC1L227 & ( !SC1L579 & ( ((SC1L214 & SC1L260)) # (SC1L588) ) ) );


--SC1L266 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~2 at LABCELL_X13_Y8_N45
SC1L266 = ( SC1L208 & ( SC1_D_iw[26] ) ) # ( !SC1L208 & ( SC1_D_iw[21] ) );


--SC1L267 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~3 at LABCELL_X13_Y8_N48
SC1L267 = ( SC1L266 & ( SC1L588 ) ) # ( !SC1L266 & ( SC1L588 ) ) # ( SC1L266 & ( !SC1L588 ) ) # ( !SC1L266 & ( !SC1L588 & ( (!SC1L214) # ((SC1L579 & ((SC1L227) # (SC1L226)))) ) ) );


--SC1L264 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~4 at LABCELL_X13_Y8_N33
SC1L264 = ( SC1_D_iw[25] & ( (SC1_D_iw[20]) # (SC1L208) ) ) # ( !SC1_D_iw[25] & ( (!SC1L208 & SC1_D_iw[20]) ) );


--SC1L265 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~5 at LABCELL_X13_Y8_N51
SC1L265 = ( SC1L588 & ( SC1L264 ) ) # ( !SC1L588 & ( SC1L264 ) ) # ( SC1L588 & ( !SC1L264 ) ) # ( !SC1L588 & ( !SC1L264 & ( (!SC1L214) # ((SC1L579 & ((SC1L227) # (SC1L226)))) ) ) );


--SC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~6 at LABCELL_X13_Y8_N36
SC1L258 = (!SC1L208 & (SC1_D_iw[17])) # (SC1L208 & ((SC1_D_iw[22])));


--SC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~7 at LABCELL_X13_Y8_N0
SC1L259 = ( SC1L258 & ( SC1L588 ) ) # ( !SC1L258 & ( SC1L588 ) ) # ( SC1L258 & ( !SC1L588 ) ) # ( !SC1L258 & ( !SC1L588 & ( (!SC1L214) # ((SC1L579 & ((SC1L227) # (SC1L226)))) ) ) );


--SC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~8 at LABCELL_X13_Y8_N39
SC1L262 = ( SC1_D_iw[19] & ( (!SC1L208) # (SC1_D_iw[24]) ) ) # ( !SC1_D_iw[19] & ( (SC1L208 & SC1_D_iw[24]) ) );


--SC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~9 at LABCELL_X13_Y8_N3
SC1L263 = ( SC1L588 & ( SC1L262 ) ) # ( !SC1L588 & ( SC1L262 ) ) # ( SC1L588 & ( !SC1L262 ) ) # ( !SC1L588 & ( !SC1L262 & ( (!SC1L214) # ((SC1L579 & ((SC1L227) # (SC1L226)))) ) ) );


--SC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13 at LABCELL_X11_Y9_N24
SC1L592 = ( !SC1_D_iw[5] & ( SC1_D_iw[0] & ( (!SC1_D_iw[3] & (!SC1_D_iw[1] & (!SC1_D_iw[2] & !SC1_D_iw[4]))) ) ) );


--SC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X11_Y9_N54
SC1L311 = ( !SC1L780 & ( !SC1L592 & ( !SC1L702 ) ) );


--SC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at LABCELL_X13_Y8_N12
SC1_D_wr_dst_reg = ( SC1L263 & ( SC1L267 & ( SC1L311 ) ) ) # ( !SC1L263 & ( SC1L267 & ( SC1L311 ) ) ) # ( SC1L263 & ( !SC1L267 & ( SC1L311 ) ) ) # ( !SC1L263 & ( !SC1L267 & ( (SC1L311 & (((SC1L265) # (SC1L259)) # (SC1L261))) ) ) );


--SC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X8_Y6_N38
--register power-up is low

SC1_av_ld_waiting_for_data = DFFEAS(SC1L1001, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L1001 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at MLABCELL_X8_Y6_N36
SC1L1001 = ( SC1_av_ld_waiting_for_data & ( GC1L2 & ( (!SC1_d_read) # ((!TB2L1 & !TB3L1)) ) ) ) # ( !SC1_av_ld_waiting_for_data & ( GC1L2 & ( SC1L356 ) ) ) # ( SC1_av_ld_waiting_for_data & ( !GC1L2 & ( !SC1_d_read ) ) ) # ( !SC1_av_ld_waiting_for_data & ( !GC1L2 & ( SC1L356 ) ) );


--SC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at LABCELL_X7_Y7_N18
SC1L573 = ( !SC1_E_shift_rot_cnt[3] & ( (!SC1_E_shift_rot_cnt[0] & (!SC1_E_shift_rot_cnt[2] & !SC1_E_shift_rot_cnt[1])) ) );


--SC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X7_Y7_N51
SC1L574 = ( SC1_E_shift_rot_cnt[4] & ( SC1_R_ctrl_shift_rot ) ) # ( !SC1_E_shift_rot_cnt[4] & ( (SC1_R_ctrl_shift_rot & ((!SC1L573) # (SC1_E_new_inst))) ) );


--SC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X8_Y6_N14
--register power-up is low

SC1_av_ld_aligning_data = DFFEAS(SC1L883, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X8_Y6_N32
--register power-up is low

SC1_av_ld_align_cycle[1] = DFFEAS(SC1L880, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X8_Y6_N23
--register power-up is low

SC1_av_ld_align_cycle[0] = DFFEAS(SC1L879, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X9_Y9_N21
SC1L239 = ( SC1_D_iw[3] & ( (SC1_D_iw[0] & ((SC1_D_iw[1]) # (SC1_D_iw[2]))) ) );


--SC1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at MLABCELL_X8_Y6_N0
SC1L882 = ( SC1_av_ld_align_cycle[1] & ( !SC1_av_ld_align_cycle[0] $ (((!SC1L239) # (SC1_D_iw[4]))) ) );


--SC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at MLABCELL_X8_Y6_N45
SC1L241 = ( SC1_D_iw[2] & ( (!SC1_D_iw[3] & (SC1_D_iw[4] & SC1_D_iw[0])) ) );


--SC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at MLABCELL_X8_Y6_N48
SC1L575 = ( !SC1L241 & ( SC1_av_ld_aligning_data & ( (!SC1L882 & SC1_R_ctrl_ld) ) ) ) # ( !SC1L241 & ( !SC1_av_ld_aligning_data & ( (!GC1_WideOr1 & (SC1_d_read & SC1_R_ctrl_ld)) ) ) );


--SC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~3 at LABCELL_X7_Y7_N45
SC1L576 = ( SC1_E_new_inst & ( SC1L1001 & ( (!SC1_R_ctrl_ld & ((!SC1_E_valid_from_R) # ((!SC1L574 & !SC1L575)))) ) ) ) # ( !SC1_E_new_inst & ( SC1L1001 & ( (!SC1_E_valid_from_R) # ((!SC1L574 & (!SC1L575 & !SC1_R_ctrl_ld))) ) ) ) # ( SC1_E_new_inst & ( !SC1L1001 & ( (!SC1_R_ctrl_ld & ((!SC1_E_valid_from_R) # ((!SC1L574 & !SC1L575)))) ) ) ) # ( !SC1_E_new_inst & ( !SC1L1001 & ( (!SC1_E_valid_from_R) # ((!SC1L574 & !SC1L575)) ) ) );


--SC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X12_Y9_N6
SC1L874 = ( SC1_E_valid_from_R & ( (SC1L576 & !SC1_E_st_stall) ) );


--SC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X9_Y9_N27
SC1L232 = ( SC1_D_iw[3] & ( (SC1_D_iw[2] & (SC1_D_iw[0] & (SC1_D_iw[1] & !SC1_D_iw[4]))) ) ) # ( !SC1_D_iw[3] & ( (SC1_D_iw[2] & (SC1_D_iw[0] & SC1_D_iw[1])) ) );


--YB3_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X8_Y5_N5
--register power-up is low

YB3_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[0],  ,  , VCC);


--YB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_s1_translator|av_readdata_pre[0] at FF_X15_Y4_N14
--register power-up is low

YB6_av_readdata_pre[0] = DFFEAS(S1_readdata[0], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at MLABCELL_X15_Y4_N36
GC1L30 = ( YB6_av_readdata_pre[0] & ( YB6_read_latency_shift_reg[0] ) );


--YB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X11_Y5_N56
--register power-up is low

YB2_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_W_alu_result[2],  ,  , VCC);


--GC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at LABCELL_X11_Y5_N54
GC1L31 = (YB2L7Q & YB2_av_readdata_pre[30]);


--YB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[0] at FF_X12_Y4_N16
--register power-up is low

YB4_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , BB1_readdata[0],  ,  , VCC);


--GC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0 at LABCELL_X11_Y5_N12
GC1L6 = ( YB1_av_readdata_pre[0] & ( (!YB1_read_latency_shift_reg[0] & (!GC1L31 & ((!YB4_av_readdata_pre[0]) # (!YB4_read_latency_shift_reg[0])))) ) ) # ( !YB1_av_readdata_pre[0] & ( (!GC1L31 & ((!YB4_av_readdata_pre[0]) # (!YB4_read_latency_shift_reg[0]))) ) );


--GC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0] at LABCELL_X9_Y6_N24
GC1_src_data[0] = ( TB3L1 & ( GC1L30 ) ) # ( !TB3L1 & ( GC1L30 ) ) # ( TB3L1 & ( !GC1L30 & ( ((!GC1L6) # ((TB2L1 & YB3_av_readdata_pre[0]))) # (YD1_q_a[0]) ) ) ) # ( !TB3L1 & ( !GC1L30 & ( (!GC1L6) # ((TB2L1 & YB3_av_readdata_pre[0])) ) ) );


--SC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X10_Y5_N1
--register power-up is low

SC1_av_ld_byte1_data[0] = DFFEAS(SC1L905, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L903,  ,  ,  ,  );


--SC1L999 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X7_Y6_N12
SC1L999 = ( SC1_W_alu_result[0] & ( SC1_W_alu_result[1] & ( (SC1_av_ld_aligning_data & ((!SC1_av_ld_align_cycle[0]) # (!SC1_av_ld_align_cycle[1]))) ) ) ) # ( !SC1_W_alu_result[0] & ( SC1_W_alu_result[1] & ( (SC1_av_ld_aligning_data & !SC1_av_ld_align_cycle[1]) ) ) ) # ( SC1_W_alu_result[0] & ( !SC1_W_alu_result[1] & ( (!SC1_av_ld_align_cycle[0] & (SC1_av_ld_aligning_data & !SC1_av_ld_align_cycle[1])) ) ) );


--SC1L893 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]~0 at MLABCELL_X8_Y6_N6
SC1L893 = ( SC1_av_ld_aligning_data & ( (!SC1_W_alu_result[1] & (!SC1_av_ld_align_cycle[1] & (!SC1_av_ld_align_cycle[0] & SC1_W_alu_result[0]))) # (SC1_W_alu_result[1] & ((!SC1_av_ld_align_cycle[1]) # ((!SC1_av_ld_align_cycle[0] & SC1_W_alu_result[0])))) ) ) # ( !SC1_av_ld_aligning_data );


--SC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X11_Y7_N8
--register power-up is low

SC1_R_compare_op[0] = DFFEAS(SC1L305, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X12_Y7_N16
--register power-up is low

SC1_E_src2[1] = DFFEAS(SC1L769, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15 at LABCELL_X11_Y7_N27
SC1L358 = ( SC1_E_src1[1] & ( !SC1_R_logic_op[1] $ (((!SC1_E_src2[1]) # (!SC1_R_logic_op[0]))) ) ) # ( !SC1_E_src1[1] & ( (!SC1_E_src2[1] & (!SC1_R_logic_op[0] & !SC1_R_logic_op[1])) # (SC1_E_src2[1] & ((SC1_R_logic_op[1]))) ) );


--SC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~16 at LABCELL_X11_Y7_N51
SC1L381 = ( SC1_R_logic_op[0] & ( (!SC1_E_src2[24] & (SC1_R_logic_op[1] & SC1_E_src1[24])) # (SC1_E_src2[24] & (!SC1_R_logic_op[1] $ (!SC1_E_src1[24]))) ) ) # ( !SC1_R_logic_op[0] & ( !SC1_R_logic_op[1] $ (((SC1_E_src1[24]) # (SC1_E_src2[24]))) ) );


--SC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at LABCELL_X11_Y7_N24
SC1L611 = ( !SC1L381 & ( !SC1L358 ) );


--SC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~17 at LABCELL_X18_Y6_N6
SC1L379 = ( SC1L732Q & ( SC1_E_src2[22] & ( !SC1_R_logic_op[1] $ (!SC1_E_src1[22]) ) ) ) # ( !SC1L732Q & ( SC1_E_src2[22] & ( SC1_R_logic_op[1] ) ) ) # ( SC1L732Q & ( !SC1_E_src2[22] & ( (SC1_R_logic_op[1] & SC1_E_src1[22]) ) ) ) # ( !SC1L732Q & ( !SC1_E_src2[22] & ( !SC1_R_logic_op[1] $ (SC1_E_src1[22]) ) ) );


--SC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~18 at LABCELL_X18_Y6_N51
SC1L378 = ( SC1L732Q & ( SC1_R_logic_op[1] & ( !SC1_E_src2[21] $ (!SC1_E_src1[21]) ) ) ) # ( !SC1L732Q & ( SC1_R_logic_op[1] & ( (SC1_E_src1[21]) # (SC1_E_src2[21]) ) ) ) # ( SC1L732Q & ( !SC1_R_logic_op[1] & ( (SC1_E_src2[21] & SC1_E_src1[21]) ) ) ) # ( !SC1L732Q & ( !SC1_R_logic_op[1] & ( (!SC1_E_src2[21] & !SC1_E_src1[21]) ) ) );


--SC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~19 at LABCELL_X17_Y6_N45
SC1L377 = (!SC1_E_src2[20] & ((!SC1_R_logic_op[1] & (!SC1L732Q & !SC1_E_src1[20])) # (SC1_R_logic_op[1] & ((SC1_E_src1[20]))))) # (SC1_E_src2[20] & (!SC1_R_logic_op[1] $ (((!SC1L732Q) # (!SC1_E_src1[20])))));


--SC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~20 at LABCELL_X17_Y6_N42
SC1L376 = ( SC1_E_src2[19] & ( !SC1_R_logic_op[1] $ (((!SC1L732Q) # (!SC1_E_src1[19]))) ) ) # ( !SC1_E_src2[19] & ( (!SC1_R_logic_op[1] & (!SC1L732Q & !SC1_E_src1[19])) # (SC1_R_logic_op[1] & ((SC1_E_src1[19]))) ) );


--SC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~21 at LABCELL_X18_Y6_N30
SC1L375 = ( SC1_E_src2[18] & ( !SC1_R_logic_op[1] $ (((!SC1_E_src1[18]) # (!SC1L732Q))) ) ) # ( !SC1_E_src2[18] & ( (!SC1_R_logic_op[1] & (!SC1_E_src1[18] & !SC1L732Q)) # (SC1_R_logic_op[1] & (SC1_E_src1[18])) ) );


--SC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~22 at LABCELL_X18_Y6_N3
SC1L374 = ( SC1L732Q & ( SC1_R_logic_op[1] & ( !SC1_E_src1[17] $ (!SC1_E_src2[17]) ) ) ) # ( !SC1L732Q & ( SC1_R_logic_op[1] & ( (SC1_E_src2[17]) # (SC1_E_src1[17]) ) ) ) # ( SC1L732Q & ( !SC1_R_logic_op[1] & ( (SC1_E_src1[17] & SC1_E_src2[17]) ) ) ) # ( !SC1L732Q & ( !SC1_R_logic_op[1] & ( (!SC1_E_src1[17] & !SC1_E_src2[17]) ) ) );


--SC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X13_Y6_N30
SC1L612 = ( !SC1L379 & ( !SC1L375 & ( (!SC1L376 & (!SC1L378 & (!SC1L374 & !SC1L377))) ) ) );


--SC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at MLABCELL_X21_Y6_N36
SC1L613 = (!SC1L362 & !SC1L373);


--SC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at LABCELL_X16_Y7_N54
SC1L614 = ( SC1_E_src2[11] & ( SC1_E_src1[10] & ( (!SC1L732Q & (!SC1_R_logic_op[1])) # (SC1L732Q & ((!SC1_R_logic_op[1] & (!SC1_E_src1[11] & !SC1_E_src2[10])) # (SC1_R_logic_op[1] & (SC1_E_src1[11] & SC1_E_src2[10])))) ) ) ) # ( !SC1_E_src2[11] & ( SC1_E_src1[10] & ( (!SC1L732Q & (!SC1_R_logic_op[1] & (SC1_E_src1[11]))) # (SC1L732Q & ((!SC1_R_logic_op[1] & ((!SC1_E_src2[10]))) # (SC1_R_logic_op[1] & (!SC1_E_src1[11] & SC1_E_src2[10])))) ) ) ) # ( SC1_E_src2[11] & ( !SC1_E_src1[10] & ( (!SC1L732Q & (!SC1_R_logic_op[1] & ((SC1_E_src2[10])))) # (SC1L732Q & ((!SC1_R_logic_op[1] & (!SC1_E_src1[11])) # (SC1_R_logic_op[1] & (SC1_E_src1[11] & !SC1_E_src2[10])))) ) ) ) # ( !SC1_E_src2[11] & ( !SC1_E_src1[10] & ( (!SC1_R_logic_op[1] & (((SC1_E_src1[11] & SC1_E_src2[10])) # (SC1L732Q))) # (SC1_R_logic_op[1] & (((!SC1_E_src1[11] & !SC1_E_src2[10])))) ) ) );


--SC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at LABCELL_X16_Y7_N0
SC1L615 = ( SC1L491Q & ( SC1L732Q & ( (!SC1_E_src2[9] & (!SC1_R_logic_op[1] & ((!SC1_E_src1[13]) # (!SC1_E_src2[13])))) # (SC1_E_src2[9] & (SC1_R_logic_op[1] & (!SC1_E_src1[13] $ (SC1_E_src2[13])))) ) ) ) # ( !SC1L491Q & ( SC1L732Q & ( (!SC1_R_logic_op[1] & ((!SC1_E_src1[13]) # ((!SC1_E_src2[13])))) # (SC1_R_logic_op[1] & (!SC1_E_src2[9] & (!SC1_E_src1[13] $ (SC1_E_src2[13])))) ) ) ) # ( SC1L491Q & ( !SC1L732Q & ( (!SC1_R_logic_op[1] & ((SC1_E_src2[13]) # (SC1_E_src1[13]))) ) ) ) # ( !SC1L491Q & ( !SC1L732Q & ( (!SC1_E_src2[9] & (!SC1_E_src1[13] & (!SC1_E_src2[13] & SC1_R_logic_op[1]))) # (SC1_E_src2[9] & (!SC1_R_logic_op[1] & ((SC1_E_src2[13]) # (SC1_E_src1[13])))) ) ) );


--SC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at LABCELL_X16_Y7_N42
SC1L616 = ( SC1_E_src1[8] & ( SC1_E_src2[8] & ( (!SC1L732Q & (!SC1_R_logic_op[1] & ((SC1_E_src1[7]) # (SC1_E_src2[7])))) # (SC1L732Q & (SC1_R_logic_op[1] & (!SC1_E_src2[7] $ (SC1_E_src1[7])))) ) ) ) # ( !SC1_E_src1[8] & ( SC1_E_src2[8] & ( (!SC1_R_logic_op[1] & ((!SC1L732Q & ((SC1_E_src1[7]) # (SC1_E_src2[7]))) # (SC1L732Q & ((!SC1_E_src2[7]) # (!SC1_E_src1[7]))))) ) ) ) # ( SC1_E_src1[8] & ( !SC1_E_src2[8] & ( (!SC1_R_logic_op[1] & ((!SC1L732Q & ((SC1_E_src1[7]) # (SC1_E_src2[7]))) # (SC1L732Q & ((!SC1_E_src2[7]) # (!SC1_E_src1[7]))))) ) ) ) # ( !SC1_E_src1[8] & ( !SC1_E_src2[8] & ( (!SC1_E_src2[7] & ((!SC1_R_logic_op[1] & (SC1L732Q)) # (SC1_R_logic_op[1] & ((!SC1_E_src1[7]))))) # (SC1_E_src2[7] & (SC1L732Q & (!SC1_R_logic_op[1] $ (SC1_E_src1[7])))) ) ) );


--SC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at MLABCELL_X21_Y6_N54
SC1L617 = ( SC1_E_src1[4] & ( SC1_E_src1[14] & ( (!SC1_R_logic_op[1] & ((!SC1L732Q) # ((!SC1_E_src2[4] & !SC1_E_src2[14])))) # (SC1_R_logic_op[1] & (SC1L732Q & (SC1_E_src2[4] & SC1_E_src2[14]))) ) ) ) # ( !SC1_E_src1[4] & ( SC1_E_src1[14] & ( (!SC1_R_logic_op[1] & ((!SC1L732Q & (SC1_E_src2[4])) # (SC1L732Q & ((!SC1_E_src2[14]))))) # (SC1_R_logic_op[1] & (SC1L732Q & (!SC1_E_src2[4] & SC1_E_src2[14]))) ) ) ) # ( SC1_E_src1[4] & ( !SC1_E_src1[14] & ( (!SC1_R_logic_op[1] & ((!SC1L732Q & ((SC1_E_src2[14]))) # (SC1L732Q & (!SC1_E_src2[4])))) # (SC1_R_logic_op[1] & (SC1L732Q & (SC1_E_src2[4] & !SC1_E_src2[14]))) ) ) ) # ( !SC1_E_src1[4] & ( !SC1_E_src1[14] & ( (!SC1_R_logic_op[1] & (((SC1_E_src2[4] & SC1_E_src2[14])) # (SC1L732Q))) # (SC1_R_logic_op[1] & (((!SC1_E_src2[4] & !SC1_E_src2[14])))) ) ) );


--SC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at LABCELL_X16_Y7_N18
SC1L618 = ( SC1L615 & ( !SC1L363 & ( (SC1L617 & (!SC1L369 & (SC1L614 & SC1L616))) ) ) );


--SC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~23 at LABCELL_X18_Y6_N54
SC1L382 = ( SC1_E_src1[25] & ( !SC1_R_logic_op[1] $ (((!SC1_E_src2[25]) # (!SC1L732Q))) ) ) # ( !SC1_E_src1[25] & ( (!SC1_R_logic_op[1] & (!SC1_E_src2[25] & !SC1L732Q)) # (SC1_R_logic_op[1] & (SC1_E_src2[25])) ) );


--SC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~24 at LABCELL_X17_Y6_N48
SC1L380 = ( SC1_E_src2[23] & ( !SC1_R_logic_op[1] $ (((!SC1L732Q) # (!SC1_E_src1[23]))) ) ) # ( !SC1_E_src2[23] & ( (!SC1_R_logic_op[1] & (!SC1L732Q & !SC1_E_src1[23])) # (SC1_R_logic_op[1] & ((SC1_E_src1[23]))) ) );


--SC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8 at LABCELL_X16_Y6_N9
SC1L619 = (!SC1L382 & !SC1L380);


--SC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~25 at LABCELL_X17_Y6_N57
SC1L384 = ( SC1_E_src2[27] & ( !SC1_R_logic_op[1] $ (((!SC1L732Q) # (!SC1_E_src1[27]))) ) ) # ( !SC1_E_src2[27] & ( (!SC1_R_logic_op[1] & (!SC1L732Q & !SC1_E_src1[27])) # (SC1_R_logic_op[1] & ((SC1_E_src1[27]))) ) );


--SC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~26 at LABCELL_X18_Y6_N36
SC1L383 = ( SC1_E_src2[26] & ( SC1_R_logic_op[1] & ( (!SC1_E_src1[26]) # (!SC1L732Q) ) ) ) # ( !SC1_E_src2[26] & ( SC1_R_logic_op[1] & ( SC1_E_src1[26] ) ) ) # ( SC1_E_src2[26] & ( !SC1_R_logic_op[1] & ( (SC1_E_src1[26] & SC1L732Q) ) ) ) # ( !SC1_E_src2[26] & ( !SC1_R_logic_op[1] & ( (!SC1_E_src1[26] & !SC1L732Q) ) ) );


--SC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9 at LABCELL_X16_Y6_N27
SC1L620 = ( !SC1L384 & ( !SC1L383 ) );


--SC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~27 at LABCELL_X17_Y6_N51
SC1L386 = (!SC1_E_src2[29] & ((!SC1_R_logic_op[1] & (!SC1L732Q & !SC1_E_src1[29])) # (SC1_R_logic_op[1] & ((SC1_E_src1[29]))))) # (SC1_E_src2[29] & (!SC1_R_logic_op[1] $ (((!SC1L732Q) # (!SC1_E_src1[29])))));


--SC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~28 at LABCELL_X17_Y6_N54
SC1L385 = (!SC1_E_src2[28] & ((!SC1_R_logic_op[1] & (!SC1L732Q & !SC1_E_src1[28])) # (SC1_R_logic_op[1] & ((SC1_E_src1[28]))))) # (SC1_E_src2[28] & (!SC1_R_logic_op[1] $ (((!SC1L732Q) # (!SC1_E_src1[28])))));


--SC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10 at LABCELL_X16_Y6_N15
SC1L621 = ( !SC1L386 & ( !SC1L385 ) );


--SC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X12_Y7_N56
--register power-up is low

SC1_E_src2[0] = DFFEAS(SC1L768, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~29 at LABCELL_X11_Y8_N48
SC1L357 = ( SC1_R_logic_op[1] & ( SC1_E_src1[0] & ( (!SC1_E_src2[0]) # (!SC1L732Q) ) ) ) # ( !SC1_R_logic_op[1] & ( SC1_E_src1[0] & ( (SC1_E_src2[0] & SC1L732Q) ) ) ) # ( SC1_R_logic_op[1] & ( !SC1_E_src1[0] & ( SC1_E_src2[0] ) ) ) # ( !SC1_R_logic_op[1] & ( !SC1_E_src1[0] & ( (!SC1_E_src2[0] & !SC1L732Q) ) ) );


--SC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X18_Y8_N10
--register power-up is low

SC1_E_src2[31] = DFFEAS(SC1L766, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~30 at LABCELL_X18_Y6_N57
SC1L388 = ( SC1_E_src2[31] & ( !SC1_R_logic_op[1] $ (((!SC1_E_src1[31]) # (!SC1L732Q))) ) ) # ( !SC1_E_src2[31] & ( (!SC1_R_logic_op[1] & (!SC1_E_src1[31] & !SC1L732Q)) # (SC1_R_logic_op[1] & (SC1_E_src1[31])) ) );


--SC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~31 at LABCELL_X18_Y6_N33
SC1L387 = ( SC1_E_src1[30] & ( !SC1_R_logic_op[1] $ (((!SC1_E_src2[30]) # (!SC1L732Q))) ) ) # ( !SC1_E_src1[30] & ( (!SC1_R_logic_op[1] & (!SC1_E_src2[30] & !SC1L732Q)) # (SC1_R_logic_op[1] & (SC1_E_src2[30])) ) );


--SC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11 at MLABCELL_X15_Y7_N6
SC1L622 = ( !SC1L372 & ( !SC1L359 & ( (!SC1L387 & (!SC1L357 & (!SC1L388 & !SC1L360))) ) ) );


--SC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12 at LABCELL_X16_Y6_N30
SC1L623 = ( SC1L618 & ( SC1L613 & ( (SC1L620 & (SC1L619 & (SC1L622 & SC1L621))) ) ) );


--SC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X11_Y7_N40
--register power-up is low

SC1_R_compare_op[1] = DFFEAS(SC1L306, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at LABCELL_X11_Y7_N0
SC1L347 = ( SC1L126 & ( SC1_R_compare_op[1] & ( (!SC1L611) # ((!SC1L612) # ((!SC1L623) # (!SC1_R_compare_op[0]))) ) ) ) # ( !SC1L126 & ( SC1_R_compare_op[1] & ( (SC1_R_compare_op[0] & ((!SC1L611) # ((!SC1L612) # (!SC1L623)))) ) ) ) # ( SC1L126 & ( !SC1_R_compare_op[1] & ( (SC1L611 & (SC1L612 & (SC1L623 & !SC1_R_compare_op[0]))) ) ) ) # ( !SC1L126 & ( !SC1_R_compare_op[1] & ( ((SC1L611 & (SC1L612 & SC1L623))) # (SC1_R_compare_op[0]) ) ) );


--SC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X12_Y9_N23
--register power-up is low

SC1_W_status_reg_pie = DFFEAS(SC1L871, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_E_valid_from_R,  ,  ,  ,  );


--SC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at LABCELL_X12_Y7_N24
SC1L624 = ( !SC1_D_iw[6] & ( !SC1_D_iw[9] & ( (!SC1_D_iw[8] & (!SC1_D_iw[10] & !SC1_D_iw[7])) ) ) );


--SC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~1 at LABCELL_X12_Y7_N18
SC1L625 = ( !SC1_D_iw[10] & ( !SC1_D_iw[9] ) );


--SC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at LABCELL_X12_Y7_N12
SC1L626 = ( SC1L625 & ( (!SC1_D_iw[7] & (!SC1_D_iw[8] & SC1_D_iw[6])) ) );


--SC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X12_Y9_N1
--register power-up is low

SC1_W_bstatus_reg = DFFEAS(SC1L819, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_E_valid_from_R,  ,  ,  ,  );


--SC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at LABCELL_X12_Y7_N36
SC1L627 = ( SC1L625 & ( (!SC1_D_iw[8] & (!SC1_D_iw[6] & SC1_D_iw[7])) ) );


--SC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X12_Y7_N22
--register power-up is low

SC1_W_ienable_reg[0] = DFFEAS(SC1L827, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal135~0 at LABCELL_X12_Y7_N33
SC1L628 = ( SC1L625 & ( (!SC1_D_iw[8] & (SC1_D_iw[7] & SC1_D_iw[6])) ) );


--SC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X8_Y5_N2
--register power-up is low

SC1_W_ipending_reg[0] = DFFEAS(SC1L831, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at MLABCELL_X8_Y6_N18
SC1L348 = ( SC1_W_estatus_reg & ( (!SC1L624 & (((SC1L626)) # (SC1L349))) # (SC1L624 & (((SC1L872Q)))) ) ) # ( !SC1_W_estatus_reg & ( (!SC1L624 & (SC1L349 & (!SC1L626))) # (SC1L624 & (((SC1L872Q)))) ) );


--SC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~16 at MLABCELL_X15_Y7_N45
SC1L312 = ( SC1_R_ctrl_shift_rot & ( SC1_R_ctrl_logic & ( SC1_E_shift_rot_result[0] ) ) ) # ( !SC1_R_ctrl_shift_rot & ( SC1_R_ctrl_logic & ( SC1L357 ) ) ) # ( SC1_R_ctrl_shift_rot & ( !SC1_R_ctrl_logic & ( SC1_E_shift_rot_result[0] ) ) ) # ( !SC1_R_ctrl_shift_rot & ( !SC1_R_ctrl_logic & ( SC1L130 ) ) );


--SC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req at MLABCELL_X8_Y5_N3
SC1_intr_req = ( SC1L872Q & ( SC1_W_ipending_reg[0] ) );


--YB3_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X15_Y5_N40
--register power-up is low

YB3_av_readdata_pre[22] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[22],  ,  , VCC);


--TB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src1_valid~0 at LABCELL_X22_Y5_N57
TB2L2 = ( XB3_mem[0][74] & ( (YB3_read_latency_shift_reg[0] & XB3_mem[0][56]) ) );


--TB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src1_valid~0 at LABCELL_X19_Y5_N30
TB3L2 = (YB7_read_latency_shift_reg[0] & (XB7_mem[0][74] & XB7_mem[0][56]));


--SC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0 at LABCELL_X11_Y6_N12
SC1L651 = ( YD1_q_a[22] & ( (!SC1_intr_req & (((TB2L2 & YB3_av_readdata_pre[22])) # (TB3L2))) ) ) # ( !YD1_q_a[22] & ( (TB2L2 & (!SC1_intr_req & YB3_av_readdata_pre[22])) ) );


--SC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X7_Y5_N11
--register power-up is low

SC1_hbreak_pending = DFFEAS(SC1L1066, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X7_Y5_N14
--register power-up is low

DD1_jtag_break = DFFEAS(DD1L4, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--SC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X7_Y5_N7
--register power-up is low

SC1_wait_for_one_post_bret_inst = DFFEAS(SC1L1077, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L1067 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at LABCELL_X7_Y5_N45
SC1L1067 = ( SC1_wait_for_one_post_bret_inst & ( !SC1L1064Q & ( (SC1_W_valid & ((SC1_hbreak_pending) # (DD1_jtag_break))) ) ) ) # ( !SC1_wait_for_one_post_bret_inst & ( !SC1L1064Q & ( (SC1_hbreak_pending) # (DD1_jtag_break) ) ) );


--SC1L695 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X11_Y6_N27
SC1L695 = ( TB3L2 & ( !SC1_i_read ) ) # ( !TB3L2 & ( (TB2L2 & !SC1_i_read) ) );


--YB3_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X9_Y5_N47
--register power-up is low

YB3_av_readdata_pre[23] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[23],  ,  , VCC);


--SC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1 at MLABCELL_X8_Y7_N48
SC1L652 = ( YB3_av_readdata_pre[23] & ( (!SC1_intr_req & (((TB3L2 & YD1_q_a[23])) # (TB2L2))) ) ) # ( !YB3_av_readdata_pre[23] & ( (TB3L2 & (YD1_q_a[23] & !SC1_intr_req)) ) );


--YB3_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X8_Y7_N10
--register power-up is low

YB3_av_readdata_pre[24] = DFFEAS(YB3L30, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2 at MLABCELL_X8_Y7_N18
SC1L653 = ( TB2L2 & ( TB3L2 & ( (!SC1_intr_req & ((YD1_q_a[24]) # (YB3_av_readdata_pre[24]))) ) ) ) # ( !TB2L2 & ( TB3L2 & ( (YD1_q_a[24] & !SC1_intr_req) ) ) ) # ( TB2L2 & ( !TB3L2 & ( (YB3_av_readdata_pre[24] & !SC1_intr_req) ) ) );


--YB3_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X6_Y5_N49
--register power-up is low

YB3_av_readdata_pre[25] = DFFEAS(YB3L32, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3 at LABCELL_X11_Y6_N15
SC1L654 = ( YB3_av_readdata_pre[25] & ( (!SC1_intr_req & (((TB3L2 & YD1_q_a[25])) # (TB2L2))) ) ) # ( !YB3_av_readdata_pre[25] & ( (TB3L2 & (YD1_q_a[25] & !SC1_intr_req)) ) );


--YB3_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X8_Y7_N40
--register power-up is low

YB3_av_readdata_pre[26] = DFFEAS(YB3L34, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4 at MLABCELL_X8_Y7_N0
SC1L655 = ( YD1_q_a[26] & ( (!SC1_intr_req & (((TB2L2 & YB3_av_readdata_pre[26])) # (TB3L2))) ) ) # ( !YD1_q_a[26] & ( (!SC1_intr_req & (TB2L2 & YB3_av_readdata_pre[26])) ) );


--ZD1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X8_Y3_N41
--register power-up is low

ZD1_altera_reset_synchronizer_int_chain[1] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , ZD1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--ZD1_r_sync_rst_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X8_Y3_N58
--register power-up is low

ZD1_r_sync_rst_chain[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , ZD1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--ZD1L22 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at MLABCELL_X8_Y3_N42
ZD1L22 = ( ZD1_r_sync_rst_chain[3] & ( ZD1_altera_reset_synchronizer_int_chain[2] ) );


--SC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X10_Y7_N10
--register power-up is low

SC1_D_valid = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1L695,  ,  , VCC);


--SC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~5 at MLABCELL_X8_Y7_N42
SC1L629 = ( YB3_av_readdata_pre[0] & ( (!SC1_intr_req & (((TB3L2 & YD1_q_a[0])) # (TB2L2))) ) ) # ( !YB3_av_readdata_pre[0] & ( (!SC1_intr_req & (TB3L2 & YD1_q_a[0])) ) );


--SC1L271 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]~0 at MLABCELL_X8_Y7_N54
SC1L271 = ( !SC1L1067 & ( !SC1_intr_req ) );


--YB3_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X8_Y5_N19
--register power-up is low

YB3_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[1],  ,  , VCC);


--SC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~6 at MLABCELL_X8_Y7_N12
SC1L630 = ( YD1_q_a[1] & ( TB3L2 ) ) # ( !YD1_q_a[1] & ( TB3L2 & ( (!SC1L271) # ((YB3_av_readdata_pre[1] & TB2L2)) ) ) ) # ( YD1_q_a[1] & ( !TB3L2 & ( (!SC1L271) # ((YB3_av_readdata_pre[1] & TB2L2)) ) ) ) # ( !YD1_q_a[1] & ( !TB3L2 & ( (!SC1L271) # ((YB3_av_readdata_pre[1] & TB2L2)) ) ) );


--YB3_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X8_Y7_N58
--register power-up is low

YB3_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[4],  ,  , VCC);


--SC1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~7 at MLABCELL_X8_Y7_N30
SC1L633 = ( YD1_q_a[4] & ( (!SC1L271) # (((TB2L2 & YB3_av_readdata_pre[4])) # (TB3L2)) ) ) # ( !YD1_q_a[4] & ( (!SC1L271) # ((TB2L2 & YB3_av_readdata_pre[4])) ) );


--YB3_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X8_Y7_N8
--register power-up is low

YB3_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[3],  ,  , VCC);


--SC1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~8 at MLABCELL_X8_Y7_N33
SC1L632 = ( TB3L2 & ( (!SC1L271) # (((TB2L2 & YB3_av_readdata_pre[3])) # (YD1_q_a[3])) ) ) # ( !TB3L2 & ( (!SC1L271) # ((TB2L2 & YB3_av_readdata_pre[3])) ) );


--YB3_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X10_Y5_N32
--register power-up is low

YB3_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[2],  ,  , VCC);


--SC1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~9 at LABCELL_X11_Y6_N45
SC1L631 = ( YB3_av_readdata_pre[2] & ( (!SC1_intr_req & (((YD1_q_a[2] & TB3L2)) # (TB2L2))) ) ) # ( !YB3_av_readdata_pre[2] & ( (!SC1_intr_req & (YD1_q_a[2] & TB3L2)) ) );


--XB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X17_Y5_N30
XB2L3 = (!XB2_mem_used[1] & (((!YB2_read_latency_shift_reg[0] & XB2_mem_used[0])) # (YB2L8))) # (XB2_mem_used[1] & (((XB2_mem_used[0]))));


--XB4L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X18_Y5_N48
XB4L3 = ( SB1L10 ) # ( !SB1L10 & ( (XB4_mem_used[0] & ((!YB4_read_latency_shift_reg[0]) # (XB4_mem_used[1]))) ) );


--XB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:push_button_s1_agent_rsp_fifo|mem_used[0]~1 at MLABCELL_X15_Y5_N33
XB5L3 = ( XB5_mem_used[1] & ( (XB5_mem_used[0]) # (SB1L11) ) ) # ( !XB5_mem_used[1] & ( ((!YB5_read_latency_shift_reg[0] & XB5_mem_used[0])) # (SB1L11) ) );


--KC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X24_Y5_N18
KC1L3 = ( KC1_top_priority_reg[1] & ( TB1L1 ) ) # ( !KC1_top_priority_reg[1] & ( (!SB1L18 & (TB1L1 & !KC1_top_priority_reg[0])) ) );


--KC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X24_Y5_N54
KC1L6 = ( VB1_saved_grant[0] & ( SB1L18 & ( XB3L16 ) ) ) # ( !VB1_saved_grant[0] & ( SB1L18 & ( (!TB1L1 & (((!VB1_packet_in_progress)))) # (TB1L1 & ((!VB1_saved_grant[1] & ((!VB1_packet_in_progress))) # (VB1_saved_grant[1] & (XB3L16)))) ) ) ) # ( VB1_saved_grant[0] & ( !SB1L18 & ( (TB1L1 & ((!VB1_saved_grant[1] & ((!VB1_packet_in_progress))) # (VB1_saved_grant[1] & (XB3L16)))) ) ) ) # ( !VB1_saved_grant[0] & ( !SB1L18 & ( (TB1L1 & ((!VB1_saved_grant[1] & ((!VB1_packet_in_progress))) # (VB1_saved_grant[1] & (XB3L16)))) ) ) );


--SC1L1069 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X11_Y6_N3
SC1L1069 = ( SC1_i_read & ( !SC1_W_valid ) ) # ( !SC1_i_read & ( (!SC1_W_valid & ((TB2L2) # (TB3L2))) ) );


--AC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at LABCELL_X24_Y5_N9
AC2L2 = ( YB7L3 & ( (!CC1L1 & (VB2_saved_grant[1])) # (CC1L1 & (((XB3L16 & VB1_saved_grant[1])))) ) ) # ( !YB7L3 & ( (CC1L1 & (XB3L16 & VB1_saved_grant[1])) ) );


--AC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X24_Y5_N36
AC2L3 = ( AC2_read_accepted & ( SC1L1070Q & ( (!TB2L2 & !TB3L2) ) ) ) # ( AC2_read_accepted & ( !SC1L1070Q & ( (!TB2L2 & !TB3L2) ) ) ) # ( !AC2_read_accepted & ( !SC1L1070Q & ( (!TB2L2 & (AC2L2 & (DB1_rst1 & !TB3L2))) ) ) );


--SC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X12_Y9_N11
--register power-up is low

SC1_R_ctrl_exception = DFFEAS(SC1L216, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X15_Y9_N16
--register power-up is low

SC1_R_ctrl_break = DFFEAS(SC1L213, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X12_Y9_N38
--register power-up is low

SC1_R_ctrl_uncond_cti_non_br = DFFEAS(SC1L256, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X9_Y9_N13
--register power-up is low

SC1_R_ctrl_br_uncond = DFFEAS(SC1L583, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L694 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at LABCELL_X12_Y9_N30
SC1L694 = ( SC1_R_ctrl_br & ( (!SC1_W_cmp_result & (!SC1_R_ctrl_uncond_cti_non_br & !SC1_R_ctrl_br_uncond)) ) ) # ( !SC1_R_ctrl_br & ( (!SC1_R_ctrl_uncond_cti_non_br & !SC1_R_ctrl_br_uncond) ) );


--SC1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~0 at MLABCELL_X21_Y7_N0
SC1L689 = ( SC1L694 & ( SC1L50 & ( (!SC1_R_ctrl_exception & SC1_R_ctrl_break) ) ) ) # ( !SC1L694 & ( SC1L50 & ( (!SC1_R_ctrl_exception & ((!SC1L110) # (SC1_R_ctrl_break))) ) ) ) # ( SC1L694 & ( !SC1L50 & ( !SC1_R_ctrl_exception ) ) ) # ( !SC1L694 & ( !SC1L50 & ( (!SC1_R_ctrl_exception & ((!SC1L110) # (SC1_R_ctrl_break))) ) ) );


--SC1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at MLABCELL_X21_Y7_N18
SC1L692 = (SC1_R_ctrl_break & !SC1_R_ctrl_exception);


--SC1L693 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at MLABCELL_X21_Y7_N21
SC1L693 = (!SC1_R_ctrl_break & (!SC1_R_ctrl_exception & !SC1L694));


--SC1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~1 at MLABCELL_X21_Y7_N15
SC1L688 = ( !SC1L692 & ( (!SC1L693 & ((SC1L38))) # (SC1L693 & (SC1L98)) ) );


--SC1L687 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~2 at MLABCELL_X21_Y7_N33
SC1L687 = ( SC1L42 & ( (!SC1L692 & ((!SC1L693) # (SC1L102))) ) ) # ( !SC1L42 & ( (!SC1L692 & (SC1L102 & SC1L693)) ) );


--SC1L686 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~3 at MLABCELL_X21_Y7_N48
SC1L686 = ( SC1L10 & ( (!SC1L692 & ((!SC1L693) # (SC1L70))) ) ) # ( !SC1L10 & ( (!SC1L692 & (SC1L693 & SC1L70)) ) );


--SC1L690 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~4 at MLABCELL_X21_Y7_N30
SC1L690 = ( SC1L106 & ( ((SC1L46) # (SC1L693)) # (SC1L692) ) ) # ( !SC1L106 & ( ((!SC1L693 & SC1L46)) # (SC1L692) ) );


--SC1L685 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~5 at MLABCELL_X21_Y7_N51
SC1L685 = ( SC1L692 ) # ( !SC1L692 & ( (!SC1L693 & ((SC1L34))) # (SC1L693 & (SC1L94)) ) );


--VB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[46] at LABCELL_X10_Y7_N18
VB1_src_data[46] = ( VB1_saved_grant[0] & ( ((SC1_F_pc[8] & VB1_saved_grant[1])) # (SC1_W_alu_result[10]) ) ) # ( !VB1_saved_grant[0] & ( (SC1_F_pc[8] & VB1_saved_grant[1]) ) );


--ND1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at MLABCELL_X6_Y3_N48
ND1L68 = ( !ND1_ir[1] & ( (!ND1_ir[0] & ND1_enable_action_strobe) ) );


--ND1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X1_Y5_N14
--register power-up is low

ND1_jdo[34] = DFFEAS(ND1L59, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X2_Y4_N11
--register power-up is low

ND1_jdo[17] = DFFEAS(ND1L34, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at LABCELL_X4_Y4_N0
LD1L136 = ( ND1_jdo[17] & ( (LD1L2 & (ND1L68 & ((!ND1_jdo[34]) # (ND1_jdo[35])))) ) ) # ( !ND1_jdo[17] & ( (ND1L68 & (((!ND1_jdo[35] & ND1_jdo[34])) # (LD1L2))) ) );


--VC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at LABCELL_X22_Y5_N6
VC1L82 = ( WB3L1 & ( (!VC1_read & (!XB3_mem_used[1])) # (VC1_read & ((LD1L194Q))) ) ) # ( !WB3L1 & ( (LD1L194Q & VC1_read) ) );


--LD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at LABCELL_X22_Y5_N33
LD1L134 = ( LD1L194Q & ( (!VC1_write & (VC1_read & (!LD1L192))) # (VC1_write & (((LD1_avalon_ociram_readdata_ready)))) ) );


--XB3L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X22_Y5_N0
XB3L9 = ( YB3_read_latency_shift_reg[0] & ( (!XB3_mem_used[1] & (!LD1L194Q & (WB3L1))) # (XB3_mem_used[1] & (((XB3_mem_used[0])))) ) ) # ( !YB3_read_latency_shift_reg[0] & ( ((!XB3_mem_used[1] & (!LD1L194Q & WB3L1))) # (XB3_mem_used[0]) ) );


--KC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X23_Y5_N48
KC2L3 = ( KC2_top_priority_reg[1] & ( TB1L2 ) ) # ( !KC2_top_priority_reg[1] & ( (!SB1L19 & (TB1L2 & !KC2_top_priority_reg[0])) ) );


--KC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X23_Y5_N0
KC2L6 = ( YB7L3 & ( VB2_packet_in_progress & ( (!TB1L2 & (SB1L19 & ((VB2_saved_grant[0])))) # (TB1L2 & (((SB1L19 & VB2_saved_grant[0])) # (VB2_saved_grant[1]))) ) ) ) # ( YB7L3 & ( !VB2_packet_in_progress & ( (SB1L19) # (TB1L2) ) ) ) # ( !YB7L3 & ( !VB2_packet_in_progress & ( (!TB1L2 & (SB1L19 & ((!VB2_saved_grant[0])))) # (TB1L2 & (!VB2_saved_grant[1] & ((!SB1L19) # (!VB2_saved_grant[0])))) ) ) );


--ZD2_altera_reset_synchronizer_int_chain[4] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4] at FF_X24_Y6_N58
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[4] = DFFEAS(ZD2L13, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZD2_r_sync_rst_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1] at FF_X24_Y6_N41
--register power-up is low

ZD2_r_sync_rst_chain[1] = DFFEAS(ZD2L22, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZD2L1 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|WideOr0~0 at LABCELL_X24_Y6_N24
ZD2L1 = ( ZD2_r_sync_rst & ( ZD2_altera_reset_synchronizer_int_chain[4] ) ) # ( !ZD2_r_sync_rst & ( ZD2_altera_reset_synchronizer_int_chain[4] ) ) # ( ZD2_r_sync_rst & ( !ZD2_altera_reset_synchronizer_int_chain[4] & ( !ZD2_r_sync_rst_chain[1] ) ) );


--XB7L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X19_Y5_N42
XB7L9 = ( XB7_mem_used[0] & ( XB7L13 & ( ((!YB7_read_latency_shift_reg[0]) # ((YB7_waitrequest_reset_override & !VB2_WideOr1))) # (XB7_mem_used[1]) ) ) ) # ( !XB7_mem_used[0] & ( XB7L13 & ( (YB7_waitrequest_reset_override & (!XB7_mem_used[1] & !VB2_WideOr1)) ) ) ) # ( XB7_mem_used[0] & ( !XB7L13 & ( (!YB7_read_latency_shift_reg[0]) # (XB7_mem_used[1]) ) ) );


--XB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X13_Y5_N51
XB1L3 = ( YB1L34 ) # ( !YB1L34 & ( (XB1_mem_used[0] & ((!YB1_read_latency_shift_reg[0]) # (XB1_mem_used[1]))) ) );


--YB3_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X10_Y5_N34
--register power-up is low

YB3_av_readdata_pre[11] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[11],  ,  , VCC);


--SC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~10 at MLABCELL_X8_Y7_N24
SC1L640 = ( YB3_av_readdata_pre[11] & ( ((!SC1L271) # ((YD1_q_a[11] & TB3L2))) # (TB2L2) ) ) # ( !YB3_av_readdata_pre[11] & ( (!SC1L271) # ((YD1_q_a[11] & TB3L2)) ) );


--YB3_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X11_Y5_N26
--register power-up is low

YB3_av_readdata_pre[12] = DFFEAS(YB3L17, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~11 at LABCELL_X11_Y6_N51
SC1L641 = ( YD1_q_a[12] & ( (!SC1_intr_req & (((TB2L2 & YB3_av_readdata_pre[12])) # (TB3L2))) ) ) # ( !YD1_q_a[12] & ( (TB2L2 & (YB3_av_readdata_pre[12] & !SC1_intr_req)) ) );


--YB3_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X9_Y4_N1
--register power-up is low

YB3_av_readdata_pre[13] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[13],  ,  , VCC);


--SC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~12 at LABCELL_X10_Y5_N45
SC1L642 = ( SC1L271 & ( (!TB3L2 & (TB2L2 & (YB3_av_readdata_pre[13]))) # (TB3L2 & (((TB2L2 & YB3_av_readdata_pre[13])) # (YD1_q_a[13]))) ) ) # ( !SC1L271 );


--YB3_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X13_Y5_N22
--register power-up is low

YB3_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[14],  ,  , VCC);


--SC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~13 at MLABCELL_X8_Y7_N3
SC1L643 = ( YD1_q_a[14] & ( (((TB2L2 & YB3_av_readdata_pre[14])) # (SC1_intr_req)) # (TB3L2) ) ) # ( !YD1_q_a[14] & ( ((TB2L2 & YB3_av_readdata_pre[14])) # (SC1_intr_req) ) );


--YB3_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X11_Y5_N29
--register power-up is low

YB3_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[15],  ,  , VCC);


--SC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~14 at LABCELL_X10_Y5_N27
SC1L644 = ( SC1L271 & ( (!TB3L2 & (TB2L2 & ((YB3_av_readdata_pre[15])))) # (TB3L2 & (((TB2L2 & YB3_av_readdata_pre[15])) # (YD1_q_a[15]))) ) ) # ( !SC1L271 );


--YB3_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X10_Y5_N13
--register power-up is low

YB3_av_readdata_pre[16] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[16],  ,  , VCC);


--SC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~15 at LABCELL_X10_Y5_N36
SC1L645 = ( YB3_av_readdata_pre[16] & ( ((!SC1L271) # ((TB3L2 & YD1_q_a[16]))) # (TB2L2) ) ) # ( !YB3_av_readdata_pre[16] & ( (!SC1L271) # ((TB3L2 & YD1_q_a[16])) ) );


--YB3_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X9_Y6_N58
--register power-up is low

YB3_av_readdata_pre[5] = DFFEAS(YB3L8, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16 at MLABCELL_X8_Y7_N27
SC1L634 = ( TB3L2 & ( (!SC1L271) # (((TB2L2 & YB3_av_readdata_pre[5])) # (YD1_q_a[5])) ) ) # ( !TB3L2 & ( (!SC1L271) # ((TB2L2 & YB3_av_readdata_pre[5])) ) );


--SC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at MLABCELL_X15_Y9_N51
SC1L247 = ( SC1_D_iw[16] & ( (SC1_D_iw[12] & SC1_D_iw[15]) ) ) # ( !SC1_D_iw[16] & ( (SC1_D_iw[12] & ((SC1_D_iw[15]) # (SC1_D_iw[11]))) ) );


--SC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at MLABCELL_X15_Y9_N48
SC1L248 = ( SC1L247 & ( (!SC1_D_iw[13] & (SC1L579 & SC1_D_iw[14])) ) );


--SC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X12_Y9_N33
SC1L578 = ( SC1L576 & ( (SC1_R_valid) # (SC1_E_st_stall) ) ) # ( !SC1L576 );


--SC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X10_Y9_N24
SC1L215 = ( !SC1L220 & ( (!SC1L219 & (!SC1L591 & !SC1L218)) ) );


--SC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at LABCELL_X13_Y9_N45
SC1L602 = ( SC1_D_iw[15] & ( !SC1_D_iw[12] & ( (!SC1_D_iw[14] & (SC1_D_iw[13] & (SC1_D_iw[16] & !SC1_D_iw[11]))) ) ) );


--SC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at LABCELL_X13_Y9_N6
SC1L603 = ( !SC1_D_iw[14] & ( SC1_D_iw[16] & ( (SC1_D_iw[15] & (SC1_D_iw[13] & (SC1_D_iw[11] & !SC1_D_iw[12]))) ) ) );


--SC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at LABCELL_X13_Y9_N51
SC1L604 = ( !SC1_D_iw[12] & ( SC1_D_iw[11] & ( (SC1_D_iw[15] & (SC1_D_iw[16] & (SC1_D_iw[13] & SC1_D_iw[14]))) ) ) );


--SC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at LABCELL_X13_Y9_N9
SC1L605 = ( !SC1_D_iw[16] & ( SC1_D_iw[14] & ( (SC1_D_iw[15] & (SC1_D_iw[13] & (!SC1_D_iw[12] & SC1_D_iw[11]))) ) ) );


--SC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X10_Y9_N27
SC1L242 = ( SC1L244 & ( (!SC1L579 & (!SC1L588 & !SC1L589)) ) ) # ( !SC1L244 & ( (!SC1L588 & !SC1L589) ) );


--SC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X12_Y9_N12
SC1L243 = ( SC1L215 & ( SC1L227 & ( ((!SC1L242) # (SC1L579)) # (SC1L590) ) ) ) # ( !SC1L215 & ( SC1L227 ) ) # ( SC1L215 & ( !SC1L227 & ( ((!SC1L242) # ((SC1L245 & SC1L579))) # (SC1L590) ) ) ) # ( !SC1L215 & ( !SC1L227 ) );


--SC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X9_Y9_N30
SC1L231 = ( !SC1_D_iw[5] & ( (!SC1_D_iw[2] & (!SC1_D_iw[4] & (!SC1_D_iw[3] & !SC1_D_iw[1]))) ) );


--YB3_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X15_Y5_N22
--register power-up is low

YB3_av_readdata_pre[9] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[9],  ,  , VCC);


--SC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~17 at LABCELL_X11_Y6_N6
SC1L638 = ( TB3L2 & ( (!SC1_intr_req & (((TB2L2 & YB3_av_readdata_pre[9])) # (YD1_q_a[9]))) ) ) # ( !TB3L2 & ( (!SC1_intr_req & (TB2L2 & YB3_av_readdata_pre[9])) ) );


--SC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at MLABCELL_X15_Y9_N42
SC1L252 = ( SC1_D_iw[16] & ( (SC1_D_iw[15] & (SC1_D_iw[14] & !SC1_D_iw[11])) ) ) # ( !SC1_D_iw[16] & ( (!SC1_D_iw[11] & ((!SC1_D_iw[14]) # (SC1_D_iw[15]))) ) );


--SC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at MLABCELL_X15_Y9_N45
SC1L253 = ( SC1L252 & ( (!SC1_D_iw[13] & (SC1_D_iw[12] & SC1L579)) ) );


--SC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X9_Y9_N0
SC1L224 = ( !SC1_D_iw[0] & ( SC1_D_iw[5] & ( (SC1_D_iw[2] & (!SC1_D_iw[1] & ((SC1_D_iw[3]) # (SC1_D_iw[4])))) ) ) );


--SC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X10_Y8_N36
SC1L225 = ( !SC1L600 & ( !SC1L601 & ( (!SC1L229 & (!SC1L228 & !SC1L230)) ) ) );


--SC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at LABCELL_X13_Y9_N39
SC1L606 = ( !SC1_D_iw[14] & ( SC1_D_iw[13] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (!SC1_D_iw[16] & !SC1_D_iw[15]))) ) ) );


--SC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at LABCELL_X13_Y9_N54
SC1L607 = ( SC1_D_iw[13] & ( !SC1_D_iw[12] & ( (SC1_D_iw[11] & (SC1_D_iw[14] & (!SC1_D_iw[16] & !SC1_D_iw[15]))) ) ) );


--SC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X13_Y9_N27
SC1L221 = ( !SC1L604 & ( (!SC1L607 & (!SC1L606 & (!SC1L603 & !SC1L602))) ) );


--SC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at LABCELL_X10_Y8_N18
SC1L608 = ( !SC1_D_iw[12] & ( SC1L282Q & ( (!SC1_D_iw[16] & (!SC1_D_iw[14] & (!SC1_D_iw[13] & !SC1_D_iw[15]))) ) ) );


--SC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at LABCELL_X13_Y9_N36
SC1L609 = ( !SC1_D_iw[13] & ( SC1_D_iw[14] & ( (SC1_D_iw[11] & (!SC1_D_iw[12] & (!SC1_D_iw[15] & !SC1_D_iw[16]))) ) ) );


--SC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X12_Y9_N18
SC1L222 = ( SC1L579 & ( (!SC1L608 & (!SC1L592 & !SC1L609)) ) ) # ( !SC1L579 & ( !SC1L592 ) );


--SC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X12_Y9_N42
SC1L223 = ( SC1L221 & ( SC1L579 & ( (!SC1L225) # ((!SC1L242) # ((!SC1L222) # (!SC1L215))) ) ) ) # ( !SC1L221 & ( SC1L579 ) ) # ( SC1L221 & ( !SC1L579 & ( (!SC1L242) # ((!SC1L222) # (!SC1L215)) ) ) ) # ( !SC1L221 & ( !SC1L579 & ( (!SC1L242) # ((!SC1L222) # (!SC1L215)) ) ) );


--SC1L775 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X11_Y9_N39
SC1L775 = ( SC1_R_valid & ( (((SC1L780) # (SC1L208)) # (SC1L776)) # (SC1L702) ) ) # ( !SC1_R_valid & ( ((SC1L780) # (SC1L208)) # (SC1L776) ) );


--SC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14 at LABCELL_X11_Y9_N0
SC1L593 = ( !SC1_D_iw[3] & ( SC1_D_iw[4] & ( (SC1_D_iw[2] & (!SC1_D_iw[5] & (!SC1_D_iw[0] & SC1_D_iw[1]))) ) ) );


--SC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X11_Y7_N30
SC1L346 = ( SC1L206 & ( SC1L579 & ( SC1_R_valid ) ) ) # ( !SC1L206 & ( SC1L579 & ( (SC1_R_valid & ((SC1L207) # (SC1L205))) ) ) ) # ( SC1L206 & ( !SC1L579 & ( (SC1_R_valid & ((SC1L207) # (SC1L205))) ) ) ) # ( !SC1L206 & ( !SC1L579 & ( (SC1_R_valid & ((SC1L207) # (SC1L205))) ) ) );


--YB3_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X11_Y4_N19
--register power-up is low

YB3_av_readdata_pre[10] = DFFEAS(YB3L14, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~18 at LABCELL_X11_Y6_N36
SC1L639 = ( YB3_av_readdata_pre[10] & ( YD1_q_a[10] & ( (!SC1_intr_req & ((TB3L2) # (TB2L2))) ) ) ) # ( !YB3_av_readdata_pre[10] & ( YD1_q_a[10] & ( (!SC1_intr_req & TB3L2) ) ) ) # ( YB3_av_readdata_pre[10] & ( !YD1_q_a[10] & ( (!SC1_intr_req & TB2L2) ) ) );


--YB3_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X10_Y5_N16
--register power-up is low

YB3_av_readdata_pre[8] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[8],  ,  , VCC);


--SC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~19 at LABCELL_X11_Y6_N54
SC1L637 = ( YB3_av_readdata_pre[8] & ( (!SC1_intr_req & (((YD1_q_a[8] & TB3L2)) # (TB2L2))) ) ) # ( !YB3_av_readdata_pre[8] & ( (!SC1_intr_req & (YD1_q_a[8] & TB3L2)) ) );


--SC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X10_Y6_N19
--register power-up is low

SC1_av_ld_byte1_data[4] = DFFEAS(SC1L922, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L903,  ,  ,  ,  );


--SC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~6 at LABCELL_X13_Y7_N39
SC1L847 = ( SC1_W_alu_result[12] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & ((!SC1_R_ctrl_br_cmp)))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte1_data[4])))) ) ) # ( !SC1_W_alu_result[12] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte1_data[4]) ) );


--YB3_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X11_Y5_N34
--register power-up is low

YB3_av_readdata_pre[18] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[18],  ,  , VCC);


--SC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~20 at LABCELL_X11_Y6_N30
SC1L647 = ( SC1_intr_req & ( TB3L2 & ( SC1L1067 ) ) ) # ( !SC1_intr_req & ( TB3L2 & ( (((YB3_av_readdata_pre[18] & TB2L2)) # (SC1L1067)) # (YD1_q_a[18]) ) ) ) # ( SC1_intr_req & ( !TB3L2 & ( SC1L1067 ) ) ) # ( !SC1_intr_req & ( !TB3L2 & ( ((YB3_av_readdata_pre[18] & TB2L2)) # (SC1L1067) ) ) );


--SC1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~7 at LABCELL_X10_Y7_N6
SC1L842 = ( SC1_av_ld_byte0_data[7] & ( ((!SC1_R_ctrl_br_cmp & (SC1_W_alu_result[7] & !SC1_R_ctrl_rd_ctl_reg))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte0_data[7] & ( (!SC1_R_ctrl_br_cmp & (SC1_W_alu_result[7] & (!SC1_R_ctrl_ld & !SC1_R_ctrl_rd_ctl_reg))) ) );


--SC1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~8 at LABCELL_X13_Y7_N36
SC1L843 = ( SC1_W_alu_result[8] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte1_data[0])))) ) ) # ( !SC1_W_alu_result[8] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte1_data[0]) ) );


--SC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X10_Y6_N1
--register power-up is low

SC1_av_ld_byte1_data[1] = DFFEAS(SC1L910, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L903,  ,  ,  ,  );


--SC1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~9 at LABCELL_X12_Y6_N39
SC1L844 = ( SC1_av_ld_byte1_data[1] & ( SC1_W_alu_result[9] & ( ((!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_rd_ctl_reg)) # (SC1_R_ctrl_ld) ) ) ) # ( !SC1_av_ld_byte1_data[1] & ( SC1_W_alu_result[9] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_rd_ctl_reg)) ) ) ) # ( SC1_av_ld_byte1_data[1] & ( !SC1_W_alu_result[9] & ( SC1_R_ctrl_ld ) ) );


--SC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X10_Y6_N56
--register power-up is low

SC1_av_ld_byte1_data[2] = DFFEAS(SC1L915, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L903,  ,  ,  ,  );


--SC1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~10 at LABCELL_X10_Y7_N36
SC1L845 = ( SC1_R_ctrl_ld & ( SC1_av_ld_byte1_data[2] ) ) # ( !SC1_R_ctrl_ld & ( (!SC1_R_ctrl_br_cmp & (!SC1_R_ctrl_rd_ctl_reg & SC1_W_alu_result[10])) ) );


--YB3_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X11_Y5_N31
--register power-up is low

YB3_av_readdata_pre[17] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[17],  ,  , VCC);


--SC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~21 at LABCELL_X11_Y6_N48
SC1L646 = ( YD1_q_a[17] & ( (((TB2L2 & YB3_av_readdata_pre[17])) # (SC1_intr_req)) # (TB3L2) ) ) # ( !YD1_q_a[17] & ( ((TB2L2 & YB3_av_readdata_pre[17])) # (SC1_intr_req) ) );


--SC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X9_Y5_N49
--register power-up is low

SC1_av_ld_byte1_data[3] = DFFEAS(SC1L919, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L903,  ,  ,  ,  );


--SC1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~11 at LABCELL_X13_Y7_N30
SC1L846 = ( SC1_R_ctrl_ld & ( SC1_av_ld_byte1_data[3] ) ) # ( !SC1_R_ctrl_ld & ( (!SC1_R_ctrl_br_cmp & (!SC1_R_ctrl_rd_ctl_reg & SC1_W_alu_result[11])) ) );


--SC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X9_Y5_N25
--register power-up is low

SC1_av_ld_byte1_data[6] = DFFEAS(SC1L932, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L903,  ,  ,  ,  );


--SC1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~12 at LABCELL_X13_Y7_N0
SC1L849 = ( SC1_R_ctrl_br_cmp & ( SC1_R_ctrl_ld & ( SC1_av_ld_byte1_data[6] ) ) ) # ( !SC1_R_ctrl_br_cmp & ( SC1_R_ctrl_ld & ( SC1_av_ld_byte1_data[6] ) ) ) # ( !SC1_R_ctrl_br_cmp & ( !SC1_R_ctrl_ld & ( (SC1_W_alu_result[14] & !SC1_R_ctrl_rd_ctl_reg) ) ) );


--YB3_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X11_Y5_N5
--register power-up is low

YB3_av_readdata_pre[20] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[20],  ,  , VCC);


--SC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~22 at LABCELL_X10_Y5_N39
SC1L649 = ( YB3_av_readdata_pre[20] & ( ((!SC1L271) # ((TB3L2 & YD1_q_a[20]))) # (TB2L2) ) ) # ( !YB3_av_readdata_pre[20] & ( (!SC1L271) # ((TB3L2 & YD1_q_a[20])) ) );


--YB3_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X11_Y5_N7
--register power-up is low

YB3_av_readdata_pre[19] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[19],  ,  , VCC);


--SC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~23 at MLABCELL_X8_Y7_N51
SC1L648 = ( YB3_av_readdata_pre[19] & ( ((!SC1L271) # ((TB3L2 & YD1_q_a[19]))) # (TB2L2) ) ) # ( !YB3_av_readdata_pre[19] & ( (!SC1L271) # ((TB3L2 & YD1_q_a[19])) ) );


--SC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X10_Y5_N19
--register power-up is low

SC1_av_ld_byte1_data[5] = DFFEAS(SC1L927, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L903,  ,  ,  ,  );


--SC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~13 at LABCELL_X13_Y7_N33
SC1L848 = ( SC1_R_ctrl_ld & ( SC1_av_ld_byte1_data[5] ) ) # ( !SC1_R_ctrl_ld & ( (!SC1_R_ctrl_br_cmp & (!SC1_R_ctrl_rd_ctl_reg & SC1_W_alu_result[13])) ) );


--SC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~15 at LABCELL_X19_Y6_N42
SC1L463 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[16])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[18])));


--SC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X10_Y5_N50
--register power-up is low

SC1_av_ld_byte2_data[0] = DFFEAS(SC1L953, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L851 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~14 at LABCELL_X13_Y7_N18
SC1L851 = ( SC1_W_alu_result[16] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & ((!SC1_R_ctrl_br_cmp)))) # (SC1_R_ctrl_ld & (((SC1L943Q)))) ) ) # ( !SC1_W_alu_result[16] & ( (SC1_R_ctrl_ld & SC1L943Q) ) );


--YB3_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X17_Y4_N22
--register power-up is low

YB3_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[6],  ,  , VCC);


--SC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~24 at LABCELL_X11_Y6_N57
SC1L635 = ( TB3L2 & ( (!SC1_intr_req & (((TB2L2 & YB3_av_readdata_pre[6])) # (YD1_q_a[6]))) ) ) # ( !TB3L2 & ( (!SC1_intr_req & (TB2L2 & YB3_av_readdata_pre[6])) ) );


--YB3_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X10_Y5_N55
--register power-up is low

YB3_av_readdata_pre[21] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[21],  ,  , VCC);


--SC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~25 at LABCELL_X10_Y5_N42
SC1L650 = ( YD1_q_a[21] & ( ((!SC1L271) # ((TB2L2 & YB3_av_readdata_pre[21]))) # (TB3L2) ) ) # ( !YD1_q_a[21] & ( (!SC1L271) # ((TB2L2 & YB3_av_readdata_pre[21])) ) );


--SC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X11_Y9_N36
SC1L257 = ( SC1L586 ) # ( !SC1L586 & ( ((SC1L236) # (SC1L580)) # (SC1L776) ) );


--SC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X9_Y5_N55
--register power-up is low

SC1_av_ld_byte1_data[7] = DFFEAS(SC1L937, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L903,  ,  ,  ,  );


--SC1L850 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~15 at LABCELL_X13_Y7_N21
SC1L850 = ( SC1_av_ld_byte1_data[7] & ( ((!SC1_R_ctrl_rd_ctl_reg & (SC1L801Q & !SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte1_data[7] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (SC1L801Q & !SC1_R_ctrl_br_cmp))) ) );


--SC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~16 at LABCELL_X19_Y6_N57
SC1L447 = ( SC1_E_shift_rot_result[0] & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[2]) ) ) # ( !SC1_E_shift_rot_result[0] & ( (SC1_E_shift_rot_result[2] & SC1_R_ctrl_shift_rot_right) ) );


--YB3_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X6_Y5_N31
--register power-up is low

YB3_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[7],  ,  , VCC);


--SC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~26 at LABCELL_X11_Y6_N24
SC1L636 = ( TB3L2 & ( (!SC1_intr_req & (((TB2L2 & YB3_av_readdata_pre[7])) # (YD1_q_a[7]))) ) ) # ( !TB3L2 & ( (TB2L2 & (!SC1_intr_req & YB3_av_readdata_pre[7])) ) );


--YB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[1] at FF_X9_Y4_N46
--register power-up is low

YB4_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , BB1_readdata[1],  ,  , VCC);


--YB2_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1] at FF_X8_Y5_N28
--register power-up is low

YB2_av_readdata_pre[1] = DFFEAS(YB2L3, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:push_button_s1_translator|av_readdata_pre[1] at FF_X16_Y5_N55
--register power-up is low

YB5_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , Y1_readdata[1],  ,  , VCC);


--YB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_s1_translator|av_readdata_pre[1] at FF_X8_Y5_N26
--register power-up is low

YB6_av_readdata_pre[1] = DFFEAS(S1_readdata[1], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1] at MLABCELL_X8_Y6_N27
GC1_src_data[1] = ( YB4_read_latency_shift_reg[0] & ( GC1L8 & ( (((TB3L1 & YD1_q_a[1])) # (GC1L9)) # (YB4_av_readdata_pre[1]) ) ) ) # ( !YB4_read_latency_shift_reg[0] & ( GC1L8 & ( ((TB3L1 & YD1_q_a[1])) # (GC1L9) ) ) ) # ( YB4_read_latency_shift_reg[0] & ( !GC1L8 ) ) # ( !YB4_read_latency_shift_reg[0] & ( !GC1L8 ) );


--SC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~17 at LABCELL_X13_Y7_N48
SC1L313 = ( SC1L358 & ( (!SC1_R_ctrl_shift_rot & (((SC1L122)) # (SC1_R_ctrl_logic))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[1])))) ) ) # ( !SC1L358 & ( (!SC1_R_ctrl_shift_rot & (!SC1_R_ctrl_logic & (SC1L122))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[1])))) ) );


--YB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[2] at FF_X11_Y5_N50
--register power-up is low

YB4_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , BB1_readdata[2],  ,  , VCC);


--YB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_s1_translator|av_readdata_pre[2] at FF_X11_Y5_N22
--register power-up is low

YB6_av_readdata_pre[2] = DFFEAS(S1_readdata[2], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~1 at LABCELL_X11_Y5_N48
GC1L11 = ( YB4_av_readdata_pre[2] & ( YB6_read_latency_shift_reg[0] & ( (!YB6_av_readdata_pre[2] & (!YB4_read_latency_shift_reg[0] & ((!YB1_av_readdata_pre[2]) # (!YB1_read_latency_shift_reg[0])))) ) ) ) # ( !YB4_av_readdata_pre[2] & ( YB6_read_latency_shift_reg[0] & ( (!YB6_av_readdata_pre[2] & ((!YB1_av_readdata_pre[2]) # (!YB1_read_latency_shift_reg[0]))) ) ) ) # ( YB4_av_readdata_pre[2] & ( !YB6_read_latency_shift_reg[0] & ( (!YB4_read_latency_shift_reg[0] & ((!YB1_av_readdata_pre[2]) # (!YB1_read_latency_shift_reg[0]))) ) ) ) # ( !YB4_av_readdata_pre[2] & ( !YB6_read_latency_shift_reg[0] & ( (!YB1_av_readdata_pre[2]) # (!YB1_read_latency_shift_reg[0]) ) ) );


--GC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2] at LABCELL_X9_Y6_N6
GC1_src_data[2] = ( GC1L11 & ( (!TB3L1 & (TB2L1 & ((YB3_av_readdata_pre[2])))) # (TB3L1 & (((TB2L1 & YB3_av_readdata_pre[2])) # (YD1_q_a[2]))) ) ) # ( !GC1L11 );


--YB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[3] at FF_X12_Y4_N14
--register power-up is low

YB4_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , BB1_readdata[3],  ,  , VCC);


--YB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_s1_translator|av_readdata_pre[3] at FF_X12_Y4_N59
--register power-up is low

YB6_av_readdata_pre[3] = DFFEAS(S1_readdata[3], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~2 at LABCELL_X12_Y4_N12
GC1L13 = ( YB4_av_readdata_pre[3] & ( YB1_read_latency_shift_reg[0] & ( (!YB1_av_readdata_pre[3] & (!YB4_read_latency_shift_reg[0] & ((!YB6_read_latency_shift_reg[0]) # (!YB6_av_readdata_pre[3])))) ) ) ) # ( !YB4_av_readdata_pre[3] & ( YB1_read_latency_shift_reg[0] & ( (!YB1_av_readdata_pre[3] & ((!YB6_read_latency_shift_reg[0]) # (!YB6_av_readdata_pre[3]))) ) ) ) # ( YB4_av_readdata_pre[3] & ( !YB1_read_latency_shift_reg[0] & ( (!YB4_read_latency_shift_reg[0] & ((!YB6_read_latency_shift_reg[0]) # (!YB6_av_readdata_pre[3]))) ) ) ) # ( !YB4_av_readdata_pre[3] & ( !YB1_read_latency_shift_reg[0] & ( (!YB6_read_latency_shift_reg[0]) # (!YB6_av_readdata_pre[3]) ) ) );


--GC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3] at LABCELL_X9_Y6_N51
GC1_src_data[3] = ( YD1_q_a[3] & ( (!GC1L13) # (((YB3_av_readdata_pre[3] & TB2L1)) # (TB3L1)) ) ) # ( !YD1_q_a[3] & ( (!GC1L13) # ((YB3_av_readdata_pre[3] & TB2L1)) ) );


--YB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[4] at FF_X12_Y4_N38
--register power-up is low

YB4_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , BB1_readdata[4],  ,  , VCC);


--YB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_s1_translator|av_readdata_pre[4] at FF_X12_Y4_N35
--register power-up is low

YB6_av_readdata_pre[4] = DFFEAS(S1_readdata[4], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~3 at LABCELL_X12_Y4_N36
GC1L15 = ( YB4_av_readdata_pre[4] & ( YB1_av_readdata_pre[4] & ( (!YB4_read_latency_shift_reg[0] & (!YB1_read_latency_shift_reg[0] & ((!YB6_av_readdata_pre[4]) # (!YB6_read_latency_shift_reg[0])))) ) ) ) # ( !YB4_av_readdata_pre[4] & ( YB1_av_readdata_pre[4] & ( (!YB1_read_latency_shift_reg[0] & ((!YB6_av_readdata_pre[4]) # (!YB6_read_latency_shift_reg[0]))) ) ) ) # ( YB4_av_readdata_pre[4] & ( !YB1_av_readdata_pre[4] & ( (!YB4_read_latency_shift_reg[0] & ((!YB6_av_readdata_pre[4]) # (!YB6_read_latency_shift_reg[0]))) ) ) ) # ( !YB4_av_readdata_pre[4] & ( !YB1_av_readdata_pre[4] & ( (!YB6_av_readdata_pre[4]) # (!YB6_read_latency_shift_reg[0]) ) ) );


--GC1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4] at LABCELL_X9_Y6_N33
GC1_src_data[4] = ( GC1L15 & ( YD1_q_a[4] & ( ((YB3_av_readdata_pre[4] & TB2L1)) # (TB3L1) ) ) ) # ( !GC1L15 & ( YD1_q_a[4] ) ) # ( GC1L15 & ( !YD1_q_a[4] & ( (YB3_av_readdata_pre[4] & TB2L1) ) ) ) # ( !GC1L15 & ( !YD1_q_a[4] ) );


--YB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5] at FF_X12_Y4_N8
--register power-up is low

YB4_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , BB1_readdata[5],  ,  , VCC);


--YB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_s1_translator|av_readdata_pre[5] at FF_X15_Y4_N34
--register power-up is low

YB6_av_readdata_pre[5] = DFFEAS(S1_readdata[5], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~4 at LABCELL_X12_Y4_N6
GC1L17 = ( YB4_av_readdata_pre[5] & ( YB6_av_readdata_pre[5] & ( (!YB6_read_latency_shift_reg[0] & (!YB4_read_latency_shift_reg[0] & ((!YB1_av_readdata_pre[5]) # (!YB1_read_latency_shift_reg[0])))) ) ) ) # ( !YB4_av_readdata_pre[5] & ( YB6_av_readdata_pre[5] & ( (!YB6_read_latency_shift_reg[0] & ((!YB1_av_readdata_pre[5]) # (!YB1_read_latency_shift_reg[0]))) ) ) ) # ( YB4_av_readdata_pre[5] & ( !YB6_av_readdata_pre[5] & ( (!YB4_read_latency_shift_reg[0] & ((!YB1_av_readdata_pre[5]) # (!YB1_read_latency_shift_reg[0]))) ) ) ) # ( !YB4_av_readdata_pre[5] & ( !YB6_av_readdata_pre[5] & ( (!YB1_av_readdata_pre[5]) # (!YB1_read_latency_shift_reg[0]) ) ) );


--GC1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5] at LABCELL_X9_Y6_N12
GC1_src_data[5] = ( YB3_av_readdata_pre[5] & ( (!GC1L17) # (((TB3L1 & YD1_q_a[5])) # (TB2L1)) ) ) # ( !YB3_av_readdata_pre[5] & ( (!GC1L17) # ((TB3L1 & YD1_q_a[5])) ) );


--YB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_s1_translator|av_readdata_pre[6] at FF_X15_Y4_N32
--register power-up is low

YB6_av_readdata_pre[6] = DFFEAS(S1_readdata[6], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2 at MLABCELL_X15_Y4_N15
GC1L32 = ( YB6_av_readdata_pre[6] & ( YB6_read_latency_shift_reg[0] ) );


--YB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[6] at FF_X11_Y5_N38
--register power-up is low

YB4_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , BB1_readdata[6],  ,  , VCC);


--GC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~5 at LABCELL_X11_Y5_N36
GC1L19 = ( YB1_read_latency_shift_reg[0] & ( (!YB1_av_readdata_pre[6] & (!GC1L31 & ((!YB4_read_latency_shift_reg[0]) # (!YB4_av_readdata_pre[6])))) ) ) # ( !YB1_read_latency_shift_reg[0] & ( (!GC1L31 & ((!YB4_read_latency_shift_reg[0]) # (!YB4_av_readdata_pre[6]))) ) );


--GC1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6] at LABCELL_X9_Y6_N18
GC1_src_data[6] = ( TB3L1 & ( GC1L32 ) ) # ( !TB3L1 & ( GC1L32 ) ) # ( TB3L1 & ( !GC1L32 & ( ((!GC1L19) # ((TB2L1 & YB3_av_readdata_pre[6]))) # (YD1_q_a[6]) ) ) ) # ( !TB3L1 & ( !GC1L32 & ( (!GC1L19) # ((TB2L1 & YB3_av_readdata_pre[6])) ) ) );


--U1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X13_Y5_N5
--register power-up is low

U1_r_val = DFFEAS(U1L83, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X4_Y3_N2
--register power-up is low

DB1_r_ena1 = AMPP_FUNCTION(A1L123, DB1L47, !ZD1_r_sync_rst);


--DB1L25 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at LABCELL_X4_Y3_N27
DB1L25 = AMPP_FUNCTION(!U1_r_val, !DB1_r_ena1);


--MB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X12_Y5_N2
--register power-up is low

MB2_b_full = DFFEAS(MB2L6, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1L110 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at MLABCELL_X8_Y2_N18
DB1L110 = AMPP_FUNCTION(!DB1_tck_t_dav, !DB1_write_stalled, !A1L106, !DB1_td_shift[10]);


--DB1L111 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at MLABCELL_X6_Y2_N18
DB1L111 = AMPP_FUNCTION(!Q1_state[4], !N1_irf_reg[1][0], !DB1_state, !N1_virtual_ir_scan_reg, !DB1_count[1], !H1_splitter_nodes_receive_0[3]);


--DB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X6_Y2_N43
--register power-up is low

DB1_td_shift[3] = AMPP_FUNCTION(A1L105, DB1L82, !N1_clr_reg, DB1L64);


--DB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at LABCELL_X4_Y2_N21
DB1L81 = AMPP_FUNCTION(!DB1_count[9], !N1_irf_reg[1][0], !DB1L79, !Q1_state[4], !DB1_td_shift[3], !DB1_rdata[0]);


--DB1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at LABCELL_X4_Y3_N0
DB1L47 = AMPP_FUNCTION(!DB1_rvalid0, !DB1_r_ena1, !U1_r_val);


--DB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X8_Y2_N49
--register power-up is low

DB1_read_req = AMPP_FUNCTION(A1L105, DB1L39, !N1_clr_reg, DB1L111);


--DB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X4_Y3_N5
--register power-up is low

DB1_read1 = AMPP_FUNCTION(A1L123, DB1_read, !ZD1_r_sync_rst, GND);


--DB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X4_Y3_N47
--register power-up is low

DB1_read2 = AMPP_FUNCTION(A1L123, DB1_read1, !ZD1_r_sync_rst, GND);


--DB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X12_Y5_N59
--register power-up is low

DB1_rst2 = AMPP_FUNCTION(A1L123, DB1_rst1, !ZD1_r_sync_rst, GND);


--DB1L48 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at LABCELL_X4_Y3_N42
DB1L48 = AMPP_FUNCTION(!DB1_read1, !DB1_rst2, !DB1L47, !DB1_read2, !DB1_read_req, !DB1_user_saw_rvalid);


--ND1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X1_Y5_N6
ND1_take_action_ocimem_a = ( ND1_jdo[34] & ( (!ND1_ir[1] & (!ND1_jdo[35] & (ND1_enable_action_strobe & !ND1_ir[0]))) ) );


--ND1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X1_Y5_N5
--register power-up is low

ND1_jdo[25] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[25],  ,  , VCC);


--VC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X11_Y4_N37
--register power-up is low

VC1_writedata[0] = DFFEAS(VB1L21, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X17_Y4_N31
--register power-up is low

VC1_address[0] = DFFEAS(VB1_src_data[38], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X17_Y4_N37
--register power-up is low

VC1_address[2] = DFFEAS(VB1_src_data[40], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X17_Y4_N7
--register power-up is low

VC1_address[1] = DFFEAS(VB1_src_data[39], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X10_Y7_N50
--register power-up is low

VC1_address[7] = DFFEAS(VB1_src_data[45], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X10_Y7_N56
--register power-up is low

VC1_address[6] = DFFEAS(VB1_src_data[44], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X10_Y7_N25
--register power-up is low

VC1_address[5] = DFFEAS(VB1_src_data[43], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X10_Y7_N31
--register power-up is low

VC1_address[4] = DFFEAS(VB1_src_data[42], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X17_Y4_N14
--register power-up is low

VC1_address[3] = DFFEAS(VB1_src_data[41], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--AD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X1_Y5_N0
AD1L1 = ( !VC1_address[6] & ( !VC1_address[3] & ( (!VC1_address[5] & (!VC1_address[4] & (VC1_address[8] & !VC1_address[7]))) ) ) );


--AD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at LABCELL_X1_Y5_N45
AD1L2 = ( AD1L1 & ( !VC1_address[1] & ( !VC1_address[2] ) ) );


--VC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X7_Y5_N22
--register power-up is low

VC1_debugaccess = DFFEAS(VB1L22, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--AD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at LABCELL_X4_Y5_N12
AD1L14 = ( VC1_write & ( VC1_debugaccess & ( (!VC1_address[0] & AD1L2) ) ) );


--DD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at MLABCELL_X8_Y5_N45
DD1L10 = ( AD1L14 & ( DD1_monitor_ready & ( (!ND1_take_action_ocimem_a) # (!ND1_jdo[25]) ) ) ) # ( !AD1L14 & ( DD1_monitor_ready & ( (!ND1_take_action_ocimem_a) # (!ND1_jdo[25]) ) ) ) # ( AD1L14 & ( !DD1_monitor_ready & ( (VC1_writedata[0] & ((!ND1_take_action_ocimem_a) # (!ND1_jdo[25]))) ) ) );


--PD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at MLABCELL_X3_Y4_N6
PD1L62 = ( LD1_MonDReg[2] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # ((BD1_break_readreg[2])))) # (MD1L3 & (((PD1_sr[4])))) ) ) # ( !LD1_MonDReg[2] & ( (!MD1L3 & (N1_irf_reg[2][1] & (BD1_break_readreg[2]))) # (MD1L3 & (((PD1_sr[4])))) ) );


--ND1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X2_Y4_N22
--register power-up is low

ND1_jdo[1] = DFFEAS(ND1L9, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X2_Y4_N10
--register power-up is low

ND1_jdo[4] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[4],  ,  , VCC);


--LD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~3 at LABCELL_X7_Y4_N36
LD1L97 = ( !LD1_jtag_ram_rd_d1 & ( !ND1_take_action_ocimem_b ) );


--ND1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X2_Y3_N38
--register power-up is low

ND1_update_jdo_strobe = DFFEAS(ND1L74, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--PD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X2_Y4_N2
--register power-up is low

PD1_sr[36] = DFFEAS(PD1L64, A1L105,  ,  , PD1L56,  ,  ,  ,  );


--PD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X2_Y4_N5
--register power-up is low

PD1_sr[37] = DFFEAS(PD1L65, A1L105,  ,  , PD1L56,  ,  ,  ,  );


--ND1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X6_Y3_N47
--register power-up is low

ND1_jxuir = DFFEAS(ND1L64, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--PD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X3_Y5_N26
--register power-up is low

PD1_sr[35] = DFFEAS(PD1L66, A1L105,  ,  ,  ,  ,  ,  ,  );


--LD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X1_Y5_N40
--register power-up is low

LD1_jtag_ram_rd = DFFEAS(LD1L139, GLOBAL(A1L123),  ,  , !ND1_take_action_ocimem_b,  ,  ,  ,  );


--LD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X4_Y4_N5
--register power-up is low

LD1_jtag_ram_wr = DFFEAS(LD1L141, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X1_Y5_N33
LD1L190 = ( VC1_address[8] & ( (LD1_jtag_ram_access & LD1_jtag_ram_wr) ) ) # ( !VC1_address[8] & ( (!LD1_jtag_ram_access & (VC1_debugaccess & (VC1_write))) # (LD1_jtag_ram_access & (((LD1_jtag_ram_wr)))) ) );


--ZD1_r_early_rst is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst at FF_X8_Y3_N5
--register power-up is low

ZD1_r_early_rst = DFFEAS(ZD1L13, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at LABCELL_X7_Y3_N24
LD1_ociram_reset_req = ( ZD1_r_early_rst & ( LD1_jtag_ram_access ) ) # ( !ZD1_r_early_rst );


--LD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at MLABCELL_X3_Y4_N27
LD1L158 = ( VC1_writedata[0] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[0]) ) ) # ( !VC1_writedata[0] & ( (LD1_jtag_ram_access & LD1_MonDReg[0]) ) );


--LD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at LABCELL_X4_Y5_N42
LD1L145 = ( VC1_address[0] & ( LD1_jtag_ram_access & ( LD1L40Q ) ) ) # ( !VC1_address[0] & ( LD1_jtag_ram_access & ( LD1L40Q ) ) ) # ( VC1_address[0] & ( !LD1_jtag_ram_access ) );


--LD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at LABCELL_X1_Y5_N24
LD1L146 = ( VC1_address[1] & ( (!LD1_jtag_ram_access) # (LD1_MonAReg[3]) ) ) # ( !VC1_address[1] & ( (LD1_jtag_ram_access & LD1_MonAReg[3]) ) );


--LD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X9_Y2_N3
LD1L147 = ( LD1L43Q & ( (LD1_jtag_ram_access) # (VC1_address[2]) ) ) # ( !LD1L43Q & ( (VC1_address[2] & !LD1_jtag_ram_access) ) );


--LD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at LABCELL_X1_Y5_N27
LD1L148 = ( LD1_MonAReg[5] & ( (VC1_address[3]) # (LD1_jtag_ram_access) ) ) # ( !LD1_MonAReg[5] & ( (!LD1_jtag_ram_access & VC1_address[3]) ) );


--LD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X1_Y5_N18
LD1L149 = (!LD1_jtag_ram_access & ((VC1_address[4]))) # (LD1_jtag_ram_access & (LD1_MonAReg[6]));


--LD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X4_Y5_N39
LD1L150 = ( LD1_jtag_ram_access & ( LD1_MonAReg[7] ) ) # ( !LD1_jtag_ram_access & ( VC1_address[5] ) );


--LD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at LABCELL_X1_Y5_N21
LD1L151 = (!LD1_jtag_ram_access & ((VC1_address[6]))) # (LD1_jtag_ram_access & (LD1_MonAReg[8]));


--LD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at LABCELL_X1_Y5_N30
LD1L152 = (!LD1_jtag_ram_access & ((VC1_address[7]))) # (LD1_jtag_ram_access & (LD1_MonAReg[9]));


--VC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X9_Y7_N17
--register power-up is low

VC1_byteenable[0] = DFFEAS(VB1_src_data[32], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at MLABCELL_X8_Y3_N21
LD1L153 = ( VC1_byteenable[0] & ( LD1_jtag_ram_access ) ) # ( !VC1_byteenable[0] & ( LD1_jtag_ram_access ) ) # ( VC1_byteenable[0] & ( !LD1_jtag_ram_access ) );


--ND1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X2_Y4_N55
--register power-up is low

ND1_jdo[26] = DFFEAS(ND1L46, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X2_Y4_N59
--register power-up is low

ND1_jdo[28] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[28],  ,  , VCC);


--ND1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X2_Y4_N26
--register power-up is low

ND1_jdo[27] = DFFEAS(ND1L48, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X1_Y5_N37
--register power-up is low

LD1_jtag_rd = DFFEAS(ND1L69, GLOBAL(A1L123),  ,  , !ND1_take_action_ocimem_b,  ,  ,  ,  );


--SC1L1063 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X12_Y9_N39
SC1L1063 = ( SC1_R_ctrl_break ) # ( !SC1_R_ctrl_break & ( (SC1_hbreak_enabled & ((!SC1L609) # (!SC1L579))) ) );


--SC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X7_Y7_N48
SC1L197 = !SC1L573 $ (!SC1_E_shift_rot_cnt[4]);


--SC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X7_Y7_N21
SC1L198 = ( SC1_E_shift_rot_cnt[1] & ( SC1_E_shift_rot_cnt[3] ) ) # ( !SC1_E_shift_rot_cnt[1] & ( !SC1_E_shift_rot_cnt[3] $ (((SC1_E_shift_rot_cnt[2]) # (SC1_E_shift_rot_cnt[0]))) ) );


--SC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X7_Y7_N12
SC1L199 = ( SC1_E_shift_rot_cnt[2] & ( SC1_E_shift_rot_cnt[1] ) ) # ( SC1_E_shift_rot_cnt[2] & ( !SC1_E_shift_rot_cnt[1] & ( SC1_E_shift_rot_cnt[0] ) ) ) # ( !SC1_E_shift_rot_cnt[2] & ( !SC1_E_shift_rot_cnt[1] & ( !SC1_E_shift_rot_cnt[0] ) ) );


--SC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X7_Y7_N57
SC1L200 = ( SC1_E_shift_rot_cnt[1] & ( SC1_E_shift_rot_cnt[0] ) ) # ( !SC1_E_shift_rot_cnt[1] & ( !SC1_E_shift_rot_cnt[0] ) );


--SC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at MLABCELL_X8_Y6_N12
SC1L883 = ( SC1_d_read & ( (!SC1_av_ld_aligning_data & (!GC1_WideOr1 & (!SC1L241))) # (SC1_av_ld_aligning_data & (((!SC1L882)))) ) ) # ( !SC1_d_read & ( (!SC1L882 & SC1_av_ld_aligning_data) ) );


--SC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at MLABCELL_X8_Y6_N30
SC1L880 = ( SC1_d_read & ( (GC1_WideOr1 & (!SC1_av_ld_align_cycle[0] $ (!SC1_av_ld_align_cycle[1]))) ) ) # ( !SC1_d_read & ( !SC1_av_ld_align_cycle[0] $ (!SC1_av_ld_align_cycle[1]) ) );


--SC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at MLABCELL_X8_Y6_N21
SC1L879 = ( SC1_d_read & ( (GC1_WideOr1 & !SC1_av_ld_align_cycle[0]) ) ) # ( !SC1_d_read & ( !SC1_av_ld_align_cycle[0] ) );


--S1_readdata[0] is nios_system:u0|nios_system_hex:hex|readdata[0] at MLABCELL_X15_Y4_N12
S1_readdata[0] = (!SC1_W_alu_result[2] & (S1_data_out[0] & !SC1_W_alu_result[3]));


--X1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0 at LABCELL_X19_Y5_N27
X1L2 = ( !AC1_write_accepted & ( (VB2_saved_grant[0] & (!XB7_mem_used[1] & SC1_d_write)) ) );


--X1L3 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1 at LABCELL_X19_Y5_N36
X1L3 = ( SB1L16 & ( BC1L1 & ( (!X1L2) # (!VB2L58) ) ) ) # ( !SB1L16 & ( BC1L1 & ( (!X1L2) # (!VB2L58) ) ) ) # ( SB1L16 & ( !BC1L1 & ( (!X1L2) # ((!VB2L58 & ((!VB2_saved_grant[0]) # (SB1L15)))) ) ) ) # ( !SB1L16 & ( !BC1L1 & ( (!X1L2) # (!VB2L58) ) ) );


--ZD2_r_early_rst is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_early_rst at FF_X24_Y6_N34
--register power-up is low

ZD2_r_early_rst = DFFEAS(ZD2L14, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~0 at LABCELL_X11_Y4_N57
VB2L26 = ( SC1_d_writedata[0] & ( VB2_saved_grant[0] ) );


--VB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[38] at LABCELL_X17_Y4_N33
VB2_src_data[38] = ( VB2_saved_grant[1] & ( ((SC1_W_alu_result[2] & VB2_saved_grant[0])) # (SC1_F_pc[0]) ) ) # ( !VB2_saved_grant[1] & ( (SC1_W_alu_result[2] & VB2_saved_grant[0]) ) );


--VB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[39] at LABCELL_X17_Y4_N9
VB2_src_data[39] = ( VB2_saved_grant[1] & ( ((VB2_saved_grant[0] & SC1_W_alu_result[3])) # (SC1_F_pc[1]) ) ) # ( !VB2_saved_grant[1] & ( (VB2_saved_grant[0] & SC1_W_alu_result[3]) ) );


--VB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[40] at LABCELL_X17_Y4_N39
VB2_src_data[40] = ( VB2_saved_grant[1] & ( ((SC1_W_alu_result[4] & VB2_saved_grant[0])) # (SC1_F_pc[2]) ) ) # ( !VB2_saved_grant[1] & ( (SC1_W_alu_result[4] & VB2_saved_grant[0]) ) );


--VB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[41] at LABCELL_X17_Y4_N15
VB2_src_data[41] = ( VB2_saved_grant[1] & ( ((SC1_W_alu_result[5] & VB2_saved_grant[0])) # (SC1_F_pc[3]) ) ) # ( !VB2_saved_grant[1] & ( (SC1_W_alu_result[5] & VB2_saved_grant[0]) ) );


--VB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[42] at LABCELL_X10_Y7_N33
VB2_src_data[42] = (!SC1_W_alu_result[6] & (SC1_F_pc[4] & ((VB2_saved_grant[1])))) # (SC1_W_alu_result[6] & (((SC1_F_pc[4] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[43] at LABCELL_X10_Y7_N27
VB2_src_data[43] = (!SC1_F_pc[5] & (SC1_W_alu_result[7] & (VB2_saved_grant[0]))) # (SC1_F_pc[5] & (((SC1_W_alu_result[7] & VB2_saved_grant[0])) # (VB2_saved_grant[1])));


--VB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[44] at LABCELL_X10_Y7_N57
VB2_src_data[44] = (!SC1_W_alu_result[8] & (SC1_F_pc[6] & ((VB2_saved_grant[1])))) # (SC1_W_alu_result[8] & (((SC1_F_pc[6] & VB2_saved_grant[1])) # (VB2_saved_grant[0])));


--VB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[45] at LABCELL_X10_Y7_N51
VB2_src_data[45] = (!SC1_F_pc[7] & (SC1_W_alu_result[9] & (VB2_saved_grant[0]))) # (SC1_F_pc[7] & (((SC1_W_alu_result[9] & VB2_saved_grant[0])) # (VB2_saved_grant[1])));


--VB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[46] at LABCELL_X10_Y7_N21
VB2_src_data[46] = (!SC1_F_pc[8] & (SC1_W_alu_result[10] & (VB2_saved_grant[0]))) # (SC1_F_pc[8] & (((SC1_W_alu_result[10] & VB2_saved_grant[0])) # (VB2_saved_grant[1])));


--VB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[47] at MLABCELL_X6_Y3_N51
VB2_src_data[47] = ( VB2_saved_grant[1] & ( ((SC1_W_alu_result[11] & VB2_saved_grant[0])) # (SC1_F_pc[9]) ) ) # ( !VB2_saved_grant[1] & ( (SC1_W_alu_result[11] & VB2_saved_grant[0]) ) );


--VB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[48] at LABCELL_X22_Y7_N54
VB2_src_data[48] = (!VB2_saved_grant[1] & (VB2_saved_grant[0] & ((SC1L797Q)))) # (VB2_saved_grant[1] & (((VB2_saved_grant[0] & SC1L797Q)) # (SC1_F_pc[10])));


--VB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[49] at LABCELL_X22_Y7_N57
VB2_src_data[49] = ( VB2_saved_grant[1] & ( ((VB2_saved_grant[0] & SC1_W_alu_result[13])) # (SC1_F_pc[11]) ) ) # ( !VB2_saved_grant[1] & ( (VB2_saved_grant[0] & SC1_W_alu_result[13]) ) );


--VB2_src_data[50] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[50] at LABCELL_X13_Y7_N27
VB2_src_data[50] = ( VB2_saved_grant[1] & ( ((SC1_W_alu_result[14] & VB2_saved_grant[0])) # (SC1_F_pc[12]) ) ) # ( !VB2_saved_grant[1] & ( (SC1_W_alu_result[14] & VB2_saved_grant[0]) ) );


--SC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X9_Y7_N22
--register power-up is low

SC1_d_byteenable[0] = DFFEAS(SC1L392, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[32] at LABCELL_X9_Y7_N18
VB2_src_data[32] = ( SC1_d_byteenable[0] & ( (VB2_saved_grant[0]) # (VB2_saved_grant[1]) ) ) # ( !SC1_d_byteenable[0] & ( VB2_saved_grant[1] ) );


--U1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X16_Y5_N52
--register power-up is low

U1_ien_AF = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1L77, SC1_d_writedata[0],  ,  , VCC);


--U1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X16_Y5_N29
--register power-up is low

U1_read_0 = DFFEAS(U1L73, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_readdata[0] is nios_system:u0|nios_system_switches:switches|readdata[0] at FF_X12_Y4_N49
--register power-up is low

BB1_readdata[0] = DFFEAS(BB1_read_mux_out[0], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at MLABCELL_X8_Y6_N33
SC1L696 = ( SC1_W_alu_result[1] & ( (!SC1_av_ld_align_cycle[1]) # ((!SC1_av_ld_align_cycle[0] & SC1_W_alu_result[0])) ) ) # ( !SC1_W_alu_result[1] & ( (!SC1_av_ld_align_cycle[0] & (!SC1_av_ld_align_cycle[1] & SC1_W_alu_result[0])) ) );


--YB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X9_Y5_N31
--register power-up is low

YB1_av_readdata_pre[8] = DFFEAS(U1L64, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X9_Y8_N3
SC1L240 = ( SC1L239 & ( !SC1_D_iw[4] ) );


--SC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X9_Y9_N28
--register power-up is low

SC1_R_ctrl_ld_signed = DFFEAS(SC1L232, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X9_Y9_N51
SC1L875 = ( SC1_R_ctrl_ld_signed & ( (!SC1L240 & (SC1_av_ld_byte0_data[7])) # (SC1L240 & ((SC1_av_ld_byte1_data[7]))) ) );


--SC1L903 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at MLABCELL_X8_Y6_N9
SC1L903 = ( SC1L893 ) # ( !SC1L893 & ( (!SC1L239) # (SC1_D_iw[4]) ) );


--SC1L769 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at LABCELL_X12_Y7_N15
SC1L769 = ( YC2_q_b[1] & ( (!SC1_R_ctrl_hi_imm16 & (!SC1_R_ctrl_force_src2_zero & ((SC1L773) # (SC1_D_iw[7])))) ) ) # ( !YC2_q_b[1] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[7] & (!SC1L773 & !SC1_R_ctrl_force_src2_zero))) ) );


--SC1L514 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]~0 at LABCELL_X19_Y7_N21
SC1L514 = ( SC1L749 ) # ( !SC1L749 & ( SC1L750 ) );


--SC1L759 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~2 at LABCELL_X18_Y8_N30
SC1L759 = ( SC1_R_src2_use_imm & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21])) # (SC1_R_ctrl_hi_imm16 & ((SC1_D_iw[14]))) ) ) # ( !SC1_R_src2_use_imm & ( (!SC1_R_ctrl_hi_imm16 & (YC2_q_b[24])) # (SC1_R_ctrl_hi_imm16 & ((SC1_D_iw[14]))) ) );


--SC1L757 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~3 at LABCELL_X18_Y8_N33
SC1L757 = ( SC1_D_iw[12] & ( ((!SC1_R_src2_use_imm & ((YC2_q_b[22]))) # (SC1_R_src2_use_imm & (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16) ) ) # ( !SC1_D_iw[12] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm & ((YC2_q_b[22]))) # (SC1_R_src2_use_imm & (SC1_D_iw[21])))) ) );


--SC1L756 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~4 at LABCELL_X18_Y8_N0
SC1L756 = ( SC1L282Q & ( ((!SC1_R_src2_use_imm & ((YC2_q_b[21]))) # (SC1_R_src2_use_imm & (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16) ) ) # ( !SC1L282Q & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm & ((YC2_q_b[21]))) # (SC1_R_src2_use_imm & (SC1_D_iw[21])))) ) );


--SC1L755 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~5 at LABCELL_X18_Y8_N3
SC1L755 = ( SC1_D_iw[10] & ( ((!SC1_R_src2_use_imm & ((YC2_q_b[20]))) # (SC1_R_src2_use_imm & (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16) ) ) # ( !SC1_D_iw[10] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm & ((YC2_q_b[20]))) # (SC1_R_src2_use_imm & (SC1_D_iw[21])))) ) );


--SC1L754 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~6 at LABCELL_X18_Y8_N18
SC1L754 = ( YC2_q_b[19] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm)) # (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[9])))) ) ) # ( !YC2_q_b[19] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21] & (SC1_R_src2_use_imm))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[9])))) ) );


--SC1L753 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~7 at LABCELL_X18_Y8_N21
SC1L753 = ( YC2_q_b[18] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm)) # (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[8])))) ) ) # ( !YC2_q_b[18] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21] & ((SC1_R_src2_use_imm)))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[8])))) ) );


--SC1L752 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~8 at LABCELL_X18_Y8_N36
SC1L752 = ( YC2_q_b[17] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm)) # (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[7])))) ) ) # ( !YC2_q_b[17] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21] & (SC1_R_src2_use_imm))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[7])))) ) );


--SC1L760 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~9 at LABCELL_X18_Y8_N39
SC1L760 = ( YC2_q_b[25] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm)) # (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[15])))) ) ) # ( !YC2_q_b[25] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21] & ((SC1_R_src2_use_imm)))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[15])))) ) );


--SC1L758 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~10 at LABCELL_X18_Y8_N42
SC1L758 = ( SC1_D_iw[13] & ( ((!SC1_R_src2_use_imm & ((YC2_q_b[23]))) # (SC1_R_src2_use_imm & (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16) ) ) # ( !SC1_D_iw[13] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm & ((YC2_q_b[23]))) # (SC1_R_src2_use_imm & (SC1_D_iw[21])))) ) );


--SC1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~11 at LABCELL_X18_Y8_N45
SC1L762 = ( SC1_D_iw[17] & ( ((!SC1_R_src2_use_imm & ((YC2_q_b[27]))) # (SC1_R_src2_use_imm & (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16) ) ) # ( !SC1_D_iw[17] & ( (!SC1_R_ctrl_hi_imm16 & ((!SC1_R_src2_use_imm & ((YC2_q_b[27]))) # (SC1_R_src2_use_imm & (SC1_D_iw[21])))) ) );


--SC1L761 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~12 at LABCELL_X18_Y8_N12
SC1L761 = ( SC1_D_iw[21] & ( (!SC1_R_ctrl_hi_imm16 & (((YC2_q_b[26])) # (SC1_R_src2_use_imm))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[16])))) ) ) # ( !SC1_D_iw[21] & ( (!SC1_R_ctrl_hi_imm16 & (!SC1_R_src2_use_imm & (YC2_q_b[26]))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[16])))) ) );


--SC1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~13 at LABCELL_X18_Y8_N15
SC1L764 = ( SC1_D_iw[21] & ( (!SC1_R_ctrl_hi_imm16 & (((YC2_q_b[29])) # (SC1_R_src2_use_imm))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[19])))) ) ) # ( !SC1_D_iw[21] & ( (!SC1_R_ctrl_hi_imm16 & (!SC1_R_src2_use_imm & (YC2_q_b[29]))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[19])))) ) );


--SC1L763 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~14 at LABCELL_X18_Y8_N54
SC1L763 = ( YC2_q_b[28] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm)) # (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[18])))) ) ) # ( !YC2_q_b[28] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21] & ((SC1_R_src2_use_imm)))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[18])))) ) );


--SC1L768 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at LABCELL_X12_Y7_N54
SC1L768 = ( SC1_D_iw[6] & ( SC1L773 & ( (YC2_q_b[0] & (!SC1_R_ctrl_force_src2_zero & !SC1_R_ctrl_hi_imm16)) ) ) ) # ( !SC1_D_iw[6] & ( SC1L773 & ( (YC2_q_b[0] & (!SC1_R_ctrl_force_src2_zero & !SC1_R_ctrl_hi_imm16)) ) ) ) # ( SC1_D_iw[6] & ( !SC1L773 & ( (!SC1_R_ctrl_force_src2_zero & !SC1_R_ctrl_hi_imm16) ) ) );


--SC1L766 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~15 at LABCELL_X18_Y8_N9
SC1L766 = ( SC1_R_src2_use_imm & ( !SC1L767 & ( SC1_D_iw[21] ) ) ) # ( !SC1_R_src2_use_imm & ( !SC1L767 & ( (!SC1_R_ctrl_hi_imm16 & (YC2_q_b[31])) # (SC1_R_ctrl_hi_imm16 & ((SC1_D_iw[21]))) ) ) );


--SC1L765 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~16 at LABCELL_X18_Y8_N57
SC1L765 = ( YC2_q_b[30] & ( (!SC1_R_ctrl_hi_imm16 & (((!SC1_R_src2_use_imm)) # (SC1_D_iw[21]))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[20])))) ) ) # ( !YC2_q_b[30] & ( (!SC1_R_ctrl_hi_imm16 & (SC1_D_iw[21] & ((SC1_R_src2_use_imm)))) # (SC1_R_ctrl_hi_imm16 & (((SC1_D_iw[20])))) ) );


--SC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X12_Y8_N28
--register power-up is low

SC1_R_ctrl_wrctl_inst = DFFEAS(SC1_D_op_wrctl, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X12_Y8_N45
SC1L869 = ( SC1L624 & ( SC1L872Q & ( (!SC1_R_ctrl_wrctl_inst) # (SC1_E_src1[0]) ) ) ) # ( !SC1L624 & ( SC1L872Q ) ) # ( SC1L624 & ( !SC1L872Q & ( (SC1_E_src1[0] & SC1_R_ctrl_wrctl_inst) ) ) );


--SC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X12_Y9_N54
SC1L870 = ( SC1L608 & ( SC1_W_estatus_reg & ( (SC1L579) # (SC1L869) ) ) ) # ( !SC1L608 & ( SC1_W_estatus_reg & ( (!SC1L609 & (SC1L869)) # (SC1L609 & ((!SC1L579 & (SC1L869)) # (SC1L579 & ((SC1_W_bstatus_reg))))) ) ) ) # ( SC1L608 & ( !SC1_W_estatus_reg & ( (SC1L869 & !SC1L579) ) ) ) # ( !SC1L608 & ( !SC1_W_estatus_reg & ( (!SC1L609 & (SC1L869)) # (SC1L609 & ((!SC1L579 & (SC1L869)) # (SC1L579 & ((SC1_W_bstatus_reg))))) ) ) );


--SC1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2 at LABCELL_X12_Y9_N21
SC1L871 = ( !SC1_R_ctrl_break & ( (SC1L870 & !SC1_R_ctrl_exception) ) );


--SC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X12_Y9_N24
SC1L824 = ( SC1L626 & ( (!SC1_R_ctrl_wrctl_inst & ((SC1_W_estatus_reg))) # (SC1_R_ctrl_wrctl_inst & (SC1_E_src1[0])) ) ) # ( !SC1L626 & ( SC1_W_estatus_reg ) );


--SC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X12_Y9_N0
SC1L819 = ( SC1_W_bstatus_reg & ( SC1L627 & ( (!SC1_R_ctrl_break & (((!SC1_R_ctrl_wrctl_inst)) # (SC1_E_src1[0]))) # (SC1_R_ctrl_break & (((SC1_W_status_reg_pie)))) ) ) ) # ( !SC1_W_bstatus_reg & ( SC1L627 & ( (!SC1_R_ctrl_break & (SC1_E_src1[0] & ((SC1_R_ctrl_wrctl_inst)))) # (SC1_R_ctrl_break & (((SC1_W_status_reg_pie)))) ) ) ) # ( SC1_W_bstatus_reg & ( !SC1L627 & ( (!SC1_R_ctrl_break) # (SC1_W_status_reg_pie) ) ) ) # ( !SC1_W_bstatus_reg & ( !SC1L627 & ( (SC1_R_ctrl_break & SC1_W_status_reg_pie) ) ) );


--SC1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]~0 at LABCELL_X12_Y7_N21
SC1L827 = ( SC1_R_ctrl_wrctl_inst & ( (!SC1L628 & (((SC1_W_ienable_reg[0])))) # (SC1L628 & ((!SC1_E_valid_from_R & ((SC1_W_ienable_reg[0]))) # (SC1_E_valid_from_R & (SC1_E_src1[0])))) ) ) # ( !SC1_R_ctrl_wrctl_inst & ( SC1_W_ienable_reg[0] ) );


--AD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X8_Y5_N41
--register power-up is low

AD1_oci_ienable[0] = DFFEAS(AD1L5, GLOBAL(A1L123), !ZD1_r_sync_rst,  , AD1L13,  ,  ,  ,  );


--U1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X13_Y5_N55
--register power-up is low

U1_fifo_AE = DFFEAS(U1L58, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X15_Y5_N17
--register power-up is low

U1_ien_AE = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1L77, SC1_d_writedata[1],  ,  , VCC);


--U1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at MLABCELL_X15_Y5_N18
U1_av_readdata[9] = ( U1_ien_AE & ( U1_fifo_AE ) );


--U1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X15_Y5_N29
--register power-up is low

U1_pause_irq = DFFEAS(U1L81, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X16_Y5_N19
--register power-up is low

U1_fifo_AF = DFFEAS(U1L60, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X9_Y5_N30
U1L64 = ( U1_fifo_AF & ( U1_ien_AF ) ) # ( !U1_fifo_AF & ( (U1_pause_irq & U1_ien_AF) ) );


--SC1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0 at MLABCELL_X8_Y5_N0
SC1L831 = ( U1L64 & ( (!AD1_oci_ienable[0] & SC1_W_ienable_reg[0]) ) ) # ( !U1L64 & ( (!AD1_oci_ienable[0] & (U1_av_readdata[9] & SC1_W_ienable_reg[0])) ) );


--SC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X15_Y9_N56
--register power-up is low

SC1_R_ctrl_shift_logical = DFFEAS(SC1L246, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X15_Y9_N58
--register power-up is low

SC1_R_ctrl_rot_right = DFFEAS(SC1_R_ctrl_rot_right_nxt, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L403 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at MLABCELL_X15_Y6_N54
SC1L403 = ( SC1_E_shift_rot_result[31] & ( (!SC1_R_ctrl_shift_logical & ((!SC1_R_ctrl_rot_right) # (SC1_E_shift_rot_result[0]))) ) ) # ( !SC1_E_shift_rot_result[31] & ( (SC1_R_ctrl_rot_right & (!SC1_R_ctrl_shift_logical & SC1_E_shift_rot_result[0])) ) );


--SC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17 at MLABCELL_X15_Y6_N36
SC1L446 = (!SC1_R_ctrl_shift_rot_right & ((SC1L403))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[1]));


--VB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~1 at LABCELL_X17_Y8_N15
VB2L27 = ( SC1_d_writedata[22] & ( VB2_saved_grant[0] ) );


--SC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X9_Y7_N37
--register power-up is low

SC1_d_byteenable[2] = DFFEAS(SC1L390, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[34] at LABCELL_X10_Y7_N3
VB2_src_data[34] = ((SC1_d_byteenable[2] & VB2_saved_grant[0])) # (VB2_saved_grant[1]);


--SC1L1066 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X7_Y5_N9
SC1L1066 = ( SC1L1067 & ( (!SC1L1064Q) # (!SC1_hbreak_pending) ) ) # ( !SC1L1067 & ( (!SC1L1064Q & SC1_hbreak_pending) ) );


--ND1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X2_Y4_N29
--register power-up is low

ND1_jdo[21] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[21],  ,  , VCC);


--ND1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X2_Y4_N44
--register power-up is low

ND1_jdo[20] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[20],  ,  , VCC);


--DD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X8_Y3_N16
--register power-up is low

DD1_break_on_reset = DFFEAS(DD1L2, GLOBAL(A1L123),  ,  , ND1_take_action_ocimem_a,  ,  ,  ,  );


--RD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X7_Y5_N17
--register power-up is low

RD1_dreg[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , RD1_din_s1,  ,  , VCC);


--DD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at LABCELL_X7_Y5_N12
DD1L4 = ( DD1_jtag_break & ( RD1_dreg[0] & ( (!ND1_take_action_ocimem_a & (((DD1_break_on_reset)))) # (ND1_take_action_ocimem_a & ((!ND1_jdo[20]) # ((ND1_jdo[21])))) ) ) ) # ( !DD1_jtag_break & ( RD1_dreg[0] & ( (!ND1_take_action_ocimem_a & ((DD1_break_on_reset))) # (ND1_take_action_ocimem_a & (ND1_jdo[21])) ) ) ) # ( DD1_jtag_break & ( !RD1_dreg[0] & ( (!ND1_jdo[20]) # ((!ND1_take_action_ocimem_a) # (ND1_jdo[21])) ) ) ) # ( !DD1_jtag_break & ( !RD1_dreg[0] & ( (ND1_jdo[21] & ND1_take_action_ocimem_a) ) ) );


--AD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X7_Y5_N49
--register power-up is low

AD1_oci_single_step_mode = DFFEAS(AD1L11, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L1077 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X7_Y5_N6
SC1L1077 = ( SC1L695 & ( (SC1L1064Q & AD1L12Q) ) ) # ( !SC1L695 & ( (AD1L12Q & ((SC1_wait_for_one_post_bret_inst) # (SC1L1064Q))) ) );


--VB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~2 at LABCELL_X17_Y8_N30
VB2L28 = ( SC1_d_writedata[23] & ( VB2_saved_grant[0] ) );


--SC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X15_Y8_N47
--register power-up is low

SC1_d_writedata[24] = DFFEAS(SC1L564, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~3 at MLABCELL_X15_Y8_N42
VB2L29 = ( SC1_d_writedata[24] & ( VB2_saved_grant[0] ) );


--SC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X9_Y7_N47
--register power-up is low

SC1_d_byteenable[3] = DFFEAS(SC1L391, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[35] at LABCELL_X9_Y7_N57
VB2_src_data[35] = ( VB2_saved_grant[1] ) # ( !VB2_saved_grant[1] & ( (SC1_d_byteenable[3] & VB2_saved_grant[0]) ) );


--SC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X13_Y4_N26
--register power-up is low

SC1_d_writedata[25] = DFFEAS(SC1L565, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~4 at LABCELL_X13_Y4_N12
VB2L30 = ( SC1_d_writedata[25] & ( VB2_saved_grant[0] ) );


--SC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X13_Y4_N4
--register power-up is low

SC1_d_writedata[26] = DFFEAS(SC1L566, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~5 at MLABCELL_X6_Y2_N45
VB2L31 = ( SC1_d_writedata[26] & ( VB2_saved_grant[0] ) );


--ZD1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X8_Y3_N38
--register power-up is low

ZD1_altera_reset_synchronizer_int_chain[0] = DFFEAS(ZD1L6, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~6 at LABCELL_X7_Y5_N27
VB2L32 = (VB2_saved_grant[0] & SC1_d_writedata[1]);


--VB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~7 at LABCELL_X9_Y7_N27
VB2L33 = (SC1_d_writedata[4] & VB2_saved_grant[0]);


--VB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~8 at LABCELL_X7_Y5_N51
VB2L34 = ( VB2_saved_grant[0] & ( SC1_d_writedata[3] ) );


--VB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~9 at LABCELL_X13_Y4_N30
VB2L35 = ( VB2_saved_grant[0] & ( SC1_d_writedata[2] ) );


--SC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at LABCELL_X12_Y9_N9
SC1L216 = ( SC1L217 & ( (!SC1L214) # (SC1L579) ) ) # ( !SC1L217 & ( (!SC1L214) # ((SC1L579 & SC1L227)) ) );


--SC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1 at MLABCELL_X15_Y9_N15
SC1L213 = ( SC1_D_iw[13] & ( (SC1L579 & (SC1L212 & (!SC1_D_iw[12] & SC1_D_iw[16]))) ) );


--SC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X13_Y9_N24
SC1L255 = ( !SC1L605 & ( (!SC1L607 & !SC1L606) ) );


--SC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X12_Y9_N36
SC1L256 = ( SC1L231 ) # ( !SC1L231 & ( (SC1L579 & (((!SC1L255) # (SC1L608)) # (SC1L609))) ) );


--SC1L684 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~6 at MLABCELL_X21_Y7_N6
SC1L684 = ( SC1L90 & ( (!SC1L692 & ((SC1L693) # (SC1L30))) ) ) # ( !SC1L90 & ( (SC1L30 & (!SC1L692 & !SC1L693)) ) );


--PD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X1_Y5_N50
--register power-up is low

PD1_sr[34] = DFFEAS(PD1L67, A1L105,  ,  , PD1L36,  ,  ,  ,  );


--ZD2_altera_reset_synchronizer_int_chain[3] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3] at FF_X24_Y6_N31
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , ZD2_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--ZD2_altera_reset_synchronizer_int_chain[2] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2] at FF_X24_Y6_N50
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[2] = DFFEAS(ZD2L10, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZD2_r_sync_rst_chain[2] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2] at FF_X24_Y6_N37
--register power-up is low

ZD2_r_sync_rst_chain[2] = DFFEAS(ZD2L23, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZD2L22 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain~0 at LABCELL_X24_Y6_N39
ZD2L22 = (ZD2_altera_reset_synchronizer_int_chain[2] & ZD2_r_sync_rst_chain[2]);


--VB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~10 at LABCELL_X9_Y7_N9
VB2L36 = (SC1_d_writedata[11] & VB2_saved_grant[0]);


--SC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X9_Y7_N40
--register power-up is low

SC1_d_byteenable[1] = DFFEAS(SC1L389, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_data[33] at LABCELL_X10_Y7_N45
VB2_src_data[33] = ( VB2_saved_grant[0] & ( (VB2_saved_grant[1]) # (SC1_d_byteenable[1]) ) ) # ( !VB2_saved_grant[0] & ( VB2_saved_grant[1] ) );


--VB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~11 at MLABCELL_X15_Y8_N51
VB2L37 = (SC1_d_writedata[12] & VB2_saved_grant[0]);


--VB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~12 at MLABCELL_X15_Y8_N57
VB2L38 = (SC1_d_writedata[13] & VB2_saved_grant[0]);


--VB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~13 at MLABCELL_X15_Y8_N39
VB2L39 = (SC1_d_writedata[14] & VB2_saved_grant[0]);


--VB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~14 at LABCELL_X11_Y4_N27
VB2L40 = ( VB2_saved_grant[0] & ( SC1_d_writedata[15] ) );


--VB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~15 at LABCELL_X17_Y8_N0
VB2L41 = (SC1_d_writedata[16] & VB2_saved_grant[0]);


--VB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~16 at LABCELL_X13_Y4_N57
VB2L42 = ( VB2_saved_grant[0] & ( SC1_d_writedata[5] ) );


--VB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~17 at LABCELL_X7_Y5_N39
VB2L43 = (SC1_d_writedata[9] & VB2_saved_grant[0]);


--SC1L691 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~7 at LABCELL_X19_Y8_N48
SC1L691 = ( SC1L2 & ( ((!SC1L693) # (SC1L62)) # (SC1L692) ) ) # ( !SC1L2 & ( ((SC1L693 & SC1L62)) # (SC1L692) ) );


--YB3_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X11_Y6_N1
--register power-up is low

YB3_av_readdata_pre[27] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[27],  ,  , VCC);


--SC1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27 at LABCELL_X11_Y6_N42
SC1L656 = ( TB3L2 & ( (!SC1_intr_req & (((TB2L2 & YB3_av_readdata_pre[27])) # (YD1_q_a[27]))) ) ) # ( !TB3L2 & ( (!SC1_intr_req & (TB2L2 & YB3_av_readdata_pre[27])) ) );


--YB3_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X13_Y6_N19
--register power-up is low

YB3_av_readdata_pre[28] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[28],  ,  , VCC);


--SC1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at LABCELL_X11_Y6_N9
SC1L657 = ( TB3L2 & ( (!SC1_intr_req & (((TB2L2 & YB3_av_readdata_pre[28])) # (YD1_q_a[28]))) ) ) # ( !TB3L2 & ( (!SC1_intr_req & (TB2L2 & YB3_av_readdata_pre[28])) ) );


--YB3_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X6_Y5_N37
--register power-up is low

YB3_av_readdata_pre[29] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[29],  ,  , VCC);


--SC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29 at LABCELL_X10_Y5_N24
SC1L658 = ( YB3_av_readdata_pre[29] & ( (!SC1_intr_req & (((TB3L2 & YD1_q_a[29])) # (TB2L2))) ) ) # ( !YB3_av_readdata_pre[29] & ( (TB3L2 & (YD1_q_a[29] & !SC1_intr_req)) ) );


--YB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X6_Y5_N19
--register power-up is low

YB3_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , VC1_readdata[30],  ,  , VCC);


--SC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30 at LABCELL_X11_Y6_N18
SC1L659 = ( !SC1_intr_req & ( TB2L2 & ( ((YD1_q_a[30] & TB3L2)) # (YB3_av_readdata_pre[30]) ) ) ) # ( !SC1_intr_req & ( !TB2L2 & ( (YD1_q_a[30] & TB3L2) ) ) );


--YB3_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X8_Y5_N34
--register power-up is low

YB3_av_readdata_pre[31] = DFFEAS(YB3L40, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31 at MLABCELL_X8_Y7_N45
SC1L660 = ( YD1_q_a[31] & ( (!SC1_intr_req & (((TB2L2 & YB3_av_readdata_pre[31])) # (TB3L2))) ) ) # ( !YD1_q_a[31] & ( (TB2L2 & (!SC1_intr_req & YB3_av_readdata_pre[31])) ) );


--VB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~18 at LABCELL_X9_Y7_N3
VB2L44 = (SC1_d_writedata[10] & VB2_saved_grant[0]);


--VB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~19 at LABCELL_X23_Y8_N39
VB2L45 = ( VB2_saved_grant[0] & ( SC1_d_writedata[8] ) );


--SC1L679 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~8 at MLABCELL_X21_Y7_N9
SC1L679 = ( !SC1L692 & ( (!SC1L693 & (SC1L6)) # (SC1L693 & ((SC1L66))) ) );


--YB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X11_Y5_N11
--register power-up is low

YB1_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , MB2_b_non_empty,  ,  , VCC);


--SC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X10_Y6_N13
--register power-up is low

SC1_av_ld_byte2_data[4] = DFFEAS(SC1L973, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~20 at LABCELL_X13_Y4_N39
VB2L46 = ( VB2_saved_grant[0] & ( SC1_d_writedata[18] ) );


--SC1L680 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~9 at MLABCELL_X21_Y7_N36
SC1L680 = ( SC1L14 & ( (!SC1L692 & ((!SC1L693) # (SC1L74))) ) ) # ( !SC1L14 & ( (SC1L693 & (!SC1L692 & SC1L74)) ) );


--YB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[7] at FF_X12_Y4_N5
--register power-up is low

YB4_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , BB1_readdata[7],  ,  , VCC);


--GC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~6 at LABCELL_X12_Y4_N3
GC1L21 = ( YB1_read_latency_shift_reg[0] & ( ((YB4_read_latency_shift_reg[0] & YB4_av_readdata_pre[7])) # (YB1_av_readdata_pre[7]) ) ) # ( !YB1_read_latency_shift_reg[0] & ( (YB4_read_latency_shift_reg[0] & YB4_av_readdata_pre[7]) ) );


--GC1_src_data[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7] at LABCELL_X9_Y6_N39
GC1_src_data[7] = ( TB3L1 & ( (((TB2L1 & YB3_av_readdata_pre[7])) # (GC1L21)) # (YD1_q_a[7]) ) ) # ( !TB3L1 & ( ((TB2L1 & YB3_av_readdata_pre[7])) # (GC1L21) ) );


--SC1L681 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~10 at MLABCELL_X21_Y7_N39
SC1L681 = ( !SC1L692 & ( (!SC1L693 & ((SC1L18))) # (SC1L693 & (SC1L78)) ) );


--SC1L682 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~11 at MLABCELL_X21_Y7_N42
SC1L682 = ( SC1L22 & ( (!SC1L692 & ((!SC1L693) # (SC1L82))) ) ) # ( !SC1L22 & ( (!SC1L692 & (SC1L693 & SC1L82)) ) );


--YB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X15_Y5_N19
--register power-up is low

YB1_av_readdata_pre[9] = DFFEAS(U1_av_readdata[9], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X10_Y6_N43
--register power-up is low

SC1_av_ld_byte2_data[1] = DFFEAS(SC1L958, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L683 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~12 at MLABCELL_X21_Y7_N45
SC1L683 = (!SC1L692 & ((!SC1L693 & ((SC1L26))) # (SC1L693 & (SC1L86))));


--YB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X15_Y5_N2
--register power-up is low

YB1_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , U1_ac,  ,  , VCC);


--SC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X10_Y6_N50
--register power-up is low

SC1_av_ld_byte2_data[2] = DFFEAS(SC1L963, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~21 at LABCELL_X13_Y4_N27
VB2L47 = (VB2_saved_grant[0] & SC1_d_writedata[17]);


--SC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X10_Y6_N7
--register power-up is low

SC1_av_ld_byte2_data[3] = DFFEAS(SC1L968, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~0 at LABCELL_X9_Y5_N48
SC1L919 = ( SC1L696 & ( SC1L920 ) ) # ( !SC1L696 & ( SC1L920 & ( (!SC1_av_ld_aligning_data) # (SC1L875) ) ) ) # ( SC1L696 & ( !SC1L920 & ( (TB3L1 & (YD1_q_a[11] & !SC1_av_ld_aligning_data)) ) ) ) # ( !SC1L696 & ( !SC1L920 & ( (!SC1_av_ld_aligning_data & (TB3L1 & (YD1_q_a[11]))) # (SC1_av_ld_aligning_data & (((SC1L875)))) ) ) );


--YB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X13_Y5_N50
--register power-up is low

YB1_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , U1_woverflow,  ,  , VCC);


--SC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X9_Y5_N13
--register power-up is low

SC1_av_ld_byte2_data[6] = DFFEAS(SC1L983, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~22 at LABCELL_X7_Y5_N33
VB2L48 = ( VB2_saved_grant[0] & ( SC1_d_writedata[20] ) );


--VB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~23 at LABCELL_X17_Y4_N48
VB2L49 = ( VB2_saved_grant[0] & ( SC1_d_writedata[19] ) );


--YB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X10_Y5_N59
--register power-up is low

YB1_av_readdata_pre[13] = DFFEAS(YB1L22, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X10_Y5_N7
--register power-up is low

SC1_av_ld_byte2_data[5] = DFFEAS(SC1L978, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18 at MLABCELL_X15_Y6_N21
SC1L464 = ( SC1_R_ctrl_shift_rot_right & ( SC1_E_shift_rot_result[19] ) ) # ( !SC1_R_ctrl_shift_rot_right & ( SC1_E_shift_rot_result[17] ) );


--VB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~24 at MLABCELL_X15_Y8_N15
VB2L50 = (VB2_saved_grant[0] & SC1_d_writedata[6]);


--VB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~25 at LABCELL_X13_Y4_N9
VB2L51 = ( VB2_saved_grant[0] & ( SC1_d_writedata[21] ) );


--YB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X11_Y5_N2
--register power-up is low

YB1_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , U1_rvalid,  ,  , VCC);


--SC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X9_Y5_N1
--register power-up is low

SC1_av_ld_byte2_data[7] = DFFEAS(SC1L987, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L677 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~13 at MLABCELL_X21_Y7_N24
SC1L677 = ( SC1L114 & ( !SC1L692 & ( (SC1L693) # (SC1L54) ) ) ) # ( !SC1L114 & ( !SC1L692 & ( (SC1L54 & !SC1L693) ) ) );


--SC1L678 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~14 at MLABCELL_X21_Y7_N54
SC1L678 = ( SC1L58 & ( SC1L118 & ( !SC1L692 ) ) ) # ( !SC1L58 & ( SC1L118 & ( (!SC1L692 & SC1L693) ) ) ) # ( SC1L58 & ( !SC1L118 & ( (!SC1L692 & !SC1L693) ) ) );


--SC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X17_Y8_N43
--register power-up is low

SC1_d_writedata[7] = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[7],  ,  , VCC);


--VB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~26 at LABCELL_X17_Y8_N39
VB2L52 = (SC1_d_writedata[7] & VB2_saved_grant[0]);


--BB1_readdata[1] is nios_system:u0|nios_system_switches:switches|readdata[1] at FF_X15_Y4_N44
--register power-up is low

BB1_readdata[1] = DFFEAS(BB1_read_mux_out[1], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--Y1_readdata[1] is nios_system:u0|nios_system_push_button:push_button|readdata[1] at FF_X17_Y5_N46
--register power-up is low

Y1_readdata[1] = DFFEAS(Y1_read_mux_out[1], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_readdata[1] is nios_system:u0|nios_system_hex:hex|readdata[1] at MLABCELL_X8_Y5_N24
S1_readdata[1] = ( !SC1_W_alu_result[3] & ( (!SC1_W_alu_result[2] & S1_data_out[1]) ) );


--BB1_readdata[2] is nios_system:u0|nios_system_switches:switches|readdata[2] at FF_X11_Y5_N47
--register power-up is low

BB1_readdata[2] = DFFEAS(BB1_read_mux_out[2], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_readdata[2] is nios_system:u0|nios_system_hex:hex|readdata[2] at LABCELL_X11_Y5_N21
S1_readdata[2] = ( !SC1_W_alu_result[3] & ( (S1_data_out[2] & !SC1_W_alu_result[2]) ) );


--BB1_readdata[3] is nios_system:u0|nios_system_switches:switches|readdata[3] at FF_X12_Y4_N56
--register power-up is low

BB1_readdata[3] = DFFEAS(BB1_read_mux_out[3], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_readdata[3] is nios_system:u0|nios_system_hex:hex|readdata[3] at LABCELL_X12_Y4_N57
S1_readdata[3] = (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & S1_data_out[3]));


--BB1_readdata[4] is nios_system:u0|nios_system_switches:switches|readdata[4] at FF_X12_Y4_N20
--register power-up is low

BB1_readdata[4] = DFFEAS(BB1_read_mux_out[4], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_readdata[4] is nios_system:u0|nios_system_hex:hex|readdata[4] at LABCELL_X12_Y4_N33
S1_readdata[4] = (!SC1_W_alu_result[3] & (S1_data_out[4] & !SC1_W_alu_result[2]));


--BB1_readdata[5] is nios_system:u0|nios_system_switches:switches|readdata[5] at FF_X12_Y4_N23
--register power-up is low

BB1_readdata[5] = DFFEAS(BB1_read_mux_out[5], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_readdata[5] is nios_system:u0|nios_system_hex:hex|readdata[5] at MLABCELL_X15_Y4_N33
S1_readdata[5] = ( S1_data_out[5] & ( (!SC1_W_alu_result[2] & !SC1_W_alu_result[3]) ) );


--S1_readdata[6] is nios_system:u0|nios_system_hex:hex|readdata[6] at MLABCELL_X15_Y4_N30
S1_readdata[6] = ( S1_data_out[6] & ( (!SC1_W_alu_result[2] & !SC1_W_alu_result[3]) ) );


--BB1_readdata[6] is nios_system:u0|nios_system_switches:switches|readdata[6] at FF_X11_Y5_N43
--register power-up is low

BB1_readdata[6] = DFFEAS(BB1_read_mux_out[6], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X13_Y5_N59
--register power-up is low

U1_fifo_wr = DFFEAS(U1L75, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X12_Y5_N25
--register power-up is low

MB1_b_non_empty = DFFEAS(MB1L9, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at LABCELL_X13_Y5_N3
U1L83 = ( !DB1_rvalid0 & ( (MB1_b_non_empty & ((!DB1_r_ena1) # (!U1_r_val))) ) );


--PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X15_Y3_N31
--register power-up is low

PB2_counter_reg_bit[0] = DFFEAS(PB2_counter_comb_bita0, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X15_Y3_N34
--register power-up is low

PB2_counter_reg_bit[1] = DFFEAS(PB2_counter_comb_bita1, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X15_Y3_N37
--register power-up is low

PB2_counter_reg_bit[2] = DFFEAS(PB2_counter_comb_bita2, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X15_Y3_N40
--register power-up is low

PB2_counter_reg_bit[3] = DFFEAS(PB2_counter_comb_bita3, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X15_Y3_N43
--register power-up is low

PB2_counter_reg_bit[4] = DFFEAS(PB2_counter_comb_bita4, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X15_Y3_N46
--register power-up is low

PB2_counter_reg_bit[5] = DFFEAS(PB2_counter_comb_bita5, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X15_Y3_N1
--register power-up is low

PB1_counter_reg_bit[0] = DFFEAS(PB1_counter_comb_bita0, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X15_Y3_N4
--register power-up is low

PB1_counter_reg_bit[1] = DFFEAS(PB1_counter_comb_bita1, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X15_Y3_N7
--register power-up is low

PB1_counter_reg_bit[2] = DFFEAS(PB1_counter_comb_bita2, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X15_Y3_N10
--register power-up is low

PB1_counter_reg_bit[3] = DFFEAS(PB1_counter_comb_bita3, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X15_Y3_N13
--register power-up is low

PB1_counter_reg_bit[4] = DFFEAS(PB1_counter_comb_bita4, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X15_Y3_N16
--register power-up is low

PB1_counter_reg_bit[5] = DFFEAS(PB1_counter_comb_bita5, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1L83,  ,  ,  ,  );


--MB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X15_Y5_N55
--register power-up is low

MB2_b_non_empty = DFFEAS(MB2L9, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X17_Y5_N42
U1L71 = ( SC1_d_read & ( (!SC1_W_alu_result[2] & !AC1_read_accepted) ) );


--U1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at LABCELL_X13_Y5_N27
U1L72 = ( U1L71 & ( (XB1L5 & (!U1_av_waitrequest & (!XB1_mem_used[1] & MB2_b_non_empty))) ) );


--QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X16_Y5_N4
--register power-up is low

QB2_counter_reg_bit[1] = DFFEAS(QB2_counter_comb_bita1, GLOBAL(A1L123), !ZD1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X16_Y5_N1
--register power-up is low

QB2_counter_reg_bit[0] = DFFEAS(QB2_counter_comb_bita0, GLOBAL(A1L123), !ZD1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--DB1L57Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X12_Y2_N50
--register power-up is low

DB1L57Q = AMPP_FUNCTION(A1L123, DB1L56, !ZD1_r_sync_rst);


--QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X16_Y5_N17
--register power-up is low

QB2_counter_reg_bit[5] = DFFEAS(QB2_counter_comb_bita5, GLOBAL(A1L123), !ZD1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X16_Y5_N13
--register power-up is low

QB2_counter_reg_bit[4] = DFFEAS(QB2_counter_comb_bita4, GLOBAL(A1L123), !ZD1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X16_Y5_N10
--register power-up is low

QB2_counter_reg_bit[3] = DFFEAS(QB2_counter_comb_bita3, GLOBAL(A1L123), !ZD1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X16_Y5_N7
--register power-up is low

QB2_counter_reg_bit[2] = DFFEAS(QB2_counter_comb_bita2, GLOBAL(A1L123), !ZD1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--MB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X12_Y5_N18
MB2L5 = ( QB2_counter_reg_bit[4] & ( (QB2_counter_reg_bit[5] & (QB2_counter_reg_bit[2] & (MB2_b_non_empty & QB2_counter_reg_bit[3]))) ) );


--MB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X12_Y5_N0
MB2L6 = ( MB2_b_full & ( MB2L5 & ( !U1L72 ) ) ) # ( !MB2_b_full & ( MB2L5 & ( (QB2_counter_reg_bit[1] & (!U1L72 & (DB1L57Q & QB2_counter_reg_bit[0]))) ) ) ) # ( MB2_b_full & ( !MB2L5 & ( !U1L72 ) ) );


--DB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X4_Y2_N25
--register power-up is low

DB1_td_shift[4] = AMPP_FUNCTION(A1L105, DB1L83, !N1_clr_reg, DB1L64);


--DB1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at MLABCELL_X6_Y2_N42
DB1L82 = AMPP_FUNCTION(!DB1_td_shift[4], !Q1_state[4], !DB1_rdata[1], !DB1_count[9], !DB1L79);


--DB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X8_Y2_N46
--register power-up is low

DB1_read = AMPP_FUNCTION(A1L105, DB1L41, !N1_clr_reg, DB1L111);


--VB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~0 at LABCELL_X11_Y4_N36
VB1L21 = ( SC1_d_writedata[0] & ( VB1_saved_grant[0] ) );


--VB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[38] at LABCELL_X17_Y4_N30
VB1_src_data[38] = ( VB1_saved_grant[0] & ( ((SC1_F_pc[0] & VB1_saved_grant[1])) # (SC1_W_alu_result[2]) ) ) # ( !VB1_saved_grant[0] & ( (SC1_F_pc[0] & VB1_saved_grant[1]) ) );


--VB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[40] at LABCELL_X17_Y4_N36
VB1_src_data[40] = ( VB1_saved_grant[0] & ( ((SC1_F_pc[2] & VB1_saved_grant[1])) # (SC1_W_alu_result[4]) ) ) # ( !VB1_saved_grant[0] & ( (SC1_F_pc[2] & VB1_saved_grant[1]) ) );


--VB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[39] at LABCELL_X17_Y4_N6
VB1_src_data[39] = ( VB1_saved_grant[0] & ( ((SC1_F_pc[1] & VB1_saved_grant[1])) # (SC1_W_alu_result[3]) ) ) # ( !VB1_saved_grant[0] & ( (SC1_F_pc[1] & VB1_saved_grant[1]) ) );


--VB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[45] at LABCELL_X10_Y7_N48
VB1_src_data[45] = ( VB1_saved_grant[0] & ( ((SC1_F_pc[7] & VB1_saved_grant[1])) # (SC1_W_alu_result[9]) ) ) # ( !VB1_saved_grant[0] & ( (SC1_F_pc[7] & VB1_saved_grant[1]) ) );


--VB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[44] at LABCELL_X10_Y7_N54
VB1_src_data[44] = ( VB1_saved_grant[0] & ( ((SC1_F_pc[6] & VB1_saved_grant[1])) # (SC1_W_alu_result[8]) ) ) # ( !VB1_saved_grant[0] & ( (SC1_F_pc[6] & VB1_saved_grant[1]) ) );


--VB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[43] at LABCELL_X10_Y7_N24
VB1_src_data[43] = ( VB1_saved_grant[0] & ( ((SC1_F_pc[5] & VB1_saved_grant[1])) # (SC1_W_alu_result[7]) ) ) # ( !VB1_saved_grant[0] & ( (SC1_F_pc[5] & VB1_saved_grant[1]) ) );


--VB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[42] at LABCELL_X10_Y7_N30
VB1_src_data[42] = ( VB1_saved_grant[0] & ( ((SC1_F_pc[4] & VB1_saved_grant[1])) # (SC1_W_alu_result[6]) ) ) # ( !VB1_saved_grant[0] & ( (SC1_F_pc[4] & VB1_saved_grant[1]) ) );


--VB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[41] at LABCELL_X17_Y4_N12
VB1_src_data[41] = ( VB1_saved_grant[0] & ( ((VB1_saved_grant[1] & SC1_F_pc[3])) # (SC1_W_alu_result[5]) ) ) # ( !VB1_saved_grant[0] & ( (VB1_saved_grant[1] & SC1_F_pc[3]) ) );


--VB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~1 at LABCELL_X7_Y5_N21
VB1L22 = ( SC1L1064Q & ( VB1_saved_grant[0] ) );


--PD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at MLABCELL_X3_Y4_N9
PD1L63 = ( PD1_sr[5] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[3]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[3]))) # (MD1L3) ) ) # ( !PD1_sr[5] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[3]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[3])))) ) );


--ND1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X3_Y4_N38
--register power-up is low

ND1_jdo[2] = DFFEAS(ND1L11, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X3_Y4_N37
--register power-up is low

ND1_jdo[5] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[5],  ,  , VCC);


--VC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X7_Y5_N1
--register power-up is low

VC1_writedata[1] = DFFEAS(VB1L23, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at LABCELL_X9_Y4_N15
LD1L159 = ( LD1_MonDReg[1] & ( (VC1_writedata[1]) # (LD1_jtag_ram_access) ) ) # ( !LD1_MonDReg[1] & ( (!LD1_jtag_ram_access & VC1_writedata[1]) ) );


--ND1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X3_Y3_N59
--register power-up is low

ND1_sync2_udr = DFFEAS( , GLOBAL(A1L123),  ,  ,  , RD4_dreg[0],  ,  , VCC);


--RD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X3_Y3_N5
--register power-up is low

RD4_dreg[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , RD4_din_s1,  ,  , VCC);


--ND1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at LABCELL_X2_Y3_N36
ND1L74 = ( RD4_dreg[0] & ( !ND1_sync2_udr ) );


--PD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X2_Y4_N0
PD1L64 = ( PD1_sr[37] & ( (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & Q1_state[4])) ) );


--PD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 at MLABCELL_X3_Y3_N54
PD1L56 = ( H1_splitter_nodes_receive_1[3] & ( N1_irf_reg[2][0] & ( (!N1_virtual_ir_scan_reg & (((Q1_state[3] & !N1_irf_reg[2][1])) # (Q1_state[4]))) ) ) ) # ( H1_splitter_nodes_receive_1[3] & ( !N1_irf_reg[2][0] & ( (!N1_virtual_ir_scan_reg & (((Q1_state[3] & N1_irf_reg[2][1])) # (Q1_state[4]))) ) ) );


--PD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X2_Y4_N3
PD1L65 = ( A1L106 & ( (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & Q1_state[4])) ) );


--ND1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X6_Y3_N44
--register power-up is low

ND1_sync2_uir = DFFEAS( , GLOBAL(A1L123),  ,  ,  , RD5_dreg[0],  ,  , VCC);


--RD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X3_Y5_N53
--register power-up is low

RD5_dreg[0] = DFFEAS(RD5L4, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at MLABCELL_X6_Y3_N45
ND1L64 = ( RD5_dreg[0] & ( !ND1_sync2_uir ) );


--MD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at MLABCELL_X3_Y3_N18
MD1_virtual_state_cdr = (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & Q1_state[3]));


--PD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X3_Y5_N7
--register power-up is low

PD1_DRsize.100 = DFFEAS(PD1L5, A1L105,  ,  , MD1_virtual_state_uir,  ,  ,  ,  );


--PD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at MLABCELL_X3_Y5_N24
PD1L66 = ( PD1_sr[36] & ( (!MD1L3 & (((PD1L101)))) # (MD1L3 & ((!PD1_DRsize.100) # ((A1L106)))) ) ) # ( !PD1_sr[36] & ( (!MD1L3 & (((PD1L101)))) # (MD1L3 & (PD1_DRsize.100 & ((A1L106)))) ) );


--ND1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at LABCELL_X1_Y5_N36
ND1L69 = ( !ND1_jdo[35] & ( (!ND1_ir[1] & (ND1_enable_action_strobe & !ND1_ir[0])) ) );


--LD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at LABCELL_X1_Y5_N39
LD1L139 = ( LD1L2 & ( (ND1L69 & ((!ND1_jdo[34]) # (!ND1_jdo[17]))) ) ) # ( !LD1L2 & ( (ND1_jdo[34] & (!ND1_jdo[17] & ND1L69)) ) );


--LD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X4_Y4_N3
LD1L141 = ( ND1_jdo[35] & ( (LD1L2 & ND1L68) ) ) # ( !ND1_jdo[35] & ( (ND1L68 & LD1_jtag_ram_wr) ) );


--AE2_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X8_Y3_N8
--register power-up is low

AE2_altera_reset_synchronizer_int_chain_out = DFFEAS(AE2L7, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZD1L13 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|always2~0 at MLABCELL_X8_Y3_N3
ZD1L13 = ( ZD1_r_sync_rst_chain[2] & ( AE2_altera_reset_synchronizer_int_chain_out ) ) # ( !ZD1_r_sync_rst_chain[2] );


--ND1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X2_Y4_N47
--register power-up is low

ND1_jdo[29] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[29],  ,  , VCC);


--ND1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X2_Y4_N52
--register power-up is low

ND1_jdo[30] = DFFEAS(ND1L52, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X2_Y4_N43
--register power-up is low

ND1_jdo[31] = DFFEAS(ND1L54, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X2_Y4_N41
--register power-up is low

ND1_jdo[32] = DFFEAS(ND1L56, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X2_Y4_N56
--register power-up is low

ND1_jdo[33] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[33],  ,  , VCC);


--VB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[32] at LABCELL_X9_Y7_N15
VB1_src_data[32] = ( SC1_d_byteenable[0] & ( (VB1_saved_grant[1]) # (VB1_saved_grant[0]) ) ) # ( !SC1_d_byteenable[0] & ( VB1_saved_grant[1] ) );


--DD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X7_Y5_N4
--register power-up is low

DD1_monitor_error = DFFEAS(DD1L6, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--AD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 at MLABCELL_X8_Y5_N48
AD1L8 = ( AD1L2 & ( (!VC1_address[0] & ((DD1_monitor_error))) # (VC1_address[0] & (!AD1_oci_ienable[0])) ) );


--AE4_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X24_Y6_N56
--register power-up is low

AE4_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L123),  ,  ,  , AE4_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--ZD2L14 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|always2~0 at LABCELL_X24_Y6_N33
ZD2L14 = ( AE4_altera_reset_synchronizer_int_chain_out ) # ( !AE4_altera_reset_synchronizer_int_chain_out & ( !ZD2_r_sync_rst_chain[2] ) );


--SC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X9_Y9_N18
SC1L237 = ( SC1_D_iw[1] & ( (SC1_D_iw[0] & !SC1_D_iw[3]) ) ) # ( !SC1_D_iw[1] & ( (SC1_D_iw[2] & (SC1_D_iw[0] & !SC1_D_iw[3])) ) );


--SC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X9_Y9_N39
SC1L238 = ( SC1L237 & ( SC1_D_iw[4] ) ) # ( !SC1L237 );


--SC1L392 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at LABCELL_X9_Y7_N21
SC1L392 = ( SC1L130 & ( (!SC1L238 & (SC1L240)) # (SC1L238 & ((!SC1L240) # (!SC1L122))) ) ) # ( !SC1L130 & ( (!SC1L122) # (!SC1L238 $ (!SC1L240)) ) );


--U1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at LABCELL_X13_Y5_N9
U1L77 = ( XB1L5 & ( (SC1_W_alu_result[2] & (!U1_av_waitrequest & (!XB1_mem_used[1] & S1L1))) ) );


--U1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at MLABCELL_X15_Y5_N57
U1_wr_rfifo = (DB1L57Q & !MB2L7Q);


--DB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X8_Y2_N37
--register power-up is low

DB1_wdata[0] = AMPP_FUNCTION(A1L105, A1L106, !N1_clr_reg, GND, DB1L111);


--PB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X15_Y2_N31
--register power-up is low

PB4_counter_reg_bit[0] = DFFEAS(PB4_counter_comb_bita0, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X15_Y2_N34
--register power-up is low

PB4_counter_reg_bit[1] = DFFEAS(PB4_counter_comb_bita1, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X15_Y2_N37
--register power-up is low

PB4_counter_reg_bit[2] = DFFEAS(PB4_counter_comb_bita2, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X15_Y2_N40
--register power-up is low

PB4_counter_reg_bit[3] = DFFEAS(PB4_counter_comb_bita3, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X15_Y2_N43
--register power-up is low

PB4_counter_reg_bit[4] = DFFEAS(PB4_counter_comb_bita4, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X15_Y2_N46
--register power-up is low

PB4_counter_reg_bit[5] = DFFEAS(PB4_counter_comb_bita5, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X15_Y2_N1
--register power-up is low

PB3_counter_reg_bit[0] = DFFEAS(PB3_counter_comb_bita0, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X15_Y2_N4
--register power-up is low

PB3_counter_reg_bit[1] = DFFEAS(PB3_counter_comb_bita1, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X15_Y2_N7
--register power-up is low

PB3_counter_reg_bit[2] = DFFEAS(PB3_counter_comb_bita2, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X15_Y2_N10
--register power-up is low

PB3_counter_reg_bit[3] = DFFEAS(PB3_counter_comb_bita3, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X15_Y2_N13
--register power-up is low

PB3_counter_reg_bit[4] = DFFEAS(PB3_counter_comb_bita4, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--PB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X15_Y2_N16
--register power-up is low

PB3_counter_reg_bit[5] = DFFEAS(PB3_counter_comb_bita5, GLOBAL(A1L123), !ZD1_r_sync_rst,  , U1L72,  ,  ,  ,  );


--U1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X16_Y5_N27
U1L73 = ( !U1_av_waitrequest & ( (U1L71 & (XB1L5 & !XB1_mem_used[1])) ) );


--BB1_read_mux_out[0] is nios_system:u0|nios_system_switches:switches|read_mux_out[0] at LABCELL_X12_Y4_N48
BB1_read_mux_out[0] = (A1L254 & (!SC1_W_alu_result[2] & !SC1_W_alu_result[3]));


--SC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X11_Y9_N49
--register power-up is low

SC1_E_invert_arith_src_msb = DFFEAS(SC1L355, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~16 at LABCELL_X12_Y6_N33
SC1L859 = ( SC1_R_ctrl_br_cmp & ( SC1_R_ctrl_rd_ctl_reg & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[0]) ) ) ) # ( !SC1_R_ctrl_br_cmp & ( SC1_R_ctrl_rd_ctl_reg & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[0]) ) ) ) # ( SC1_R_ctrl_br_cmp & ( !SC1_R_ctrl_rd_ctl_reg & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[0]) ) ) ) # ( !SC1_R_ctrl_br_cmp & ( !SC1_R_ctrl_rd_ctl_reg & ( (!SC1_R_ctrl_ld & (SC1_W_alu_result[24])) # (SC1_R_ctrl_ld & ((SC1_av_ld_byte3_data[0]))) ) ) );


--SC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~17 at LABCELL_X13_Y6_N36
SC1L857 = ( SC1_av_ld_byte2_data[6] & ( ((!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & SC1_W_alu_result[22]))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte2_data[6] & ( (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & (SC1_W_alu_result[22] & !SC1_R_ctrl_ld))) ) );


--SC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~18 at LABCELL_X13_Y6_N15
SC1L856 = ( SC1_R_ctrl_rd_ctl_reg & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[5]) ) ) # ( !SC1_R_ctrl_rd_ctl_reg & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_br_cmp & (SC1_W_alu_result[21]))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte2_data[5])))) ) );


--SC1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~19 at LABCELL_X13_Y6_N57
SC1L855 = ( SC1_av_ld_byte2_data[4] & ( ((SC1_W_alu_result[20] & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_rd_ctl_reg))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte2_data[4] & ( (SC1_W_alu_result[20] & (!SC1_R_ctrl_ld & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_rd_ctl_reg))) ) );


--SC1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~20 at LABCELL_X13_Y6_N24
SC1L854 = ( SC1_R_ctrl_ld & ( SC1_av_ld_byte2_data[3] ) ) # ( !SC1_R_ctrl_ld & ( (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & SC1_W_alu_result[19])) ) );


--SC1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~21 at LABCELL_X13_Y6_N27
SC1L853 = ( SC1L946Q & ( ((!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & SC1_W_alu_result[18]))) # (SC1_R_ctrl_ld) ) ) # ( !SC1L946Q & ( (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & (SC1_W_alu_result[18] & !SC1_R_ctrl_ld))) ) );


--SC1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~22 at LABCELL_X13_Y6_N6
SC1L852 = ( SC1_av_ld_byte2_data[1] & ( ((!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & SC1_W_alu_result[17]))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte2_data[1] & ( (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & (!SC1_R_ctrl_ld & SC1_W_alu_result[17]))) ) );


--SC1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~23 at LABCELL_X13_Y6_N9
SC1L860 = ( SC1_av_ld_byte3_data[1] & ( ((!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & SC1_W_alu_result[25]))) # (SC1_R_ctrl_ld) ) ) # ( !SC1_av_ld_byte3_data[1] & ( (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & (SC1_W_alu_result[25] & !SC1_R_ctrl_ld))) ) );


--SC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~24 at LABCELL_X12_Y6_N27
SC1L858 = ( SC1_R_ctrl_br_cmp & ( SC1_W_alu_result[23] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[7]) ) ) ) # ( !SC1_R_ctrl_br_cmp & ( SC1_W_alu_result[23] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg)) # (SC1_R_ctrl_ld & ((SC1_av_ld_byte2_data[7]))) ) ) ) # ( SC1_R_ctrl_br_cmp & ( !SC1_W_alu_result[23] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[7]) ) ) ) # ( !SC1_R_ctrl_br_cmp & ( !SC1_W_alu_result[23] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte2_data[7]) ) ) );


--SC1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~25 at LABCELL_X12_Y10_N48
SC1L862 = ( SC1L994Q & ( SC1_R_ctrl_ld ) ) # ( SC1L994Q & ( !SC1_R_ctrl_ld & ( (SC1_W_alu_result[27] & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_rd_ctl_reg)) ) ) ) # ( !SC1L994Q & ( !SC1_R_ctrl_ld & ( (SC1_W_alu_result[27] & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_rd_ctl_reg)) ) ) );


--SC1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~26 at LABCELL_X12_Y6_N42
SC1L861 = ( SC1_R_ctrl_rd_ctl_reg & ( (SC1_av_ld_byte3_data[2] & SC1_R_ctrl_ld) ) ) # ( !SC1_R_ctrl_rd_ctl_reg & ( (!SC1_R_ctrl_ld & (SC1_W_alu_result[26] & ((!SC1_R_ctrl_br_cmp)))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[2])))) ) );


--SC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~27 at LABCELL_X12_Y10_N21
SC1L864 = ( SC1_av_ld_byte3_data[5] & ( SC1_W_alu_result[29] & ( ((!SC1_R_ctrl_rd_ctl_reg & !SC1_R_ctrl_br_cmp)) # (SC1_R_ctrl_ld) ) ) ) # ( !SC1_av_ld_byte3_data[5] & ( SC1_W_alu_result[29] & ( (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & !SC1_R_ctrl_ld)) ) ) ) # ( SC1_av_ld_byte3_data[5] & ( !SC1_W_alu_result[29] & ( SC1_R_ctrl_ld ) ) );


--SC1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~28 at LABCELL_X12_Y6_N51
SC1L863 = ( SC1_W_alu_result[28] & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[4])))) ) ) # ( !SC1_W_alu_result[28] & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[4]) ) );


--SC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~29 at LABCELL_X13_Y6_N12
SC1L866 = ( SC1_R_ctrl_rd_ctl_reg & ( (SC1_R_ctrl_ld & SC1_av_ld_byte3_data[7]) ) ) # ( !SC1_R_ctrl_rd_ctl_reg & ( (!SC1_R_ctrl_ld & (!SC1_R_ctrl_br_cmp & ((SC1_W_alu_result[31])))) # (SC1_R_ctrl_ld & (((SC1_av_ld_byte3_data[7])))) ) );


--SC1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~30 at LABCELL_X12_Y6_N0
SC1L865 = ( SC1_av_ld_byte3_data[6] & ( SC1_R_ctrl_ld ) ) # ( SC1_av_ld_byte3_data[6] & ( !SC1_R_ctrl_ld & ( (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & SC1_W_alu_result[30])) ) ) ) # ( !SC1_av_ld_byte3_data[6] & ( !SC1_R_ctrl_ld & ( (!SC1_R_ctrl_rd_ctl_reg & (!SC1_R_ctrl_br_cmp & SC1_W_alu_result[30])) ) ) );


--SC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at MLABCELL_X15_Y9_N24
SC1L610 = ( SC1_D_iw[14] & ( SC1_D_iw[13] & ( (SC1_D_iw[16] & (SC1_D_iw[12] & (!SC1_D_iw[15] & !SC1_D_iw[11]))) ) ) );


--SC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X12_Y8_N27
SC1_D_op_wrctl = ( SC1L579 & ( SC1L610 ) );


--AD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at LABCELL_X1_Y5_N54
AD1L13 = ( VC1_write & ( VC1_debugaccess & ( (!VC1_address[2] & (VC1_address[0] & (AD1L1 & !VC1_address[1]))) ) ) );


--MB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X12_Y5_N56
--register power-up is low

MB1_b_full = DFFEAS(MB1L4, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X13_Y5_N41
--register power-up is low

QB1_counter_reg_bit[3] = DFFEAS(QB1_counter_comb_bita3, GLOBAL(A1L123), !ZD1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X13_Y5_N32
--register power-up is low

QB1_counter_reg_bit[0] = DFFEAS(QB1_counter_comb_bita0, GLOBAL(A1L123), !ZD1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X13_Y5_N37
--register power-up is low

QB1_counter_reg_bit[2] = DFFEAS(QB1_counter_comb_bita2, GLOBAL(A1L123), !ZD1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X13_Y5_N35
--register power-up is low

QB1_counter_reg_bit[1] = DFFEAS(QB1_counter_comb_bita1, GLOBAL(A1L123), !ZD1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--U1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X12_Y5_N15
U1L57 = ( QB1_counter_reg_bit[3] & ( ((QB1_counter_reg_bit[0]) # (QB1_counter_reg_bit[2])) # (QB1_counter_reg_bit[1]) ) );


--QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X13_Y5_N47
--register power-up is low

QB1_counter_reg_bit[5] = DFFEAS(QB1_counter_comb_bita5, GLOBAL(A1L123), !ZD1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X13_Y5_N44
--register power-up is low

QB1_counter_reg_bit[4] = DFFEAS(QB1_counter_comb_bita4, GLOBAL(A1L123), !ZD1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--U1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X13_Y5_N54
U1L58 = ( !U1L57 & ( (!MB1L5Q & (!QB1_counter_reg_bit[4] & !QB1_counter_reg_bit[5])) ) );


--DB1L59Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X12_Y2_N56
--register power-up is low

DB1L59Q = AMPP_FUNCTION(A1L123, DB1L58, !ZD1_r_sync_rst);


--U1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at MLABCELL_X15_Y5_N27
U1L81 = ( MB2_b_non_empty & ( ((!U1_read_0 & U1_pause_irq)) # (DB1L59Q) ) ) # ( !MB2_b_non_empty & ( (!U1_read_0 & U1_pause_irq) ) );


--U1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X16_Y5_N24
U1L59 = ( U1L22 & ( U1L18 ) ) # ( !U1L22 & ( (U1L18 & ((U1L26) # (QB2_counter_reg_bit[0]))) ) );


--U1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X16_Y5_N18
U1L60 = ( !U1L6 & ( (!U1L14 & (!U1L2 & (!U1L59 & !U1L10))) ) );


--SC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at MLABCELL_X15_Y9_N54
SC1L246 = ( SC1L251 & ( SC1L579 ) ) # ( !SC1L251 & ( (SC1L579 & SC1L594) ) );


--SC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at MLABCELL_X15_Y9_N57
SC1_R_ctrl_rot_right_nxt = (SC1L579 & SC1L595);


--SC1L477 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19 at MLABCELL_X15_Y6_N39
SC1L477 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[30])) # (SC1_R_ctrl_shift_rot_right & ((SC1L403)));


--AD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X8_Y5_N38
--register power-up is low

AD1_oci_ienable[31] = DFFEAS(AD1L7, GLOBAL(A1L123), !ZD1_r_sync_rst,  , AD1L13,  ,  ,  ,  );


--AD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1 at MLABCELL_X8_Y5_N6
AD1L9 = (AD1_oci_ienable[31] & (VC1_address[0] & AD1L2));


--SC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X9_Y9_N36
SC1L563 = ( SC1L237 & ( SC1_D_iw[4] ) ) # ( !SC1L237 & ( (!SC1L239) # (SC1_D_iw[4]) ) );


--SC1L390 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1 at LABCELL_X9_Y7_N36
SC1L390 = ( SC1L240 & ( (!SC1L238) # (SC1L122) ) ) # ( !SC1L240 & ( ((SC1L122 & !SC1L130)) # (SC1L238) ) );


--ND1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X2_Y4_N19
--register power-up is low

ND1_jdo[19] = DFFEAS(ND1L38, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X2_Y4_N46
--register power-up is low

ND1_jdo[18] = DFFEAS(ND1L36, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--DD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at MLABCELL_X8_Y3_N15
DD1L2 = ((!ND1_jdo[18] & DD1_break_on_reset)) # (ND1_jdo[19]);


--RD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X7_Y5_N59
--register power-up is low

RD1_din_s1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , ZD1_r_sync_rst,  ,  , VCC);


--VC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X7_Y5_N20
--register power-up is low

VC1_writedata[3] = DFFEAS(VB1L24, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--AD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at LABCELL_X7_Y5_N48
AD1L11 = (!AD1L14 & ((AD1_oci_single_step_mode))) # (AD1L14 & (VC1_writedata[3]));


--SC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at MLABCELL_X15_Y8_N45
SC1L564 = ( SC1L238 & ( (!SC1L240 & (YC2_q_b[24])) # (SC1L240 & ((YC2_q_b[8]))) ) ) # ( !SC1L238 & ( YC2_q_b[0] ) );


--SC1L391 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2 at LABCELL_X9_Y7_N45
SC1L391 = ( SC1L122 & ( SC1L130 ) ) # ( !SC1L122 & ( SC1L130 & ( !SC1L238 $ (!SC1L240) ) ) ) # ( SC1L122 & ( !SC1L130 & ( (SC1L240) # (SC1L238) ) ) ) # ( !SC1L122 & ( !SC1L130 & ( !SC1L238 $ (!SC1L240) ) ) );


--SC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2 at LABCELL_X13_Y4_N24
SC1L565 = ( YC2_q_b[1] & ( (!SC1L238) # ((!SC1L240 & ((YC2_q_b[25]))) # (SC1L240 & (YC2_q_b[9]))) ) ) # ( !YC2_q_b[1] & ( (SC1L238 & ((!SC1L240 & ((YC2_q_b[25]))) # (SC1L240 & (YC2_q_b[9])))) ) );


--SC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at LABCELL_X13_Y4_N3
SC1L566 = ( YC2_q_b[10] & ( (!SC1L238 & (YC2_q_b[2])) # (SC1L238 & (((YC2_q_b[26]) # (SC1L240)))) ) ) # ( !YC2_q_b[10] & ( (!SC1L238 & (YC2_q_b[2])) # (SC1L238 & (((!SC1L240 & YC2_q_b[26])))) ) );


--AE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X8_Y3_N20
--register power-up is low

AE1_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L123), !ZD1L14,  ,  , AE1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--VC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at MLABCELL_X8_Y5_N54
VC1L79 = ( DD1_monitor_ready & ( (AD1L2 & ((!VC1_address[0]) # (AD1_oci_ienable[31]))) ) ) # ( !DD1_monitor_ready & ( (AD1_oci_ienable[31] & (AD1L2 & VC1_address[0])) ) );


--VC1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at MLABCELL_X8_Y5_N57
VC1L80 = ( VC1_address[0] & ( (AD1_oci_ienable[31] & AD1L2) ) ) # ( !VC1_address[0] & ( (AD1L2 & AD1_oci_single_step_mode) ) );


--DD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X4_Y5_N34
--register power-up is low

DD1_monitor_go = DFFEAS(DD1L8, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at MLABCELL_X8_Y5_N12
VC1L81 = ( DD1_monitor_go & ( (AD1L2 & ((!VC1_address[0]) # (AD1_oci_ienable[31]))) ) ) # ( !DD1_monitor_go & ( (AD1_oci_ienable[31] & (AD1L2 & VC1_address[0])) ) );


--PD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at MLABCELL_X3_Y5_N12
PD1L6 = (!N1_irf_reg[2][1] & !N1_irf_reg[2][0]);


--PD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X1_Y5_N48
PD1L67 = ( MD1L3 & ( PD1_sr[35] ) ) # ( !MD1L3 & ( (PD1L6 & DD1_monitor_error) ) );


--PD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~19 at MLABCELL_X3_Y3_N0
PD1L36 = ( Q1_state[3] & ( N1_irf_reg[2][0] & ( (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & ((!N1_irf_reg[2][1]) # (Q1_state[4])))) ) ) ) # ( !Q1_state[3] & ( N1_irf_reg[2][0] & ( (H1_splitter_nodes_receive_1[3] & (Q1_state[4] & !N1_virtual_ir_scan_reg)) ) ) ) # ( Q1_state[3] & ( !N1_irf_reg[2][0] & ( (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg) ) ) ) # ( !Q1_state[3] & ( !N1_irf_reg[2][0] & ( (H1_splitter_nodes_receive_1[3] & (Q1_state[4] & !N1_virtual_ir_scan_reg)) ) ) );


--PD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 at LABCELL_X1_Y4_N39
PD1L68 = ( LD1_MonDReg[16] & ( (!MD1L3 & (((!N1_irf_reg[2][1])) # (BD1_break_readreg[16]))) # (MD1L3 & (((PD1_sr[18])))) ) ) # ( !LD1_MonDReg[16] & ( (!MD1L3 & (BD1_break_readreg[16] & ((N1_irf_reg[2][1])))) # (MD1L3 & (((PD1_sr[18])))) ) );


--PD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~21 at MLABCELL_X3_Y3_N21
PD1L37 = ( Q1_state[4] & ( (!N1_irf_reg[2][1] & (N1_irf_reg[2][0] & ((!H1_splitter_nodes_receive_1[3]) # (N1_virtual_ir_scan_reg)))) ) ) # ( !Q1_state[4] & ( (!N1_irf_reg[2][1] & N1_irf_reg[2][0]) ) );


--ZD2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1] at FF_X24_Y6_N11
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[1] = DFFEAS(ZD2L8, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZD2_r_sync_rst_chain[3] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3] at FF_X24_Y6_N5
--register power-up is low

ZD2_r_sync_rst_chain[3] = DFFEAS(ZD2L21, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZD2L23 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain~1 at LABCELL_X24_Y6_N36
ZD2L23 = (ZD2_altera_reset_synchronizer_int_chain[2] & ZD2_r_sync_rst_chain[3]);


--SC1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3 at LABCELL_X9_Y7_N39
SC1L389 = ( SC1L238 & ( (!SC1L122) # (!SC1L240) ) ) # ( !SC1L238 & ( ((!SC1L122 & SC1L130)) # (SC1L240) ) );


--SC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X9_Y7_N32
--register power-up is low

SC1_d_writedata[27] = DFFEAS(SC1L567, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~27 at LABCELL_X9_Y7_N33
VB2L53 = ( SC1_d_writedata[27] & ( VB2_saved_grant[0] ) );


--SC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X15_Y8_N35
--register power-up is low

SC1_d_writedata[28] = DFFEAS(SC1L568, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~28 at MLABCELL_X15_Y8_N30
VB2L54 = ( SC1_d_writedata[28] & ( VB2_saved_grant[0] ) );


--SC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X13_Y4_N49
--register power-up is low

SC1_d_writedata[29] = DFFEAS(SC1L569, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~29 at LABCELL_X13_Y4_N51
VB2L55 = ( VB2_saved_grant[0] & ( SC1_d_writedata[29] ) );


--SC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X17_Y8_N11
--register power-up is low

SC1_d_writedata[30] = DFFEAS(SC1L570, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~30 at LABCELL_X17_Y8_N6
VB2L56 = ( SC1_d_writedata[30] & ( VB2_saved_grant[0] ) );


--SC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X17_Y8_N35
--register power-up is low

SC1_d_writedata[31] = DFFEAS(SC1L571, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|src_payload~31 at MLABCELL_X25_Y4_N27
VB2L57 = ( SC1L1061Q & ( VB2_saved_grant[0] ) );


--BB1_readdata[7] is nios_system:u0|nios_system_switches:switches|readdata[7] at FF_X12_Y4_N2
--register power-up is low

BB1_readdata[7] = DFFEAS(BB1_read_mux_out[7], GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X15_Y5_N26
--register power-up is low

U1_ac = DFFEAS(U1L62, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X13_Y5_N13
--register power-up is low

U1_woverflow = DFFEAS(U1L91, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20 at MLABCELL_X15_Y6_N48
SC1L465 = ( SC1_E_shift_rot_result[20] & ( (SC1_E_shift_rot_result[18]) # (SC1_R_ctrl_shift_rot_right) ) ) # ( !SC1_E_shift_rot_result[20] & ( (!SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[18]) ) );


--GC1_src_data[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24] at LABCELL_X10_Y6_N27
GC1_src_data[24] = ( YD1_q_a[24] & ( ((TB2L1 & YB3_av_readdata_pre[24])) # (TB3L1) ) ) # ( !YD1_q_a[24] & ( (TB2L1 & YB3_av_readdata_pre[24]) ) );


--U1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X16_Y5_N22
--register power-up is low

U1_rvalid = DFFEAS(U1L86, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L987 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~0 at LABCELL_X9_Y5_N0
SC1L987 = ( SC1L696 & ( SC1_av_ld_aligning_data & ( SC1L988 ) ) ) # ( !SC1L696 & ( SC1_av_ld_aligning_data & ( SC1L875 ) ) ) # ( SC1L696 & ( !SC1_av_ld_aligning_data & ( ((TB3L1 & YD1_q_a[23])) # (SC1L988) ) ) ) # ( !SC1L696 & ( !SC1_av_ld_aligning_data & ( ((TB3L1 & YD1_q_a[23])) # (SC1L988) ) ) );


--BB1_read_mux_out[1] is nios_system:u0|nios_system_switches:switches|read_mux_out[1] at MLABCELL_X15_Y4_N42
BB1_read_mux_out[1] = (!SC1_W_alu_result[2] & (!SC1_W_alu_result[3] & A1L256));


--DB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X8_Y2_N34
--register power-up is low

DB1_wdata[1] = AMPP_FUNCTION(A1L105, DB1L94, !N1_clr_reg, DB1L93);


--Y1_read_mux_out[1] is nios_system:u0|nios_system_push_button:push_button|read_mux_out[1] at LABCELL_X17_Y5_N45
Y1_read_mux_out[1] = ( A1L226 & ( (!SC1_W_alu_result[2] & !SC1_W_alu_result[3]) ) );


--DB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X8_Y2_N13
--register power-up is low

DB1_wdata[2] = AMPP_FUNCTION(A1L105, DB1L96, !N1_clr_reg, DB1L93);


--BB1_read_mux_out[2] is nios_system:u0|nios_system_switches:switches|read_mux_out[2] at LABCELL_X11_Y5_N45
BB1_read_mux_out[2] = ( A1L258 & ( (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]) ) );


--DB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X8_Y2_N16
--register power-up is low

DB1_wdata[3] = AMPP_FUNCTION(A1L105, DB1L98, !N1_clr_reg, DB1L93);


--BB1_read_mux_out[3] is nios_system:u0|nios_system_switches:switches|read_mux_out[3] at LABCELL_X12_Y4_N54
BB1_read_mux_out[3] = (!SC1_W_alu_result[3] & (!SC1_W_alu_result[2] & A1L260));


--DB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X8_Y2_N55
--register power-up is low

DB1_wdata[4] = AMPP_FUNCTION(A1L105, DB1L100, !N1_clr_reg, DB1L93);


--BB1_read_mux_out[4] is nios_system:u0|nios_system_switches:switches|read_mux_out[4] at LABCELL_X12_Y4_N18
BB1_read_mux_out[4] = ( A1L262 & ( (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]) ) );


--DB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X8_Y2_N4
--register power-up is low

DB1_wdata[5] = AMPP_FUNCTION(A1L105, DB1L102, !N1_clr_reg, DB1L93);


--BB1_read_mux_out[5] is nios_system:u0|nios_system_switches:switches|read_mux_out[5] at LABCELL_X12_Y4_N21
BB1_read_mux_out[5] = ( A1L264 & ( (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]) ) );


--DB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X8_Y2_N1
--register power-up is low

DB1_wdata[6] = AMPP_FUNCTION(A1L105, DB1L104, !N1_clr_reg, DB1L93);


--BB1_read_mux_out[6] is nios_system:u0|nios_system_switches:switches|read_mux_out[6] at LABCELL_X11_Y5_N42
BB1_read_mux_out[6] = ( A1L266 & ( (!SC1_W_alu_result[3] & !SC1_W_alu_result[2]) ) );


--U1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at LABCELL_X13_Y5_N57
U1L75 = ( !SC1_W_alu_result[2] & ( (!MB1L5Q & (U1L67 & S1L1)) ) );


--MB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X12_Y5_N12
MB1L7 = (!QB1_counter_reg_bit[1] & (!QB1_counter_reg_bit[2] & (!QB1_counter_reg_bit[5] & !QB1_counter_reg_bit[4])));


--MB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X12_Y5_N9
MB1L8 = ( QB1_counter_reg_bit[0] & ( (!QB1_counter_reg_bit[3] & (MB1L7 & U1L83)) ) );


--MB1L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at LABCELL_X12_Y5_N24
MB1L9 = ( U1_fifo_wr ) # ( !U1_fifo_wr & ( ((!MB1L8 & MB1_b_non_empty)) # (MB1_b_full) ) );


--MB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X12_Y5_N27
MB2L1 = ( !QB2_counter_reg_bit[4] & ( (!QB2_counter_reg_bit[5] & (!U1_wr_rfifo & !QB2_counter_reg_bit[3])) ) );


--MB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X12_Y5_N21
MB2L2 = ( MB2L1 & ( (!QB2_counter_reg_bit[2] & (QB2_counter_reg_bit[0] & !QB2_counter_reg_bit[1])) ) );


--MB2L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at MLABCELL_X15_Y5_N54
MB2L9 = ( U1L72 & ( ((!MB2_b_non_empty & (DB1L57Q)) # (MB2_b_non_empty & ((!MB2L2)))) # (MB2L7Q) ) ) # ( !U1L72 & ( ((MB2_b_non_empty) # (MB2L7Q)) # (DB1L57Q) ) );


--MB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X16_Y5_N57
MB2L3 = ( XB1_mem_used[1] & ( XB1L5 & ( U1_wr_rfifo ) ) ) # ( !XB1_mem_used[1] & ( XB1L5 & ( !U1_wr_rfifo $ (((!U1L71) # ((!MB2_b_non_empty) # (U1_av_waitrequest)))) ) ) ) # ( XB1_mem_used[1] & ( !XB1L5 & ( U1_wr_rfifo ) ) ) # ( !XB1_mem_used[1] & ( !XB1L5 & ( U1_wr_rfifo ) ) );


--DB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X12_Y2_N53
--register power-up is low

DB1_write1 = AMPP_FUNCTION(A1L123, DB1_write, !ZD1_r_sync_rst, GND);


--DB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X12_Y2_N25
--register power-up is low

DB1_write2 = AMPP_FUNCTION(A1L123, DB1_write1, !ZD1_r_sync_rst, GND);


--DB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at LABCELL_X12_Y2_N24
DB1L2 = AMPP_FUNCTION(!DB1_write2, !DB1_write1);


--DB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X8_Y2_N22
--register power-up is low

DB1_write_valid = AMPP_FUNCTION(A1L105, DB1_td_shift[10], !N1_clr_reg, GND, DB1L111);


--DB1L56 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at LABCELL_X12_Y2_N48
DB1L56 = AMPP_FUNCTION(!DB1_rst2, !U1_t_dav, !DB1_write_stalled, !DB1_write_valid, !DB1L57Q, !DB1L2);


--DB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X4_Y2_N5
--register power-up is low

DB1_td_shift[5] = AMPP_FUNCTION(A1L105, DB1L84, !N1_clr_reg, DB1L64);


--DB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at LABCELL_X4_Y2_N24
DB1L83 = AMPP_FUNCTION(!DB1_count[9], !DB1L79, !DB1_rdata[2], !Q1_state[4], !DB1_td_shift[5]);


--PD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at LABCELL_X1_Y4_N57
PD1L69 = ( MD1L3 & ( LD1_MonDReg[24] & ( PD1_sr[26] ) ) ) # ( !MD1L3 & ( LD1_MonDReg[24] & ( (!N1_irf_reg[2][1]) # (BD1_break_readreg[24]) ) ) ) # ( MD1L3 & ( !LD1_MonDReg[24] & ( PD1_sr[26] ) ) ) # ( !MD1L3 & ( !LD1_MonDReg[24] & ( (N1_irf_reg[2][1] & BD1_break_readreg[24]) ) ) );


--LD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X2_Y4_N34
--register power-up is low

LD1_MonDReg[4] = DFFEAS(LD1L119, GLOBAL(A1L123),  ,  , LD1L52,  ,  ,  ,  );


--PD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at MLABCELL_X3_Y4_N12
PD1L70 = ( PD1_sr[6] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[4]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[4]))) # (MD1L3) ) ) # ( !PD1_sr[6] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[4]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[4])))) ) );


--ND1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X2_Y4_N40
--register power-up is low

ND1_jdo[6] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[6],  ,  , VCC);


--VC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X7_Y4_N58
--register power-up is low

VC1_writedata[2] = DFFEAS(VB1L25, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 at MLABCELL_X3_Y1_N15
LD1L160 = ( LD1_jtag_ram_access & ( LD1_MonDReg[2] ) ) # ( !LD1_jtag_ram_access & ( VC1_writedata[2] ) );


--VB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~2 at LABCELL_X7_Y5_N0
VB1L23 = (SC1_d_writedata[1] & VB1_saved_grant[0]);


--RD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X3_Y3_N29
--register power-up is low

RD4_din_s1 = DFFEAS(MD1L4, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--RD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X3_Y5_N50
--register power-up is low

RD5_din_s1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , MD1_virtual_state_uir,  ,  , VCC);


--AE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X8_Y3_N11
--register power-up is low

AE2_altera_reset_synchronizer_int_chain[0] = DFFEAS(AE2L3, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--PD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X4_Y3_N20
--register power-up is low

PD1_sr[31] = DFFEAS(PD1L49, A1L105,  ,  ,  ,  ,  ,  ,  );


--PD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X1_Y5_N53
--register power-up is low

PD1_sr[33] = DFFEAS(PD1L84, A1L105,  ,  , PD1L36,  ,  ,  ,  );


--PD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at LABCELL_X1_Y4_N0
PD1L71 = ( PD1_sr[27] & ( ((!N1_irf_reg[2][1] & (LD1_MonDReg[25])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[25])))) # (MD1L3) ) ) # ( !PD1_sr[27] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & (LD1_MonDReg[25])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[25]))))) ) );


--PD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at LABCELL_X1_Y4_N6
PD1L72 = ( PD1_sr[29] & ( ((!N1_irf_reg[2][1] & (LD1_MonDReg[27])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[27])))) # (MD1L3) ) ) # ( !PD1_sr[29] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & (LD1_MonDReg[27])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[27]))))) ) );


--PD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at LABCELL_X1_Y4_N3
PD1L73 = ( PD1_sr[28] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[26]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[26]))) # (MD1L3) ) ) # ( !PD1_sr[28] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[26]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[26])))) ) );


--DD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at LABCELL_X7_Y5_N3
DD1L6 = ( ND1_jdo[25] & ( (!ND1_take_action_ocimem_a & (((VC1_writedata[1] & AD1L14)) # (DD1_monitor_error))) ) ) # ( !ND1_jdo[25] & ( ((VC1_writedata[1] & AD1L14)) # (DD1_monitor_error) ) );


--AE4_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X24_Y6_N29
--register power-up is low

AE4_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , AE4_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--SC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X11_Y9_N21
SC1L354 = ( !SC1L581 & ( (!SC1L582 & ((!SC1L579) # ((!SC1L598 & !SC1L596)))) ) );


--SC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X11_Y9_N48
SC1L355 = ( SC1_R_valid & ( ((!SC1L354) # (SC1L593)) # (SC1L587) ) );


--SC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~18 at LABCELL_X16_Y6_N51
SC1L336 = ( SC1L150 & ( SC1_E_shift_rot_result[24] & ( ((!SC1_R_ctrl_logic) # (SC1L381)) # (SC1_R_ctrl_shift_rot) ) ) ) # ( !SC1L150 & ( SC1_E_shift_rot_result[24] & ( ((SC1L381 & SC1_R_ctrl_logic)) # (SC1_R_ctrl_shift_rot) ) ) ) # ( SC1L150 & ( !SC1_E_shift_rot_result[24] & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # (SC1L381))) ) ) ) # ( !SC1L150 & ( !SC1_E_shift_rot_result[24] & ( (!SC1_R_ctrl_shift_rot & (SC1L381 & SC1_R_ctrl_logic)) ) ) );


--SC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~19 at LABCELL_X13_Y6_N48
SC1L334 = ( SC1L154 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L379)))) # (SC1_R_ctrl_shift_rot & (((SC1L432Q)))) ) ) # ( !SC1L154 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L379))) # (SC1_R_ctrl_shift_rot & (((SC1L432Q)))) ) );


--SC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~20 at LABCELL_X13_Y6_N51
SC1L333 = ( SC1_E_shift_rot_result[21] & ( ((!SC1_R_ctrl_logic & (SC1L158)) # (SC1_R_ctrl_logic & ((SC1L378)))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1_E_shift_rot_result[21] & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & (SC1L158)) # (SC1_R_ctrl_logic & ((SC1L378))))) ) );


--SC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~21 at LABCELL_X13_Y6_N21
SC1L332 = ( SC1_R_ctrl_logic & ( SC1L377 & ( (!SC1_R_ctrl_shift_rot) # (SC1_E_shift_rot_result[20]) ) ) ) # ( !SC1_R_ctrl_logic & ( SC1L377 & ( (!SC1_R_ctrl_shift_rot & ((SC1L162))) # (SC1_R_ctrl_shift_rot & (SC1_E_shift_rot_result[20])) ) ) ) # ( SC1_R_ctrl_logic & ( !SC1L377 & ( (SC1_E_shift_rot_result[20] & SC1_R_ctrl_shift_rot) ) ) ) # ( !SC1_R_ctrl_logic & ( !SC1L377 & ( (!SC1_R_ctrl_shift_rot & ((SC1L162))) # (SC1_R_ctrl_shift_rot & (SC1_E_shift_rot_result[20])) ) ) );


--SC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~22 at LABCELL_X13_Y6_N3
SC1L331 = ( SC1L166 & ( SC1_R_ctrl_shift_rot & ( SC1_E_shift_rot_result[19] ) ) ) # ( !SC1L166 & ( SC1_R_ctrl_shift_rot & ( SC1_E_shift_rot_result[19] ) ) ) # ( SC1L166 & ( !SC1_R_ctrl_shift_rot & ( (!SC1_R_ctrl_logic) # (SC1L376) ) ) ) # ( !SC1L166 & ( !SC1_R_ctrl_shift_rot & ( (SC1L376 & SC1_R_ctrl_logic) ) ) );


--SC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~23 at LABCELL_X13_Y6_N42
SC1L330 = ( SC1L170 & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic) # ((SC1L375)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[18])))) ) ) # ( !SC1L170 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic & (SC1L375))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[18])))) ) );


--SC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~24 at LABCELL_X13_Y6_N45
SC1L329 = ( SC1_E_shift_rot_result[17] & ( ((!SC1_R_ctrl_logic & (SC1L174)) # (SC1_R_ctrl_logic & ((SC1L374)))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1_E_shift_rot_result[17] & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & (SC1L174)) # (SC1_R_ctrl_logic & ((SC1L374))))) ) );


--GC1_src_data[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25] at LABCELL_X10_Y6_N30
GC1_src_data[25] = ( YB3_av_readdata_pre[25] & ( ((TB3L1 & YD1_q_a[25])) # (TB2L1) ) ) # ( !YB3_av_readdata_pre[25] & ( (TB3L1 & YD1_q_a[25]) ) );


--SC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~25 at LABCELL_X16_Y6_N6
SC1L337 = ( SC1L178 & ( (!SC1_R_ctrl_shift_rot & (((!SC1_R_ctrl_logic)) # (SC1L382))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[25])))) ) ) # ( !SC1L178 & ( (!SC1_R_ctrl_shift_rot & (SC1L382 & ((SC1_R_ctrl_logic)))) # (SC1_R_ctrl_shift_rot & (((SC1_E_shift_rot_result[25])))) ) );


--SC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~26 at LABCELL_X16_Y6_N0
SC1L335 = ( SC1L380 & ( SC1L182 & ( (!SC1_R_ctrl_shift_rot) # (SC1_E_shift_rot_result[23]) ) ) ) # ( !SC1L380 & ( SC1L182 & ( (!SC1_R_ctrl_shift_rot & (!SC1_R_ctrl_logic)) # (SC1_R_ctrl_shift_rot & ((SC1_E_shift_rot_result[23]))) ) ) ) # ( SC1L380 & ( !SC1L182 & ( (!SC1_R_ctrl_shift_rot & (SC1_R_ctrl_logic)) # (SC1_R_ctrl_shift_rot & ((SC1_E_shift_rot_result[23]))) ) ) ) # ( !SC1L380 & ( !SC1L182 & ( (SC1_E_shift_rot_result[23] & SC1_R_ctrl_shift_rot) ) ) );


--GC1_src_data[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[27] at LABCELL_X10_Y6_N36
GC1_src_data[27] = ( YD1_q_a[27] & ( ((TB2L1 & YB3_av_readdata_pre[27])) # (TB3L1) ) ) # ( !YD1_q_a[27] & ( (TB2L1 & YB3_av_readdata_pre[27]) ) );


--SC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~27 at LABCELL_X16_Y6_N54
SC1L339 = ( SC1_R_ctrl_shift_rot & ( SC1L440Q ) ) # ( !SC1_R_ctrl_shift_rot & ( SC1L440Q & ( (!SC1_R_ctrl_logic & (SC1L186)) # (SC1_R_ctrl_logic & ((SC1L384))) ) ) ) # ( !SC1_R_ctrl_shift_rot & ( !SC1L440Q & ( (!SC1_R_ctrl_logic & (SC1L186)) # (SC1_R_ctrl_logic & ((SC1L384))) ) ) );


--GC1_src_data[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26] at LABCELL_X10_Y6_N39
GC1_src_data[26] = ( YD1_q_a[26] & ( ((TB2L1 & YB3_av_readdata_pre[26])) # (TB3L1) ) ) # ( !YD1_q_a[26] & ( (TB2L1 & YB3_av_readdata_pre[26]) ) );


--SC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~28 at LABCELL_X16_Y6_N24
SC1L338 = ( SC1_R_ctrl_logic & ( (!SC1_R_ctrl_shift_rot & (SC1L383)) # (SC1_R_ctrl_shift_rot & ((SC1L438Q))) ) ) # ( !SC1_R_ctrl_logic & ( (!SC1_R_ctrl_shift_rot & (SC1L190)) # (SC1_R_ctrl_shift_rot & ((SC1L438Q))) ) );


--GC1_src_data[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29] at LABCELL_X9_Y5_N36
GC1_src_data[29] = ( TB3L1 & ( (((YB3_av_readdata_pre[29] & TB2L1)) # (GC1L31)) # (YD1_q_a[29]) ) ) # ( !TB3L1 & ( ((YB3_av_readdata_pre[29] & TB2L1)) # (GC1L31) ) );


--SC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~29 at LABCELL_X16_Y6_N42
SC1L341 = ( SC1_R_ctrl_shift_rot & ( SC1_E_shift_rot_result[29] ) ) # ( !SC1_R_ctrl_shift_rot & ( SC1_E_shift_rot_result[29] & ( (!SC1_R_ctrl_logic & ((SC1L146))) # (SC1_R_ctrl_logic & (SC1L386)) ) ) ) # ( !SC1_R_ctrl_shift_rot & ( !SC1_E_shift_rot_result[29] & ( (!SC1_R_ctrl_logic & ((SC1L146))) # (SC1_R_ctrl_logic & (SC1L386)) ) ) );


--GC1_src_data[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[28] at LABCELL_X10_Y6_N24
GC1_src_data[28] = ( YB3_av_readdata_pre[28] & ( ((TB3L1 & YD1_q_a[28])) # (TB2L1) ) ) # ( !YB3_av_readdata_pre[28] & ( (TB3L1 & YD1_q_a[28]) ) );


--SC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~30 at LABCELL_X16_Y6_N12
SC1L340 = ( SC1L442Q & ( ((!SC1_R_ctrl_logic & ((SC1L194))) # (SC1_R_ctrl_logic & (SC1L385))) # (SC1_R_ctrl_shift_rot) ) ) # ( !SC1L442Q & ( (!SC1_R_ctrl_shift_rot & ((!SC1_R_ctrl_logic & ((SC1L194))) # (SC1_R_ctrl_logic & (SC1L385)))) ) );


--GC1_src_data[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[31] at LABCELL_X10_Y6_N33
GC1_src_data[31] = ( YB3_av_readdata_pre[31] & ( ((TB3L1 & YD1_q_a[31])) # (TB2L1) ) ) # ( !YB3_av_readdata_pre[31] & ( (TB3L1 & YD1_q_a[31]) ) );


--SC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~31 at LABCELL_X16_Y6_N21
SC1L343 = ( SC1L388 & ( SC1_E_shift_rot_result[31] & ( ((SC1_R_ctrl_logic) # (SC1L134)) # (SC1_R_ctrl_shift_rot) ) ) ) # ( !SC1L388 & ( SC1_E_shift_rot_result[31] & ( ((SC1L134 & !SC1_R_ctrl_logic)) # (SC1_R_ctrl_shift_rot) ) ) ) # ( SC1L388 & ( !SC1_E_shift_rot_result[31] & ( (!SC1_R_ctrl_shift_rot & ((SC1_R_ctrl_logic) # (SC1L134))) ) ) ) # ( !SC1L388 & ( !SC1_E_shift_rot_result[31] & ( (!SC1_R_ctrl_shift_rot & (SC1L134 & !SC1_R_ctrl_logic)) ) ) );


--GC1_src_data[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30] at LABCELL_X9_Y5_N6
GC1_src_data[30] = ( TB2L1 & ( TB3L1 & ( ((YD1_q_a[30]) # (GC1L31)) # (YB3_av_readdata_pre[30]) ) ) ) # ( !TB2L1 & ( TB3L1 & ( (YD1_q_a[30]) # (GC1L31) ) ) ) # ( TB2L1 & ( !TB3L1 & ( (GC1L31) # (YB3_av_readdata_pre[30]) ) ) ) # ( !TB2L1 & ( !TB3L1 & ( GC1L31 ) ) );


--SC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~32 at LABCELL_X16_Y6_N36
SC1L342 = ( SC1_R_ctrl_shift_rot & ( SC1_E_shift_rot_result[30] ) ) # ( !SC1_R_ctrl_shift_rot & ( SC1_E_shift_rot_result[30] & ( (!SC1_R_ctrl_logic & (SC1L142)) # (SC1_R_ctrl_logic & ((SC1L387))) ) ) ) # ( !SC1_R_ctrl_shift_rot & ( !SC1_E_shift_rot_result[30] & ( (!SC1_R_ctrl_logic & (SC1L142)) # (SC1_R_ctrl_logic & ((SC1L387))) ) ) );


--MB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X12_Y5_N6
MB1L3 = ( U1_fifo_wr & ( (QB1_counter_reg_bit[3] & (MB1_b_non_empty & (QB1_counter_reg_bit[5] & QB1_counter_reg_bit[4]))) ) );


--MB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X12_Y5_N54
MB1L4 = ( MB1_b_full & ( QB1_counter_reg_bit[0] & ( !U1L83 ) ) ) # ( !MB1_b_full & ( QB1_counter_reg_bit[0] & ( (QB1_counter_reg_bit[1] & (QB1_counter_reg_bit[2] & (!U1L83 & MB1L3))) ) ) ) # ( MB1_b_full & ( !QB1_counter_reg_bit[0] & ( !U1L83 ) ) );


--MB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X13_Y5_N0
MB1L1 = ( DB1_rvalid0 & ( U1_fifo_wr ) ) # ( !DB1_rvalid0 & ( !U1_fifo_wr $ (((!MB1_b_non_empty) # ((DB1_r_ena1 & U1_r_val)))) ) );


--DB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X12_Y2_N59
--register power-up is low

DB1_jupdate1 = AMPP_FUNCTION(A1L123, DB1L23Q, !ZD1_r_sync_rst, GND);


--DB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X12_Y2_N29
--register power-up is low

DB1_jupdate2 = AMPP_FUNCTION(A1L123, DB1_jupdate1, !ZD1_r_sync_rst, GND);


--DB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at LABCELL_X12_Y2_N27
DB1L3 = AMPP_FUNCTION(!DB1_jupdate2, !DB1_jupdate1);


--DB1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at LABCELL_X12_Y2_N54
DB1L58 = AMPP_FUNCTION(!DB1L2, !U1_t_dav, !DB1_write_stalled, !DB1_write_valid, !DB1_rst2, !DB1L3);


--SC1L476 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21 at MLABCELL_X15_Y6_N45
SC1L476 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[29]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[31]));


--VC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X17_Y8_N52
--register power-up is low

VC1_writedata[22] = DFFEAS(VB1L26, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3 at LABCELL_X10_Y4_N36
LD1L180 = ( VC1_writedata[22] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[22]) ) ) # ( !VC1_writedata[22] & ( (LD1_jtag_ram_access & LD1_MonDReg[22]) ) );


--VC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X10_Y7_N1
--register power-up is low

VC1_byteenable[2] = DFFEAS(VB1_src_data[34], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 at LABCELL_X7_Y6_N33
LD1L155 = ( VC1_byteenable[2] & ( LD1_jtag_ram_access ) ) # ( !VC1_byteenable[2] & ( LD1_jtag_ram_access ) ) # ( VC1_byteenable[2] & ( !LD1_jtag_ram_access ) );


--PD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at LABCELL_X1_Y4_N51
PD1L74 = ( PD1_sr[22] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[20]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[20]))) # (MD1L3) ) ) # ( !PD1_sr[22] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[20]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[20])))) ) );


--PD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at LABCELL_X1_Y4_N48
PD1L75 = ( LD1_MonDReg[19] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # ((BD1_break_readreg[19])))) # (MD1L3 & (((PD1_sr[21])))) ) ) # ( !LD1_MonDReg[19] & ( (!MD1L3 & (N1_irf_reg[2][1] & ((BD1_break_readreg[19])))) # (MD1L3 & (((PD1_sr[21])))) ) );


--VB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~3 at LABCELL_X7_Y5_N18
VB1L24 = ( SC1_d_writedata[3] & ( VB1_saved_grant[0] ) );


--VC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X17_Y8_N59
--register power-up is low

VC1_writedata[23] = DFFEAS(VB1L27, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4 at LABCELL_X11_Y2_N24
LD1L181 = ( VC1_writedata[23] & ( LD1_jtag_ram_access & ( LD1_MonDReg[23] ) ) ) # ( !VC1_writedata[23] & ( LD1_jtag_ram_access & ( LD1_MonDReg[23] ) ) ) # ( VC1_writedata[23] & ( !LD1_jtag_ram_access ) );


--VC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X15_Y8_N4
--register power-up is low

VC1_writedata[24] = DFFEAS(VB1L28, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5 at LABCELL_X10_Y4_N6
LD1L182 = (!LD1_jtag_ram_access & (VC1_writedata[24])) # (LD1_jtag_ram_access & ((LD1L102Q)));


--VC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X9_Y7_N55
--register power-up is low

VC1_byteenable[3] = DFFEAS(VB1_src_data[35], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 at LABCELL_X9_Y4_N9
LD1L156 = (VC1_byteenable[3]) # (LD1_jtag_ram_access);


--VC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X13_Y4_N47
--register power-up is low

VC1_writedata[25] = DFFEAS(VB1L29, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6 at LABCELL_X7_Y4_N33
LD1L183 = (!LD1_jtag_ram_access & ((VC1_writedata[25]))) # (LD1_jtag_ram_access & (LD1_MonDReg[25]));


--VC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X9_Y4_N28
--register power-up is low

VC1_writedata[26] = DFFEAS(VB1L30, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7 at LABCELL_X10_Y4_N54
LD1L184 = ( VC1_writedata[26] & ( LD1_MonDReg[26] ) ) # ( !VC1_writedata[26] & ( LD1_MonDReg[26] & ( LD1_jtag_ram_access ) ) ) # ( VC1_writedata[26] & ( !LD1_MonDReg[26] & ( !LD1_jtag_ram_access ) ) );


--AE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X8_Y3_N52
--register power-up is low

AE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(AE1L3, GLOBAL(A1L123), !ZD1L14,  ,  ,  ,  ,  ,  );


--DD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X8_Y3_N14
--register power-up is low

DD1_resetrequest = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_take_action_ocimem_a, ND1_jdo[22],  ,  , VCC);


--ZD1L14 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 at MLABCELL_X8_Y3_N12
ZD1L14 = (!key0_d3) # (DD1_resetrequest);


--VC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X9_Y7_N25
--register power-up is low

VC1_writedata[4] = DFFEAS(VB1L31, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~8 at LABCELL_X9_Y4_N57
LD1L162 = ( VC1_writedata[4] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[4]) ) ) # ( !VC1_writedata[4] & ( (LD1_jtag_ram_access & LD1_MonDReg[4]) ) );


--LD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~9 at LABCELL_X9_Y4_N12
LD1L161 = (!LD1_jtag_ram_access & (VC1L101Q)) # (LD1_jtag_ram_access & ((LD1_MonDReg[3])));


--ND1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X2_Y4_N23
--register power-up is low

ND1_jdo[23] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[23],  ,  , VCC);


--DD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at LABCELL_X4_Y5_N33
DD1L8 = ( DD1_monitor_go & ( ND1_take_action_ocimem_a & ( (!Q1_state[1]) # (ND1_jdo[23]) ) ) ) # ( !DD1_monitor_go & ( ND1_take_action_ocimem_a & ( ND1_jdo[23] ) ) ) # ( DD1_monitor_go & ( !ND1_take_action_ocimem_a & ( !Q1_state[1] ) ) );


--PD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at LABCELL_X1_Y4_N42
PD1L76 = ( BD1_break_readreg[17] & ( (!MD1L3 & (((LD1_MonDReg[17])) # (N1_irf_reg[2][1]))) # (MD1L3 & (((PD1_sr[19])))) ) ) # ( !BD1_break_readreg[17] & ( (!MD1L3 & (!N1_irf_reg[2][1] & (LD1_MonDReg[17]))) # (MD1L3 & (((PD1_sr[19])))) ) );


--ND1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X2_Y4_N7
--register power-up is low

ND1_jdo[16] = DFFEAS(ND1L32, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--ZD2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0] at FF_X24_Y6_N8
--register power-up is low

ZD2_altera_reset_synchronizer_int_chain[0] = DFFEAS(ZD2L6, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X9_Y7_N7
--register power-up is low

VC1_writedata[11] = DFFEAS(VB1L32, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10 at LABCELL_X9_Y4_N54
LD1L169 = ( LD1_MonDReg[11] & ( (VC1_writedata[11]) # (LD1_jtag_ram_access) ) ) # ( !LD1_MonDReg[11] & ( (!LD1_jtag_ram_access & VC1_writedata[11]) ) );


--VC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X12_Y6_N10
--register power-up is low

VC1_byteenable[1] = DFFEAS(VB1_src_data[33], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 at LABCELL_X10_Y4_N24
LD1L154 = ( VC1_byteenable[1] ) # ( !VC1_byteenable[1] & ( LD1_jtag_ram_access ) );


--LD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X2_Y4_N32
--register power-up is low

LD1_MonDReg[12] = DFFEAS(LD1L120, GLOBAL(A1L123),  ,  , LD1L52,  ,  ,  ,  );


--VC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X15_Y8_N49
--register power-up is low

VC1_writedata[12] = DFFEAS(VB1L33, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11 at LABCELL_X10_Y4_N45
LD1L170 = ( LD1_MonDReg[12] & ( (VC1_writedata[12]) # (LD1_jtag_ram_access) ) ) # ( !LD1_MonDReg[12] & ( (!LD1_jtag_ram_access & VC1_writedata[12]) ) );


--VC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X15_Y8_N55
--register power-up is low

VC1_writedata[13] = DFFEAS(VB1L34, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~12 at LABCELL_X9_Y4_N3
LD1L171 = ( LD1_MonDReg[13] & ( (LD1_jtag_ram_access) # (VC1_writedata[13]) ) ) # ( !LD1_MonDReg[13] & ( (VC1_writedata[13] & !LD1_jtag_ram_access) ) );


--VC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X15_Y8_N37
--register power-up is low

VC1_writedata[14] = DFFEAS(VB1L35, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~13 at MLABCELL_X3_Y8_N51
LD1L172 = ( LD1_MonDReg[14] & ( (LD1_jtag_ram_access) # (VC1_writedata[14]) ) ) # ( !LD1_MonDReg[14] & ( (VC1_writedata[14] & !LD1_jtag_ram_access) ) );


--LD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X2_Y5_N31
--register power-up is low

LD1_MonDReg[15] = DFFEAS(LD1L80, GLOBAL(A1L123),  ,  , LD1L79,  ,  ,  ,  );


--VC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X11_Y4_N26
--register power-up is low

VC1_writedata[15] = DFFEAS(VB1L36, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~14 at LABCELL_X10_Y4_N42
LD1L173 = ( VC1_writedata[15] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[15]) ) ) # ( !VC1_writedata[15] & ( (LD1_jtag_ram_access & LD1_MonDReg[15]) ) );


--VC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X17_Y8_N4
--register power-up is low

VC1_writedata[16] = DFFEAS(VB1L37, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15 at LABCELL_X10_Y4_N3
LD1L174 = (!LD1_jtag_ram_access & (VC1_writedata[16])) # (LD1_jtag_ram_access & ((LD1_MonDReg[16])));


--LD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X2_Y5_N37
--register power-up is low

LD1_MonDReg[5] = DFFEAS(LD1L129, GLOBAL(A1L123),  ,  , LD1L52,  ,  ,  ,  );


--VC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X13_Y4_N34
--register power-up is low

VC1_writedata[5] = DFFEAS(VB1L38, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16 at LABCELL_X10_Y4_N33
LD1L163 = ( VC1_writedata[5] & ( LD1_jtag_ram_access & ( LD1_MonDReg[5] ) ) ) # ( !VC1_writedata[5] & ( LD1_jtag_ram_access & ( LD1_MonDReg[5] ) ) ) # ( VC1_writedata[5] & ( !LD1_jtag_ram_access ) );


--VC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X7_Y5_N37
--register power-up is low

VC1_writedata[9] = DFFEAS(VB1L39, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17 at LABCELL_X9_Y4_N6
LD1L167 = (!LD1_jtag_ram_access & (VC1_writedata[9])) # (LD1_jtag_ram_access & ((LD1_MonDReg[9])));


--SC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4 at LABCELL_X9_Y7_N30
SC1L567 = ( SC1L238 & ( (!SC1L240 & (YC2_q_b[27])) # (SC1L240 & ((YC2_q_b[11]))) ) ) # ( !SC1L238 & ( YC2_q_b[3] ) );


--SC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5 at MLABCELL_X15_Y8_N33
SC1L568 = ( SC1L238 & ( (!SC1L240 & ((YC2_q_b[28]))) # (SC1L240 & (YC2_q_b[12])) ) ) # ( !SC1L238 & ( YC2_q_b[4] ) );


--SC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6 at LABCELL_X13_Y4_N48
SC1L569 = ( YC2_q_b[5] & ( (!SC1L238) # ((!SC1L240 & ((YC2_q_b[29]))) # (SC1L240 & (YC2_q_b[13]))) ) ) # ( !YC2_q_b[5] & ( (SC1L238 & ((!SC1L240 & ((YC2_q_b[29]))) # (SC1L240 & (YC2_q_b[13])))) ) );


--SC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7 at LABCELL_X17_Y8_N9
SC1L570 = ( YC2_q_b[6] & ( (!SC1L238) # ((!SC1L240 & (YC2_q_b[30])) # (SC1L240 & ((YC2_q_b[14])))) ) ) # ( !YC2_q_b[6] & ( (SC1L238 & ((!SC1L240 & (YC2_q_b[30])) # (SC1L240 & ((YC2_q_b[14]))))) ) );


--SC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at LABCELL_X17_Y8_N33
SC1L571 = ( SC1L238 & ( (!SC1L240 & ((YC2_q_b[31]))) # (SC1L240 & (YC2_q_b[15])) ) ) # ( !SC1L238 & ( YC2_q_b[7] ) );


--VC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X9_Y7_N1
--register power-up is low

VC1_writedata[10] = DFFEAS(VB1L40, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18 at MLABCELL_X3_Y6_N39
LD1L168 = ( VC1_writedata[10] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[10]) ) ) # ( !VC1_writedata[10] & ( (LD1_MonDReg[10] & LD1_jtag_ram_access) ) );


--LD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X4_Y4_N7
--register power-up is low

LD1_MonDReg[8] = DFFEAS(LD1L66, GLOBAL(A1L123),  ,  , LD1L79,  ,  ,  ,  );


--VC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X17_Y8_N28
--register power-up is low

VC1_writedata[8] = DFFEAS(VB1L41, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19 at LABCELL_X10_Y4_N39
LD1L166 = (!LD1_jtag_ram_access & (VC1_writedata[8])) # (LD1_jtag_ram_access & ((LD1_MonDReg[8])));


--LD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X2_Y5_N44
--register power-up is low

LD1_MonDReg[18] = DFFEAS(LD1L125, GLOBAL(A1L123),  ,  , LD1L52,  ,  ,  ,  );


--VC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X13_Y4_N37
--register power-up is low

VC1_writedata[18] = DFFEAS(VB1L42, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~20 at LABCELL_X10_Y4_N12
LD1L176 = ( LD1_jtag_ram_access & ( LD1L89Q ) ) # ( !LD1_jtag_ram_access & ( VC1_writedata[18] ) );


--DB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X8_Y2_N31
--register power-up is low

DB1_wdata[7] = AMPP_FUNCTION(A1L105, A1L106, !N1_clr_reg, GND, DB1L93);


--BB1_read_mux_out[7] is nios_system:u0|nios_system_switches:switches|read_mux_out[7] at LABCELL_X12_Y4_N0
BB1_read_mux_out[7] = ( A1L268 & ( (!SC1_W_alu_result[2] & !SC1_W_alu_result[3]) ) );


--U1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at MLABCELL_X15_Y5_N24
U1L62 = ( SC1_d_writedata[10] & ( (((!U1L77 & U1_ac)) # (DB1L59Q)) # (DB1L57Q) ) ) # ( !SC1_d_writedata[10] & ( ((U1_ac) # (DB1L59Q)) # (DB1L57Q) ) );


--VC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X13_Y4_N43
--register power-up is low

VC1_writedata[17] = DFFEAS(VB1L43, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21 at LABCELL_X9_Y4_N48
LD1L175 = ( VC1_writedata[17] & ( LD1_jtag_ram_access & ( LD1_MonDReg[17] ) ) ) # ( !VC1_writedata[17] & ( LD1_jtag_ram_access & ( LD1_MonDReg[17] ) ) ) # ( VC1_writedata[17] & ( !LD1_jtag_ram_access ) );


--U1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X13_Y5_N12
U1L91 = ( SC1_W_alu_result[2] & ( U1_woverflow ) ) # ( !SC1_W_alu_result[2] & ( (!S1L1 & (((U1_woverflow)))) # (S1L1 & ((!U1L67 & ((U1_woverflow))) # (U1L67 & (MB1L5Q)))) ) );


--VC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X7_Y5_N31
--register power-up is low

VC1_writedata[20] = DFFEAS(VB1L44, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~22 at LABCELL_X10_Y4_N51
LD1L178 = ( LD1_MonDReg[20] & ( VC1_writedata[20] ) ) # ( !LD1_MonDReg[20] & ( VC1_writedata[20] & ( !LD1_jtag_ram_access ) ) ) # ( LD1_MonDReg[20] & ( !VC1_writedata[20] & ( LD1_jtag_ram_access ) ) );


--VC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X17_Y4_N46
--register power-up is low

VC1_writedata[19] = DFFEAS(VB1L45, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~23 at LABCELL_X10_Y4_N0
LD1L177 = (!LD1_jtag_ram_access & ((VC1_writedata[19]))) # (LD1_jtag_ram_access & (LD1_MonDReg[19]));


--SC1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~22 at MLABCELL_X15_Y6_N27
SC1L466 = ( SC1_E_shift_rot_result[21] & ( (SC1_E_shift_rot_result[19]) # (SC1_R_ctrl_shift_rot_right) ) ) # ( !SC1_E_shift_rot_result[21] & ( (!SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[19]) ) );


--VC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X9_Y4_N35
--register power-up is low

VC1_writedata[6] = DFFEAS(VB1L46, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~24 at LABCELL_X9_Y4_N30
LD1L164 = ( LD1_jtag_ram_access & ( LD1_MonDReg[6] ) ) # ( !LD1_jtag_ram_access & ( VC1_writedata[6] ) );


--VC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X13_Y4_N7
--register power-up is low

VC1_writedata[21] = DFFEAS(VB1L47, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~25 at LABCELL_X10_Y4_N21
LD1L179 = ( LD1_MonDReg[21] & ( LD1_jtag_ram_access ) ) # ( LD1_MonDReg[21] & ( !LD1_jtag_ram_access & ( VC1_writedata[21] ) ) ) # ( !LD1_MonDReg[21] & ( !LD1_jtag_ram_access & ( VC1_writedata[21] ) ) );


--U1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X16_Y5_N21
U1L86 = ( MB2_b_non_empty & ( (U1_rvalid) # (U1L73) ) ) # ( !MB2_b_non_empty & ( (!U1L73 & U1_rvalid) ) );


--VC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X17_Y8_N55
--register power-up is low

VC1_writedata[7] = DFFEAS(VB1L48, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~26 at LABCELL_X9_Y4_N39
LD1L165 = ( VC1_writedata[7] & ( LD1_jtag_ram_access & ( LD1_MonDReg[7] ) ) ) # ( !VC1_writedata[7] & ( LD1_jtag_ram_access & ( LD1_MonDReg[7] ) ) ) # ( VC1_writedata[7] & ( !LD1_jtag_ram_access ) );


--DB1L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at MLABCELL_X6_Y2_N21
DB1L93 = AMPP_FUNCTION(!Q1_state[4], !N1_irf_reg[1][0], !N1_virtual_ir_scan_reg, !DB1_state, !DB1_count[8], !H1_splitter_nodes_receive_0[3]);


--DB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X4_Y2_N20
--register power-up is low

DB1_td_shift[6] = AMPP_FUNCTION(A1L105, DB1L85, !N1_clr_reg, DB1L64);


--DB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X4_Y2_N29
--register power-up is low

DB1_td_shift[7] = AMPP_FUNCTION(A1L105, DB1L86, !N1_clr_reg, DB1L64);


--DB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X8_Y2_N58
--register power-up is low

DB1_write = AMPP_FUNCTION(A1L105, DB1L115, !N1_clr_reg, DB1L93);


--DB1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at LABCELL_X4_Y2_N3
DB1L84 = AMPP_FUNCTION(!DB1_count[9], !N1_irf_reg[1][0], !DB1L79, !Q1_state[4], !DB1_rdata[3], !DB1_td_shift[6]);


--ND1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X2_Y4_N8
--register power-up is low

ND1_jdo[24] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[24],  ,  , VCC);


--PD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X3_Y5_N5
--register power-up is low

PD1_sr[7] = DFFEAS( , A1L105,  ,  ,  , PD1L88,  ,  , VCC);


--PD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at MLABCELL_X3_Y4_N15
PD1L77 = ( LD1_MonDReg[5] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # ((BD1_break_readreg[5])))) # (MD1L3 & (((PD1_sr[7])))) ) ) # ( !LD1_MonDReg[5] & ( (!MD1L3 & (N1_irf_reg[2][1] & ((BD1_break_readreg[5])))) # (MD1L3 & (((PD1_sr[7])))) ) );


--ND1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X3_Y4_N41
--register power-up is low

ND1_jdo[7] = DFFEAS(ND1L17, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at LABCELL_X2_Y4_N33
LD1L119 = ( ND1_jdo[7] & ( (((LD1_jtag_ram_rd_d1 & XD1_q_a[4])) # (ND1_take_action_ocimem_b)) # (LD1L117) ) ) # ( !ND1_jdo[7] & ( (!ND1_take_action_ocimem_b & (((LD1_jtag_ram_rd_d1 & XD1_q_a[4])) # (LD1L117))) ) );


--VB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~4 at LABCELL_X7_Y4_N57
VB1L25 = ( SC1_d_writedata[2] & ( VB1_saved_grant[0] ) );


--MD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at MLABCELL_X3_Y3_N27
MD1L4 = (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & Q1_state[8]));


--AE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X8_Y3_N32
--register power-up is low

AE2_altera_reset_synchronizer_int_chain[1] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , AE2L5,  ,  , VCC);


--PD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at LABCELL_X1_Y4_N9
PD1L78 = ( PD1_sr[30] & ( ((!N1_irf_reg[2][1] & (LD1_MonDReg[28])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[28])))) # (MD1L3) ) ) # ( !PD1_sr[30] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & (LD1_MonDReg[28])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[28]))))) ) );


--LD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X2_Y5_N49
--register power-up is low

LD1_MonDReg[29] = DFFEAS(LD1L121, GLOBAL(A1L123),  ,  , LD1L52,  ,  ,  ,  );


--PD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at LABCELL_X1_Y4_N24
PD1L79 = ( BD1_break_readreg[29] & ( LD1_MonDReg[29] & ( (!MD1L3) # (PD1_sr[31]) ) ) ) # ( !BD1_break_readreg[29] & ( LD1_MonDReg[29] & ( (!MD1L3 & ((!N1_irf_reg[2][1]))) # (MD1L3 & (PD1_sr[31])) ) ) ) # ( BD1_break_readreg[29] & ( !LD1_MonDReg[29] & ( (!MD1L3 & ((N1_irf_reg[2][1]))) # (MD1L3 & (PD1_sr[31])) ) ) ) # ( !BD1_break_readreg[29] & ( !LD1_MonDReg[29] & ( (PD1_sr[31] & MD1L3) ) ) );


--PD1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~33 at LABCELL_X4_Y3_N51
PD1L38 = ( !N1_virtual_ir_scan_reg & ( (H1_splitter_nodes_receive_1[3] & (Q1_state[3] & ((!N1_irf_reg[2][0]) # (!N1_irf_reg[2][1])))) ) );


--PD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at MLABCELL_X3_Y3_N24
PD1L80 = ( LD1_MonDReg[30] & ( (!N1_irf_reg[2][1]) # (BD1_break_readreg[30]) ) ) # ( !LD1_MonDReg[30] & ( (BD1_break_readreg[30] & N1_irf_reg[2][1]) ) );


--PD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 at LABCELL_X4_Y3_N48
PD1L81 = ( Q1_state[3] & ( (H1_splitter_nodes_receive_1[3] & (!N1_irf_reg[2][0] & !N1_virtual_ir_scan_reg)) ) );


--PD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at LABCELL_X4_Y3_N9
PD1L82 = ( MD1L3 & ( PD1_sr[31] & ( PD1_sr[32] ) ) ) # ( !MD1L3 & ( PD1_sr[31] & ( (!PD1L38) # ((PD1L80 & PD1L81)) ) ) ) # ( MD1L3 & ( !PD1_sr[31] & ( PD1_sr[32] ) ) ) # ( !MD1L3 & ( !PD1_sr[31] & ( (PD1L80 & PD1L81) ) ) );


--PD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at LABCELL_X1_Y4_N30
PD1L83 = ( LD1_MonDReg[31] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # ((BD1_break_readreg[31])))) # (MD1L3 & (((PD1_sr[33])))) ) ) # ( !LD1_MonDReg[31] & ( (!MD1L3 & (N1_irf_reg[2][1] & ((BD1_break_readreg[31])))) # (MD1L3 & (((PD1_sr[33])))) ) );


--DD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X7_Y5_N55
--register power-up is low

DD1_resetlatch = DFFEAS(DD1L13, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--PD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at LABCELL_X1_Y5_N51
PD1L84 = ( PD1_sr[34] & ( ((DD1_resetlatch & PD1L6)) # (MD1L3) ) ) # ( !PD1_sr[34] & ( (!MD1L3 & (DD1_resetlatch & PD1L6)) ) );


--AE4_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X24_Y6_N2
--register power-up is low

AE4_altera_reset_synchronizer_int_chain[1] = DFFEAS(AE4L5, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--SC1L470 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~23 at MLABCELL_X15_Y6_N33
SC1L470 = ( SC1_E_shift_rot_result[23] & ( (!SC1_R_ctrl_shift_rot_right) # (SC1L436Q) ) ) # ( !SC1_E_shift_rot_result[23] & ( (SC1_R_ctrl_shift_rot_right & SC1L436Q) ) );


--SC1L468 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~24 at MLABCELL_X15_Y6_N12
SC1L468 = ( SC1_E_shift_rot_result[21] & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[23]) ) ) # ( !SC1_E_shift_rot_result[21] & ( (SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[23]) ) );


--SC1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~25 at MLABCELL_X15_Y6_N15
SC1L467 = ( SC1_E_shift_rot_result[20] & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[22]) ) ) # ( !SC1_E_shift_rot_result[20] & ( (SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[22]) ) );


--SC1L471 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~26 at MLABCELL_X15_Y6_N30
SC1L471 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[24])) # (SC1_R_ctrl_shift_rot_right & ((SC1L438Q)));


--SC1L469 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~27 at MLABCELL_X15_Y6_N57
SC1L469 = ( SC1_E_shift_rot_result[22] & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[24]) ) ) # ( !SC1_E_shift_rot_result[22] & ( (SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[24]) ) );


--SC1L473 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~28 at MLABCELL_X15_Y6_N3
SC1L473 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[26]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[28]));


--SC1L472 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~29 at MLABCELL_X15_Y6_N6
SC1L472 = ( SC1L436Q & ( (!SC1_R_ctrl_shift_rot_right) # (SC1_E_shift_rot_result[27]) ) ) # ( !SC1L436Q & ( (SC1_R_ctrl_shift_rot_right & SC1_E_shift_rot_result[27]) ) );


--SC1L475 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~30 at MLABCELL_X15_Y6_N0
SC1L475 = (!SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[28])) # (SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[30])));


--SC1L474 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~31 at MLABCELL_X15_Y6_N42
SC1L474 = (!SC1_R_ctrl_shift_rot_right & ((SC1_E_shift_rot_result[27]))) # (SC1_R_ctrl_shift_rot_right & (SC1_E_shift_rot_result[29]));


--DB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X4_Y2_N47
--register power-up is low

DB1_jupdate = AMPP_FUNCTION(!A1L105, DB1L22, !N1_clr_reg, GND);


--VB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~5 at LABCELL_X17_Y8_N51
VB1L26 = ( SC1_d_writedata[22] & ( VB1_saved_grant[0] ) );


--VB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[34] at LABCELL_X10_Y7_N0
VB1_src_data[34] = ( VB1_saved_grant[0] & ( (VB1_saved_grant[1]) # (SC1_d_byteenable[2]) ) ) # ( !VB1_saved_grant[0] & ( VB1_saved_grant[1] ) );


--PD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at LABCELL_X1_Y4_N12
PD1L85 = ( LD1_MonDReg[21] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # ((BD1_break_readreg[21])))) # (MD1L3 & (((PD1_sr[23])))) ) ) # ( !LD1_MonDReg[21] & ( (!MD1L3 & (N1_irf_reg[2][1] & (BD1_break_readreg[21]))) # (MD1L3 & (((PD1_sr[23])))) ) );


--ND1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X2_Y4_N38
--register power-up is low

ND1_jdo[22] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[22],  ,  , VCC);


--PD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X1_Y4_N45
PD1L86 = ( LD1_MonDReg[18] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # ((BD1_break_readreg[18])))) # (MD1L3 & (((PD1_sr[20])))) ) ) # ( !LD1_MonDReg[18] & ( (!MD1L3 & (N1_irf_reg[2][1] & ((BD1_break_readreg[18])))) # (MD1L3 & (((PD1_sr[20])))) ) );


--VB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~6 at LABCELL_X17_Y8_N57
VB1L27 = (VB1_saved_grant[0] & SC1_d_writedata[23]);


--VB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~7 at MLABCELL_X15_Y8_N3
VB1L28 = ( VB1_saved_grant[0] & ( SC1_d_writedata[24] ) );


--VB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[35] at LABCELL_X9_Y7_N54
VB1_src_data[35] = ( VB1_saved_grant[0] & ( (VB1_saved_grant[1]) # (SC1_d_byteenable[3]) ) ) # ( !VB1_saved_grant[0] & ( VB1_saved_grant[1] ) );


--VB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~8 at LABCELL_X13_Y4_N45
VB1L29 = ( SC1_d_writedata[25] & ( VB1_saved_grant[0] ) );


--VB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~9 at LABCELL_X9_Y4_N27
VB1L30 = ( SC1_d_writedata[26] & ( VB1_saved_grant[0] ) );


--AE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X8_Y3_N50
--register power-up is low

AE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(AE1L5, GLOBAL(A1L123), !ZD1L14,  ,  ,  ,  ,  ,  );


--VB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~10 at LABCELL_X9_Y7_N24
VB1L31 = ( VB1_saved_grant[0] & ( SC1_d_writedata[4] ) );


--AE3_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X24_Y6_N44
--register power-up is low

AE3_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L123), key0_d3,  ,  , AE3_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--ND1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X3_Y4_N40
--register power-up is low

ND1_jdo[14] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[14],  ,  , VCC);


--VB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~11 at LABCELL_X9_Y7_N6
VB1L32 = ( VB1_saved_grant[0] & ( SC1_d_writedata[11] ) );


--VB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[33] at LABCELL_X12_Y6_N9
VB1_src_data[33] = ( VB1_saved_grant[0] & ( VB1_saved_grant[1] ) ) # ( !VB1_saved_grant[0] & ( VB1_saved_grant[1] ) ) # ( VB1_saved_grant[0] & ( !VB1_saved_grant[1] & ( SC1_d_byteenable[1] ) ) );


--ND1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X2_Y4_N37
--register power-up is low

ND1_jdo[15] = DFFEAS(ND1L30, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--LD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X2_Y4_N30
LD1L120 = ( ND1_take_action_ocimem_b & ( ND1_jdo[15] ) ) # ( !ND1_take_action_ocimem_b & ( ((LD1_jtag_ram_rd_d1 & XD1_q_a[12])) # (LD1L117) ) );


--VB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~12 at MLABCELL_X15_Y8_N48
VB1L33 = (SC1_d_writedata[12] & VB1_saved_grant[0]);


--VB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~13 at MLABCELL_X15_Y8_N54
VB1L34 = (SC1_d_writedata[13] & VB1_saved_grant[0]);


--VB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~14 at MLABCELL_X15_Y8_N36
VB1L35 = (SC1_d_writedata[14] & VB1_saved_grant[0]);


--LD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~6 at MLABCELL_X6_Y3_N6
LD1L79 = ( LD1_jtag_rd_d1 & ( ND1_ir[1] ) ) # ( LD1_jtag_rd_d1 & ( !ND1_ir[1] & ( ((!ND1_enable_action_strobe) # (ND1_ir[0])) # (ND1_jdo[35]) ) ) ) # ( !LD1_jtag_rd_d1 & ( !ND1_ir[1] & ( (ND1_jdo[35] & (ND1_enable_action_strobe & !ND1_ir[0])) ) ) );


--VB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~15 at LABCELL_X11_Y4_N24
VB1L36 = ( VB1_saved_grant[0] & ( SC1_d_writedata[15] ) );


--VB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~16 at LABCELL_X17_Y8_N3
VB1L37 = ( VB1_saved_grant[0] & ( SC1_d_writedata[16] ) );


--ND1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X3_Y4_N55
--register power-up is low

ND1_jdo[8] = DFFEAS(ND1L19, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~17 at LABCELL_X13_Y4_N33
VB1L38 = ( VB1_saved_grant[0] & ( SC1_d_writedata[5] ) );


--ND1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X3_Y4_N47
--register power-up is low

ND1_jdo[12] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[12],  ,  , VCC);


--VB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~18 at LABCELL_X7_Y5_N36
VB1L39 = (SC1_d_writedata[9] & VB1_saved_grant[0]);


--VC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X9_Y7_N14
--register power-up is low

VC1_writedata[27] = DFFEAS(VB1L49, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 at LABCELL_X9_Y4_N42
LD1L185 = ( VC1_writedata[27] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[27]) ) ) # ( !VC1_writedata[27] & ( (LD1_MonDReg[27] & LD1_jtag_ram_access) ) );


--VC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X15_Y8_N22
--register power-up is low

VC1_writedata[28] = DFFEAS(VB1L50, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 at LABCELL_X10_Y4_N27
LD1L186 = (!LD1_jtag_ram_access & (VC1_writedata[28])) # (LD1_jtag_ram_access & ((LD1_MonDReg[28])));


--VC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X9_Y4_N20
--register power-up is low

VC1_writedata[29] = DFFEAS(VB1L51, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 at LABCELL_X9_Y4_N21
LD1L187 = ( VC1_writedata[29] & ( (!LD1_jtag_ram_access) # (LD1_MonDReg[29]) ) ) # ( !VC1_writedata[29] & ( (LD1_MonDReg[29] & LD1_jtag_ram_access) ) );


--VC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X17_Y8_N22
--register power-up is low

VC1_writedata[30] = DFFEAS(VB1L52, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L188 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 at LABCELL_X9_Y4_N24
LD1L188 = ( LD1_MonDReg[30] & ( (VC1_writedata[30]) # (LD1_jtag_ram_access) ) ) # ( !LD1_MonDReg[30] & ( (!LD1_jtag_ram_access & VC1_writedata[30]) ) );


--VC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X17_Y8_N49
--register power-up is low

VC1_writedata[31] = DFFEAS(VB1L53, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--LD1L189 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at LABCELL_X7_Y4_N27
LD1L189 = ( LD1_MonDReg[31] & ( (LD1_jtag_ram_access) # (VC1_writedata[31]) ) ) # ( !LD1_MonDReg[31] & ( (VC1_writedata[31] & !LD1_jtag_ram_access) ) );


--ND1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X3_Y4_N46
--register power-up is low

ND1_jdo[13] = DFFEAS(ND1L27, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~19 at LABCELL_X9_Y7_N0
VB1L40 = ( VB1_saved_grant[0] & ( SC1_d_writedata[10] ) );


--ND1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X3_Y4_N43
--register power-up is low

ND1_jdo[11] = DFFEAS( , GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe, PD1_sr[11],  ,  , VCC);


--LD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7 at LABCELL_X4_Y4_N6
LD1L66 = ( LD1L43Q & ( XD1_q_a[8] & ( (!ND1_take_action_ocimem_b & (LD1_jtag_ram_rd_d1)) # (ND1_take_action_ocimem_b & ((ND1_jdo[11]))) ) ) ) # ( !LD1L43Q & ( XD1_q_a[8] & ( (!ND1_take_action_ocimem_b & (((LD1L40Q)) # (LD1_jtag_ram_rd_d1))) # (ND1_take_action_ocimem_b & (((ND1_jdo[11])))) ) ) ) # ( LD1L43Q & ( !XD1_q_a[8] & ( (ND1_take_action_ocimem_b & ND1_jdo[11]) ) ) ) # ( !LD1L43Q & ( !XD1_q_a[8] & ( (!ND1_take_action_ocimem_b & (!LD1_jtag_ram_rd_d1 & (LD1L40Q))) # (ND1_take_action_ocimem_b & (((ND1_jdo[11])))) ) ) );


--VB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~20 at LABCELL_X17_Y8_N27
VB1L41 = ( SC1_d_writedata[8] & ( VB1_saved_grant[0] ) );


--VB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~21 at LABCELL_X13_Y4_N36
VB1L42 = ( VB1_saved_grant[0] & ( SC1_d_writedata[18] ) );


--VB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~22 at LABCELL_X13_Y4_N42
VB1L43 = (VB1_saved_grant[0] & SC1_d_writedata[17]);


--VB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~23 at LABCELL_X7_Y5_N30
VB1L44 = (SC1_d_writedata[20] & VB1_saved_grant[0]);


--VB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~24 at LABCELL_X17_Y4_N45
VB1L45 = ( VB1_saved_grant[0] & ( SC1_d_writedata[19] ) );


--ND1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X3_Y4_N59
--register power-up is low

ND1_jdo[9] = DFFEAS(ND1L21, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~25 at LABCELL_X9_Y4_N33
VB1L46 = ( VB1_saved_grant[0] & ( SC1_d_writedata[6] ) );


--VB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~26 at LABCELL_X13_Y4_N6
VB1L47 = ( VB1_saved_grant[0] & ( SC1_d_writedata[21] ) );


--ND1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X3_Y4_N44
--register power-up is low

ND1_jdo[10] = DFFEAS(ND1L23, GLOBAL(A1L123),  ,  , ND1_update_jdo_strobe,  ,  ,  ,  );


--VB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~27 at LABCELL_X17_Y8_N54
VB1L48 = (VB1_saved_grant[0] & SC1_d_writedata[7]);


--DB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at LABCELL_X4_Y2_N18
DB1L85 = AMPP_FUNCTION(!DB1_count[9], !N1_irf_reg[1][0], !Q1_state[4], !DB1L79, !DB1_td_shift[7], !DB1_rdata[4]);


--DB1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at LABCELL_X4_Y2_N27
DB1L86 = AMPP_FUNCTION(!DB1_count[9], !DB1L79, !DB1_td_shift[8], !Q1_state[4], !DB1_rdata[5]);


--DB1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at MLABCELL_X6_Y2_N54
DB1L87 = AMPP_FUNCTION(!DB1_rdata[6], !DB1_td_shift[9], !DB1_count[9]);


--PD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at MLABCELL_X3_Y3_N45
PD1L87 = ( BD1_break_readreg[6] & ( (LD1_MonDReg[6]) # (N1_irf_reg[2][1]) ) ) # ( !BD1_break_readreg[6] & ( (!N1_irf_reg[2][1] & LD1_MonDReg[6]) ) );


--PD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at MLABCELL_X3_Y5_N30
PD1L88 = ( MD1L3 & ( PD1L87 & ( PD1_sr[8] ) ) ) # ( !MD1L3 & ( PD1L87 & ( (!MD1_virtual_state_cdr & (PD1_sr[7])) # (MD1_virtual_state_cdr & ((!N1_irf_reg[2][0]))) ) ) ) # ( MD1L3 & ( !PD1L87 & ( PD1_sr[8] ) ) ) # ( !MD1L3 & ( !PD1L87 & ( (!MD1_virtual_state_cdr & PD1_sr[7]) ) ) );


--DD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X7_Y5_N54
DD1L13 = ( DD1_resetlatch & ( RD1_dreg[0] & ( (!ND1_jdo[24]) # (!ND1_take_action_ocimem_a) ) ) ) # ( !DD1_resetlatch & ( RD1_dreg[0] & ( !ND1_take_action_ocimem_a ) ) ) # ( DD1_resetlatch & ( !RD1_dreg[0] & ( (!ND1_jdo[24]) # (!ND1_take_action_ocimem_a) ) ) );


--DB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X4_Y2_N6
DB1L22 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3], !Q1_state[8], !DB1_jupdate, !N1_irf_reg[1][0]);


--PD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X1_Y4_N15
PD1L89 = ( PD1_sr[24] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[22]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[22]))) # (MD1L3) ) ) # ( !PD1_sr[24] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[22]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[22])))) ) );


--PD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X1_Y4_N33
PD1L90 = ( LD1_MonDReg[15] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # ((BD1_break_readreg[15])))) # (MD1L3 & (((PD1_sr[17])))) ) ) # ( !LD1_MonDReg[15] & ( (!MD1L3 & (N1_irf_reg[2][1] & ((BD1_break_readreg[15])))) # (MD1L3 & (((PD1_sr[17])))) ) );


--AE3_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X24_Y6_N47
--register power-up is low

AE3_altera_reset_synchronizer_int_chain[0] = DFFEAS(AE3L3, GLOBAL(A1L123), key0_d3,  ,  ,  ,  ,  ,  );


--PD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X3_Y5_N2
--register power-up is low

PD1_sr[15] = DFFEAS(PD1L95, A1L105,  ,  ,  ,  ,  ,  ,  );


--VB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~28 at LABCELL_X9_Y7_N12
VB1L49 = ( SC1_d_writedata[27] & ( VB1_saved_grant[0] ) );


--VB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~29 at MLABCELL_X15_Y8_N21
VB1L50 = ( VB1_saved_grant[0] & ( SC1_d_writedata[28] ) );


--VB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~30 at LABCELL_X9_Y4_N18
VB1L51 = ( VB1_saved_grant[0] & ( SC1_d_writedata[29] ) );


--VB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~31 at LABCELL_X17_Y8_N21
VB1L52 = ( SC1_d_writedata[30] & ( VB1_saved_grant[0] ) );


--VB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_payload~32 at LABCELL_X17_Y8_N48
VB1L53 = ( SC1_d_writedata[31] & ( VB1_saved_grant[0] ) );


--PD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at LABCELL_X1_Y4_N18
PD1L91 = ( MD1L3 & ( PD1_sr[25] ) ) # ( !MD1L3 & ( PD1_sr[25] & ( (!N1_irf_reg[2][1] & ((LD1_MonDReg[23]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[23])) ) ) ) # ( !MD1L3 & ( !PD1_sr[25] & ( (!N1_irf_reg[2][1] & ((LD1_MonDReg[23]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[23])) ) ) );


--PD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at MLABCELL_X3_Y4_N30
PD1L92 = ( PD1_sr[9] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[7]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[7]))) # (MD1L3) ) ) # ( !PD1_sr[9] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[7]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[7])))) ) );


--AE3_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X24_Y6_N13
--register power-up is low

AE3_altera_reset_synchronizer_int_chain[1] = DFFEAS(AE3L5, GLOBAL(A1L123), key0_d3,  ,  ,  ,  ,  ,  );


--PD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at MLABCELL_X3_Y4_N24
PD1L93 = ( BD1_break_readreg[13] & ( (!MD1L3 & (((LD1_MonDReg[13]) # (N1_irf_reg[2][1])))) # (MD1L3 & (PD1_sr[15])) ) ) # ( !BD1_break_readreg[13] & ( (!MD1L3 & (((!N1_irf_reg[2][1] & LD1_MonDReg[13])))) # (MD1L3 & (PD1_sr[15])) ) );


--PD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X3_Y5_N40
--register power-up is low

PD1_DRsize.010 = DFFEAS(PD1L39, A1L105,  ,  , MD1_virtual_state_uir,  ,  ,  ,  );


--PD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at MLABCELL_X3_Y5_N57
PD1L94 = ( N1_irf_reg[2][0] & ( BD1_break_readreg[14] & ( (!MD1_virtual_state_cdr & PD1_sr[15]) ) ) ) # ( !N1_irf_reg[2][0] & ( BD1_break_readreg[14] & ( (!MD1_virtual_state_cdr & (((PD1_sr[15])))) # (MD1_virtual_state_cdr & (((LD1_MonDReg[14])) # (N1_irf_reg[2][1]))) ) ) ) # ( N1_irf_reg[2][0] & ( !BD1_break_readreg[14] & ( (!MD1_virtual_state_cdr & PD1_sr[15]) ) ) ) # ( !N1_irf_reg[2][0] & ( !BD1_break_readreg[14] & ( (!MD1_virtual_state_cdr & (((PD1_sr[15])))) # (MD1_virtual_state_cdr & (!N1_irf_reg[2][1] & (LD1_MonDReg[14]))) ) ) );


--PD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at MLABCELL_X3_Y5_N0
PD1L95 = ( A1L106 & ( PD1_DRsize.010 & ( (MD1L3) # (PD1L94) ) ) ) # ( !A1L106 & ( PD1_DRsize.010 & ( (PD1L94 & !MD1L3) ) ) ) # ( A1L106 & ( !PD1_DRsize.010 & ( (!MD1L3 & ((PD1L94))) # (MD1L3 & (PD1_sr[16])) ) ) ) # ( !A1L106 & ( !PD1_DRsize.010 & ( (!MD1L3 & ((PD1L94))) # (MD1L3 & (PD1_sr[16])) ) ) );


--PD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at MLABCELL_X3_Y4_N18
PD1L96 = ( PD1_sr[13] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[11]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[11]))) # (MD1L3) ) ) # ( !PD1_sr[13] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[11]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[11])))) ) );


--PD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at MLABCELL_X3_Y4_N21
PD1L97 = ( PD1_sr[14] & ( ((!N1_irf_reg[2][1] & ((LD1_MonDReg[12]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[12]))) # (MD1L3) ) ) # ( !PD1_sr[14] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & ((LD1_MonDReg[12]))) # (N1_irf_reg[2][1] & (BD1_break_readreg[12])))) ) );


--PD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at MLABCELL_X3_Y4_N3
PD1L98 = ( LD1_MonDReg[10] & ( (!MD1L3 & ((!N1_irf_reg[2][1]) # ((BD1_break_readreg[10])))) # (MD1L3 & (((PD1_sr[12])))) ) ) # ( !LD1_MonDReg[10] & ( (!MD1L3 & (N1_irf_reg[2][1] & (BD1_break_readreg[10]))) # (MD1L3 & (((PD1_sr[12])))) ) );


--PD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at MLABCELL_X3_Y4_N33
PD1L99 = ( PD1_sr[10] & ( ((!N1_irf_reg[2][1] & (LD1_MonDReg[8])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[8])))) # (MD1L3) ) ) # ( !PD1_sr[10] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & (LD1_MonDReg[8])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[8]))))) ) );


--PD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at MLABCELL_X3_Y4_N0
PD1L100 = ( PD1_sr[11] & ( ((!N1_irf_reg[2][1] & (LD1_MonDReg[9])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[9])))) # (MD1L3) ) ) # ( !PD1_sr[11] & ( (!MD1L3 & ((!N1_irf_reg[2][1] & (LD1_MonDReg[9])) # (N1_irf_reg[2][1] & ((BD1_break_readreg[9]))))) ) );


--PD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]~55 at MLABCELL_X3_Y5_N39
PD1L39 = (N1_irf_reg[2][1] & N1_irf_reg[2][0]);


--SC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~1 at LABCELL_X11_Y5_N9
SC1L921 = ( YB3_av_readdata_pre[12] & ( (((YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[12])) # (TB2L1)) # (GC1L31) ) ) # ( !YB3_av_readdata_pre[12] & ( ((YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[12])) # (GC1L31) ) );


--SC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~2 at LABCELL_X10_Y5_N33
SC1L920 = ( SC1_av_ld_aligning_data & ( SC1_av_ld_byte2_data[3] ) ) # ( !SC1_av_ld_aligning_data & ( (TB2L1 & YB3_av_readdata_pre[11]) ) );


--SC1L931 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~3 at LABCELL_X13_Y5_N48
SC1L931 = ( TB2L1 & ( (((YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[14])) # (YB3_av_readdata_pre[14])) # (GC1L31) ) ) # ( !TB2L1 & ( ((YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[14])) # (GC1L31) ) );


--SC1L936 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~4 at LABCELL_X11_Y5_N0
SC1L936 = ( YB1_read_latency_shift_reg[0] & ( (((TB2L1 & YB3_av_readdata_pre[15])) # (YB1_av_readdata_pre[15])) # (GC1L31) ) ) # ( !YB1_read_latency_shift_reg[0] & ( ((TB2L1 & YB3_av_readdata_pre[15])) # (GC1L31) ) );


--PD1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at MLABCELL_X3_Y5_N15
PD1L101 = ( PD1_sr[35] & ( (!MD1_virtual_state_cdr) # ((!N1_irf_reg[2][1] & (!N1_irf_reg[2][0] & RD2_dreg[0])) # (N1_irf_reg[2][1] & (N1_irf_reg[2][0]))) ) ) # ( !PD1_sr[35] & ( (!N1_irf_reg[2][1] & (!N1_irf_reg[2][0] & (MD1_virtual_state_cdr & RD2_dreg[0]))) ) );


--SC1L972 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~1 at LABCELL_X11_Y5_N3
SC1L972 = ( YB1_read_latency_shift_reg[0] & ( (((TB2L1 & YB3_av_readdata_pre[20])) # (YB1_av_readdata_pre[20])) # (GC1L31) ) ) # ( !YB1_read_latency_shift_reg[0] & ( ((TB2L1 & YB3_av_readdata_pre[20])) # (GC1L31) ) );


--SC1L957 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~2 at LABCELL_X11_Y5_N30
SC1L957 = ( YB1_read_latency_shift_reg[0] & ( (((TB2L1 & YB3_av_readdata_pre[17])) # (YB1_av_readdata_pre[17])) # (GC1L31) ) ) # ( !YB1_read_latency_shift_reg[0] & ( ((TB2L1 & YB3_av_readdata_pre[17])) # (GC1L31) ) );


--SC1L962 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~3 at LABCELL_X11_Y5_N33
SC1L962 = ( YB1_read_latency_shift_reg[0] & ( (((TB2L1 & YB3_av_readdata_pre[18])) # (YB1_av_readdata_pre[18])) # (GC1L31) ) ) # ( !YB1_read_latency_shift_reg[0] & ( ((TB2L1 & YB3_av_readdata_pre[18])) # (GC1L31) ) );


--SC1L967 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~4 at LABCELL_X11_Y5_N6
SC1L967 = ( YB1_read_latency_shift_reg[0] & ( (((TB2L1 & YB3_av_readdata_pre[19])) # (YB1_av_readdata_pre[19])) # (GC1L31) ) ) # ( !YB1_read_latency_shift_reg[0] & ( ((TB2L1 & YB3_av_readdata_pre[19])) # (GC1L31) ) );


--SC1L988 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~5 at LABCELL_X9_Y5_N45
SC1L988 = ( YB3_av_readdata_pre[23] & ( SC1_av_ld_byte3_data[7] & ( (TB2L1) # (SC1_av_ld_aligning_data) ) ) ) # ( !YB3_av_readdata_pre[23] & ( SC1_av_ld_byte3_data[7] & ( SC1_av_ld_aligning_data ) ) ) # ( YB3_av_readdata_pre[23] & ( !SC1_av_ld_byte3_data[7] & ( (!SC1_av_ld_aligning_data & TB2L1) ) ) );


--GC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~7 at MLABCELL_X8_Y5_N18
GC1L8 = ( YB3_av_readdata_pre[1] & ( YB6_av_readdata_pre[1] & ( (!YB6_read_latency_shift_reg[0] & (!TB2L1 & ((!YB2L7Q) # (!YB2_av_readdata_pre[1])))) ) ) ) # ( !YB3_av_readdata_pre[1] & ( YB6_av_readdata_pre[1] & ( (!YB6_read_latency_shift_reg[0] & ((!YB2L7Q) # (!YB2_av_readdata_pre[1]))) ) ) ) # ( YB3_av_readdata_pre[1] & ( !YB6_av_readdata_pre[1] & ( (!TB2L1 & ((!YB2L7Q) # (!YB2_av_readdata_pre[1]))) ) ) ) # ( !YB3_av_readdata_pre[1] & ( !YB6_av_readdata_pre[1] & ( (!YB2L7Q) # (!YB2_av_readdata_pre[1]) ) ) );


--GC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~8 at MLABCELL_X15_Y5_N36
GC1L9 = ( YB5_av_readdata_pre[1] & ( ((YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[1])) # (YB5_read_latency_shift_reg[0]) ) ) # ( !YB5_av_readdata_pre[1] & ( (YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[1]) ) );


--SC1L904 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~5 at LABCELL_X10_Y5_N15
SC1L904 = ( YB1_av_readdata_pre[8] & ( ((TB2L1 & YB3_av_readdata_pre[8])) # (YB1_read_latency_shift_reg[0]) ) ) # ( !YB1_av_readdata_pre[8] & ( (TB2L1 & YB3_av_readdata_pre[8]) ) );


--SC1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~6 at MLABCELL_X15_Y5_N21
SC1L909 = ( TB2L1 & ( ((YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[9])) # (YB3_av_readdata_pre[9]) ) ) # ( !TB2L1 & ( (YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[9]) ) );


--SC1L914 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~7 at MLABCELL_X15_Y5_N0
SC1L914 = ( TB2L1 & ( ((YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[10])) # (YB3_av_readdata_pre[10]) ) ) # ( !TB2L1 & ( (YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[10]) ) );


--SC1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~8 at LABCELL_X10_Y5_N30
SC1L926 = ( YB3_av_readdata_pre[13] & ( ((YB1_av_readdata_pre[13] & YB1_read_latency_shift_reg[0])) # (TB2L1) ) ) # ( !YB3_av_readdata_pre[13] & ( (YB1_av_readdata_pre[13] & YB1_read_latency_shift_reg[0]) ) );


--SC1L952 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~6 at LABCELL_X10_Y5_N12
SC1L952 = (!TB2L1 & (YB1_read_latency_shift_reg[0] & (YB1_av_readdata_pre[16]))) # (TB2L1 & (((YB1_read_latency_shift_reg[0] & YB1_av_readdata_pre[16])) # (YB3_av_readdata_pre[16])));


--SC1L982 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~7 at MLABCELL_X15_Y5_N39
SC1L982 = ( TB2L1 & ( ((YB1_av_readdata_pre[22] & YB1_read_latency_shift_reg[0])) # (YB3_av_readdata_pre[22]) ) ) # ( !TB2L1 & ( (YB1_av_readdata_pre[22] & YB1_read_latency_shift_reg[0]) ) );


--SC1L977 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~8 at LABCELL_X10_Y5_N54
SC1L977 = ( YB1_read_latency_shift_reg[0] & ( ((TB2L1 & YB3_av_readdata_pre[21])) # (YB1_av_readdata_pre[21]) ) ) # ( !YB1_read_latency_shift_reg[0] & ( (TB2L1 & YB3_av_readdata_pre[21]) ) );


--SC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at LABCELL_X13_Y9_N30
SC1L217 = ( SC1_D_iw[14] & ( SC1_D_iw[15] & ( (SC1_D_iw[11] & (SC1_D_iw[13] & (!SC1_D_iw[12] & SC1_D_iw[16]))) ) ) ) # ( SC1_D_iw[14] & ( !SC1_D_iw[15] & ( (SC1_D_iw[13] & (!SC1_D_iw[12] & SC1_D_iw[16])) ) ) ) # ( !SC1_D_iw[14] & ( !SC1_D_iw[15] & ( (SC1_D_iw[13] & (SC1_D_iw[16] & ((!SC1_D_iw[12]) # (SC1_D_iw[11])))) ) ) );


--SC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at LABCELL_X11_Y7_N57
SC1L205 = ( !SC1_D_iw[3] & ( (SC1_D_iw[4] & (!SC1_D_iw[0] & (!SC1_D_iw[1] $ (SC1_D_iw[2])))) ) );


--SC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X13_Y9_N12
SC1L206 = ( !SC1_D_iw[13] & ( !SC1_D_iw[12] & ( (!SC1_D_iw[11] & (!SC1_D_iw[14] $ (((!SC1_D_iw[15]))))) # (SC1_D_iw[11] & (SC1_D_iw[14] & (SC1_D_iw[16] & SC1_D_iw[15]))) ) ) );


--SC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at MLABCELL_X15_Y9_N9
SC1L244 = ( SC1_D_iw[16] & ( (SC1_D_iw[13] & (!SC1_D_iw[12] & (!SC1_D_iw[15] & SC1_D_iw[14]))) ) ) # ( !SC1_D_iw[16] & ( (SC1_D_iw[13] & (!SC1_D_iw[12] & (SC1_D_iw[15] & SC1_D_iw[14]))) ) );


--SC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at LABCELL_X13_Y9_N33
SC1L245 = ( SC1_D_iw[15] & ( SC1_D_iw[14] & ( (SC1_D_iw[11] & (SC1_D_iw[13] & (SC1_D_iw[16] & !SC1_D_iw[12]))) ) ) ) # ( SC1_D_iw[15] & ( !SC1_D_iw[14] & ( (SC1_D_iw[13] & (SC1_D_iw[16] & !SC1_D_iw[12])) ) ) ) # ( !SC1_D_iw[15] & ( !SC1_D_iw[14] & ( (SC1_D_iw[13] & (SC1_D_iw[16] & ((!SC1_D_iw[12]) # (SC1_D_iw[11])))) ) ) );


--SC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X9_Y9_N24
SC1L233 = ( SC1_D_iw[1] & ( (SC1_D_iw[0] & ((!SC1_D_iw[4]) # ((SC1_D_iw[2] & !SC1_D_iw[3])))) ) );


--SC1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~5 at LABCELL_X9_Y9_N33
SC1L780 = ( !SC1_D_iw[1] & ( (SC1_D_iw[2] & (SC1_D_iw[0] & ((!SC1_D_iw[4]) # (!SC1_D_iw[3])))) ) );


--SC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at LABCELL_X10_Y9_N54
SC1L218 = ( SC1_D_iw[1] & ( SC1_D_iw[0] & ( (!SC1_D_iw[5] & (SC1_D_iw[3] & (SC1_D_iw[2] & SC1_D_iw[4]))) ) ) ) # ( !SC1_D_iw[1] & ( SC1_D_iw[0] & ( (!SC1_D_iw[5] & (SC1_D_iw[3] & (SC1_D_iw[2] & SC1_D_iw[4]))) # (SC1_D_iw[5] & (((!SC1_D_iw[2] & !SC1_D_iw[4])))) ) ) ) # ( SC1_D_iw[1] & ( !SC1_D_iw[0] & ( (SC1_D_iw[5] & (!SC1_D_iw[3] & (!SC1_D_iw[2] & !SC1_D_iw[4]))) ) ) );


--SC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at LABCELL_X10_Y9_N48
SC1L219 = ( SC1_D_iw[3] & ( SC1_D_iw[0] & ( (!SC1_D_iw[5] & (!SC1_D_iw[2] & !SC1_D_iw[1])) ) ) ) # ( !SC1_D_iw[3] & ( SC1_D_iw[0] & ( (!SC1_D_iw[5] & (SC1_D_iw[4] & (!SC1_D_iw[2] & !SC1_D_iw[1]))) ) ) ) # ( SC1_D_iw[3] & ( !SC1_D_iw[0] & ( (!SC1_D_iw[5] & (!SC1_D_iw[2] & SC1_D_iw[1])) ) ) ) # ( !SC1_D_iw[3] & ( !SC1_D_iw[0] & ( (!SC1_D_iw[5] & (SC1_D_iw[4] & (!SC1_D_iw[2] & SC1_D_iw[1]))) ) ) );


--SC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at LABCELL_X10_Y9_N18
SC1L220 = ( SC1_D_iw[3] & ( SC1_D_iw[0] & ( (SC1_D_iw[5] & (SC1_D_iw[4] & ((!SC1_D_iw[1]) # (SC1_D_iw[2])))) ) ) ) # ( !SC1_D_iw[3] & ( SC1_D_iw[0] & ( (SC1_D_iw[5] & (SC1_D_iw[4] & (!SC1_D_iw[2] & !SC1_D_iw[1]))) ) ) ) # ( SC1_D_iw[3] & ( !SC1_D_iw[0] & ( (SC1_D_iw[5] & (SC1_D_iw[4] & (!SC1_D_iw[2] $ (SC1_D_iw[1])))) ) ) );


--SC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X10_Y8_N24
SC1L226 = ( SC1_D_iw[12] & ( SC1L282Q & ( (SC1_D_iw[16] & (!SC1_D_iw[14] & (SC1_D_iw[13] & !SC1_D_iw[15]))) ) ) ) # ( !SC1_D_iw[12] & ( SC1L282Q & ( (SC1_D_iw[16] & (!SC1_D_iw[14] & (SC1_D_iw[13] & !SC1_D_iw[15]))) ) ) ) # ( !SC1_D_iw[12] & ( !SC1L282Q & ( (SC1_D_iw[16] & (SC1_D_iw[13] & !SC1_D_iw[15])) ) ) );


--SC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at LABCELL_X13_Y9_N18
SC1L227 = ( SC1_D_iw[13] & ( SC1_D_iw[12] & ( (!SC1_D_iw[11] & (SC1_D_iw[14] & (SC1_D_iw[16] & SC1_D_iw[15]))) # (SC1_D_iw[11] & (((!SC1_D_iw[16]) # (SC1_D_iw[15])) # (SC1_D_iw[14]))) ) ) ) # ( !SC1_D_iw[13] & ( SC1_D_iw[12] & ( (!SC1_D_iw[14] & (((SC1_D_iw[16])))) # (SC1_D_iw[14] & (!SC1_D_iw[15] & ((!SC1_D_iw[11]) # (SC1_D_iw[16])))) ) ) ) # ( SC1_D_iw[13] & ( !SC1_D_iw[12] & ( (SC1_D_iw[15] & ((!SC1_D_iw[14] & ((!SC1_D_iw[16]))) # (SC1_D_iw[14] & (!SC1_D_iw[11] & SC1_D_iw[16])))) ) ) ) # ( !SC1_D_iw[13] & ( !SC1_D_iw[12] & ( (!SC1_D_iw[15] & (!SC1_D_iw[14] & (!SC1_D_iw[11] $ (SC1_D_iw[16])))) # (SC1_D_iw[15] & ((!SC1_D_iw[11] & (SC1_D_iw[14] & SC1_D_iw[16])) # (SC1_D_iw[11] & ((!SC1_D_iw[16]))))) ) ) );


--SC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at LABCELL_X10_Y8_N6
SC1L228 = ( SC1_D_iw[12] & ( SC1L282Q & ( (SC1_D_iw[16] & (!SC1_D_iw[13] & !SC1_D_iw[15])) ) ) ) # ( !SC1_D_iw[12] & ( SC1L282Q & ( (!SC1_D_iw[13] & ((!SC1_D_iw[16] & (SC1_D_iw[14] & SC1_D_iw[15])) # (SC1_D_iw[16] & (!SC1_D_iw[14] & !SC1_D_iw[15])))) ) ) ) # ( SC1_D_iw[12] & ( !SC1L282Q & ( (SC1_D_iw[16] & (!SC1_D_iw[13] & !SC1_D_iw[15])) ) ) );


--SC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X10_Y8_N48
SC1L229 = ( SC1_D_iw[12] & ( SC1L282Q & ( (!SC1_D_iw[16] & (SC1_D_iw[14] & (SC1_D_iw[13] & !SC1_D_iw[15]))) ) ) ) # ( !SC1_D_iw[12] & ( SC1L282Q & ( (!SC1_D_iw[16] & (!SC1_D_iw[14] & SC1_D_iw[15])) ) ) ) # ( SC1_D_iw[12] & ( !SC1L282Q & ( (!SC1_D_iw[16] & (SC1_D_iw[14] & (!SC1_D_iw[13] & !SC1_D_iw[15]))) ) ) ) # ( !SC1_D_iw[12] & ( !SC1L282Q & ( (!SC1_D_iw[16] & (!SC1_D_iw[14] & (!SC1_D_iw[13] $ (SC1_D_iw[15])))) ) ) );


--SC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X10_Y8_N54
SC1L230 = ( SC1_D_iw[12] & ( SC1L282Q & ( (SC1_D_iw[16] & ((!SC1_D_iw[14] & ((SC1_D_iw[15]))) # (SC1_D_iw[14] & (SC1_D_iw[13] & !SC1_D_iw[15])))) ) ) ) # ( SC1_D_iw[12] & ( !SC1L282Q & ( (SC1_D_iw[16] & (!SC1_D_iw[14] & (!SC1_D_iw[13] & SC1_D_iw[15]))) ) ) ) # ( !SC1_D_iw[12] & ( !SC1L282Q & ( (SC1_D_iw[16] & (SC1_D_iw[14] & SC1_D_iw[15])) ) ) );


--SC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X11_Y7_N12
SC1L201 = ( !SC1_D_iw[0] & ( SC1_D_iw[4] & ( (SC1_D_iw[3] & ((!SC1_D_iw[2] & (!SC1_D_iw[5] $ (SC1_D_iw[1]))) # (SC1_D_iw[2] & (!SC1_D_iw[5] & SC1_D_iw[1])))) ) ) ) # ( !SC1_D_iw[0] & ( !SC1_D_iw[4] & ( (!SC1_D_iw[2] & (!SC1_D_iw[1] & ((SC1_D_iw[5]) # (SC1_D_iw[3])))) # (SC1_D_iw[2] & (((SC1_D_iw[1])))) ) ) );


--SC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X11_Y7_N42
SC1L202 = ( !SC1_D_iw[0] & ( SC1_D_iw[4] & ( (SC1_D_iw[3] & (!SC1_D_iw[5] & (!SC1_D_iw[2] $ (SC1_D_iw[1])))) ) ) ) # ( !SC1_D_iw[0] & ( !SC1_D_iw[4] & ( (!SC1_D_iw[2] & (!SC1_D_iw[1] & ((SC1_D_iw[5]) # (SC1_D_iw[3])))) # (SC1_D_iw[2] & (((SC1_D_iw[1])))) ) ) );


--SC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2 at LABCELL_X11_Y7_N21
SC1L203 = (!SC1L204 & ((SC1L202))) # (SC1L204 & (SC1L201));


--SC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at LABCELL_X11_Y7_N54
SC1L207 = ( SC1_D_iw[2] & ( (!SC1_D_iw[4] & (SC1_D_iw[1] & (SC1_D_iw[3] & !SC1_D_iw[0]))) ) ) # ( !SC1_D_iw[2] & ( (!SC1_D_iw[4] & (!SC1_D_iw[1] & (SC1_D_iw[3] & !SC1_D_iw[0]))) ) );


--SC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3 at LABCELL_X10_Y8_N0
SC1L204 = ( !SC1_D_iw[12] & ( !SC1L282Q & ( (!SC1_D_iw[13] & ((!SC1_D_iw[16] & (SC1_D_iw[14])) # (SC1_D_iw[16] & ((!SC1_D_iw[15]))))) ) ) );


--SC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X9_Y9_N54
SC1L235 = ( SC1_D_iw[0] & ( SC1L234 ) ) # ( !SC1_D_iw[0] & ( SC1L234 ) ) # ( !SC1_D_iw[0] & ( !SC1L234 & ( (SC1_D_iw[2] & (!SC1_D_iw[1] & ((SC1_D_iw[3]) # (SC1_D_iw[4])))) ) ) );


--SC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X9_Y9_N42
SC1L236 = ( !SC1_D_iw[0] & ( !SC1_D_iw[5] & ( (SC1_D_iw[2] & (!SC1_D_iw[1] & ((SC1_D_iw[3]) # (SC1_D_iw[4])))) ) ) );


--SC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at LABCELL_X10_Y8_N30
SC1L249 = ( SC1_D_iw[12] & ( SC1L282Q & ( (!SC1_D_iw[13] & ((!SC1_D_iw[16]) # ((SC1_D_iw[14] & SC1_D_iw[15])))) ) ) ) # ( SC1_D_iw[12] & ( !SC1L282Q & ( (!SC1_D_iw[13] & ((!SC1_D_iw[14] & (!SC1_D_iw[16])) # (SC1_D_iw[14] & ((SC1_D_iw[15]))))) ) ) );


--SC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at LABCELL_X10_Y8_N15
SC1L250 = ( SC1L249 & ( SC1L579 ) );


--SC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2 at MLABCELL_X15_Y9_N30
SC1L251 = ( !SC1_D_iw[16] & ( SC1_D_iw[15] & ( (SC1_D_iw[12] & (!SC1_D_iw[13] & ((!SC1_D_iw[14]) # (SC1_D_iw[11])))) ) ) );


--ZD1L12 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at MLABCELL_X8_Y3_N24
ZD1L12 = !ZD1_altera_reset_synchronizer_int_chain[3];


--DB1L61 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at LABCELL_X4_Y2_N9
DB1L61 = AMPP_FUNCTION(!U1_t_dav);


--KC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X24_Y5_N45
KC1L7 = ( !KC1L3 );


--VB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress~0 at LABCELL_X24_Y5_N12
VB1L3 = ( !VB1L55 );


--KC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X23_Y5_N45
KC2L7 = !KC2L3;


--VB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_006|packet_in_progress~0 at LABCELL_X23_Y5_N39
VB2L4 = ( !VB2L59 );


--ZD2L13 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]~0 at LABCELL_X24_Y6_N57
ZD2L13 = ( !ZD2_altera_reset_synchronizer_int_chain[3] );


--AD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 at MLABCELL_X8_Y5_N39
AD1L5 = !VC1_writedata[0];


--YB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X10_Y5_N57
YB1L22 = !MB1L5Q;


--DB1L40 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at LABCELL_X7_Y2_N3
DB1L40 = AMPP_FUNCTION(!DB1_read);


--DB1L114 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at MLABCELL_X8_Y2_N9
DB1L114 = AMPP_FUNCTION(!DB1_write);


--AE2L5 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at MLABCELL_X8_Y3_N33
AE2L5 = GND;


--AE4L4 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at LABCELL_X24_Y6_N18
AE4L4 = GND;


--A1L274 is ~GND at LABCELL_X12_Y4_N24
A1L274 = GND;


--DB1L17 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at MLABCELL_X6_Y2_N6
DB1L17 = AMPP_FUNCTION(!DB1_count[9]);


--SC1L397 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X12_Y7_N0
SC1L397 = !SC1_E_shift_rot_cnt[0];


--LD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at LABCELL_X2_Y5_N54
LD1L3 = ( !LD1L2 );


--A1L107 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L107 = EQUATION NOT SUPPORTED;

--A1L108 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L108 = EQUATION NOT SUPPORTED;

--A1L105 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L105 = EQUATION NOT SUPPORTED;

--A1L106 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L106 = EQUATION NOT SUPPORTED;


--Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X2_Y2_N5
--register power-up is low

Q1_state[1] = AMPP_FUNCTION(A1L105, Q1L20, A1L108, GND);


--Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X2_Y2_N11
--register power-up is low

Q1_state[4] = AMPP_FUNCTION(A1L105, Q1L23, A1L108, GND);


--Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X2_Y1_N29
--register power-up is low

Q1_state[6] = AMPP_FUNCTION(A1L105, Q1L25, A1L108, GND);


--Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X2_Y1_N43
--register power-up is low

Q1_state[11] = AMPP_FUNCTION(A1L105, Q1L29, A1L108, GND);


--Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X2_Y2_N26
--register power-up is low

Q1_state[13] = AMPP_FUNCTION(A1L105, Q1L31, A1L108, GND);


--N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X3_Y2_N50
--register power-up is low

N1_irsr_reg[0] = AMPP_FUNCTION(A1L105, N1L82, N1L69Q, !N1_clr_reg, !Q1_state[3], N1L72);


--N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X3_Y2_N20
--register power-up is low

N1_irsr_reg[1] = AMPP_FUNCTION(A1L105, N1L84, N1_irsr_reg[2], !N1_clr_reg, !Q1_state[3], N1L72);


--Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X3_Y1_N32
--register power-up is low

Q1_tms_cnt[2] = AMPP_FUNCTION(A1L105, Q1L38, !A1L108, GND);


--Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X3_Y1_N34
--register power-up is low

Q1_tms_cnt[1] = AMPP_FUNCTION(A1L105, Q1L40, !A1L108, GND);


--P1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at LABCELL_X4_Y1_N0
P1L27 = AMPP_FUNCTION(!P1_word_counter[1], !P1_word_counter[0], !A1L106, !P1_clear_signal, !Q1_state[4], !P1_word_counter[4], !P1_word_counter[2]);


--N1L78 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at LABCELL_X2_Y2_N30
N1L78 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_irsr_reg[6], !AE2L5, !A1L106, !Q1_state[3], !AE2L5, !Q1_state[4]);


--N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

N1_tdo = AMPP_FUNCTION(!A1L105, N1L146);


--H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X2_Y2_N38
--register power-up is low

H1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L105, N1L117, !N1_clr_reg, N1L118);


--N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X2_Y1_N50
--register power-up is low

N1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L105, N1L23, Q1_state[0], N1L148);


--N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X2_Y3_N8
--register power-up is low

N1_clr_reg = AMPP_FUNCTION(A1L105, N1L2);


--Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X1_Y1_N29
--register power-up is low

Q1_state[0] = AMPP_FUNCTION(A1L105, Q1L19, GND);


--Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X1_Y2_N14
--register power-up is low

Q1_state[2] = AMPP_FUNCTION(A1L105, Q1L21);


--Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X1_Y2_N56
--register power-up is low

Q1_state[3] = AMPP_FUNCTION(A1L105, Q1L22);


--Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X1_Y2_N17
--register power-up is low

Q1_state[5] = AMPP_FUNCTION(A1L105, Q1L24);


--Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X1_Y2_N2
--register power-up is low

Q1_state[7] = AMPP_FUNCTION(A1L105, Q1L26, GND);


--Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X2_Y2_N2
--register power-up is low

Q1_state[8] = AMPP_FUNCTION(A1L105, Q1L27);


--Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X1_Y2_N59
--register power-up is low

Q1_state[9] = AMPP_FUNCTION(A1L105, N1L115);


--Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X1_Y1_N32
--register power-up is low

Q1_state[10] = AMPP_FUNCTION(A1L105, Q1L28, GND);


--Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X2_Y1_N59
--register power-up is low

Q1_state[12] = AMPP_FUNCTION(A1L105, Q1L30);


--Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X2_Y2_N23
--register power-up is low

Q1_state[14] = AMPP_FUNCTION(A1L105, Q1L32);


--Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X1_Y2_N41
--register power-up is low

Q1_state[15] = AMPP_FUNCTION(A1L105, N1L148, GND);


--N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X3_Y2_N2
--register power-up is low

N1_irf_reg[1][0] = AMPP_FUNCTION(A1L105, N1L57, !N1_clr_reg, GND);


--H1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X2_Y2_N14
--register power-up is low

H1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L105, N1L119, !N1_clr_reg, N1L118);


--N1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X3_Y3_N50
--register power-up is low

N1_irf_reg[2][0] = AMPP_FUNCTION(A1L105, N1L63, !N1_clr_reg, N1L61);


--N1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X3_Y3_N53
--register power-up is low

N1_irf_reg[2][1] = AMPP_FUNCTION(A1L105, N1L64, !N1_clr_reg, N1L61);


--N1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X2_Y1_N3
N1L27 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4]);


--N1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X1_Y2_N8
--register power-up is low

N1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L105, N1_irsr_reg[6], !N1_clr_reg, GND, N1L121);


--N1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X1_Y2_N32
--register power-up is low

N1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L105, N1_irsr_reg[5], !N1_clr_reg, GND, N1L121);


--N1L139 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X1_Y2_N30
N1L139 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_virtual_ir_tdo_sel_reg[1], !DB1_adapted_tdo, !N1_virtual_ir_tdo_sel_reg[0], !N1_irsr_reg[0]);


--N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X3_Y2_N52
--register power-up is low

N1_irsr_reg[2] = AMPP_FUNCTION(A1L105, N1L83, !N1_clr_reg, N1L72);


--N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X1_Y2_N23
--register power-up is low

N1_irsr_reg[6] = AMPP_FUNCTION(A1L105, N1L78, !N1_clr_reg, GND);


--N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X1_Y2_N19
--register power-up is low

N1_irsr_reg[5] = AMPP_FUNCTION(A1L105, N1L76, !N1_clr_reg, GND);


--N1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at MLABCELL_X3_Y2_N57
N1L25 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_irsr_reg[6]);


--P1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X4_Y1_N55
--register power-up is low

P1_WORD_SR[0] = AMPP_FUNCTION(A1L105, P1L21, P1L16);


--N1L140 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X1_Y2_N24
N1L140 = AMPP_FUNCTION(!N1L69Q, !N1_irsr_reg[0], !N1L25, !P1_WORD_SR[0], !N1_virtual_ir_scan_reg, !N1_irsr_reg[2]);


--N1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X1_Y2_N6
N1L141 = AMPP_FUNCTION(!DB1_adapted_tdo, !N1_irsr_reg[5], !PD1_sr[0], !N1_virtual_ir_scan_reg, !N1_irsr_reg[6], !N1_virtual_ir_tdo_sel_reg[1]);


--N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X1_Y2_N5
--register power-up is low

N1_tdo_bypass_reg = AMPP_FUNCTION(A1L105, N1L138, GND);


--N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X1_Y1_N40
--register power-up is low

N1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L105, N1L33, N1L27);


--N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X1_Y3_N25
--register power-up is low

N1_design_hash_reg[0] = AMPP_FUNCTION(A1L105, N1L14, N1L9);


--N1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at MLABCELL_X3_Y1_N0
N1L142 = AMPP_FUNCTION(!N1_design_hash_reg[0], !N1L67Q, !N1_hub_minor_ver_reg[0]);


--N1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X1_Y3_N6
N1L143 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1L69Q);


--N1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X1_Y2_N21
N1L144 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_virtual_ir_scan_reg, !N1_irsr_reg[5], !N1L69Q, !N1_irsr_reg[6], !N1_irsr_reg[0]);


--N1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X1_Y1_N24
N1L145 = AMPP_FUNCTION(!N1L144, !N1L143, !Q1_state[8], !N1_tdo_bypass_reg, !N1L27, !N1L142);


--N1L146 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
N1L146 = AMPP_FUNCTION(!N1L140, !N1L141, !N1L27, !N1L145, !N1L139);


--N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X2_Y2_N44
--register power-up is low

N1_hub_mode_reg[1] = AMPP_FUNCTION(A1L105, N1L40, !N1_clr_reg, GND);


--N1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X2_Y1_N30
N1L116 = AMPP_FUNCTION(!A1L108, !Q1_state[2], !N1_hub_mode_reg[1]);


--N1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X2_Y2_N36
N1L117 = AMPP_FUNCTION(!N1_irsr_reg[5], !A1L108, !A1L106, !N1L116, !N1_irsr_reg[6], !Q1_state[4]);


--N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X2_Y1_N14
--register power-up is low

N1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L105, N1L22, Q1_state[0], N1L148);


--N1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X2_Y1_N24
N1L118 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[2], !N1_virtual_ir_scan_reg, !Q1_state[15], !A1L108, !N1_virtual_dr_scan_reg);


--N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X1_Y1_N19
--register power-up is low

N1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[2], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X1_Y1_N13
--register power-up is low

N1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[5], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X1_Y1_N7
--register power-up is low

N1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[4], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X1_Y1_N22
--register power-up is low

N1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L105, N1L92, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X1_Y1_N11
--register power-up is low

N1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L105, N1L89, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X1_Y1_N53
--register power-up is low

N1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L105, N1L101, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X1_Y1_N50
--register power-up is low

N1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[9], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X1_Y1_N46
--register power-up is low

N1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L105, N1L99Q, Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X1_Y1_N44
--register power-up is low

N1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[7], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X1_Y1_N17
--register power-up is low

N1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[6], Q1_state[0], GND, Q1_state[11]);


--N1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at LABCELL_X1_Y1_N15
N1L21 = AMPP_FUNCTION(!N1_jtag_ir_reg[7], !N1_jtag_ir_reg[6], !N1_jtag_ir_reg[5], !N1_jtag_ir_reg[9], !N1_jtag_ir_reg[8]);


--N1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at LABCELL_X2_Y1_N48
N1L23 = AMPP_FUNCTION(!N1L21, !N1_jtag_ir_reg[1], !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[3], !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[2]);


--N1L148 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at LABCELL_X2_Y1_N33
N1L148 = AMPP_FUNCTION(!A1L108, !Q1_state[12], !Q1_state[14]);


--N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X2_Y3_N26
--register power-up is low

N1_hub_mode_reg[2] = AMPP_FUNCTION(A1L105, N1L43, N1_virtual_ir_scan_reg, GND);


--N1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X2_Y3_N6
N1L2 = AMPP_FUNCTION(!Q1_state[1], !N1_hub_mode_reg[2]);


--Q1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at MLABCELL_X3_Y1_N30
Q1L19 = AMPP_FUNCTION(!Q1_state[9], !Q1_state[0], !Q1_tms_cnt[2], !A1L108);


--Q1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X2_Y1_N45
Q1L20 = AMPP_FUNCTION(!Q1_state[1], !Q1_state[8], !Q1_state[15], !Q1_state[0]);


--Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X1_Y2_N12
Q1L21 = AMPP_FUNCTION(!Q1_state[1], !A1L108, !Q1_state[8], !Q1_state[15]);


--Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X1_Y2_N54
Q1L22 = AMPP_FUNCTION(!A1L108, !Q1_state[2]);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X2_Y2_N24
Q1L23 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[3], !Q1_state[4]);


--Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X1_Y2_N15
Q1L24 = AMPP_FUNCTION(!A1L108, !Q1_state[4], !Q1_state[3]);


--Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X2_Y1_N54
Q1L25 = AMPP_FUNCTION(!Q1_state[6], !Q1_state[5]);


--Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X2_Y2_N48
Q1L26 = AMPP_FUNCTION(!A1L108, !Q1_state[6]);


--Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X2_Y2_N0
Q1L27 = AMPP_FUNCTION(!Q1_state[7], !A1L108, !Q1_state[5]);


--N1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X1_Y2_N57
N1L115 = AMPP_FUNCTION(!A1L108, !Q1_state[2]);


--Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X2_Y1_N0
Q1L28 = AMPP_FUNCTION(!A1L108, !Q1_state[9]);


--Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at LABCELL_X2_Y1_N18
Q1L29 = AMPP_FUNCTION(!Q1_state[10], !Q1_state[14], !Q1_state[11]);


--Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X2_Y1_N57
Q1L30 = AMPP_FUNCTION(!A1L108, !Q1_state[10], !Q1_state[11]);


--Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X2_Y1_N39
Q1L31 = AMPP_FUNCTION(!Q1_state[12], !Q1_state[13]);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at LABCELL_X2_Y2_N21
Q1L32 = AMPP_FUNCTION(!A1L108, !Q1_state[13]);


--N1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X1_Y2_N29
--register power-up is low

N1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L105, N1L127, !N1_clr_reg, GND);


--N1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at MLABCELL_X3_Y2_N24
N1L55 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_hub_mode_reg[1], !N1_irsr_reg[5], !N1_irsr_reg[2], !N1L67Q, !N1_shadow_irf_reg[1][0]);


--N1L130 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at LABCELL_X2_Y2_N18
N1L130 = AMPP_FUNCTION(!Q1_state[5], !A1L108, !Q1_state[7], !Q1_state[3], !N1_virtual_ir_scan_reg);


--N1L56 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at MLABCELL_X3_Y2_N42
N1L56 = AMPP_FUNCTION(!N1_irf_reg[1][0], !N1L69Q, !N1_irsr_reg[2], !N1_shadow_irf_reg[1][0], !N1_hub_mode_reg[1], !N1_irsr_reg[5]);


--N1L57 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at MLABCELL_X3_Y2_N36
N1L57 = AMPP_FUNCTION(!N1L55, !N1L56, !N1_irf_reg[1][0], !N1L67Q, !N1L130, !N1_irsr_reg[6]);


--N1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at LABCELL_X2_Y2_N12
N1L119 = AMPP_FUNCTION(!N1_irsr_reg[5], !A1L108, !A1L106, !N1L116, !N1_irsr_reg[6], !Q1_state[4]);


--N1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X3_Y3_N8
--register power-up is low

N1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L105, N1L133, !N1_clr_reg, N1L131);


--N1L63 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at MLABCELL_X3_Y3_N48
N1L63 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1L67Q, !N1_shadow_irf_reg[2][0]);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X1_Y2_N33
Q1L33 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[5]);


--N1L60 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at MLABCELL_X3_Y2_N3
N1L60 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_irsr_reg[2], !N1L67Q, !N1_irsr_reg[6], !N1_hub_mode_reg[1], !N1_irsr_reg[1]);


--N1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at LABCELL_X2_Y2_N54
N1L61 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_ir_scan_reg, !N1L60, !A1L108, !Q1L33);


--N1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X3_Y3_N10
--register power-up is low

N1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L105, N1L134, !N1_clr_reg, N1L131);


--N1L64 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at MLABCELL_X3_Y3_N51
N1L64 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_shadow_irf_reg[2][1], !N1L69Q);


--N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X1_Y2_N44
--register power-up is low

N1_hub_mode_reg[0] = AMPP_FUNCTION(A1L105, N1L44, !N1_clr_reg, N1L121);


--N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X3_Y2_N7
--register power-up is low

N1_irsr_reg[4] = AMPP_FUNCTION(A1L105, N1L85, !N1_clr_reg, N1L72);


--N1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at MLABCELL_X3_Y2_N48
N1L82 = AMPP_FUNCTION(!N1_hub_mode_reg[0], !N1_irsr_reg[4], !PD1_ir_out[0], !N1_irf_reg[1][0], !N1_irsr_reg[6]);


--N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X3_Y2_N10
--register power-up is low

N1_irsr_reg[3] = AMPP_FUNCTION(A1L105, N1L86, !N1_clr_reg, N1L72);


--N1L71 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at MLABCELL_X3_Y2_N21
N1L71 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[4], !N1_irsr_reg[3], !N1_hub_mode_reg[0], !N1_irsr_reg[5]);


--N1L72 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at MLABCELL_X3_Y2_N15
N1L72 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4], !N1L71, !N1_virtual_ir_scan_reg);


--N1L121 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X2_Y2_N27
N1L121 = AMPP_FUNCTION(!Q1_state[7], !A1L108, !Q1_state[5], !N1_virtual_ir_scan_reg);


--N1L83 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at MLABCELL_X3_Y2_N51
N1L83 = AMPP_FUNCTION(!N1_irsr_reg[3], !Q1_state[3]);


--N1L84 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at MLABCELL_X3_Y2_N18
N1L84 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[4], !N1_hub_mode_reg[0], !PD1_ir_out[1]);


--N1L76 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at LABCELL_X2_Y2_N57
N1L76 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_ir_scan_reg, !Q1_state[4], !N1_irsr_reg[6], !N1_irsr_reg[5]);


--P1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X4_Y1_N37
--register power-up is low

P1_WORD_SR[1] = AMPP_FUNCTION(A1L105, P1L23, P1L16);


--P1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X1_Y2_N45
P1_clear_signal = AMPP_FUNCTION(!Q1_state[8], !N1_virtual_ir_scan_reg);


--P1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X4_Y1_N22
--register power-up is low

P1_word_counter[3] = AMPP_FUNCTION(A1L105, P1L9, GND, P1L7);


--P1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X4_Y1_N17
--register power-up is low

P1_word_counter[4] = AMPP_FUNCTION(A1L105, P1L10, GND, P1L7);


--P1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X3_Y1_N11
--register power-up is low

P1_word_counter[1] = AMPP_FUNCTION(A1L105, P1L11, GND, P1L7);


--P1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X4_Y1_N11
--register power-up is low

P1_word_counter[0] = AMPP_FUNCTION(A1L105, P1L12, GND, P1L7);


--P1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X4_Y1_N53
--register power-up is low

P1_word_counter[2] = AMPP_FUNCTION(A1L105, P1L13, GND, P1L7);


--P1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X4_Y1_N42
P1L20 = AMPP_FUNCTION(!P1_word_counter[4], !P1_word_counter[2], !P1_word_counter[1], !P1_word_counter[0]);


--P1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at LABCELL_X4_Y1_N54
P1L21 = AMPP_FUNCTION(!P1_WORD_SR[1], !P1_clear_signal, !P1L20, !Q1_state[4], !P1_word_counter[3]);


--P1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X4_Y2_N12
P1L16 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_virtual_dr_scan_reg, !Q1_state[3], !Q1_state[8], !Q1_state[4]);


--N1L138 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X2_Y2_N6
N1L138 = AMPP_FUNCTION(!A1L106, !N1_tdo_bypass_reg, !Q1_state[4]);


--N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X1_Y1_N1
--register power-up is low

N1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L105, N1L34, N1L27);


--N1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X1_Y1_N39
N1L33 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[1]);


--N1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X2_Y1_N9
N1L4 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg);


--N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X3_Y1_N53
--register power-up is low

N1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L105, N1L110, GND, N1L106);


--N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X3_Y1_N44
--register power-up is low

N1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L105, N1L111, GND, N1L106);


--N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X3_Y1_N47
--register power-up is low

N1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L105, N1L112, GND, N1L106);


--N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X3_Y1_N29
--register power-up is low

N1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L105, N1L113, GND, N1L106);


--N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X3_Y1_N26
--register power-up is low

N1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L105, N1L114, GND, N1L106);


--N1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at MLABCELL_X3_Y1_N18
N1L8 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[4], !N1L104Q);


--N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X1_Y3_N16
--register power-up is low

N1_design_hash_reg[1] = AMPP_FUNCTION(A1L105, N1L16, N1L9);


--H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X1_Y3_N55
--register power-up is low

H1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[0], GND, H1L6);


--N1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at MLABCELL_X3_Y1_N45
N1L12 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0]);


--N1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at MLABCELL_X3_Y1_N24
N1L13 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[0]);


--N1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 at LABCELL_X1_Y3_N24
N1L14 = AMPP_FUNCTION(!N1L13, !N1L8, !N1L12, !N1L4, !N1_design_hash_reg[1], !H1_sldfabric_ident_writedata[0]);


--N1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4 at LABCELL_X1_Y2_N51
N1L9 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[3], !N1_virtual_dr_scan_reg);


--N1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X1_Y2_N36
N1L40 = AMPP_FUNCTION(!N1L25, !N1_irsr_reg[0], !N1L69Q, !N1_hub_mode_reg[1], !N1L121, !N1_irsr_reg[2]);


--N1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at LABCELL_X2_Y1_N12
N1L22 = AMPP_FUNCTION(!N1L21, !N1_jtag_ir_reg[1], !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[3], !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[2]);


--N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X1_Y2_N37
--register power-up is low

N1_reset_ena_reg = AMPP_FUNCTION(A1L105, N1L121, GND);


--N1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at LABCELL_X2_Y2_N51
N1L42 = AMPP_FUNCTION(!N1L69Q, !N1_irsr_reg[6], !N1_irsr_reg[2], !N1_irsr_reg[5]);


--N1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at LABCELL_X2_Y3_N18
N1L43 = AMPP_FUNCTION(!N1L67Q, !N1_hub_mode_reg[1], !N1_reset_ena_reg, !N1L42, !N1_hub_mode_reg[2]);


--Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X3_Y2_N32
--register power-up is low

Q1_tms_cnt[0] = AMPP_FUNCTION(A1L105, Q1L39, GND);


--Q1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at MLABCELL_X3_Y1_N33
Q1L38 = AMPP_FUNCTION(!Q1_tms_cnt[0], !Q1_tms_cnt[1], !Q1_tms_cnt[2]);


--N1L124 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at LABCELL_X2_Y1_N21
N1L124 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_mode_reg[1]);


--N1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at MLABCELL_X3_Y2_N12
N1L125 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_mode_reg[1], !N1_irsr_reg[5], !N1_irsr_reg[6]);


--N1L126 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at MLABCELL_X3_Y2_N54
N1L126 = AMPP_FUNCTION(!N1L67Q, !Q1_state[3], !N1_irf_reg[1][0]);


--N1L127 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at MLABCELL_X3_Y2_N33
N1L127 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1L125, !N1_shadow_irf_reg[1][0], !N1L124, !N1L126, !Q1L27);


--N1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at MLABCELL_X3_Y3_N6
N1L133 = AMPP_FUNCTION(!N1L67Q, !Q1_state[3], !N1_irf_reg[2][0]);


--N1L131 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at LABCELL_X2_Y2_N45
N1L131 = AMPP_FUNCTION(!Q1L33, !Q1_state[3], !N1_virtual_ir_scan_reg, !A1L108, !N1_irsr_reg[6], !N1_hub_mode_reg[1]);


--N1L134 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at MLABCELL_X3_Y3_N9
N1L134 = AMPP_FUNCTION(!Q1_state[3], !N1L69Q, !N1_irf_reg[2][1]);


--N1L44 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X1_Y2_N42
N1L44 = AMPP_FUNCTION(!N1L69Q, !N1_irsr_reg[0], !N1_irsr_reg[2], !N1_irsr_reg[5], !N1_irsr_reg[6]);


--N1L85 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at MLABCELL_X3_Y2_N6
N1L85 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[5]);


--N1L86 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at MLABCELL_X3_Y2_N9
N1L86 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[4]);


--P1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X4_Y1_N25
--register power-up is low

P1_WORD_SR[2] = AMPP_FUNCTION(A1L105, P1L26, P1L16);


--P1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at LABCELL_X4_Y1_N9
P1L22 = AMPP_FUNCTION(!P1_word_counter[0], !P1_word_counter[4]);


--P1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X4_Y1_N36
P1L23 = AMPP_FUNCTION(!P1_WORD_SR[2], !P1L22, !P1_word_counter[1], !P1_clear_signal, !Q1_state[4], !P1_word_counter[2]);


--P1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at LABCELL_X4_Y1_N18
P1L9 = AMPP_FUNCTION(!P1_word_counter[4], !P1_word_counter[0], !P1_word_counter[2], !P1_clear_signal, !P1_word_counter[1], !P1_word_counter[3]);


--P1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at LABCELL_X4_Y2_N33
P1L7 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_dr_scan_reg, !Q1_state[8], !Q1_state[3], !N1_virtual_ir_scan_reg);


--P1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at LABCELL_X4_Y1_N12
P1L10 = AMPP_FUNCTION(!P1_word_counter[3], !P1_word_counter[0], !P1_word_counter[2], !P1_word_counter[4], !P1_word_counter[1], !P1_clear_signal);


--P1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at LABCELL_X4_Y1_N30
P1L11 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[1], !P1_word_counter[0]);


--P1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at LABCELL_X4_Y1_N48
P1L12 = AMPP_FUNCTION(!P1_word_counter[2], !P1_word_counter[0], !P1_word_counter[3], !P1_word_counter[4], !P1_word_counter[1], !P1_clear_signal);


--P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X4_Y1_N57
P1L13 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[2], !P1_word_counter[1], !P1_word_counter[0]);


--N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X1_Y1_N5
--register power-up is low

N1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L105, N1L35, N1L27);


--N1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X1_Y1_N0
N1L34 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[2]);


--N1L110 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X4_Y1_N33
N1L110 = AMPP_FUNCTION(!P1_clear_signal, !N1L104Q);


--N1L106 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 at LABCELL_X2_Y1_N36
N1L106 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[8], !N1_virtual_ir_scan_reg, !N1_virtual_dr_scan_reg);


--N1L111 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at MLABCELL_X3_Y1_N39
N1L111 = AMPP_FUNCTION(!P1_clear_signal, !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0]);


--N1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal8~0 at MLABCELL_X3_Y1_N6
N1L24 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1]);


--N1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at MLABCELL_X3_Y1_N54
N1L112 = AMPP_FUNCTION(!P1_clear_signal, !N1L24, !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[2]);


--N1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at MLABCELL_X3_Y1_N57
N1L113 = AMPP_FUNCTION(!P1_clear_signal, !N1L24, !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[2]);


--N1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at MLABCELL_X3_Y1_N36
N1L114 = AMPP_FUNCTION(!P1_clear_signal, !N1_mixer_addr_reg_internal[2], !N1L24);


--N1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at MLABCELL_X3_Y1_N21
N1L15 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[0]);


--N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X1_Y3_N4
--register power-up is low

N1_design_hash_reg[2] = AMPP_FUNCTION(A1L105, N1L18, N1L9);


--H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X1_Y3_N46
--register power-up is low

H1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[1], GND, H1L6);


--N1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X1_Y3_N15
N1L16 = AMPP_FUNCTION(!H1_sldfabric_ident_writedata[1], !N1L15, !N1L8, !N1L4, !N1_design_hash_reg[2]);


--N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X1_Y3_N37
--register power-up is low

N1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[1], GND, N1L47);


--H1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X1_Y1_N33
H1L6 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_dr_scan_reg, !N1L67Q, !N1L42, !Q1_state[8]);


--Q1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at MLABCELL_X3_Y1_N3
Q1L39 = AMPP_FUNCTION(!A1L108, !Q1_tms_cnt[0]);


--Q1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LABCELL_X2_Y1_N6
Q1L40 = AMPP_FUNCTION(!Q1_tms_cnt[1], !Q1_tms_cnt[0]);


--P1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X4_Y1_N6
P1L24 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !P1_word_counter[2], !P1_word_counter[1], !Q1_state[8]);


--P1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X4_Y1_N1
--register power-up is low

P1_WORD_SR[3] = AMPP_FUNCTION(A1L105, P1L27, P1L16);


--P1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X4_Y1_N45
P1L25 = AMPP_FUNCTION(!P1_word_counter[2], !P1_word_counter[4], !P1_word_counter[1], !P1_word_counter[3]);


--P1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at LABCELL_X4_Y1_N24
P1L26 = AMPP_FUNCTION(!P1L24, !P1_WORD_SR[3], !P1_word_counter[0], !P1_clear_signal, !Q1_state[4], !P1L25);


--N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X1_Y1_N55
--register power-up is low

N1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L105, N1L36, N1L27);


--N1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X1_Y1_N3
N1L35 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[3]);


--N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X1_Y3_N1
--register power-up is low

N1_design_hash_reg[3] = AMPP_FUNCTION(A1L105, N1L20, N1L9);


--H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X1_Y3_N31
--register power-up is low

H1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L105, H1L9, H1L6);


--N1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at MLABCELL_X3_Y1_N9
N1L17 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[2]);


--N1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X1_Y3_N3
N1L18 = AMPP_FUNCTION(!N1L4, !N1L8, !N1L17, !H1_sldfabric_ident_writedata[2], !N1_design_hash_reg[3]);


--N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X1_Y3_N40
--register power-up is low

N1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L105, N1L49, N1L47);


--N1L47 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X1_Y2_N0
N1L47 = AMPP_FUNCTION(!N1L69Q, !Q1_state[4], !N1_virtual_dr_scan_reg, !N1_irsr_reg[0], !N1L25, !N1_irsr_reg[2]);


--N1L36 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X1_Y1_N54
N1L36 = AMPP_FUNCTION(!Q1_state[3], !A1L106);


--N1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at MLABCELL_X3_Y1_N27
N1L19 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[0]);


--H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X1_Y3_N34
--register power-up is low

H1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L105, H1L11, H1L6);


--N1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 at LABCELL_X1_Y3_N0
N1L20 = AMPP_FUNCTION(!N1L4, !N1L8, !N1L19, !H1_sldfabric_ident_writedata[3], !A1L106);


--N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X1_Y3_N52
--register power-up is low

N1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L105, N1L51, N1L47);


--N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X1_Y3_N23
--register power-up is low

N1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L105, A1L106, GND, N1L47);


--N1L92 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at LABCELL_X1_Y1_N21
N1L92 = AMPP_FUNCTION(!N1_jtag_ir_reg[3]);


--N1L89 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at LABCELL_X1_Y1_N9
N1L89 = AMPP_FUNCTION(!N1_jtag_ir_reg[1]);






--SW[8] is SW[8] at PIN_AD10
SW[8] = INPUT();



--SW[9] is SW[9] at PIN_AE12
SW[9] = INPUT();



--KEY[2] is KEY[2] at PIN_W15
KEY[2] = INPUT();



--KEY[3] is KEY[3] at PIN_Y16
KEY[3] = INPUT();


--A1L233 is LEDR[0]~output at IOOBUF_X52_Y0_N2
A1L233 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_V16
LEDR[0] = OUTPUT();


--A1L235 is LEDR[1]~output at IOOBUF_X52_Y0_N19
A1L235 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_W16
LEDR[1] = OUTPUT();


--A1L237 is LEDR[2]~output at IOOBUF_X60_Y0_N2
A1L237 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_V17
LEDR[2] = OUTPUT();


--A1L239 is LEDR[3]~output at IOOBUF_X80_Y0_N2
A1L239 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_V18
LEDR[3] = OUTPUT();


--A1L241 is LEDR[4]~output at IOOBUF_X60_Y0_N19
A1L241 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[4] is LEDR[4] at PIN_W17
LEDR[4] = OUTPUT();


--A1L243 is LEDR[5]~output at IOOBUF_X80_Y0_N19
A1L243 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[5] is LEDR[5] at PIN_W19
LEDR[5] = OUTPUT();


--A1L245 is LEDR[6]~output at IOOBUF_X84_Y0_N2
A1L245 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[6] is LEDR[6] at PIN_Y19
LEDR[6] = OUTPUT();


--A1L247 is LEDR[7]~output at IOOBUF_X89_Y6_N5
A1L247 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[7] is LEDR[7] at PIN_W20
LEDR[7] = OUTPUT();


--A1L249 is LEDR[8]~output at IOOBUF_X89_Y8_N5
A1L249 = OUTPUT_BUFFER.O(.I(cntr[24]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[8] is LEDR[8] at PIN_W21
LEDR[8] = OUTPUT();


--A1L251 is LEDR[9]~output at IOOBUF_X89_Y6_N22
A1L251 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[9] is LEDR[9] at PIN_Y21
LEDR[9] = OUTPUT();


--A1L165 is HEX0[0]~output at IOOBUF_X89_Y8_N39
A1L165 = OUTPUT_BUFFER.O(.I(S1_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[0] is HEX0[0] at PIN_AE26
HEX0[0] = OUTPUT();


--A1L167 is HEX0[1]~output at IOOBUF_X89_Y11_N79
A1L167 = OUTPUT_BUFFER.O(.I(S1_data_out[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[1] is HEX0[1] at PIN_AE27
HEX0[1] = OUTPUT();


--A1L169 is HEX0[2]~output at IOOBUF_X89_Y11_N96
A1L169 = OUTPUT_BUFFER.O(.I(S1_data_out[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[2] is HEX0[2] at PIN_AE28
HEX0[2] = OUTPUT();


--A1L171 is HEX0[3]~output at IOOBUF_X89_Y4_N79
A1L171 = OUTPUT_BUFFER.O(.I(S1L10Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[3] is HEX0[3] at PIN_AG27
HEX0[3] = OUTPUT();


--A1L173 is HEX0[4]~output at IOOBUF_X89_Y13_N56
A1L173 = OUTPUT_BUFFER.O(.I(S1_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[4] is HEX0[4] at PIN_AF28
HEX0[4] = OUTPUT();


--A1L175 is HEX0[5]~output at IOOBUF_X89_Y13_N39
A1L175 = OUTPUT_BUFFER.O(.I(S1_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[5] is HEX0[5] at PIN_AG28
HEX0[5] = OUTPUT();


--A1L177 is HEX0[6]~output at IOOBUF_X89_Y4_N96
A1L177 = OUTPUT_BUFFER.O(.I(S1_data_out[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--HEX0[6] is HEX0[6] at PIN_AH28
HEX0[6] = OUTPUT();


--A1L122 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L122 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L224 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L224 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();


--A1L254 is SW[0]~input at IOIBUF_X12_Y0_N18
A1L254 = INPUT_BUFFER(.I(SW[0]), );


--SW[0] is SW[0] at PIN_AB12
SW[0] = INPUT();


--A1L256 is SW[1]~input at IOIBUF_X16_Y0_N1
A1L256 = INPUT_BUFFER(.I(SW[1]), );


--SW[1] is SW[1] at PIN_AC12
SW[1] = INPUT();


--A1L226 is KEY[1]~input at IOIBUF_X36_Y0_N18
A1L226 = INPUT_BUFFER(.I(KEY[1]), );


--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();


--A1L258 is SW[2]~input at IOIBUF_X8_Y0_N35
A1L258 = INPUT_BUFFER(.I(SW[2]), );


--SW[2] is SW[2] at PIN_AF9
SW[2] = INPUT();


--A1L260 is SW[3]~input at IOIBUF_X4_Y0_N52
A1L260 = INPUT_BUFFER(.I(SW[3]), );


--SW[3] is SW[3] at PIN_AF10
SW[3] = INPUT();


--A1L262 is SW[4]~input at IOIBUF_X2_Y0_N41
A1L262 = INPUT_BUFFER(.I(SW[4]), );


--SW[4] is SW[4] at PIN_AD11
SW[4] = INPUT();


--A1L264 is SW[5]~input at IOIBUF_X16_Y0_N18
A1L264 = INPUT_BUFFER(.I(SW[5]), );


--SW[5] is SW[5] at PIN_AD12
SW[5] = INPUT();


--A1L266 is SW[6]~input at IOIBUF_X4_Y0_N35
A1L266 = INPUT_BUFFER(.I(SW[6]), );


--SW[6] is SW[6] at PIN_AE11
SW[6] = INPUT();


--A1L268 is SW[7]~input at IOIBUF_X4_Y0_N1
A1L268 = INPUT_BUFFER(.I(SW[7]), );


--SW[7] is SW[7] at PIN_AC9
SW[7] = INPUT();










--A1L123 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
A1L123 = cyclonev_clkena(.INCLK = A1L122) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--ND1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder at LABCELL_X2_Y4_N21
ND1L9 = PD1_sr[1];


--SC1L1038 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X17_Y8_N36
SC1L1038 = YC2_q_b[0];


--SC1L1022 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at MLABCELL_X15_Y8_N12
SC1L1022 = ( YC2_q_b[0] );


--SC1L1040 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X13_Y4_N21
SC1L1040 = ( YC2_q_b[1] );


--SC1L1024 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at LABCELL_X7_Y5_N24
SC1L1024 = YC2_q_b[1];


--SC1L1042 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X13_Y4_N0
SC1L1042 = YC2_q_b[2];


--SC1L1026 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at LABCELL_X9_Y7_N48
SC1L1026 = ( YC2_q_b[2] );


--SC1L1044 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X17_Y4_N51
SC1L1044 = ( YC2_q_b[3] );


--SC1L1028 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at LABCELL_X9_Y7_N51
SC1L1028 = YC2_q_b[3];


--SC1L1030 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at MLABCELL_X15_Y8_N24
SC1L1030 = ( YC2_q_b[4] );


--SC1L1046 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at LABCELL_X13_Y4_N15
SC1L1046 = YC2_q_b[4];


--SC1L1048 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X13_Y4_N54
SC1L1048 = ( YC2_q_b[5] );


--SC1L1032 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at MLABCELL_X15_Y8_N9
SC1L1032 = ( YC2_q_b[5] );


--SC1L1034 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at MLABCELL_X15_Y8_N6
SC1L1034 = YC2_q_b[6];


--SC1L1050 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X17_Y8_N12
SC1L1050 = ( YC2_q_b[6] );


--DB1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder at MLABCELL_X8_Y2_N48
DB1L39 = AMPP_FUNCTION(!DB1_td_shift[9]);


--DB1L102 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder at MLABCELL_X8_Y2_N3
DB1L102 = AMPP_FUNCTION(!DB1_td_shift[9]);


--ND1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder at MLABCELL_X3_Y4_N36
ND1L11 = PD1_sr[2];


--SC1L527 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at LABCELL_X16_Y8_N15
SC1L527 = ( SC1_D_iw[12] );


--SC1L531 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at LABCELL_X16_Y8_N21
SC1L531 = SC1_D_iw[14];


--SC1L1052 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X17_Y8_N45
SC1L1052 = ( YC2_q_b[7] );


--SC1L1036 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at LABCELL_X11_Y4_N0
SC1L1036 = ( YC2_q_b[7] );


--SC1L537 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at LABCELL_X16_Y8_N39
SC1L537 = ( SC1_D_iw[17] );


--DB1L104 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder at MLABCELL_X8_Y2_N0
DB1L104 = AMPP_FUNCTION(!DB1_td_shift[10]);


--SC1L502 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]~feeder at LABCELL_X18_Y6_N12
SC1L502 = ( YC1_q_b[18] );


--SC1L480 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]~feeder at LABCELL_X12_Y8_N0
SC1L480 = ( YC1_q_b[0] );


--SC1L517 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]~feeder at LABCELL_X18_Y6_N18
SC1L517 = ( YC1_q_b[31] );


--YB3L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]~feeder at MLABCELL_X8_Y7_N9
YB3L30 = ( VC1_readdata[24] );


--YB3L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~feeder at MLABCELL_X6_Y5_N48
YB3L32 = ( VC1_readdata[25] );


--YB3L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]~feeder at MLABCELL_X8_Y7_N39
YB3L34 = ( VC1_readdata[26] );


--ND1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder at LABCELL_X2_Y4_N9
ND1L34 = PD1_sr[17];


--YB3L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]~feeder at LABCELL_X11_Y5_N24
YB3L17 = ( VC1_readdata[12] );


--YB3L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X9_Y6_N57
YB3L8 = ( VC1_readdata[5] );


--YB3L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]~feeder at LABCELL_X11_Y4_N18
YB3L14 = ( VC1_readdata[10] );


--ND1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder at LABCELL_X2_Y4_N54
ND1L46 = PD1_sr[26];


--ND1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder at LABCELL_X2_Y4_N24
ND1L48 = ( PD1_sr[27] );


--ND1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder at LABCELL_X2_Y4_N45
ND1L36 = PD1_sr[18];


--YB3L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]~feeder at MLABCELL_X8_Y5_N33
YB3L40 = ( VC1_readdata[31] );


--ND1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder at LABCELL_X2_Y4_N51
ND1L52 = PD1_sr[30];


--ND1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder at LABCELL_X2_Y4_N39
ND1L56 = PD1_sr[32];


--ND1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder at LABCELL_X2_Y4_N18
ND1L38 = ( PD1_sr[19] );


--DB1L100 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder at MLABCELL_X8_Y2_N54
DB1L100 = AMPP_FUNCTION(!DB1_td_shift[8]);


--ND1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder at LABCELL_X2_Y4_N6
ND1L32 = ( PD1_sr[16] );


--DB1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder at MLABCELL_X6_Y2_N0
DB1L10 = AMPP_FUNCTION(!DB1_count[3]);


--ND1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder at MLABCELL_X3_Y4_N54
ND1L19 = ( PD1_sr[8] );


--ND1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at MLABCELL_X3_Y4_N45
ND1L27 = ( PD1_sr[13] );


--ND1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder at MLABCELL_X3_Y4_N57
ND1L21 = PD1_sr[9];


--ND1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder at MLABCELL_X3_Y4_N42
ND1L23 = ( PD1_sr[10] );


--S1L6 is nios_system:u0|nios_system_hex:hex|data_out[0]~feeder at LABCELL_X11_Y4_N42
S1L6 = ( SC1_d_writedata[0] );


--S1L11 is nios_system:u0|nios_system_hex:hex|data_out[3]~feeder at LABCELL_X12_Y4_N45
S1L11 = ( SC1_d_writedata[3] );


--S1L13 is nios_system:u0|nios_system_hex:hex|data_out[4]~feeder at LABCELL_X12_Y4_N42
S1L13 = ( SC1L1017Q );


--S1L15 is nios_system:u0|nios_system_hex:hex|data_out[5]~feeder at LABCELL_X19_Y4_N39
S1L15 = ( SC1_d_writedata[5] );


--A1L222 is key0_d3~feeder at LABCELL_X36_Y3_N3
A1L222 = ( key0_d2 );


--YB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0]~feeder at LABCELL_X18_Y5_N18
YB4L12 = ( SB1L10 );


--A1L220 is key0_d2~feeder at LABCELL_X36_Y3_N9
A1L220 = ( key0_d1 );


--SC1L394 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst~feeder at LABCELL_X7_Y7_N0
SC1L394 = ( SC1_R_valid );


--SC1L525 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at LABCELL_X16_Y8_N51
SC1L525 = ( SC1L282Q );


--SC1L529 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at LABCELL_X16_Y8_N18
SC1L529 = SC1_D_iw[13];


--SC1L533 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at LABCELL_X16_Y8_N3
SC1L533 = SC1_D_iw[15];


--SC1L535 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at LABCELL_X16_Y8_N30
SC1L535 = SC1_D_iw[16];


--SC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at LABCELL_X16_Y8_N6
SC1L540 = ( SC1_D_iw[18] );


--SC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at LABCELL_X16_Y8_N57
SC1L544 = ( SC1_D_iw[20] );


--SC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at LABCELL_X16_Y8_N27
SC1L542 = SC1_D_iw[19];


--SC1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at LABCELL_X16_Y8_N42
SC1L546 = ( SC1_D_iw[21] );


--DB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder at LABCELL_X4_Y3_N36
DB1L49 = AMPP_FUNCTION(!DB1_rvalid0);


--BD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder at LABCELL_X4_Y4_N24
BD1L7 = ND1_jdo[3];


--RD2L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1~feeder at MLABCELL_X3_Y5_N18
RD2L2 = ( SC1L1064Q );


--SC1L398 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X12_Y7_N3
SC1L398 = SC1_E_src2[0];


--ZD1L9 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]~feeder at MLABCELL_X8_Y3_N54
ZD1L9 = ( ZD1_altera_reset_synchronizer_int_chain[1] );


--LD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at LABCELL_X7_Y4_N24
LD1L116 = ( ND1_jdo[34] );


--BD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder at LABCELL_X4_Y4_N36
BD1L28 = ( ND1_jdo[17] );


--LD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder at MLABCELL_X6_Y4_N42
LD1L77 = ND1_jdo[17];


--DB1L112 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder at MLABCELL_X8_Y2_N24
DB1L112 = AMPP_FUNCTION(!DB1L110);


--LD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at MLABCELL_X6_Y4_N36
LD1L98 = ( ND1_jdo[25] );


--BD1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder at MLABCELL_X6_Y3_N0
BD1L44 = ( ND1_jdo[25] );


--DD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder at LABCELL_X18_Y5_N57
DD1L11 = ( DD1L10 );


--BD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder at LABCELL_X4_Y4_N21
BD1L9 = ND1_jdo[4];


--LD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder at LABCELL_X7_Y4_N48
LD1L54 = ND1_jdo[4];


--LD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at LABCELL_X7_Y4_N21
LD1L100 = ND1_jdo[26];


--BD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder at LABCELL_X4_Y4_N42
BD1L49 = ND1_jdo[28];


--LD1L105 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at MLABCELL_X6_Y4_N18
LD1L105 = ND1_jdo[28];


--LD1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at LABCELL_X7_Y4_N42
LD1L103 = ( ND1_jdo[27] );


--BD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder at MLABCELL_X6_Y3_N54
BD1L47 = ( ND1_jdo[27] );


--YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X11_Y5_N15
YB1L3 = ( U1_ien_AF );


--YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at MLABCELL_X15_Y5_N3
YB1L5 = U1_ien_AE;


--BD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~feeder at LABCELL_X4_Y4_N45
BD1L37 = ND1_jdo[21];


--LD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at MLABCELL_X6_Y4_N0
LD1L87 = ( ND1_jdo[20] );


--BD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder at LABCELL_X4_Y4_N18
BD1L35 = ( ND1_jdo[20] );


--ND1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder at LABCELL_X1_Y5_N12
ND1L59 = ( PD1_sr[34] );


--ZD2L21 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]~feeder at LABCELL_X24_Y6_N3
ZD2L21 = ( ZD2_altera_reset_synchronizer_int_chain[2] );


--BD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~feeder at LABCELL_X4_Y4_N12
BD1L5 = ( ND1_jdo[2] );


--BD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder at LABCELL_X4_Y4_N51
BD1L11 = ( ND1_jdo[5] );


--LD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at MLABCELL_X6_Y4_N27
LD1L56 = ND1_jdo[5];


--LD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at MLABCELL_X6_Y4_N33
LD1L107 = ND1_jdo[29];


--LD1L109 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at MLABCELL_X6_Y4_N48
LD1L109 = ND1_jdo[30];


--LD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at MLABCELL_X6_Y4_N39
LD1L111 = ND1_jdo[31];


--LD1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at LABCELL_X7_Y4_N15
LD1L114 = ND1_jdo[33];


--VC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at MLABCELL_X8_Y5_N9
VC1L78 = ( AD1L9 );


--VC1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at MLABCELL_X8_Y4_N30
VC1L48 = AD1L9;


--VC1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at MLABCELL_X8_Y4_N33
VC1L28 = AD1L9;


--VC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at MLABCELL_X8_Y4_N42
VC1L26 = AD1L9;


--VC1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at MLABCELL_X8_Y4_N45
VC1L24 = AD1L9;


--VC1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at MLABCELL_X8_Y4_N12
VC1L36 = AD1L9;


--VC1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at MLABCELL_X8_Y4_N15
VC1L56 = AD1L9;


--VC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at MLABCELL_X8_Y4_N54
VC1L62 = AD1L9;


--VC1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at MLABCELL_X8_Y4_N57
VC1L64 = AD1L9;


--VC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at MLABCELL_X8_Y4_N18
VC1L52 = AD1L9;


--VC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at MLABCELL_X8_Y4_N21
VC1L50 = AD1L9;


--VC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at MLABCELL_X8_Y4_N24
VC1L58 = AD1L9;


--VC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at MLABCELL_X8_Y4_N27
VC1L38 = AD1L9;


--VC1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at MLABCELL_X8_Y4_N48
VC1L44 = AD1L9;


--VC1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at MLABCELL_X8_Y4_N51
VC1L60 = AD1L9;


--VC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at MLABCELL_X8_Y4_N3
VC1L42 = AD1L9;


--VC1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at MLABCELL_X8_Y4_N0
VC1L72 = AD1L9;


--VC1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at MLABCELL_X8_Y4_N6
VC1L40 = AD1L9;


--VC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at MLABCELL_X8_Y4_N9
VC1L54 = AD1L9;


--VC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at MLABCELL_X8_Y4_N36
VC1L70 = AD1L9;


--VC1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at MLABCELL_X8_Y4_N39
VC1L68 = AD1L9;


--VC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at MLABCELL_X6_Y5_N54
VC1L74 = ( AD1L9 );


--VC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at MLABCELL_X6_Y5_N24
VC1L66 = ( AD1L9 );


--VC1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at MLABCELL_X6_Y5_N0
VC1L76 = AD1L9;


--VC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at MLABCELL_X6_Y5_N3
VC1L30 = AD1L9;


--VC1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at MLABCELL_X6_Y5_N6
VC1L32 = ( AD1L9 );


--VC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at MLABCELL_X6_Y5_N12
VC1L34 = ( AD1L9 );


--VC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at MLABCELL_X6_Y5_N45
VC1L46 = ( AD1L9 );


--LD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at LABCELL_X7_Y4_N3
LD1L85 = ( ND1_jdo[19] );


--BD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder at LABCELL_X4_Y4_N15
BD1L30 = ND1_jdo[18];


--ZD1L6 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]~feeder at MLABCELL_X8_Y3_N36
ZD1L6 = ( AE1_altera_reset_synchronizer_int_chain_out );


--PD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder at MLABCELL_X3_Y5_N6
PD1L5 = ( PD1L6 );


--ZD2L10 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder at LABCELL_X24_Y6_N48
ZD2L10 = ( ZD2_altera_reset_synchronizer_int_chain[1] );


--DB1L94 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder at MLABCELL_X8_Y2_N33
DB1L94 = AMPP_FUNCTION(!DB1_td_shift[5]);


--LD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder at LABCELL_X7_Y4_N6
LD1L58 = ( ND1_jdo[6] );


--RD5L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]~feeder at MLABCELL_X3_Y5_N51
RD5L4 = ( RD5_din_s1 );


--AE2L7 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder at MLABCELL_X8_Y3_N6
AE2L7 = ( AE2_altera_reset_synchronizer_int_chain[0] );


--ND1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder at LABCELL_X2_Y4_N42
ND1L54 = ( PD1_sr[31] );


--BD1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder at MLABCELL_X6_Y3_N27
BD1L40 = ( ND1_jdo[23] );


--LD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at LABCELL_X7_Y4_N12
LD1L93 = ( ND1_jdo[23] );


--LD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at MLABCELL_X6_Y4_N51
LD1L75 = ND1_jdo[16];


--ZD2L8 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X24_Y6_N9
ZD2L8 = ( ZD2_altera_reset_synchronizer_int_chain[0] );


--DB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder at MLABCELL_X8_Y2_N12
DB1L96 = AMPP_FUNCTION(!DB1_td_shift[6]);


--DB1L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder at MLABCELL_X8_Y2_N15
DB1L98 = AMPP_FUNCTION(!DB1_td_shift[7]);


--BD1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder at LABCELL_X4_Y4_N27
BD1L42 = ND1_jdo[24];


--LD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at MLABCELL_X6_Y4_N9
LD1L95 = ND1_jdo[24];


--ND1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder at MLABCELL_X3_Y4_N39
ND1L17 = PD1_sr[7];


--BD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at LABCELL_X4_Y4_N39
BD1L14 = ( ND1_jdo[7] );


--AE2L3 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at MLABCELL_X8_Y3_N9
AE2L3 = ( AE2_altera_reset_synchronizer_int_chain[1] );


--PD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder at LABCELL_X4_Y3_N18
PD1L49 = PD1L82;


--LD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at MLABCELL_X6_Y4_N6
LD1L91 = ND1_jdo[22];


--AE1L3 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at MLABCELL_X8_Y3_N51
AE1L3 = ( AE1_altera_reset_synchronizer_int_chain[1] );


--ZD2L6 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X24_Y6_N6
ZD2L6 = ( AE3_altera_reset_synchronizer_int_chain_out );


--BD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder at LABCELL_X4_Y4_N30
BD1L24 = ( ND1_jdo[14] );


--LD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder at MLABCELL_X6_Y4_N3
LD1L72 = ND1_jdo[14];


--BD1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder at LABCELL_X4_Y4_N33
BD1L21 = ( ND1_jdo[12] );


--LD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder at MLABCELL_X6_Y4_N12
LD1L68 = ND1_jdo[12];


--LD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at MLABCELL_X6_Y4_N30
LD1L70 = ND1_jdo[13];


--BD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder at LABCELL_X4_Y4_N54
BD1L19 = ND1_jdo[11];


--LD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at MLABCELL_X6_Y4_N54
LD1L62 = ( ND1_jdo[9] );


--LD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at MLABCELL_X6_Y4_N21
LD1L64 = ND1_jdo[10];


--ND1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder at LABCELL_X2_Y4_N36
ND1L30 = ( PD1_sr[15] );


--AE3L3 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X24_Y6_N45
AE3L3 = ( AE3_altera_reset_synchronizer_int_chain[1] );


--DB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~feeder at MLABCELL_X8_Y2_N45
DB1L41 = AMPP_FUNCTION(!DB1L40);


--DB1L115 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~feeder at MLABCELL_X8_Y2_N57
DB1L115 = AMPP_FUNCTION(!DB1L114);


--AE4L5 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X24_Y6_N0
AE4L5 = ( AE4L4 );


--YB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X12_Y4_N27
YB1L9 = ( A1L274 );


--YB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X12_Y4_N30
YB1L11 = ( A1L274 );


--YB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X12_Y4_N51
YB1L13 = ( A1L274 );


--YB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X11_Y5_N39
YB1L15 = ( A1L274 );


--YB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X11_Y5_N18
YB1L7 = ( A1L274 );


--N1L101 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder at LABCELL_X1_Y1_N51
N1L101 = AMPP_FUNCTION(!A1L106);


--DB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]~feeder at MLABCELL_X6_Y2_N12
DB1L75 = AMPP_FUNCTION(!A1L106);


--ND1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder at MLABCELL_X6_Y3_N12
ND1L5 = ( N1_irf_reg[2][1] );


--N1L49 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder at LABCELL_X1_Y3_N39
N1L49 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[2]);


--H1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]~feeder at LABCELL_X1_Y3_N30
H1L9 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[2]);


--N1L51 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder at LABCELL_X1_Y3_N51
N1L51 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[3]);


--H1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]~feeder at LABCELL_X1_Y3_N33
H1L11 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[3]);


--DB1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X24_Y5_N27
DB1L43 = AMPP_FUNCTION();


--PD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at MLABCELL_X3_Y5_N42
PD1L2 = VCC;


--YB7L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override~feeder at LABCELL_X19_Y5_N3
YB7L6 = VCC;


--YB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1]~feeder at MLABCELL_X8_Y5_N27
YB2L3 = VCC;


--AD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at MLABCELL_X8_Y5_N36
AD1L7 = VCC;


--AE1L5 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X8_Y3_N48
AE1L5 = VCC;


--AE3L5 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X24_Y6_N12
AE3L5 = VCC;


--SC1L797Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]~DUPLICATE at FF_X13_Y7_N52
--register power-up is low

SC1L797Q = DFFEAS(SC1L324, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1L801Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]~DUPLICATE at FF_X13_Y7_N11
--register power-up is low

SC1L801Q = DFFEAS(SC1L327, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L344,  );


--SC1L412Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]~DUPLICATE at FF_X19_Y6_N40
--register power-up is low

SC1L412Q = DFFEAS(SC1L451, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[5],  ,  , SC1_E_new_inst);


--SC1L421Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]~DUPLICATE at FF_X16_Y7_N25
--register power-up is low

SC1L421Q = DFFEAS(SC1L458, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[12],  ,  , SC1_E_new_inst);


--SC1L418Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE at FF_X16_Y7_N40
--register power-up is low

SC1L418Q = DFFEAS(SC1L456, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[10],  ,  , SC1_E_new_inst);


--SC1L409Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]~DUPLICATE at FF_X19_Y6_N55
--register power-up is low

SC1L409Q = DFFEAS(SC1L449, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[3],  ,  , SC1_E_new_inst);


--LD1L40Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE at FF_X2_Y5_N1
--register power-up is low

LD1L40Q = DFFEAS(LD1L7, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[26],  ,  , ND1_take_action_ocimem_a);


--LD1L43Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE at FF_X2_Y5_N7
--register power-up is low

LD1L43Q = DFFEAS(LD1L11, GLOBAL(A1L123),  ,  , ND1L68, ND1_jdo[28],  ,  , ND1_take_action_ocimem_a);


--SC1L482Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]~DUPLICATE at FF_X11_Y7_N49
--register power-up is low

SC1L482Q = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC1_q_b[1],  , SC1L514, VCC);


--SC1L501Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]~DUPLICATE at FF_X18_Y6_N13
--register power-up is low

SC1L501Q = DFFEAS(SC1L502, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  , SC1L514,  );


--SC1L994Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]~DUPLICATE at FF_X10_Y6_N37
--register power-up is low

SC1L994Q = DFFEAS(GC1_src_data[27], GLOBAL(A1L123), !ZD1_r_sync_rst,  , !SC1L999, SC1L875,  ,  , SC1_av_ld_aligning_data);


--LD1L102Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE at FF_X7_Y4_N43
--register power-up is low

LD1L102Q = DFFEAS(LD1L103, GLOBAL(A1L123),  ,  , LD1L52, XD1_q_a[24],  , LD1L97, !ND1_take_action_ocimem_b);


--SC1L432Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]~DUPLICATE at FF_X15_Y6_N13
--register power-up is low

SC1L432Q = DFFEAS(SC1L468, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[22],  ,  , SC1_E_new_inst);


--SC1L436Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]~DUPLICATE at FF_X15_Y6_N32
--register power-up is low

SC1L436Q = DFFEAS(SC1L471, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[25],  ,  , SC1_E_new_inst);


--SC1L440Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]~DUPLICATE at FF_X15_Y6_N4
--register power-up is low

SC1L440Q = DFFEAS(SC1L473, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[27],  ,  , SC1_E_new_inst);


--SC1L438Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]~DUPLICATE at FF_X15_Y6_N7
--register power-up is low

SC1L438Q = DFFEAS(SC1L472, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[26],  ,  , SC1_E_new_inst);


--SC1L442Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]~DUPLICATE at FF_X15_Y6_N43
--register power-up is low

SC1L442Q = DFFEAS(SC1L474, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , SC1_E_src1[28],  ,  , SC1_E_new_inst);


--S1L10Q is nios_system:u0|nios_system_hex:hex|data_out[3]~DUPLICATE at FF_X12_Y4_N46
--register power-up is low

S1L10Q = DFFEAS(S1L11, GLOBAL(A1L123), !ZD1_r_sync_rst,  , S1L3,  ,  ,  ,  );


--SC1L1017Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]~DUPLICATE at FF_X9_Y7_N43
--register power-up is low

SC1L1017Q = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  , YC2_q_b[4],  ,  , VCC);


--LD1L194Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE at FF_X22_Y5_N32
--register power-up is low

LD1L194Q = DFFEAS(LD1L193, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YB2L7Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X17_Y5_N34
--register power-up is low

YB2L7Q = DFFEAS(YB2L9, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L732Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]~DUPLICATE at FF_X11_Y7_N10
--register power-up is low

SC1L732Q = DFFEAS(SC1L303, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L491Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]~DUPLICATE at FF_X18_Y7_N46
--register power-up is low

SC1L491Q = DFFEAS(SC1L741, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L1070Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read~DUPLICATE at FF_X11_Y6_N4
--register power-up is low

SC1L1070Q = DFFEAS(SC1L1069, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L282Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]~DUPLICATE at FF_X8_Y7_N26
--register power-up is low

SC1L282Q = DFFEAS(SC1L640, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1L695,  ,  ,  ,  );


--SC1L1064Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~DUPLICATE at FF_X12_Y9_N4
--register power-up is low

SC1L1064Q = DFFEAS( , GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_E_valid_from_R, SC1L1063,  ,  , VCC);


--SC1L872Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie~DUPLICATE at FF_X12_Y9_N22
--register power-up is low

SC1L872Q = DFFEAS(SC1L871, GLOBAL(A1L123), !ZD1_r_sync_rst,  , SC1_E_valid_from_R,  ,  ,  ,  );


--SC1L830Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]~DUPLICATE at FF_X8_Y5_N1
--register power-up is low

SC1L830Q = DFFEAS(SC1L831, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L943Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]~DUPLICATE at FF_X10_Y5_N49
--register power-up is low

SC1L943Q = DFFEAS(SC1L953, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MB2L7Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE at FF_X12_Y5_N1
--register power-up is low

MB2L7Q = DFFEAS(MB2L6, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L12Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE at FF_X7_Y5_N50
--register power-up is low

AD1L12Q = DFFEAS(AD1L11, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC1L946Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]~DUPLICATE at FF_X10_Y6_N49
--register power-up is low

SC1L946Q = DFFEAS(SC1L963, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MB1L5Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE at FF_X12_Y5_N55
--register power-up is low

MB1L5Q = DFFEAS(MB1L4, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L101Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]~DUPLICATE at FF_X7_Y5_N19
--register power-up is low

VC1L101Q = DFFEAS(VB1L24, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--SC1L1061Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]~DUPLICATE at FF_X17_Y8_N34
--register power-up is low

SC1L1061Q = DFFEAS(SC1L571, GLOBAL(A1L123), !ZD1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LD1L89Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~DUPLICATE at FF_X2_Y5_N43
--register power-up is low

LD1L89Q = DFFEAS(LD1L125, GLOBAL(A1L123),  ,  , LD1L52,  ,  ,  ,  );


--DB1L23Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~DUPLICATE at FF_X4_Y2_N46
--register power-up is low

DB1L23Q = AMPP_FUNCTION(!A1L105, DB1L22, !N1_clr_reg, GND);


--N1L67Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE at FF_X3_Y2_N49
--register power-up is low

N1L67Q = AMPP_FUNCTION(A1L105, N1L82, N1L69Q, !N1_clr_reg, !Q1_state[3], N1L72);


--N1L69Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE at FF_X3_Y2_N19
--register power-up is low

N1L69Q = AMPP_FUNCTION(A1L105, N1L84, N1_irsr_reg[2], !N1_clr_reg, !Q1_state[3], N1L72);


--N1L99Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE at FF_X1_Y1_N49
--register power-up is low

N1L99Q = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[9], Q1_state[0], GND, Q1_state[11]);


--N1L104Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE at FF_X3_Y1_N52
--register power-up is low

N1L104Q = AMPP_FUNCTION(A1L105, N1L110, GND, N1L106);


