/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module abs_diff(\in_0[0] , \in_0[1] , \in_0[2] , \in_0[3] , \in_0[4] , \in_0[5] , \in_0[6] , \in_0[7] , \in_1[0] , \in_1[1] , \in_1[2] , \in_1[3] , \in_1[4] , \in_1[5] , \in_1[6] , \in_1[7] , \res[0] , \res[1] , \res[2] , \res[3] , \res[4] 
, \res[5] , \res[6] , \res[7] , \res[8] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  wire _45_;
  wire _46_;
  wire _47_;
  wire _48_;
  wire _49_;
  wire _50_;
  wire _51_;
  wire _52_;
  wire _53_;
  wire _54_;
  wire _55_;
  wire _56_;
  wire _57_;
  wire _58_;
  wire _59_;
  wire _60_;
  wire _61_;
  wire _62_;
  wire _63_;
  wire _64_;
  wire _65_;
  input \in_0[0] ;
  wire \in_0[0] ;
  input \in_0[1] ;
  wire \in_0[1] ;
  input \in_0[2] ;
  wire \in_0[2] ;
  input \in_0[3] ;
  wire \in_0[3] ;
  input \in_0[4] ;
  wire \in_0[4] ;
  input \in_0[5] ;
  wire \in_0[5] ;
  input \in_0[6] ;
  wire \in_0[6] ;
  input \in_0[7] ;
  wire \in_0[7] ;
  input \in_1[0] ;
  wire \in_1[0] ;
  input \in_1[1] ;
  wire \in_1[1] ;
  input \in_1[2] ;
  wire \in_1[2] ;
  input \in_1[3] ;
  wire \in_1[3] ;
  input \in_1[4] ;
  wire \in_1[4] ;
  input \in_1[5] ;
  wire \in_1[5] ;
  input \in_1[6] ;
  wire \in_1[6] ;
  input \in_1[7] ;
  wire \in_1[7] ;
  output \res[0] ;
  wire \res[0] ;
  output \res[1] ;
  wire \res[1] ;
  output \res[2] ;
  wire \res[2] ;
  output \res[3] ;
  wire \res[3] ;
  output \res[4] ;
  wire \res[4] ;
  output \res[5] ;
  wire \res[5] ;
  output \res[6] ;
  wire \res[6] ;
  output \res[7] ;
  wire \res[7] ;
  output \res[8] ;
  wire \res[8] ;
  INV_X1 _66_ (
    .A(_33_),
    .ZN(_39_)
  );
  OR2_X1 _67_ (
    .A1(_39_),
    .A2(_27_),
    .ZN(_40_)
  );
  NAND2_X1 _68_ (
    .A1(_39_),
    .A2(_27_),
    .ZN(_41_)
  );
  NAND2_X1 _69_ (
    .A1(_40_),
    .A2(_41_),
    .ZN(_61_)
  );
  INV_X1 _70_ (
    .A(_36_),
    .ZN(_42_)
  );
  INV_X1 _71_ (
    .A(_34_),
    .ZN(_43_)
  );
  OAI211_X1 _72_ (
    .A(_40_),
    .B(_41_),
    .C1(_43_),
    .C2(_28_),
    .ZN(_44_)
  );
  INV_X1 _73_ (
    .A(_35_),
    .ZN(_45_)
  );
  AOI22_X1 _74_ (
    .A1(_43_),
    .A2(_28_),
    .B1(_45_),
    .B2(_29_),
    .ZN(_46_)
  );
  OAI22_X1 _75_ (
    .A1(_42_),
    .A2(_30_),
    .B1(_45_),
    .B2(_29_),
    .ZN(_47_)
  );
  AOI21_X1 _76_ (
    .A(_47_),
    .B1(_44_),
    .B2(_46_),
    .ZN(_48_)
  );
  AOI21_X1 _77_ (
    .A(_48_),
    .B1(_42_),
    .B2(_30_),
    .ZN(_62_)
  );
  INV_X1 _78_ (
    .A(_38_),
    .ZN(_49_)
  );
  NAND2_X1 _79_ (
    .A1(_49_),
    .A2(_32_),
    .ZN(_50_)
  );
  INV_X1 _80_ (
    .A(_31_),
    .ZN(_51_)
  );
  NAND2_X1 _81_ (
    .A1(_51_),
    .A2(_37_),
    .ZN(_52_)
  );
  OR2_X1 _82_ (
    .A1(_51_),
    .A2(_37_),
    .ZN(_53_)
  );
  NAND2_X1 _83_ (
    .A1(_62_),
    .A2(_53_),
    .ZN(_54_)
  );
  AND2_X1 _84_ (
    .A1(_54_),
    .A2(_52_),
    .ZN(_55_)
  );
  NOR2_X1 _85_ (
    .A1(_49_),
    .A2(_32_),
    .ZN(_56_)
  );
  NAND2_X1 _86_ (
    .A1(_55_),
    .A2(_56_),
    .ZN(_57_)
  );
  OAI21_X1 _87_ (
    .A(_57_),
    .B1(_50_),
    .B2(_55_),
    .ZN(_65_)
  );
  NAND2_X1 _88_ (
    .A1(_53_),
    .A2(_52_),
    .ZN(_58_)
  );
  XNOR2_X1 _89_ (
    .A(_62_),
    .B(_58_),
    .ZN(_59_)
  );
  OAI21_X1 _90_ (
    .A(_50_),
    .B1(_55_),
    .B2(_56_),
    .ZN(_60_)
  );
  XNOR2_X1 _91_ (
    .A(_60_),
    .B(_59_),
    .ZN(_64_)
  );
  INV_X1 _92_ (
    .A(_62_),
    .ZN(_63_)
  );
  assign \res[1]  = 1'h1;
  assign \res[2]  = 1'h1;
  assign \res[5]  = 1'h0;
  assign \res[8]  = 1'h0;
  assign _32_ = \in_0[7] ;
  assign _38_ = \in_1[7] ;
  assign _31_ = \in_0[6] ;
  assign _37_ = \in_1[6] ;
  assign _34_ = \in_1[3] ;
  assign _33_ = \in_1[0] ;
  assign _27_ = \in_0[0] ;
  assign \res[0]  = _61_;
  assign _28_ = \in_0[3] ;
  assign _36_ = \in_1[5] ;
  assign _30_ = \in_0[5] ;
  assign _35_ = \in_1[4] ;
  assign _29_ = \in_0[4] ;
  assign \res[3]  = _62_;
  assign \res[7]  = _65_;
  assign \res[6]  = _64_;
  assign \res[4]  = _63_;
endmodule
