/*
 * delay.c
 *
 *  Created on: Sep 29, 2019
 *      Author: victor
 */
#include "msp.h"
#include "delay.h"
#include <string.h>

void set_clk(char *clk_name){
    CS->KEY = CS_KEY_VAL;
    if(strcmp(clk_name, "SMCLK") == 0){
		// SELS = 3
		CS->CTL1 |= CS_CTL1_SELS_3;// |  CS_CTL1_DIVS__1 ;
	}else if(strcmp(clk_name, "MCLK") == 0){
		// SELM = 3
		CS->CTL1 |= CS_CTL1_SELM_3;// |  CS_CTL1_DIVM__1 ;
	}
    CS->KEY = ~CS_KEY_VAL;

}


void set_DCO(float freq){

    if (freq >= 1.5 && freq<=48){ //assumed in Mhz
        //Step 1 - unlock
        CS->KEY = CS_KEY_VAL;
        CS->CTL0 = CS_CTL0_DCOTUNE_OFS;
        //range(1.5,2)
        if (freq >= 1.5 && freq < 2.0){
            CS->CTL0 = CS_CTL0_DCORSEL_0;
        //range(2,4)
        }else if (freq >= 2.0 && freq < 4.0){
            CS->CTL0 = CS_CTL0_DCORSEL_1;
        //range(4,8)
        }else if (freq >= 4.0 && freq < 8.0){
            CS->CTL0 = CS_CTL0_DCORSEL_2;
        //range(8,16)
        }else if (freq >= 8.0 && freq < 16){
            CS->CTL0 = CS_CTL0_DCORSEL_3;
        //range(16,32)
        }else if (freq >= 16.0 && freq < 32){
            CS->CTL0 = CS_CTL0_DCORSEL_4;
        //range(32,48)
        }else{
            /* Transition to VCORE Level 1: AM0_LDO --> AM1_LDO */
            while ((PCM->CTL1 & PCM_CTL1_PMR_BUSY));
             PCM->CTL0 = PCM_CTL0_KEY_VAL | PCM_CTL0_AMR_1;
            while ((PCM->CTL1 & PCM_CTL1_PMR_BUSY));
            /* Configure Flash wait-state to 1 for both banks 0 & 1 */
            FLCTL->BANK0_RDCTL = (FLCTL->BANK0_RDCTL &
             ~(FLCTL_BANK0_RDCTL_WAIT_MASK)) | FLCTL_BANK0_RDCTL_WAIT_1;
            FLCTL->BANK1_RDCTL = (FLCTL->BANK0_RDCTL &
             ~(FLCTL_BANK1_RDCTL_WAIT_MASK)) | FLCTL_BANK1_RDCTL_WAIT_1;
            CS->CTL0 = 0; // Reset tuning parameters
            CS->CTL0 = CS_CTL0_DCORSEL_5; // Set DCO to 48MHz
            /* Select MCLK = DCO, no divider */
            CS->CTL1 = CS->CTL1 & ~(CS_CTL1_SELM_MASK | CS_CTL1_DIVM_MASK) |CS_CTL1_SELM_3;
        }
        CS->KEY = ~CS_KEY_VAL;
    }
}

// is it will ret the frequency of the bits_extracted
struct slopef ret_freq_prop(uint32_t bits_extracted){

        //range(1.5,2)
        if (bits_extracted == CS_CTL0_DCORSEL_0){
            return (struct slopef){1.5,0, 4.8}; //{freq, b value, prop}
        }
        //range(2,4)/
        if (bits_extracted == CS_CTL0_DCORSEL_1)
            return (struct slopef){3.0,0,1.214};
        //range(4,8)
        else if (bits_extracted == CS_CTL0_DCORSEL_2)
            return (struct slopef){6,0,.303};
        //range(8,16)
        else if (bits_extracted == CS_CTL0_DCORSEL_3 )
            return (struct slopef){12,0, .0758};
        //range(16,32)+
        else if (bits_extracted == CS_CTL0_DCORSEL_4 )
            return (struct slopef){24,0,.01892};
        //range(32,48)
        else
            return (struct slopef){48,0,.00517};

}


// Create function delay_us() to cause a software delay of a specified time.
// usec =< 50ms*(10^3us/1ms) = 50000us
void delay_us(int usec){

    if (usec == 0)
        return;

    uint32_t bits_extracted = CS->CTL0;
     //BIT_PULL(16) & BIT_PULL(17) & BIT_PULL(18);

    struct slopef freq_prop = ret_freq_prop(bits_extracted);
    // bits extracted for - > time
    float time= 1/freq_prop.freq; // 10^-3 s


    int delay;

    //if (freq_prop.freq == 1.5 || freq_prop.freq == 3){
    delay = (time/freq_prop.prop)* usec + freq_prop.b;  // cycles



    int i;
    for (i = 0; i < delay; i++);

}
