# Benchmark "one_slot_break_dvr" written by ABC on Sun Jul 13 20:25:40 2025
.model one_slot_break_dvr
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins_valid \
 outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs[21] outs[22] \
 outs[23] outs_valid

.latch       n110 dataReg[0]  0
.latch       n115 dataReg[1]  0
.latch       n120 dataReg[2]  0
.latch       n125 dataReg[3]  0
.latch       n130 dataReg[4]  0
.latch       n135 dataReg[5]  0
.latch       n140 dataReg[6]  0
.latch       n145 dataReg[7]  0
.latch       n150 dataReg[8]  0
.latch       n155 dataReg[9]  0
.latch       n160 dataReg[10]  0
.latch       n165 dataReg[11]  0
.latch       n170 dataReg[12]  0
.latch       n175 dataReg[13]  0
.latch       n180 dataReg[14]  0
.latch       n185 dataReg[15]  0
.latch       n190 dataReg[16]  0
.latch       n195 dataReg[17]  0
.latch       n200 dataReg[18]  0
.latch       n205 dataReg[19]  0
.latch       n210 dataReg[20]  0
.latch       n215 dataReg[21]  0
.latch       n220 dataReg[22]  0
.latch       n225 dataReg[23]  0
.latch       n230 control.outputValid  0
.latch       n235 control.inputReady  1

.names ins_valid control.inputReady new_n133
11 1
.names dataReg[0] new_n133 new_n134
10 1
.names ins[0] new_n133 new_n135_1
11 1
.names new_n134 new_n135_1 new_n136
00 1
.names rst new_n136 n110
00 1
.names dataReg[1] new_n133 new_n138
10 1
.names ins[1] new_n133 new_n139
11 1
.names new_n138 new_n139 new_n140_1
00 1
.names rst new_n140_1 n115
00 1
.names dataReg[2] new_n133 new_n142
10 1
.names ins[2] new_n133 new_n143
11 1
.names new_n142 new_n143 new_n144
00 1
.names rst new_n144 n120
00 1
.names dataReg[3] new_n133 new_n146
10 1
.names ins[3] new_n133 new_n147
11 1
.names new_n146 new_n147 new_n148
00 1
.names rst new_n148 n125
00 1
.names dataReg[4] new_n133 new_n150_1
10 1
.names ins[4] new_n133 new_n151
11 1
.names new_n150_1 new_n151 new_n152
00 1
.names rst new_n152 n130
00 1
.names dataReg[5] new_n133 new_n154
10 1
.names ins[5] new_n133 new_n155_1
11 1
.names new_n154 new_n155_1 new_n156
00 1
.names rst new_n156 n135
00 1
.names dataReg[6] new_n133 new_n158
10 1
.names ins[6] new_n133 new_n159
11 1
.names new_n158 new_n159 new_n160_1
00 1
.names rst new_n160_1 n140
00 1
.names dataReg[7] new_n133 new_n162
10 1
.names ins[7] new_n133 new_n163
11 1
.names new_n162 new_n163 new_n164
00 1
.names rst new_n164 n145
00 1
.names dataReg[8] new_n133 new_n166
10 1
.names ins[8] new_n133 new_n167
11 1
.names new_n166 new_n167 new_n168
00 1
.names rst new_n168 n150
00 1
.names dataReg[9] new_n133 new_n170_1
10 1
.names ins[9] new_n133 new_n171
11 1
.names new_n170_1 new_n171 new_n172
00 1
.names rst new_n172 n155
00 1
.names dataReg[10] new_n133 new_n174
10 1
.names ins[10] new_n133 new_n175_1
11 1
.names new_n174 new_n175_1 new_n176
00 1
.names rst new_n176 n160
00 1
.names dataReg[11] new_n133 new_n178
10 1
.names ins[11] new_n133 new_n179
11 1
.names new_n178 new_n179 new_n180_1
00 1
.names rst new_n180_1 n165
00 1
.names dataReg[12] new_n133 new_n182
10 1
.names ins[12] new_n133 new_n183
11 1
.names new_n182 new_n183 new_n184
00 1
.names rst new_n184 n170
00 1
.names dataReg[13] new_n133 new_n186
10 1
.names ins[13] new_n133 new_n187
11 1
.names new_n186 new_n187 new_n188
00 1
.names rst new_n188 n175
00 1
.names dataReg[14] new_n133 new_n190_1
10 1
.names ins[14] new_n133 new_n191
11 1
.names new_n190_1 new_n191 new_n192
00 1
.names rst new_n192 n180
00 1
.names dataReg[15] new_n133 new_n194
10 1
.names ins[15] new_n133 new_n195_1
11 1
.names new_n194 new_n195_1 new_n196
00 1
.names rst new_n196 n185
00 1
.names dataReg[16] new_n133 new_n198
10 1
.names ins[16] new_n133 new_n199
11 1
.names new_n198 new_n199 new_n200_1
00 1
.names rst new_n200_1 n190
00 1
.names dataReg[17] new_n133 new_n202
10 1
.names ins[17] new_n133 new_n203
11 1
.names new_n202 new_n203 new_n204
00 1
.names rst new_n204 n195
00 1
.names dataReg[18] new_n133 new_n206
10 1
.names ins[18] new_n133 new_n207
11 1
.names new_n206 new_n207 new_n208
00 1
.names rst new_n208 n200
00 1
.names dataReg[19] new_n133 new_n210_1
10 1
.names ins[19] new_n133 new_n211
11 1
.names new_n210_1 new_n211 new_n212
00 1
.names rst new_n212 n205
00 1
.names dataReg[20] new_n133 new_n214
10 1
.names ins[20] new_n133 new_n215_1
11 1
.names new_n214 new_n215_1 new_n216
00 1
.names rst new_n216 n210
00 1
.names dataReg[21] new_n133 new_n218
10 1
.names ins[21] new_n133 new_n219
11 1
.names new_n218 new_n219 new_n220_1
00 1
.names rst new_n220_1 n215
00 1
.names dataReg[22] new_n133 new_n222
10 1
.names ins[22] new_n133 new_n223
11 1
.names new_n222 new_n223 new_n224
00 1
.names rst new_n224 n220
00 1
.names dataReg[23] new_n133 new_n226
10 1
.names ins[23] new_n133 new_n227
11 1
.names new_n226 new_n227 new_n228
00 1
.names rst new_n228 n225
00 1
.names outs_ready control.outputValid new_n230_1
01 1
.names new_n133 new_n230_1 new_n231
00 1
.names rst new_n231 n230
00 1
.names n230 n235
0 1
.names control.inputReady ins_ready
1 1
.names dataReg[0] outs[0]
1 1
.names dataReg[1] outs[1]
1 1
.names dataReg[2] outs[2]
1 1
.names dataReg[3] outs[3]
1 1
.names dataReg[4] outs[4]
1 1
.names dataReg[5] outs[5]
1 1
.names dataReg[6] outs[6]
1 1
.names dataReg[7] outs[7]
1 1
.names dataReg[8] outs[8]
1 1
.names dataReg[9] outs[9]
1 1
.names dataReg[10] outs[10]
1 1
.names dataReg[11] outs[11]
1 1
.names dataReg[12] outs[12]
1 1
.names dataReg[13] outs[13]
1 1
.names dataReg[14] outs[14]
1 1
.names dataReg[15] outs[15]
1 1
.names dataReg[16] outs[16]
1 1
.names dataReg[17] outs[17]
1 1
.names dataReg[18] outs[18]
1 1
.names dataReg[19] outs[19]
1 1
.names dataReg[20] outs[20]
1 1
.names dataReg[21] outs[21]
1 1
.names dataReg[22] outs[22]
1 1
.names dataReg[23] outs[23]
1 1
.names control.outputValid outs_valid
1 1
.end
