// Seed: 3409485398
program module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  logic [7:0] id_4 = id_4, id_5;
  parameter id_6 = 1;
  logic [7:0] id_7;
  wire id_8, id_9;
  assign id_5[1] = id_8;
  assign id_7[1 :-1] = 1;
  id_10(
      (-1)
  );
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wor id_3,
    id_13,
    input supply0 id_4,
    output supply0 id_5,
    output logic id_6,
    input wand id_7,
    input tri0 id_8,
    input logic id_9,
    input wand id_10,
    input wand id_11
);
  assign id_5 = id_10;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
  final id_0 <= id_9;
  initial id_6 <= 1;
endmodule
