{"Wayne H. Wolf": [0, ["An Algorithm for Nearly-Minimal Collapsing of Finite-State Machine Networks", ["Wayne H. Wolf"], "https://doi.org/10.1109/ICCAD.1990.129846", 4, "iccad", 1990]], "Kwok W. Wu": [0.034363520331680775, ["HS: A Hierarchical Search Package for CAD Data", ["Nishit P. Parikh", "Chi-Yuan Lo", "Anoop Singhal", "Kwok W. Wu"], "https://doi.org/10.1109/ICCAD.1990.129958", 4, "iccad", 1990]], "Ernst G. Ulrich": [0, ["Exploitation of Periodicity in Logic Simulation of Synchronous Circuits", ["Rahul Razdan", "Gabriel P. Bischoff", "Ernst G. Ulrich"], "https://doi.org/10.1109/ICCAD.1990.129841", 4, "iccad", 1990]], "Ren-Song Tsay": [0, ["Floorplanning by Topological Constraint Reduction", ["Gopalakrishnan Vijayan", "Ren-Song Tsay"], "https://doi.org/10.1109/ICCAD.1990.129853", 4, "iccad", 1990]], "W. Kent Fuchs": [0, ["Partial Detectability Profiles", ["Paul G. Ryan", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1990.129928", 4, "iccad", 1990]], "Lawrence T. Pillage": [0, ["DC Parameterized Piecewise-Function Transistor Models for Bipolar and MOS Logic Stage Delay Evaluation", ["Douglas R. Holberg", "Santanu Dutta", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1990.129977", 4, "iccad", 1990]], "Eugene Shragowitz": [0, ["Timing Constraints for Correct Performance", ["Habib Youssef", "Eugene Shragowitz"], "https://doi.org/10.1109/ICCAD.1990.129830", 4, "iccad", 1990]], "Alexander Herrigel": [0, ["GRCA: A Global Approach for Floorplanning Synthesis in VLSI Macrocell Design", ["Alexander Herrigel"], "https://doi.org/10.1109/ICCAD.1990.129866", 4, "iccad", 1990]], "Mitsuru Yasuda": [0, ["Three-Dimensional Routing for Multilayer Ceramic Printed Circuit Boards", ["Akihiko Hanafusa", "Yasuhiro Yamashita", "Mitsuru Yasuda"], "https://doi.org/10.1109/ICCAD.1990.129932", 4, "iccad", 1990]], "Ganesh Krishnamoorthy": [0, ["SALSA: A New Approach to Scheduling with Timing Constraints", ["John A. Nestor", "Ganesh Krishnamoorthy"], "https://doi.org/10.1109/ICCAD.1990.129897", 4, "iccad", 1990]], "Jacob White": [0, ["Parallel Simulation Algorithms for Grid-Based Analog Signal Processors", ["Luis Miguel Silveira", "Andrew Lumsdaine", "Jacob White"], "https://doi.org/10.1109/ICCAD.1990.129948", 4, "iccad", 1990]], "Takashi Mitsuhashi": [0, ["FOLM-Planner: A New Floorplanner with a Frame Overlapping Floorplan Model Suitable for SOG (Sea-of-Gates) Type Gate Arrays", ["Masako Murofushi", "Masaaki Yamada", "Takashi Mitsuhashi"], "https://doi.org/10.1109/ICCAD.1990.129863", 4, "iccad", 1990]], "William J. Kubitz": [0, ["A Timing-Driven Global Router for Custom Chip Design", ["Somchai Prasitjutrakul", "William J. Kubitz"], "https://doi.org/10.1109/ICCAD.1990.129837", 4, "iccad", 1990]], "Wei-Kong Chia": [0, ["Test Vector Minimization During Logic Synthesis", ["Tsu-Wei Ku", "Wei-Kong Chia"], "https://doi.org/10.1109/ICCAD.1990.129913", 4, "iccad", 1990]], "M. A. Styblinski": [0, ["Design for Circuit Quality: Yield Maximization, Minimax, and Taguchi Approach", ["M. A. Styblinski"], "https://doi.org/10.1109/ICCAD.1990.129855", 4, "iccad", 1990]], "Shahrokh Daijavad": [0, ["Simulating Electromagnetic Radiation of Printed Circuit Boards", ["Hansruedi Heeb", "Albert E. Ruehli", "J. Janak", "Shahrokh Daijavad"], "https://doi.org/10.1109/ICCAD.1990.129934", 4, "iccad", 1990]], "Lubomir Bic": [0, ["The Component Sythesis Algorithm: Technology Mapping for Register Transfer Descriptions", ["Elke A. Rundensteiner", "Daniel Gajski", "Lubomir Bic"], "https://doi.org/10.1109/ICCAD.1990.129882", 4, "iccad", 1990]], "Donatella Sciuto": [0, ["A Routing Algorithm for Harvesting Multipipeline Arrays with Small Intercell and Pipeline Delays", ["Peter Koo", "Fabrizio Lombardi", "Donatella Sciuto"], "https://doi.org/10.1109/ICCAD.1990.129824", 4, "iccad", 1990]], "Keikichi Tamaru": [0, ["Extraction of Functional Information from Combinatorial Circuits", ["M. Ohmura", "Hiroto Yasuura", "Keikichi Tamaru"], "https://doi.org/10.1109/ICCAD.1990.129873", 4, "iccad", 1990]], "Masato Edahiro": [0, ["A Clock Net Reassignment Algorithm Usign Voronoi Diagram", ["Masato Edahiro"], "https://doi.org/10.1109/ICCAD.1990.129942", 4, "iccad", 1990]], "Chantal Ykman-Couvreur": [0, ["PHIFACT, a Boolean Preprocessor for Multi-Level Logic Synthesis", ["F. Crowet", "Marc Davio", "C. Dierieck", "J. Durieu", "G. Louis", "Chantal Ykman-Couvreur"], "https://doi.org/10.1109/ICCAD.1990.129966", 4, "iccad", 1990]], "Kazutoshi Takahashi": [0, ["A Framework Environment for Logic Design Support System", ["Kaname Kuroki", "Nobuyoshi Nomizu", "Shigenobu Suzuki", "Kazutoshi Takahashi"], "https://doi.org/10.1109/ICCAD.1990.129980", 4, "iccad", 1990]], "Yoshihiro Hayashi": [0, ["An Algorithm for Locating Logic Design Errors", ["Masahiro Tomita", "Hong-Hai Jiang", "Tamotsu Yamamoto", "Yoshihiro Hayashi"], "https://doi.org/10.1109/ICCAD.1990.129955", 4, "iccad", 1990]], "Wilfried Daehn": [0, ["Contest: A Fast ATPG Tool for Very Large Combinatorial Circuits", ["Udo Mahlstedt", "Torsten Gruning", "Cengiz Ozcan", "Wilfried Daehn"], "https://doi.org/10.1109/ICCAD.1990.129886", 4, "iccad", 1990]], "Gerard F. M. Beenker": [0, ["A New Template Based Approach to Module Generation", ["John Conway", "Gerard F. M. Beenker"], "https://doi.org/10.1109/ICCAD.1990.129972", 4, "iccad", 1990]], "Melvin A. Breuer": [0, ["A New Method for Assigning Signal Flow Directions to MOS Transistors", ["Kuen-Jong Lee", "Rajiv Gupta", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1990.129962", 4, "iccad", 1990]], "Chong-Min Kyung": [0.5, ["An O(n3logn)-Heuristic for Microcode Bit Optimization", ["Se-Kyoung Hong", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.1990.129874", 4, "iccad", 1990]], "Jeffrey Jue": [0, ["Rubber Band Routing and Dynamic Data Representation", ["Wayne Wei-Ming Dai", "Raymond Kong", "Jeffrey Jue"], "https://doi.org/10.1109/ICCAD.1990.129838", 4, "iccad", 1990]], "Ibrahim N. Hajj": [0, ["An Algebra for Switch-Level Simulation", ["Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1990.129961", 4, "iccad", 1990]], "Donald E. Thomas": [0, ["Exploiting the Special Structure of Conflict and Compatibility Graphs in High-Level Synthesis", ["D. L. Springer", "Donald E. Thomas"], "https://doi.org/10.1109/ICCAD.1990.129895", 4, "iccad", 1990]], "Zvonko G. Vranesic": [0, ["A Detailed Router for Field-Programmable Gate Arrays", ["Stephen Dean Brown", "Jonathan Rose", "Zvonko G. Vranesic"], "https://doi.org/10.1109/ICCAD.1990.129931", 4, "iccad", 1990]], "Menno Treffers": [0, ["A Data Flow Based Architecture for CAD Frameworks", ["Peter van den Hamer", "Menno Treffers"], "https://doi.org/10.1109/ICCAD.1990.129959", 4, "iccad", 1990]], "Mandalagiri S. Chandrasekhar": [0, ["High-Level Delay Estimation for Technology-Independent Logic Equations", ["David E. Wallace", "Mandalagiri S. Chandrasekhar"], "https://doi.org/10.1109/ICCAD.1990.129876", 4, "iccad", 1990]], "Prathima Agrawal": [0, ["Circuit Simulation Algorithms on a Distributed Memory Multiprocessor System", ["John A. Trotter", "Prathima Agrawal"], "https://doi.org/10.1109/ICCAD.1990.129947", 4, "iccad", 1990], ["Fast Overlapped Scattered Array Storage Schemes for Sparse Matrices", ["John A. Trotter", "Prathima Agrawal"], "https://doi.org/10.1109/ICCAD.1990.129950", 4, "iccad", 1990]], "Michael Zimmermann": [0, ["On the Efficiency of the Transition Fault Model for Delay Faults", ["Manfred Geilert", "Jurgen Alt", "Michael Zimmermann"], "https://doi.org/10.1109/ICCAD.1990.129900", 4, "iccad", 1990]], "Fabio Somenzi": [0, ["Minimization of Symbolic Relations", ["Bill Lin", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1990.129848", 4, "iccad", 1990], ["ATPG Aspects of FSM Verification", ["Hyunwoo Cho", "Gary D. Hachtel", "Seh-Woong Jeong", "Bernard Plessier", "Eric M. Schwarz", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1990.129861", 4, "iccad", 1990]], "Daniel Gajski": [0, ["Partitioning Algorithms for Layout Synthesis from Register-Transfer Netlists", ["Allen C.-H. Wu", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1990.129864", 4, "iccad", 1990]], "Manabu Kusaoke": [0, ["A High-Packing Density Module Generator for Bipolar Analog LSIs", ["Yoichi Shiraishi", "Mitsuyuki Kimura", "Kazuhiko Kobayashi", "Tetsuro Hino", "Miki Seriuchi", "Manabu Kusaoke"], "https://doi.org/10.1109/ICCAD.1990.129878", 4, "iccad", 1990]], "Srimat T. Chakradhar": [0, ["Logic Simulation and Parallel Processing", ["Vishwani D. Agrawal", "Srimat T. Chakradhar"], "https://doi.org/10.1109/ICCAD.1990.129963", 4, "iccad", 1990]], "Michel S. Nakhla": [0, ["Analysis of High-Speed VLSI Interconnects Using the Asymptotic Waveform Evaluation Technique", ["Tak K. Tang", "Michel S. Nakhla"], "https://doi.org/10.1109/ICCAD.1990.129976", 4, "iccad", 1990]], "Kurt Keutzer": [0, ["An Automata-Theoretic Approach to Behavioral Equivalence", ["Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1990.129832", 4, "iccad", 1990], ["Testability-Preserving Circuit Transformations", ["Michael J. Bryan", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1990.129952", 4, "iccad", 1990]], "Michael D. Ciletti": [0, ["QUIETEST: A Quiescent Current Testing Methodology for Detecting Leakage Faults", ["Weiwei Mao", "Ravi K. Gulati", "Deepak K. Goel", "Michael D. Ciletti"], "https://doi.org/10.1109/ICCAD.1990.129902", 4, "iccad", 1990]], "Omar Wing": [0, ["Analysis of VLSI Microconductor Systems by Bi-Level Waveform Relaxation", ["Rui Wang", "Omar Wing"], "https://doi.org/10.1109/ICCAD.1990.129870", 4, "iccad", 1990]], "Mohamed I. Elmasry": [0, ["A Global Optimization Approach for Architectural Synthesis", ["Catherine H. Gebotys", "Mohamed I. Elmasry"], "https://doi.org/10.1109/ICCAD.1990.129896", 4, "iccad", 1990]], "Angelika Steger": [0, ["Finding Clusters in VLSI Circuits", ["Jorn Garbers", "Hans Jurgen Promel", "Angelika Steger"], "https://doi.org/10.1109/ICCAD.1990.129970", 4, "iccad", 1990]], "Kunle Olukotun": [0, ["check Tc and min Tc: Timing Verification and Optimal Clocking of Synchronous Digtal Circuits", ["Karem A. Sakallah", "Trevor N. Mudge", "Kunle Olukotun"], "https://doi.org/10.1109/ICCAD.1990.129979", 4, "iccad", 1990]], "Atsushi Suzuki": [0, ["An Exact Algorithm for Single-Layer Wire-Length Minimization", ["Jan-Ming Ho", "Majid Sarrafzadeh", "Atsushi Suzuki"], "https://doi.org/10.1109/ICCAD.1990.129943", 4, "iccad", 1990]], "Hirotoshi Sawada": [0, ["A Hierarchical Circuit Extractor Based on New Cell Overlap Analysis", ["Hirotoshi Sawada"], "https://doi.org/10.1109/ICCAD.1990.129891", 4, "iccad", 1990]], "Kenneth W. Fiduk": [0, ["Distributed Methodology Management for Design-in-the-Large", ["Wayne Allen", "Douglas Rosenthal", "Kenneth W. Fiduk"], "https://doi.org/10.1109/ICCAD.1990.129921", 4, "iccad", 1990]], "John Paul Shen": [0, ["Evaluation and Synthesis of Self-Monitoring State Machines", ["Scott H. Robinson", "John Paul Shen"], "https://doi.org/10.1109/ICCAD.1990.129901", 4, "iccad", 1990]], "Gabriel Robins": [0, ["A New Class of Steiner Trees Heuristics with Good Performance: The Iterated 1-Steiner-Approach", ["Andrew B. Kahng", "Gabriel Robins"], "https://doi.org/10.1109/ICCAD.1990.129944", 4, "iccad", 1990]], "David Knapp": [0, ["Feedback-Driven Datapath Optimization in Fasolt", ["David Knapp"], "https://doi.org/10.1109/ICCAD.1990.129908", 4, "iccad", 1990]], "C. Mauras": [0, ["Tautology Checking Using Cross-Controllability and Cross-Observability Relations", ["Eduard Cerny", "C. Mauras"], "https://doi.org/10.1109/ICCAD.1990.129833", 4, "iccad", 1990]], "T. H. Freeman": [0, ["Optimal Orientations of Transistor Chains", ["T. W. Her", "D. F. Wong", "T. H. Freeman"], "https://doi.org/10.1109/ICCAD.1990.129971", 4, "iccad", 1990]], "Sham Kashyap": [0, ["A Usable Circuit Optimizer for Designers", ["Dale E. Hocevar", "Rajeev Arora", "Uttiya Dasgupta", "Sattam Dasgupta", "Nagaraj Subramanyam", "Sham Kashyap"], "https://doi.org/10.1109/ICCAD.1990.129905", 4, "iccad", 1990]], "Jean Christophe Madre": [0, ["A Unified Framework for the Formal Verification of Sequential Circuits", ["Olivier Coudert", "Jean Christophe Madre"], "https://doi.org/10.1109/ICCAD.1990.129859", 4, "iccad", 1990]], "D. F. Wong": [0, ["An Optimal Channel Pin Assignment Algorithm", ["Yang Cai", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1990.129826", 4, "iccad", 1990]], "Yu-Chin Hsu": [0, ["Data Path Construction and Refinement", ["Fur-Shing Tsai", "Yu-Chin Hsu"], "https://doi.org/10.1109/ICCAD.1990.129910", 4, "iccad", 1990], ["Rectilinear Steiner Tree Construction by Local and Global Refinement", ["Ting-Hai Chao", "Yu-Chin Hsu"], "https://doi.org/10.1109/ICCAD.1990.129945", 4, "iccad", 1990]], "Charles R. Kime": [0, ["Partial Scan by Use of Empirical Testability", ["Kee Sup Kim", "Charles R. Kime"], "https://doi.org/10.1109/ICCAD.1990.129912", 4, "iccad", 1990]], "Albert E. Ruehli": [0, ["Measuring Error Propagation in Waveform Relaxation Algorithms", ["Charles A. Zukowski", "George Gristede", "Albert E. Ruehli"], "https://doi.org/10.1109/ICCAD.1990.129871", 4, "iccad", 1990]], "Babak Salimi": [0, ["On the Diagnostic Resolution of Signature Analysis", ["Janusz Rajski", "Jerzy Tyszer", "Babak Salimi"], "https://doi.org/10.1109/ICCAD.1990.129926", 4, "iccad", 1990]], "Christian Ewering": [0, ["Automatic High Level Syntesis of Partitioned Busses", ["Christian Ewering"], "https://doi.org/10.1109/ICCAD.1990.129909", 4, "iccad", 1990]], "Rolf Muller": [0, ["A Robust Framework for Hierarchical Floorplanning with Integrated Global Wiring", ["Thomas Lengauer", "Rolf Muller"], "https://doi.org/10.1109/ICCAD.1990.129865", 4, "iccad", 1990]], "Yervant Zorian": [0, ["Computing the Error Escape Probability in Count-Based Compaction Schemes", ["Andre Ivanov", "Yervant Zorian"], "https://doi.org/10.1109/ICCAD.1990.129927", 4, "iccad", 1990]], "Yao-Tsung Yen": [0, ["Constraint Identification for Timing Verification", ["Joel Grodstein", "Jengwei Pan", "William J. Grundmann", "Bruce Gieseke", "Yao-Tsung Yen"], "https://doi.org/10.1109/ICCAD.1990.129828", 4, "iccad", 1990], ["XREF/COUPLING: Capacitive Coupling Error Checker", ["William J. Grundmann", "Yao-Tsung Yen"], "https://doi.org/10.1109/ICCAD.1990.129892", 4, "iccad", 1990]], "Janusz Rajski": [0, ["A Method for Concurrent Decomposition and Factorization of Boolean Expressions", ["Jagadeesh Vasudevamurthy", "Janusz Rajski"], "https://doi.org/10.1109/ICCAD.1990.129967", 4, "iccad", 1990]], "Francis Jutand": [0, ["Preform: A Process Independent Symbolic Layout System", ["Jean-Claude Dufourd", "Jean-Francois Naviner", "Francis Jutand"], "https://doi.org/10.1109/ICCAD.1990.129893", 4, "iccad", 1990]], "Elizabeth Wei": [0, ["Knowledge Based Design Flow Management", ["Felix Bretschneider", "Christa Kopf", "Helmut Lagger", "Arding Hsu", "Elizabeth Wei"], "https://doi.org/10.1109/ICCAD.1990.129922", 4, "iccad", 1990]], "Dieter A. Mlynski": [0, ["Diffusion - An Analytic Procedure Applied to Macro Cell Placement", ["Chong-Min Kyung", "Peter V. Kraus", "Dieter A. Mlynski"], "https://doi.org/10.1109/ICCAD.1990.129852", 4, "iccad", 1990]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Computing Parametric Yield Accurately and Efficiently", ["Linda Milor", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129856", 4, "iccad", 1990], ["Implicit State Enumeration of Finite State Machines Using BDDs", ["Herve J. Touati", "Hamid Savoj", "Bill Lin", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129860", 4, "iccad", 1990], ["Constraint-Based Channel Routing for Analog and Mixed Analog/Digital Circuits", ["Umakanta Choudhury", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129879", 4, "iccad", 1990], ["A Routing Methodology for Analog Integrated Circuits", ["Enrico Malavasi", "Umakanta Choudhury", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129880", 4, "iccad", 1990], ["CADICS - Cyclic Analog-to-Digital Converter Synthesis", ["Gani Jusuf", "Paul R. Gray", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129904", 4, "iccad", 1990], ["Optimal Test Set Design for Analog Circuits", ["Linda Milor", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129906", 4, "iccad", 1990], ["Performance Optimization of Pipelined Circuits", ["Sharad Malik", "Kanwar Jit Singh", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129939", 4, "iccad", 1990], ["MIS-MV: Optimization of Multi-Level Logic with Multiple-Valued Inputs", ["Luciano Lavagno", "Sharad Malik", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129981", 4, "iccad", 1990]], "Daniel P. Lopresti": [0, ["VLSI Placement Using Uncertain Costs", ["Cheryl Harkness", "Daniel P. Lopresti"], "https://doi.org/10.1109/ICCAD.1990.129919", 4, "iccad", 1990]], "Rajiv Jain": [0, ["MOSP: Module Selection for Pipelined Designs with Multi-Cycle Operations", ["Rajiv Jain"], "https://doi.org/10.1109/ICCAD.1990.129883", 4, "iccad", 1990]], "Susana Stoica": [0, ["A Hierarchical Approach for Testing Large Circuits", ["Susana Stoica"], "https://doi.org/10.1109/ICCAD.1990.129899", 4, "iccad", 1990]], "Gerald E. Sobelman": [0, ["Fast Switch-Level Fault Simulation Using Functional Fault Modeling", ["E. Vandris", "Gerald E. Sobelman"], "https://doi.org/10.1109/ICCAD.1990.129844", 4, "iccad", 1990]], "Chung-Kuan Cheng": [0, ["A Two-Level Two-Way Partitioning Algorithm", ["Yen-Chuen A. Wei", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1990.129969", 4, "iccad", 1990]], "Prithviraj Banerjee": [0, ["A Parallel Algorithm for Hierarchical Circuit Extraction", ["Krishna P. Belkhale", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1990.129890", 4, "iccad", 1990]], "Kwang-Ting Cheng": [0, ["Timing Optimization with Testability Considerations", ["Alexander Saldanha", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.1990.129953", 4, "iccad", 1990]], "Ulrich Jagau": [0, ["SIMCURRENT: An Efficient Program for the Estimation of the Current Flow of Complex CMOS Circuits", ["Ulrich Jagau"], "https://doi.org/10.1109/ICCAD.1990.129935", 4, "iccad", 1990]], "Y. Ohki": [0, ["Touch and Cross Router", ["Kaoru Kawamura", "T. Shindo", "Toshiyuki Shibuya", "H. Miwatari", "Y. Ohki"], "https://doi.org/10.1109/ICCAD.1990.129839", 4, "iccad", 1990]], "Sudhakar M. Reddy": [0, ["On Determining Scan Flip-Flops in Partial-Scan Designs", ["Dong-Ho Lee", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1990.129914", 4, "iccad", 1990]], "Ronald A. Rohrer": [0, ["Incorporation of Inductors in Piecewise Approximate Circuit Simulation", ["Chandramouli Visweswariah", "Peter Feldmann", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1990.129869", 4, "iccad", 1990], ["AWEsim: A Program for the Efficient Analysis of Linear(ized) Circuits", ["Xiaoli Huang", "Vivek Raghavan", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1990.129974", 4, "iccad", 1990], ["Efficient Pole Zero Sensitivity Calculation in AWE", ["John Y. Lee", "Xiaoli Huang", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1990.129975", 4, "iccad", 1990]], "Chen-Shang Lin": [0, ["Efficient Automatic Diagnosis of Digital Circuits", ["Heh-Tyan Liaw", "Jia-Horng Tsaih", "Chen-Shang Lin"], "https://doi.org/10.1109/ICCAD.1990.129954", 4, "iccad", 1990]], "Makoto Endo": [0, ["A CAD Process Scheduling Technique", ["Toshiaki Miyazaki", "Tamio Hoshino", "Makoto Endo"], "https://doi.org/10.1109/ICCAD.1990.129923", 4, "iccad", 1990]], "Giovanni De Micheli": [0, ["Partitioning of Functional Models of Synchronous Digital Systems", ["Rajesh K. Gupta", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1990.129884", 4, "iccad", 1990], ["Observability Don't Care Sets and Boolean Relations", ["Maurizio Damiani", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1990.129965", 4, "iccad", 1990]], "Jorma Kivela": [0, ["Logic Compilation from Graphical Dependency Notation", ["Jukka Lahti", "Jorma Kivela"], "https://doi.org/10.1109/ICCAD.1990.129957", 4, "iccad", 1990]], "Ernest S. Kuh": [0, ["Floorplanning with Pin Assignment", ["Massoud Pedram", "Malgorzata Marek-Sadowska", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.1990.129851", 4, "iccad", 1990], ["A Fast Algorithm for Performance-Driven Placement", ["Michael A. B. Jackson", "Arvind Srinivasan", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.1990.129916", 4, "iccad", 1990]], "Takao Kaneko": [0, ["A Routing System for Mixed A/D Standard Cell LSIs", ["Ikuo Harada", "Hitoshi Kitazawa", "Takao Kaneko"], "https://doi.org/10.1109/ICCAD.1990.129930", 4, "iccad", 1990]], "Jacob A. Abraham": [0, ["SNEL: A Switch-Level Simulator Using Multiple Levels of Functional Abstraction", ["David T. Blaauw", "Robert B. Mueller-Thuns", "Daniel G. Saab", "Prithviraj Banerjee", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1990.129842", 4, "iccad", 1990], ["Mixed-Level Sequential Test Generation Using a Nine-Valued Relaxation Algorithm", ["Chun-Hung Chen", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1990.129888", 4, "iccad", 1990]], "Robert K. Brayton": [0, ["Algorithms for Discrete Function Manipulation", ["Arvind Srinivasan", "Timothy Kam", "Sharad Malik", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1990.129849", 4, "iccad", 1990]], "Ulrich Lauther": [0, ["A New Global Router Based on a Flow Model and Linear Assignment", ["G. Meixner", "Ulrich Lauther"], "https://doi.org/10.1109/ICCAD.1990.129836", 4, "iccad", 1990], ["Congestion-Driven Placement Using a New Multi-Partitioning Heuristic", ["Stefan Mayrhofer", "Ulrich Lauther"], "https://doi.org/10.1109/ICCAD.1990.129917", 4, "iccad", 1990]], "Hugo De Man": [0, ["Optimized Synthesis of Asynchronous Control Circuits from Graph-Theoretic Specifications", ["Peter Vanbekbergen", "Francky Catthoor", "Gert Goossens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1990.129875", 4, "iccad", 1990]], "Carl Sechen": [0, ["New Algorithms for the Placement and Routing of Macro Cells", ["William Swartz", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1990.129918", 4, "iccad", 1990]], "Peter M. Maurer": [0, ["Optimization of the Parallel Technique for Compiled Unit-Delay Simulation", ["Peter M. Maurer"], "https://doi.org/10.1109/ICCAD.1990.129843", 4, "iccad", 1990]], "Donald S. Fussell": [0, ["Topological Routing Using Geometric Information", ["Shinichiro Haruyama", "D. F. Wong", "Donald S. Fussell"], "https://doi.org/10.1109/ICCAD.1990.129825", 4, "iccad", 1990]], "Paul F. Cox": [0, ["A Parallel Block-Diagonal Preconditioned Conjugate-Gradient Solution Algorithm for Circuit and Device Simulations", ["Kartikeya Mayaram", "Ping Yang", "Jue-Hsien Chern", "Richard Burch", "Lawrence A. Arledge Jr.", "Paul F. Cox"], "https://doi.org/10.1109/ICCAD.1990.129949", 4, "iccad", 1990]], "Resve A. Saleh": [0, ["Mixed-Mode Incremental Simulation and Concurrent Fault Simulation", ["Yun-Cheng Ju", "Fred L. Yang", "Resve A. Saleh"], "https://doi.org/10.1109/ICCAD.1990.129868", 4, "iccad", 1990]], "A. Richard Newton": [0, ["Implicit State Transition Graphs: Applications to Sequential Logic Synthesis and Test", ["Pranav Ashar", "Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1990.129847", 4, "iccad", 1990], ["Don't Care Minimization of Multi-Level Sequential Logic Networks", ["Bill Lin", "Herve J. Touati", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1990.129940", 4, "iccad", 1990]], "Ryo Nomura": [0, ["Multi-Level Optimization for Large Scale ASICS", ["Akira Nagoya", "Yukihiro Nakamura", "Kiyoshi Oguri", "Ryo Nomura"], "https://doi.org/10.1109/ICCAD.1990.129982", 4, "iccad", 1990]], "Susanne Marino": [0, ["Race Detection for Two-Phase Systems", ["Joel Grodstein", "Jim Montanaro", "Susanne Marino"], "https://doi.org/10.1109/ICCAD.1990.129829", 4, "iccad", 1990]], "Sung-Mo Kang": [0.8804953843355179, ["An Integrated Hot-Carrier Degradation Simulator for VLSI Reliability Analysis", ["Yusuf Leblebici", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1990.129936", 4, "iccad", 1990]], "Jing-Yang Jou": [0, ["A Single-State-Transition Fault Model for Sequential Machines", ["Kwang-Ting Cheng", "Jing-Yang Jou"], "https://doi.org/10.1109/ICCAD.1990.129887", 4, "iccad", 1990]], "Takeo Kakuda": [0, ["Automatic and Semi-Automatic Verification of Switch-Level Circuits with Temporal Logic and Binary Decision Diagrams", ["Masahiro Fujita", "Yusuke Matsunaga", "Takeo Kakuda"], "https://doi.org/10.1109/ICCAD.1990.129834", 4, "iccad", 1990], ["Multi-Level Logic Minimization Across Latch Boundaries", ["Yusuke Matsunaga", "Masahiro Fujita", "Takeo Kakuda"], "https://doi.org/10.1109/ICCAD.1990.129938", 4, "iccad", 1990]], "Randy H. Katz": [0, ["A History Model for Managing the VLSI Design Process", ["Tzi-cker Chiueh", "Randy H. Katz"], "https://doi.org/10.1109/ICCAD.1990.129924", 4, "iccad", 1990]], "Stephen W. Director": [0, ["Accurate and Efficient Evaluation of Circuit Yield and Yield Gradients", ["Peter Feldmann", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1990.129857", 4, "iccad", 1990]]}