INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed-farid/Desktop/DD1 Lab/DD1-Lab/Lab06/Lab06.srcs/sources_1/new/RCA4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed-farid/Desktop/DD1 Lab/DD1-Lab/Lab06/Lab06.srcs/sources_1/new/full_adder_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed-farid/Desktop/DD1 Lab/DD1-Lab/Lab06/Lab06.srcs/sim_1/new/RCA4_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmed-farid/Desktop/DD1 Lab/DD1-Lab/Lab06/Lab06.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
