

================================================================
== Vitis HLS Report for 'operator_2'
================================================================
* Date:           Tue Feb  8 11:01:40 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.886 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 28 4 
4 --> 31 29 28 5 7 11 
5 --> 6 
6 --> 28 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 16 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 28 
22 --> 23 28 
23 --> 24 
24 --> 25 26 
25 --> 26 
26 --> 27 28 
27 --> 28 
28 --> 
29 --> 30 
30 --> 28 
31 --> 32 
32 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25"   --->   Operation 33 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14"   --->   Operation 34 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 35 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%b_p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read"   --->   Operation 36 'read' 'b_p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%this_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %this_1_offset"   --->   Operation 37 'read' 'this_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%this_p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read"   --->   Operation 38 'read' 'this_p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%agg_result_12_3_loc = alloca i64 1"   --->   Operation 39 'alloca' 'agg_result_12_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%agg_result_112_3_loc = alloca i64 1"   --->   Operation 40 'alloca' 'agg_result_112_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%agg_result_1_4_loc = alloca i64 1"   --->   Operation 41 'alloca' 'agg_result_1_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%agg_result_12_0_loc = alloca i64 1"   --->   Operation 42 'alloca' 'agg_result_12_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%agg_result_112_0_loc = alloca i64 1"   --->   Operation 43 'alloca' 'agg_result_112_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%agg_result_1_1_loc = alloca i64 1"   --->   Operation 44 'alloca' 'agg_result_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 45 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %this_1_offset_read" [../src/ban.cpp:61]   --->   Operation 46 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_97 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %this_1_offset_read, i2 0" [../src/ban.cpp:61]   --->   Operation 47 'bitconcatenate' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%sub_ln61 = sub i6 %tmp_97, i6 %zext_ln61" [../src/ban.cpp:61]   --->   Operation 48 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i6 %sub_ln61" [../src/ban.cpp:61]   --->   Operation 49 'zext' 'zext_ln61_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%this_1_addr = getelementptr i32 %this_1, i64 0, i64 %zext_ln61_4" [../src/ban.cpp:61]   --->   Operation 50 'getelementptr' 'this_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.78ns)   --->   "%add_ln136 = add i6 %sub_ln61, i6 1" [../src/ban.cpp:136]   --->   Operation 51 'add' 'add_ln136' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i6 %add_ln136" [../src/ban.cpp:136]   --->   Operation 52 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%this_1_addr_3 = getelementptr i32 %this_1, i64 0, i64 %zext_ln136" [../src/ban.cpp:136]   --->   Operation 53 'getelementptr' 'this_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.78ns)   --->   "%add_ln136_1 = add i6 %sub_ln61, i6 2" [../src/ban.cpp:136]   --->   Operation 54 'add' 'add_ln136_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i6 %add_ln136_1" [../src/ban.cpp:136]   --->   Operation 55 'zext' 'zext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%this_1_addr_4 = getelementptr i32 %this_1, i64 0, i64 %zext_ln136_1" [../src/ban.cpp:136]   --->   Operation 56 'getelementptr' 'this_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %this_p_read_4, i32 0" [../src/ban.cpp:61]   --->   Operation 57 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %._crit_edge, void" [../src/ban.cpp:61]   --->   Operation 58 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%this_1_load = load i6 %this_1_addr" [../src/ban.cpp:61]   --->   Operation 59 'load' 'this_1_load' <Predicate = (icmp_ln61)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%this_1_load = load i6 %this_1_addr" [../src/ban.cpp:61]   --->   Operation 60 'load' 'this_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %this_1_load" [../src/ban.cpp:61]   --->   Operation 61 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 62 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [../src/ban.cpp:61]   --->   Operation 63 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.84ns)   --->   "%icmp_ln61_12 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:61]   --->   Operation 64 'icmp' 'icmp_ln61_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.05ns)   --->   "%icmp_ln61_13 = icmp_eq  i23 %trunc_ln61, i23 0" [../src/ban.cpp:61]   --->   Operation 65 'icmp' 'icmp_ln61_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [2/2] (2.78ns)   --->   "%tmp_89 = fcmp_oeq  i32 %this_1_load, i32 0" [../src/ban.cpp:61]   --->   Operation 66 'fcmp' 'tmp_89' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_13, i1 %icmp_ln61_12" [../src/ban.cpp:61]   --->   Operation 67 'or' 'or_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (2.78ns)   --->   "%tmp_89 = fcmp_oeq  i32 %this_1_load, i32 0" [../src/ban.cpp:61]   --->   Operation 68 'fcmp' 'tmp_89' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_89" [../src/ban.cpp:61]   --->   Operation 69 'and' 'and_ln61' <Predicate = (icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.67ns)   --->   "%br_ln61 = br i1 %and_ln61, void %._crit_edge, void %_ZN3Ban4_sumERKS_S1_i.33.39.exit" [../src/ban.cpp:61]   --->   Operation 70 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.67>
ST_3 : Operation 71 [1/1] (0.99ns)   --->   "%icmp_ln61_10 = icmp_eq  i32 %b_p_read_5, i32 0" [../src/ban.cpp:61]   --->   Operation 71 'icmp' 'icmp_ln61_10' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_10, void %.critedge, void" [../src/ban.cpp:61]   --->   Operation 72 'br' 'br_ln61' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (2.78ns)   --->   "%tmp_91 = fcmp_oeq  i32 %p_read_15, i32 0" [../src/ban.cpp:61]   --->   Operation 73 'fcmp' 'tmp_91' <Predicate = (!and_ln61 & icmp_ln61_10) | (!icmp_ln61 & icmp_ln61_10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.06>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln61_2 = bitcast i32 %p_read_15" [../src/ban.cpp:61]   --->   Operation 74 'bitcast' 'bitcast_ln61_2' <Predicate = (icmp_ln61_10)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_2, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 75 'partselect' 'tmp_90' <Predicate = (icmp_ln61_10)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = trunc i32 %bitcast_ln61_2" [../src/ban.cpp:61]   --->   Operation 76 'trunc' 'trunc_ln61_2' <Predicate = (icmp_ln61_10)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.84ns)   --->   "%icmp_ln61_14 = icmp_ne  i8 %tmp_90, i8 255" [../src/ban.cpp:61]   --->   Operation 77 'icmp' 'icmp_ln61_14' <Predicate = (icmp_ln61_10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.05ns)   --->   "%icmp_ln61_15 = icmp_eq  i23 %trunc_ln61_2, i23 0" [../src/ban.cpp:61]   --->   Operation 78 'icmp' 'icmp_ln61_15' <Predicate = (icmp_ln61_10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_3)   --->   "%or_ln61_2 = or i1 %icmp_ln61_15, i1 %icmp_ln61_14" [../src/ban.cpp:61]   --->   Operation 79 'or' 'or_ln61_2' <Predicate = (icmp_ln61_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (2.78ns)   --->   "%tmp_91 = fcmp_oeq  i32 %p_read_15, i32 0" [../src/ban.cpp:61]   --->   Operation 80 'fcmp' 'tmp_91' <Predicate = (icmp_ln61_10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_3 = and i1 %or_ln61_2, i1 %tmp_91" [../src/ban.cpp:61]   --->   Operation 81 'and' 'and_ln61_3' <Predicate = (icmp_ln61_10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_3, void %.critedge, void %_ZNK3BaneqEf.12.exit" [../src/ban.cpp:61]   --->   Operation 82 'br' 'br_ln61' <Predicate = (icmp_ln61_10)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.01ns)   --->   "%diff_p = sub i32 %this_p_read_4, i32 %b_p_read_5" [../src/ban.cpp:138]   --->   Operation 83 'sub' 'diff_p' <Predicate = (!and_ln61_3) | (!icmp_ln61_10)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i32 %diff_p" [../src/ban.cpp:138]   --->   Operation 84 'trunc' 'trunc_ln138' <Predicate = (!and_ln61_3) | (!icmp_ln61_10)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln138_1 = trunc i32 %diff_p" [../src/ban.cpp:138]   --->   Operation 85 'trunc' 'trunc_ln138_1' <Predicate = (!and_ln61_3) | (!icmp_ln61_10)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.99ns)   --->   "%icmp_ln141 = icmp_sgt  i32 %diff_p, i32 2" [../src/ban.cpp:141]   --->   Operation 86 'icmp' 'icmp_ln141' <Predicate = (!and_ln61_3) | (!icmp_ln61_10)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void, void" [../src/ban.cpp:141]   --->   Operation 87 'br' 'br_ln141' <Predicate = (!and_ln61_3) | (!icmp_ln61_10)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.99ns)   --->   "%icmp_ln144 = icmp_slt  i32 %diff_p, i32 4294967294" [../src/ban.cpp:144]   --->   Operation 88 'icmp' 'icmp_ln144' <Predicate = (!and_ln61_3 & !icmp_ln141) | (!icmp_ln61_10 & !icmp_ln141)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.67ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void, void %_ZN3Ban4_sumERKS_S1_i.33.39.exit" [../src/ban.cpp:144]   --->   Operation 89 'br' 'br_ln144' <Predicate = (!and_ln61_3 & !icmp_ln141) | (!icmp_ln61_10 & !icmp_ln141)> <Delay = 0.67>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [../src/ban.cpp:148]   --->   Operation 90 'bitselect' 'tmp' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp, void, void" [../src/ban.cpp:148]   --->   Operation 91 'br' 'br_ln148' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.54ns)   --->   "%diff_p_1 = sub i2 0, i2 %trunc_ln138" [../src/ban.cpp:110]   --->   Operation 92 'sub' 'diff_p_1' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.99ns)   --->   "%icmp_ln116 = icmp_eq  i32 %this_p_read_4, i32 %b_p_read_5" [../src/ban.cpp:116]   --->   Operation 93 'icmp' 'icmp_ln116' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %._crit_edge3, void" [../src/ban.cpp:116]   --->   Operation 94 'br' 'br_ln116' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp)> <Delay = 0.42>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i2 %trunc_ln138" [../src/ban.cpp:117]   --->   Operation 95 'sext' 'sext_ln117' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln117 = add i6 %sub_ln61, i6 %sext_ln117" [../src/ban.cpp:117]   --->   Operation 96 'add' 'add_ln117' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i6 %add_ln117" [../src/ban.cpp:117]   --->   Operation 97 'zext' 'zext_ln117' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%this_1_addr_5 = getelementptr i32 %this_1, i64 0, i64 %zext_ln117" [../src/ban.cpp:117]   --->   Operation 98 'getelementptr' 'this_1_addr_5' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116)> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (1.23ns)   --->   "%this_1_load_10 = load i6 %this_1_addr_5" [../src/ban.cpp:117]   --->   Operation 99 'load' 'this_1_load_10' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 5 <SV = 23> <Delay = 6.43>
ST_5 : Operation 100 [2/2] (6.43ns)   --->   "%call_ret1 = call i128 @_sum.1, i32 %this_p_read_4, i32 %this_1, i4 %this_1_offset_read, i32 %p_read_15, i32 %p_read_14, i32 %p_read, i2 %trunc_ln138" [../src/ban.cpp:151]   --->   Operation 100 'call' 'call_ret1' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 24> <Delay = 0.67>
ST_6 : Operation 101 [1/2] (0.47ns)   --->   "%call_ret1 = call i128 @_sum.1, i32 %this_p_read_4, i32 %this_1, i4 %this_1_offset_read, i32 %p_read_15, i32 %p_read_14, i32 %p_read, i2 %trunc_ln138" [../src/ban.cpp:151]   --->   Operation 101 'call' 'call_ret1' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%c_p = extractvalue i128 %call_ret1" [../src/ban.cpp:151]   --->   Operation 102 'extractvalue' 'c_p' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%agg_result_1_ret = extractvalue i128 %call_ret1" [../src/ban.cpp:151]   --->   Operation 103 'extractvalue' 'agg_result_1_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%agg_result_11_ret = extractvalue i128 %call_ret1" [../src/ban.cpp:151]   --->   Operation 104 'extractvalue' 'agg_result_11_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%agg_result_12_ret = extractvalue i128 %call_ret1" [../src/ban.cpp:151]   --->   Operation 105 'extractvalue' 'agg_result_12_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.67ns)   --->   "%br_ln151 = br void %_ZN3Ban4_sumERKS_S1_i.33.39.exit" [../src/ban.cpp:151]   --->   Operation 106 'br' 'br_ln151' <Predicate = true> <Delay = 0.67>

State 7 <SV = 4> <Delay = 1.23>
ST_7 : Operation 107 [1/2] (1.23ns)   --->   "%this_1_load_10 = load i6 %this_1_addr_5" [../src/ban.cpp:117]   --->   Operation 107 'load' 'this_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 8 <SV = 5> <Delay = 6.43>
ST_8 : Operation 108 [4/4] (6.43ns)   --->   "%tmp_92 = fadd i32 %this_1_load_10, i32 %p_read_15" [../src/ban.cpp:117]   --->   Operation 108 'fadd' 'tmp_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 6.43>
ST_9 : Operation 109 [3/4] (6.43ns)   --->   "%tmp_92 = fadd i32 %this_1_load_10, i32 %p_read_15" [../src/ban.cpp:117]   --->   Operation 109 'fadd' 'tmp_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 6.43>
ST_10 : Operation 110 [2/4] (6.43ns)   --->   "%tmp_92 = fadd i32 %this_1_load_10, i32 %p_read_15" [../src/ban.cpp:117]   --->   Operation 110 'fadd' 'tmp_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 6.86>
ST_11 : Operation 111 [1/4] (6.43ns)   --->   "%tmp_92 = fadd i32 %this_1_load_10, i32 %p_read_15" [../src/ban.cpp:117]   --->   Operation 111 'fadd' 'tmp_92' <Predicate = (icmp_ln116)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge3" [../src/ban.cpp:119]   --->   Operation 112 'br' 'br_ln119' <Predicate = (icmp_ln116)> <Delay = 0.42>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%agg_result_1_0 = phi i32 %tmp_92, void, i32 %p_read_15, void"   --->   Operation 113 'phi' 'agg_result_1_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %diff_p_1, i32 1" [../src/ban.cpp:116]   --->   Operation 114 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %tmp_98, void, void %._crit_edge4" [../src/ban.cpp:116]   --->   Operation 115 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln117_1)   --->   "%xor_ln117 = xor i1 %trunc_ln138_1, i1 1" [../src/ban.cpp:117]   --->   Operation 116 'xor' 'xor_ln117' <Predicate = (!tmp_98)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln117_1)   --->   "%select_ln117 = select i1 %xor_ln117, i6 63, i6 0" [../src/ban.cpp:117]   --->   Operation 117 'select' 'select_ln117' <Predicate = (!tmp_98)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln117_1 = add i6 %sub_ln61, i6 %select_ln117" [../src/ban.cpp:117]   --->   Operation 118 'add' 'add_ln117_1' <Predicate = (!tmp_98)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i6 %add_ln117_1" [../src/ban.cpp:117]   --->   Operation 119 'zext' 'zext_ln117_1' <Predicate = (!tmp_98)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%this_1_addr_6 = getelementptr i32 %this_1, i64 0, i64 %zext_ln117_1" [../src/ban.cpp:117]   --->   Operation 120 'getelementptr' 'this_1_addr_6' <Predicate = (!tmp_98)> <Delay = 0.00>
ST_11 : Operation 121 [2/2] (1.23ns)   --->   "%this_1_load_11 = load i6 %this_1_addr_6" [../src/ban.cpp:117]   --->   Operation 121 'load' 'this_1_load_11' <Predicate = (!tmp_98)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 12 <SV = 9> <Delay = 1.23>
ST_12 : Operation 122 [1/2] (1.23ns)   --->   "%this_1_load_11 = load i6 %this_1_addr_6" [../src/ban.cpp:117]   --->   Operation 122 'load' 'this_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 13 <SV = 10> <Delay = 6.43>
ST_13 : Operation 123 [4/4] (6.43ns)   --->   "%tmp_93 = fadd i32 %this_1_load_11, i32 %p_read_14" [../src/ban.cpp:117]   --->   Operation 123 'fadd' 'tmp_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 6.43>
ST_14 : Operation 124 [3/4] (6.43ns)   --->   "%tmp_93 = fadd i32 %this_1_load_11, i32 %p_read_14" [../src/ban.cpp:117]   --->   Operation 124 'fadd' 'tmp_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 6.43>
ST_15 : Operation 125 [2/4] (6.43ns)   --->   "%tmp_93 = fadd i32 %this_1_load_11, i32 %p_read_14" [../src/ban.cpp:117]   --->   Operation 125 'fadd' 'tmp_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.43>
ST_16 : Operation 126 [1/4] (6.43ns)   --->   "%tmp_93 = fadd i32 %this_1_load_11, i32 %p_read_14" [../src/ban.cpp:117]   --->   Operation 126 'fadd' 'tmp_93' <Predicate = (!tmp_98)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge4" [../src/ban.cpp:119]   --->   Operation 127 'br' 'br_ln119' <Predicate = (!tmp_98)> <Delay = 0.42>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i1 %trunc_ln138_1" [../src/ban.cpp:117]   --->   Operation 128 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.78ns)   --->   "%add_ln117_2 = add i6 %sub_ln61, i6 %zext_ln117_2" [../src/ban.cpp:117]   --->   Operation 129 'add' 'add_ln117_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln117_3 = zext i6 %add_ln117_2" [../src/ban.cpp:117]   --->   Operation 130 'zext' 'zext_ln117_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%this_1_addr_7 = getelementptr i32 %this_1, i64 0, i64 %zext_ln117_3" [../src/ban.cpp:117]   --->   Operation 131 'getelementptr' 'this_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [2/2] (1.23ns)   --->   "%this_1_load_12 = load i6 %this_1_addr_7" [../src/ban.cpp:117]   --->   Operation 132 'load' 'this_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 17 <SV = 14> <Delay = 1.23>
ST_17 : Operation 133 [1/2] (1.23ns)   --->   "%this_1_load_12 = load i6 %this_1_addr_7" [../src/ban.cpp:117]   --->   Operation 133 'load' 'this_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 18 <SV = 15> <Delay = 6.43>
ST_18 : Operation 134 [4/4] (6.43ns)   --->   "%tmp_94 = fadd i32 %this_1_load_12, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 134 'fadd' 'tmp_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 6.43>
ST_19 : Operation 135 [3/4] (6.43ns)   --->   "%tmp_94 = fadd i32 %this_1_load_12, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 135 'fadd' 'tmp_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 6.43>
ST_20 : Operation 136 [2/4] (6.43ns)   --->   "%tmp_94 = fadd i32 %this_1_load_12, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 136 'fadd' 'tmp_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 6.43>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%agg_result_112_5 = phi i32 %tmp_93, void, i32 %p_read_14, void %._crit_edge3"   --->   Operation 137 'phi' 'agg_result_112_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [1/4] (6.43ns)   --->   "%tmp_94 = fadd i32 %this_1_load_12, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 138 'fadd' 'tmp_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [1/1] (0.67ns)   --->   "%br_ln122 = br i1 %icmp_ln116, void %_ZN3Ban4_sumERKS_S1_i.33.39.exit, void" [../src/ban.cpp:122]   --->   Operation 139 'br' 'br_ln122' <Predicate = true> <Delay = 0.67>
ST_21 : Operation 140 [2/2] (2.78ns)   --->   "%tmp_96 = fcmp_oeq  i32 %agg_result_1_0, i32 0" [../src/ban.cpp:77]   --->   Operation 140 'fcmp' 'tmp_96' <Predicate = (icmp_ln116)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 3.74>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_1_0" [../src/ban.cpp:77]   --->   Operation 141 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 142 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 143 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_95, i8 255" [../src/ban.cpp:77]   --->   Operation 144 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 145 [1/1] (1.05ns)   --->   "%icmp_ln77_4 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 145 'icmp' 'icmp_ln77_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_4, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 146 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [1/2] (2.78ns)   --->   "%tmp_96 = fcmp_oeq  i32 %agg_result_1_0, i32 0" [../src/ban.cpp:77]   --->   Operation 147 'fcmp' 'tmp_96' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 148 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_96" [../src/ban.cpp:77]   --->   Operation 148 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.67ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZN3Ban4_sumERKS_S1_i.33.39.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 149 'br' 'br_ln77' <Predicate = true> <Delay = 0.67>
ST_22 : Operation 150 [2/2] (0.00ns)   --->   "%call_ln117 = call void @operator+.2_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_94, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 150 'call' 'call_ln117' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 20> <Delay = 0.44>
ST_23 : Operation 151 [1/2] (0.44ns)   --->   "%call_ln117 = call void @operator+.2_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_94, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 151 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 21> <Delay = 1.41>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 152 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 153 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 154 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 155 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i.i, void %.lr.ph7.i.i" [../src/ban.cpp:92]   --->   Operation 155 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_24 : Operation 156 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 156 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 157 [2/2] (0.42ns)   --->   "%call_ln117 = call void @operator+.2_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_94, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_1_loc, i32 %agg_result_112_0_loc, i32 %agg_result_12_0_loc" [../src/ban.cpp:117]   --->   Operation 157 'call' 'call_ln117' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 22> <Delay = 0.44>
ST_25 : Operation 158 [1/2] (0.44ns)   --->   "%call_ln117 = call void @operator+.2_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_94, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_1_loc, i32 %agg_result_112_0_loc, i32 %agg_result_12_0_loc" [../src/ban.cpp:117]   --->   Operation 158 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 23> <Delay = 3.39>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%agg_result_1_1_loc_load = load i32 %agg_result_1_1_loc"   --->   Operation 159 'load' 'agg_result_1_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%agg_result_112_0_loc_load = load i32 %agg_result_112_0_loc"   --->   Operation 160 'load' 'agg_result_112_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%agg_result_12_0_loc_load = load i32 %agg_result_12_0_loc"   --->   Operation 161 'load' 'agg_result_12_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 162 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 163 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 163 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_100)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 164 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_100)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 165 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_100 = add i32 %sext_ln100, i32 %b_p_read_5" [../src/ban.cpp:100]   --->   Operation 166 'add' 'tmp_100' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 167 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 168 [1/1] (0.67ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i.i, void %_ZN3Ban4_sumERKS_S1_i.33.39.exit" [../src/ban.cpp:104]   --->   Operation 168 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.67>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%agg_result_1_3 = phi i32 %agg_result_1_0, void %.preheader.preheader, i32 %agg_result_1_1_loc_load, void %.lr.ph7.i.i" [../src/ban.cpp:117]   --->   Operation 169 'phi' 'agg_result_1_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%agg_result_112_2 = phi i32 %agg_result_112_5, void %.preheader.preheader, i32 %agg_result_112_0_loc_load, void %.lr.ph7.i.i" [../src/ban.cpp:117]   --->   Operation 170 'phi' 'agg_result_112_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%agg_result_12_2 = phi i32 %tmp_94, void %.preheader.preheader, i32 %agg_result_12_0_loc_load, void %.lr.ph7.i.i"   --->   Operation 171 'phi' 'agg_result_12_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i1720 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i.i"   --->   Operation 172 'phi' 'base_0_lcssa_i_i1720' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i_i1720" [../src/ban.cpp:104]   --->   Operation 173 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (0.44ns)   --->   "%icmp_ln104_4 = icmp_ne  i2 %base_0_lcssa_i_i1720, i2 3" [../src/ban.cpp:104]   --->   Operation 174 'icmp' 'icmp_ln104_4' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 175 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 175 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 176 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_4, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 176 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 177 [2/2] (0.42ns)   --->   "%call_ln117 = call void @operator+.2_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_3, i32 %agg_result_112_2, i32 %agg_result_12_2, i2 %base_0_lcssa_i_i1720, i3 %select_ln104, i32 %agg_result_1_4_loc, i32 %agg_result_112_3_loc, i32 %agg_result_12_3_loc" [../src/ban.cpp:117]   --->   Operation 177 'call' 'call_ln117' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 24> <Delay = 1.13>
ST_27 : Operation 178 [1/2] (1.13ns)   --->   "%call_ln117 = call void @operator+.2_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_3, i32 %agg_result_112_2, i32 %agg_result_12_2, i2 %base_0_lcssa_i_i1720, i3 %select_ln104, i32 %agg_result_1_4_loc, i32 %agg_result_112_3_loc, i32 %agg_result_12_3_loc" [../src/ban.cpp:117]   --->   Operation 178 'call' 'call_ln117' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 25> <Delay = 0.67>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 0, void %.preheader.preheader, i32 %tmp_100, void %.lr.ph7.i.i"   --->   Operation 179 'phi' 'agg_result_01_0' <Predicate = (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "%agg_result_1_4_loc_load = load i32 %agg_result_1_4_loc"   --->   Operation 180 'load' 'agg_result_1_4_loc_load' <Predicate = (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%agg_result_112_3_loc_load = load i32 %agg_result_112_3_loc"   --->   Operation 181 'load' 'agg_result_112_3_loc_load' <Predicate = (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "%agg_result_12_3_loc_load = load i32 %agg_result_12_3_loc"   --->   Operation 182 'load' 'agg_result_12_3_loc_load' <Predicate = (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_28 : Operation 183 [1/1] (0.67ns)   --->   "%br_ln0 = br void %_ZN3Ban4_sumERKS_S1_i.33.39.exit"   --->   Operation 183 'br' 'br_ln0' <Predicate = (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92)> <Delay = 0.67>
ST_28 : Operation 184 [1/1] (0.00ns)   --->   "%agg_result_1_6 = phi i32 %this_1_load_7, void, i32 %agg_result_1_ret, void, i32 %this_1_load_4, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_1_4_loc_load, void %.lr.ph.i.i, i32 %p_read_15, void, i32 %p_read_15, void, i32 %agg_result_1_0, void, i32 %agg_result_1_1_loc_load, void %.lr.ph7.i.i, i32 %agg_result_1_0, void %._crit_edge4" [../src/ban.cpp:142]   --->   Operation 184 'phi' 'agg_result_1_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%agg_result_112_6 = phi i32 %this_1_load_8, void, i32 %agg_result_11_ret, void, i32 %this_1_load_5, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_112_3_loc_load, void %.lr.ph.i.i, i32 %p_read_14, void, i32 %p_read_14, void, i32 %agg_result_112_5, void, i32 %agg_result_112_0_loc_load, void %.lr.ph7.i.i, i32 %agg_result_112_5, void %._crit_edge4" [../src/ban.cpp:142]   --->   Operation 185 'phi' 'agg_result_112_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%agg_result_12_5 = phi i32 %this_1_load_9, void, i32 %agg_result_12_ret, void, i32 %this_1_load_6, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_12_3_loc_load, void %.lr.ph.i.i, i32 %p_read, void, i32 %p_read, void, i32 %tmp_94, void, i32 %agg_result_12_0_loc_load, void %.lr.ph7.i.i, i32 %tmp_94, void %._crit_edge4"   --->   Operation 186 'phi' 'agg_result_12_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%agg_result_01_4 = phi i32 %this_p_read_4, void, i32 %c_p, void, i32 %this_p_read_4, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_01_0, void %.lr.ph.i.i, i32 %b_p_read_5, void, i32 %b_p_read_5, void, i32 %b_p_read_5, void, i32 %tmp_100, void %.lr.ph7.i.i, i32 %b_p_read_5, void %._crit_edge4"   --->   Operation 187 'phi' 'agg_result_01_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_4" [../src/ban.cpp:152]   --->   Operation 188 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 189 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_6" [../src/ban.cpp:152]   --->   Operation 189 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_112_6" [../src/ban.cpp:152]   --->   Operation 190 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_12_5" [../src/ban.cpp:152]   --->   Operation 191 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln152 = ret i128 %mrv_3" [../src/ban.cpp:152]   --->   Operation 192 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>

State 29 <SV = 23> <Delay = 1.23>
ST_29 : Operation 193 [2/2] (1.23ns)   --->   "%this_1_load_7 = load i6 %this_1_addr" [../src/ban.cpp:142]   --->   Operation 193 'load' 'this_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_29 : Operation 194 [2/2] (1.23ns)   --->   "%this_1_load_8 = load i6 %this_1_addr_3" [../src/ban.cpp:142]   --->   Operation 194 'load' 'this_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_29 : Operation 195 [2/2] (1.23ns)   --->   "%this_1_load_9 = load i6 %this_1_addr_4" [../src/ban.cpp:142]   --->   Operation 195 'load' 'this_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 30 <SV = 24> <Delay = 1.23>
ST_30 : Operation 196 [1/2] (1.23ns)   --->   "%this_1_load_7 = load i6 %this_1_addr" [../src/ban.cpp:142]   --->   Operation 196 'load' 'this_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_30 : Operation 197 [1/2] (1.23ns)   --->   "%this_1_load_8 = load i6 %this_1_addr_3" [../src/ban.cpp:142]   --->   Operation 197 'load' 'this_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_30 : Operation 198 [1/2] (1.23ns)   --->   "%this_1_load_9 = load i6 %this_1_addr_4" [../src/ban.cpp:142]   --->   Operation 198 'load' 'this_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_30 : Operation 199 [1/1] (0.67ns)   --->   "%br_ln142 = br void %_ZN3Ban4_sumERKS_S1_i.33.39.exit" [../src/ban.cpp:142]   --->   Operation 199 'br' 'br_ln142' <Predicate = true> <Delay = 0.67>

State 31 <SV = 23> <Delay = 1.23>
ST_31 : Operation 200 [2/2] (1.23ns)   --->   "%this_1_load_4 = load i6 %this_1_addr" [../src/ban.cpp:136]   --->   Operation 200 'load' 'this_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_31 : Operation 201 [2/2] (1.23ns)   --->   "%this_1_load_5 = load i6 %this_1_addr_3" [../src/ban.cpp:136]   --->   Operation 201 'load' 'this_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_31 : Operation 202 [2/2] (1.23ns)   --->   "%this_1_load_6 = load i6 %this_1_addr_4" [../src/ban.cpp:136]   --->   Operation 202 'load' 'this_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 32 <SV = 24> <Delay = 1.23>
ST_32 : Operation 203 [1/2] (1.23ns)   --->   "%this_1_load_4 = load i6 %this_1_addr" [../src/ban.cpp:136]   --->   Operation 203 'load' 'this_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_32 : Operation 204 [1/2] (1.23ns)   --->   "%this_1_load_5 = load i6 %this_1_addr_3" [../src/ban.cpp:136]   --->   Operation 204 'load' 'this_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_32 : Operation 205 [1/2] (1.23ns)   --->   "%this_1_load_6 = load i6 %this_1_addr_4" [../src/ban.cpp:136]   --->   Operation 205 'load' 'this_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_32 : Operation 206 [1/1] (0.67ns)   --->   "%br_ln136 = br void %_ZN3Ban4_sumERKS_S1_i.33.39.exit" [../src/ban.cpp:136]   --->   Operation 206 'br' 'br_ln136' <Predicate = true> <Delay = 0.67>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.02ns
The critical path consists of the following:
	wire read operation ('this_1_offset_read') on port 'this_1_offset' [12]  (0 ns)
	'sub' operation ('sub_ln61', ../src/ban.cpp:61) [23]  (0.781 ns)
	'getelementptr' operation ('this_1_addr', ../src/ban.cpp:61) [25]  (0 ns)
	'load' operation ('this_1_load', ../src/ban.cpp:61) on array 'this_1' [35]  (1.24 ns)

 <State 2>: 4.02ns
The critical path consists of the following:
	'load' operation ('this_1_load', ../src/ban.cpp:61) on array 'this_1' [35]  (1.24 ns)
	'fcmp' operation ('tmp_89', ../src/ban.cpp:61) [42]  (2.78 ns)

 <State 3>: 3.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_89', ../src/ban.cpp:61) [42]  (2.78 ns)
	'and' operation ('and_ln61', ../src/ban.cpp:61) [43]  (0.287 ns)
	multiplexor before 'phi' operation ('agg_result_1_6', ../src/ban.cpp:142) with incoming values : ('b.num[0]') ('agg_result_1_ret', ../src/ban.cpp:151) ('tmp', ../src/ban.cpp:117) ('agg_result_1_1_loc_load') ('agg_result_1_4_loc_load') ('this_1_load_7', ../src/ban.cpp:142) ('this_1_load_4', ../src/ban.cpp:136) [166]  (0.672 ns)

 <State 4>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_91', ../src/ban.cpp:61) [55]  (2.78 ns)
	'and' operation ('and_ln61_3', ../src/ban.cpp:61) [56]  (0.287 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'call' operation ('call_ret1', ../src/ban.cpp:151) to '_sum.1' [71]  (6.44 ns)

 <State 6>: 0.672ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('agg_result_1_6', ../src/ban.cpp:142) with incoming values : ('b.num[0]') ('agg_result_1_ret', ../src/ban.cpp:151) ('tmp', ../src/ban.cpp:117) ('agg_result_1_1_loc_load') ('agg_result_1_4_loc_load') ('this_1_load_7', ../src/ban.cpp:142) ('this_1_load_4', ../src/ban.cpp:136) [166]  (0.672 ns)

 <State 7>: 1.24ns
The critical path consists of the following:
	'load' operation ('this_1_load_10', ../src/ban.cpp:117) on array 'this_1' [86]  (1.24 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [87]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [87]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [87]  (6.44 ns)

 <State 11>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [87]  (6.44 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('b.num[0]') ('tmp', ../src/ban.cpp:117) [90]  (0.427 ns)
	'phi' operation ('tmp') with incoming values : ('b.num[0]') ('tmp', ../src/ban.cpp:117) [90]  (0 ns)

 <State 12>: 1.24ns
The critical path consists of the following:
	'load' operation ('this_1_load_11', ../src/ban.cpp:117) on array 'this_1' [99]  (1.24 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [100]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [100]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [100]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [100]  (6.44 ns)

 <State 17>: 1.24ns
The critical path consists of the following:
	'load' operation ('this_1_load_12', ../src/ban.cpp:117) on array 'this_1' [108]  (1.24 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [109]  (6.44 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [109]  (6.44 ns)

 <State 20>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [109]  (6.44 ns)

 <State 21>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:117) [109]  (6.44 ns)

 <State 22>: 3.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_96', ../src/ban.cpp:77) [118]  (2.78 ns)
	'and' operation ('and_ln77', ../src/ban.cpp:77) [119]  (0.287 ns)
	multiplexor before 'phi' operation ('agg_result_1_6', ../src/ban.cpp:142) with incoming values : ('b.num[0]') ('agg_result_1_ret', ../src/ban.cpp:151) ('tmp', ../src/ban.cpp:117) ('agg_result_1_1_loc_load') ('agg_result_1_4_loc_load') ('this_1_load_7', ../src/ban.cpp:142) ('this_1_load_4', ../src/ban.cpp:136) [166]  (0.672 ns)

 <State 23>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln117', ../src/ban.cpp:117) to 'operator+.2_Pipeline_VITIS_LOOP_84_1' [122]  (0.446 ns)

 <State 24>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_loc_load') on local variable 'idx_tmp_loc' [123]  (0 ns)
	'icmp' operation ('icmp_ln92', ../src/ban.cpp:92) [125]  (0.991 ns)
	multiplexor before 'phi' operation ('agg_result_1_3', ../src/ban.cpp:117) with incoming values : ('b.num[0]') ('tmp', ../src/ban.cpp:117) ('agg_result_1_1_loc_load') [141]  (0.427 ns)

 <State 25>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln117', ../src/ban.cpp:117) to 'operator+.2_Pipeline_VITIS_LOOP_92_2' [129]  (0.446 ns)

 <State 26>: 3.4ns
The critical path consists of the following:
	'sub' operation ('sub_ln92', ../src/ban.cpp:92) [133]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [134]  (0.548 ns)
	'icmp' operation ('icmp_ln104', ../src/ban.cpp:104) [138]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [145]  (0.672 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [145]  (0 ns)
	'add' operation ('add_ln104', ../src/ban.cpp:104) [148]  (0.548 ns)
	'select' operation ('select_ln104', ../src/ban.cpp:104) [149]  (0.208 ns)
	'call' operation ('call_ln117', ../src/ban.cpp:117) to 'operator+.2_Pipeline_VITIS_LOOP_104_3' [150]  (0.427 ns)

 <State 27>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln117', ../src/ban.cpp:117) to 'operator+.2_Pipeline_VITIS_LOOP_104_3' [150]  (1.13 ns)

 <State 28>: 0.672ns
The critical path consists of the following:
	'load' operation ('agg_result_1_4_loc_load') on local variable 'agg_result_1_4_loc' [151]  (0 ns)
	multiplexor before 'phi' operation ('agg_result_1_6', ../src/ban.cpp:142) with incoming values : ('b.num[0]') ('agg_result_1_ret', ../src/ban.cpp:151) ('tmp', ../src/ban.cpp:117) ('agg_result_1_1_loc_load') ('agg_result_1_4_loc_load') ('this_1_load_7', ../src/ban.cpp:142) ('this_1_load_4', ../src/ban.cpp:136) [166]  (0.672 ns)
	'phi' operation ('agg_result_1_6', ../src/ban.cpp:142) with incoming values : ('b.num[0]') ('agg_result_1_ret', ../src/ban.cpp:151) ('tmp', ../src/ban.cpp:117) ('agg_result_1_1_loc_load') ('agg_result_1_4_loc_load') ('this_1_load_7', ../src/ban.cpp:142) ('this_1_load_4', ../src/ban.cpp:136) [166]  (0 ns)

 <State 29>: 1.24ns
The critical path consists of the following:
	'load' operation ('this_1_load_7', ../src/ban.cpp:142) on array 'this_1' [156]  (1.24 ns)

 <State 30>: 1.24ns
The critical path consists of the following:
	'load' operation ('this_1_load_7', ../src/ban.cpp:142) on array 'this_1' [156]  (1.24 ns)

 <State 31>: 1.24ns
The critical path consists of the following:
	'load' operation ('this_1_load_4', ../src/ban.cpp:136) on array 'this_1' [161]  (1.24 ns)

 <State 32>: 1.24ns
The critical path consists of the following:
	'load' operation ('this_1_load_4', ../src/ban.cpp:136) on array 'this_1' [161]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
