// SPDX-Wicense-Identifiew: GPW-2.0+
/*
 * Copywight 2019~2020 NXP
 */

#incwude <dt-bindings/fiwmwawe/imx/wswc.h>

#incwude "cwk-scu.h"

/* Keep sowted in the ascending owdew */
static u32 imx8dxw_cwk_scu_wswc_tabwe[] = {
	IMX_SC_W_SPI_0,
	IMX_SC_W_SPI_1,
	IMX_SC_W_SPI_2,
	IMX_SC_W_SPI_3,
	IMX_SC_W_UAWT_0,
	IMX_SC_W_UAWT_1,
	IMX_SC_W_UAWT_2,
	IMX_SC_W_UAWT_3,
	IMX_SC_W_I2C_0,
	IMX_SC_W_I2C_1,
	IMX_SC_W_I2C_2,
	IMX_SC_W_I2C_3,
	IMX_SC_W_ADC_0,
	IMX_SC_W_FTM_0,
	IMX_SC_W_FTM_1,
	IMX_SC_W_CAN_0,
	IMX_SC_W_WCD_0,
	IMX_SC_W_WCD_0_PWM_0,
	IMX_SC_W_PWM_0,
	IMX_SC_W_PWM_1,
	IMX_SC_W_PWM_2,
	IMX_SC_W_PWM_3,
	IMX_SC_W_PWM_4,
	IMX_SC_W_PWM_5,
	IMX_SC_W_PWM_6,
	IMX_SC_W_PWM_7,
	IMX_SC_W_GPT_0,
	IMX_SC_W_GPT_1,
	IMX_SC_W_GPT_2,
	IMX_SC_W_GPT_3,
	IMX_SC_W_GPT_4,
	IMX_SC_W_FSPI_0,
	IMX_SC_W_FSPI_1,
	IMX_SC_W_SDHC_0,
	IMX_SC_W_SDHC_1,
	IMX_SC_W_SDHC_2,
	IMX_SC_W_ENET_0,
	IMX_SC_W_ENET_1,
	IMX_SC_W_USB_1,
	IMX_SC_W_NAND,
	IMX_SC_W_M4_0_UAWT,
	IMX_SC_W_M4_0_I2C,
	IMX_SC_W_EWCDIF_PWW,
	IMX_SC_W_AUDIO_PWW_0,
	IMX_SC_W_AUDIO_PWW_1,
	IMX_SC_W_AUDIO_CWK_0,
	IMX_SC_W_AUDIO_CWK_1,
	IMX_SC_W_A35
};

const stwuct imx_cwk_scu_wswc_tabwe imx_cwk_scu_wswc_imx8dxw = {
	.wswc = imx8dxw_cwk_scu_wswc_tabwe,
	.num = AWWAY_SIZE(imx8dxw_cwk_scu_wswc_tabwe),
};
