{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705235612088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705235612088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 15:33:32 2024 " "Processing started: Sun Jan 14 15:33:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705235612088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1705235612088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips --analyze_file=/home/aksoy/Desktop/homeworks/mips_project/control_unit.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips --analyze_file=/home/aksoy/Desktop/homeworks/mips_project/control_unit.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1705235612089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1705235612236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1705235612236 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"_\";  expecting \")\" control_unit.v(29) " "Verilog HDL syntax error at control_unit.v(29) near text: \"_\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_unit.v" "" { Text "/home/aksoy/Desktop/homeworks/mips_project/control_unit.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1705235616903 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"_\";  expecting \")\" control_unit.v(31) " "Verilog HDL syntax error at control_unit.v(31) near text: \"_\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_unit.v" "" { Text "/home/aksoy/Desktop/homeworks/mips_project/control_unit.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1705235616903 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"_\";  expecting \")\" control_unit.v(33) " "Verilog HDL syntax error at control_unit.v(33) near text: \"_\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_unit.v" "" { Text "/home/aksoy/Desktop/homeworks/mips_project/control_unit.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1705235616903 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"_\";  expecting \")\" control_unit.v(41) " "Verilog HDL syntax error at control_unit.v(41) near text: \"_\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_unit.v" "" { Text "/home/aksoy/Desktop/homeworks/mips_project/control_unit.v" 41 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1705235616903 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"_\";  expecting \")\" control_unit.v(43) " "Verilog HDL syntax error at control_unit.v(43) near text: \"_\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_unit.v" "" { Text "/home/aksoy/Desktop/homeworks/mips_project/control_unit.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1705235616903 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"_\";  expecting \")\" control_unit.v(45) " "Verilog HDL syntax error at control_unit.v(45) near text: \"_\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_unit.v" "" { Text "/home/aksoy/Desktop/homeworks/mips_project/control_unit.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1705235616903 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"_\";  expecting \")\" control_unit.v(47) " "Verilog HDL syntax error at control_unit.v(47) near text: \"_\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_unit.v" "" { Text "/home/aksoy/Desktop/homeworks/mips_project/control_unit.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1705235616903 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"_\";  expecting \")\" control_unit.v(49) " "Verilog HDL syntax error at control_unit.v(49) near text: \"_\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "control_unit.v" "" { Text "/home/aksoy/Desktop/homeworks/mips_project/control_unit.v" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1705235616903 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "is_subi control_unit.v(56) " "Verilog HDL Declaration error at control_unit.v(56): identifier \"is_subi\" is already declared in the present scope" {  } { { "control_unit.v" "" { Text "/home/aksoy/Desktop/homeworks/mips_project/control_unit.v" 56 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1705235616903 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control_unit control_unit.v(1) " "Ignored design unit \"control_unit\" at control_unit.v(1) due to previous errors" {  } { { "control_unit.v" "" { Text "/home/aksoy/Desktop/homeworks/mips_project/control_unit.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1705235616903 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 10 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705235616905 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 14 15:33:36 2024 " "Processing ended: Sun Jan 14 15:33:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705235616905 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705235616905 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705235616905 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1705235616905 ""}
