\doxysection{TIM\+\_\+\+Type\+Def Struct Reference}
\label{struct_t_i_m___type_def}\index{TIM\_TypeDef@{TIM\_TypeDef}}


TIM.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ CR1}
\item 
uint16\+\_\+t \textbf{ RESERVED0}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ CR2}
\item 
uint16\+\_\+t \textbf{ RESERVED1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ SMCR}
\item 
uint16\+\_\+t \textbf{ RESERVED2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ DIER}
\item 
uint16\+\_\+t \textbf{ RESERVED3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ SR}
\item 
uint16\+\_\+t \textbf{ RESERVED4}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ EGR}
\item 
uint16\+\_\+t \textbf{ RESERVED5}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ CCMR1}
\item 
uint16\+\_\+t \textbf{ RESERVED6}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ CCMR2}
\item 
uint16\+\_\+t \textbf{ RESERVED7}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ CCER}
\item 
uint16\+\_\+t \textbf{ RESERVED8}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CNT}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ PSC}
\item 
uint16\+\_\+t \textbf{ RESERVED9}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ARR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ RCR}
\item 
uint16\+\_\+t \textbf{ RESERVED10}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR4}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ BDTR}
\item 
uint16\+\_\+t \textbf{ RESERVED11}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ DCR}
\item 
uint16\+\_\+t \textbf{ RESERVED12}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ DMAR}
\item 
uint16\+\_\+t \textbf{ RESERVED13}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ OR}
\item 
uint16\+\_\+t \textbf{ RESERVED14}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIM. 

\doxysubsection{Field Documentation}
\label{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!ARR@{ARR}}
\index{ARR@{ARR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{ARR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ARR}

TIM auto-\/reload register, Address offset\+: 0x2C \label{struct_t_i_m___type_def_a112c0403ac38905a70cf5aaa9c8cc38a} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!BDTR@{BDTR}}
\index{BDTR@{BDTR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{BDTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t BDTR}

TIM break and dead-\/time register, Address offset\+: 0x44 \label{struct_t_i_m___type_def_ab1da3e84848ed66e0577c87c199bfb6d} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCER@{CCER}}
\index{CCER@{CCER}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t CCER}

TIM capture/compare enable register, Address offset\+: 0x20 \label{struct_t_i_m___type_def_a90d89aec51d8012b8a565ef48333b24b} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCMR1@{CCMR1}}
\index{CCMR1@{CCMR1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCMR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t CCMR1}

TIM capture/compare mode register 1, Address offset\+: 0x18 \label{struct_t_i_m___type_def_a977b3cf310388b5ad02440d64d03810a} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCMR2@{CCMR2}}
\index{CCMR2@{CCMR2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCMR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t CCMR2}

TIM capture/compare mode register 2, Address offset\+: 0x1C \label{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR1@{CCR1}}
\index{CCR1@{CCR1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR1}

TIM capture/compare register 1, Address offset\+: 0x34 \label{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR2@{CCR2}}
\index{CCR2@{CCR2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR2}

TIM capture/compare register 2, Address offset\+: 0x38 \label{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR3@{CCR3}}
\index{CCR3@{CCR3}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCR3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR3}

TIM capture/compare register 3, Address offset\+: 0x3C \label{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CCR4@{CCR4}}
\index{CCR4@{CCR4}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CCR4}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR4}

TIM capture/compare register 4, Address offset\+: 0x40 \label{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CNT@{CNT}}
\index{CNT@{CNT}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CNT}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CNT}

TIM counter register, Address offset\+: 0x24 \label{struct_t_i_m___type_def_a61400ce239355b62aa25c95fcc18a5e1} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t CR1}

TIM control register 1, Address offset\+: 0x00 \label{struct_t_i_m___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{CR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t CR2}

TIM control register 2, Address offset\+: 0x04 \label{struct_t_i_m___type_def_a0afd527a4ec64faf878f9957096102bf} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!DCR@{DCR}}
\index{DCR@{DCR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{DCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t DCR}

TIM DMA control register, Address offset\+: 0x48 \label{struct_t_i_m___type_def_a1481b34cc41018c17e4ab592a1c8cb55} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!DIER@{DIER}}
\index{DIER@{DIER}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{DIER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t DIER}

TIM DMA/interrupt enable register, Address offset\+: 0x0C \label{struct_t_i_m___type_def_a30c2d8aa9c76dfba0b9a378b64700bda} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!DMAR@{DMAR}}
\index{DMAR@{DMAR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{DMAR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t DMAR}

TIM DMA address for full transfer, Address offset\+: 0x4C \label{struct_t_i_m___type_def_a980df1a5752e36604de4d71ce14fbfa3} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!EGR@{EGR}}
\index{EGR@{EGR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{EGR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t EGR}

TIM event generation register, Address offset\+: 0x14 \label{struct_t_i_m___type_def_a47766f433b160258ec05dbb6498fd271} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!OR@{OR}}
\index{OR@{OR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{OR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t OR}

TIM option register, Address offset\+: 0x50 \label{struct_t_i_m___type_def_aba5df4ecbb3ecb97b966b188c3681600} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!PSC@{PSC}}
\index{PSC@{PSC}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{PSC}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t PSC}

TIM prescaler, Address offset\+: 0x28 \label{struct_t_i_m___type_def_aa0663aab6ed640b7594c8c6d32f6c1cd} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RCR@{RCR}}
\index{RCR@{RCR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t RCR}

TIM repetition counter register, Address offset\+: 0x30 \label{struct_t_i_m___type_def_a149feba01f9c4a49570c6d88619f504f} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED0}

Reserved, 0x02 ~\newline
 \label{struct_t_i_m___type_def_a8249a3955aace28d92109b391311eb30} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED1}

Reserved, 0x06 ~\newline
 \label{struct_t_i_m___type_def_ad68efe7a323ac2fcb823a26c0c51445b} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED10@{RESERVED10}}
\index{RESERVED10@{RESERVED10}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED10}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED10}

Reserved, 0x32 ~\newline
 \label{struct_t_i_m___type_def_a11e504ee49142f46dcc67740ae9235e5} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED11@{RESERVED11}}
\index{RESERVED11@{RESERVED11}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED11}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED11}

Reserved, 0x46 ~\newline
 \label{struct_t_i_m___type_def_a2f133f27cf624e76a2ac1092ab5789f7} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED12@{RESERVED12}}
\index{RESERVED12@{RESERVED12}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED12}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED12}

Reserved, 0x4A ~\newline
 \label{struct_t_i_m___type_def_a85b970173fe49d3959c0c7f7528dacf0} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED13@{RESERVED13}}
\index{RESERVED13@{RESERVED13}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED13}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED13}

Reserved, 0x4E ~\newline
 \label{struct_t_i_m___type_def_a1841fa0366924d522d6ac880fb14d766} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED14@{RESERVED14}}
\index{RESERVED14@{RESERVED14}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED14}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED14}

Reserved, 0x52 ~\newline
 \label{struct_t_i_m___type_def_a5573848497a716a9947fd87487709feb} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED2}

Reserved, 0x0A ~\newline
 \label{struct_t_i_m___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED3}

Reserved, 0x0E ~\newline
 \label{struct_t_i_m___type_def_aa0223808025f5bf9c056185038c9d545} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED4}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED4}

Reserved, 0x12 ~\newline
 \label{struct_t_i_m___type_def_abd36010ac282682d1f3c641b183b1b6f} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED5}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED5}

Reserved, 0x16 ~\newline
 \label{struct_t_i_m___type_def_aab502dde158ab7da8e7823d1f8a06edb} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED6}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED6}

Reserved, 0x1A ~\newline
 \label{struct_t_i_m___type_def_ab1820c97e368d349f5f4121f015d9fab} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED7}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED7}

Reserved, 0x1E ~\newline
 \label{struct_t_i_m___type_def_afc22764fbf9ee7ce28174d65d0260f18} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED8}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED8}

Reserved, 0x22 ~\newline
 \label{struct_t_i_m___type_def_ad8b1fadb520f7a200ee0046e110edc79} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{RESERVED9}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED9}

Reserved, 0x2A ~\newline
 \label{struct_t_i_m___type_def_a02758713abfe580460dd5bcd8762702a} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!SMCR@{SMCR}}
\index{SMCR@{SMCR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{SMCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t SMCR}

TIM slave mode control register, Address offset\+: 0x08 \label{struct_t_i_m___type_def_a44962ea5442d203bf4954035d1bfeb9d} 
\index{TIM\_TypeDef@{TIM\_TypeDef}!SR@{SR}}
\index{SR@{SR}!TIM\_TypeDef@{TIM\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t SR}

TIM status register, Address offset\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
