Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1689617766af480997491645df785fb9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_beats_behav xil_defaultlib.four_beats xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'set' [C:/Users/86156/four_beats_cjm/four_beats_cjm.srcs/sources_1/new/four_beats_cjm.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'set' [C:/Users/86156/four_beats_cjm/four_beats_cjm.srcs/sources_1/new/four_beats_cjm.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'set' [C:/Users/86156/four_beats_cjm/four_beats_cjm.srcs/sources_1/new/four_beats_cjm.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [C:/Users/86156/four_beats_cjm/four_beats_cjm.srcs/sources_1/new/four_beats_cjm.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_cjm
Compiling module xil_defaultlib.four_beats_cjm
Compiling module xil_defaultlib.four_beats
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_beats_behav
