<profile>

<section name = "Vitis HLS Report for 'krnl'" level="0">
<item name = "Date">Thu Feb 13 17:41:49 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">krnl_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_insert_fu_391">insert, 2, 20, 6.666 ns, 66.660 ns, 2, 20, no</column>
<column name="grp_memory_manager_fu_460">memory_manager, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_43_1">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 5056, -</column>
<column name="FIFO">-, -, 7272, 3683, -</column>
<column name="Instance">0, 26, 169795, 386717, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 684, -</column>
<column name="Register">-, -, 1656, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, 20, 91, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 6, 30, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 354, 616, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 4567, 8001, 0</column>
<column name="grp_insert_fu_391">insert, 0, 0, 2858, 1859, 0</column>
<column name="grp_memory_manager_fu_460">memory_manager, 0, 26, 162016, 376241, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="cst_req_fifo_U">0, 1028, 0, -, 2, 417, 834</column>
<column name="getNode4insert_fifo_U">0, 68, 0, -, 2, 32, 64</column>
<column name="insertFinished_fifo_U">0, 8, 0, -, 2, 1, 2</column>
<column name="insertNode4insert_fifo_U">0, 1028, 0, -, 2, 417, 834</column>
<column name="newLeaf2insert_fifo_U">0, 1028, 0, -, 2, 417, 834</column>
<column name="overflow2split_fifo_U">0, 1028, 0, -, 2, 417, 834</column>
<column name="receiveNode4insert_fifo_U">0, 1028, 0, -, 2, 417, 834</column>
<column name="split2overflow_fifo_U">0, 1028, 0, -, 2, 417, 834</column>
<column name="writeChanges4insert_fifo_U">0, 1028, 0, -, 2, 417, 834</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln45_1_fu_619_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln45_fu_546_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln46_1_fu_662_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln46_fu_573_p2">+, 0, 0, 71, 64, 64</column>
<column name="debugCounter_3_fu_528_p2">+, 0, 0, 39, 32, 1</column>
<column name="operation_2_fu_787_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln43_fu_522_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state76">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state80">and, 0, 0, 2, 1, 1</column>
<column name="tmp_54_nbreadreq_fu_342_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln43_1_fu_517_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln43_fu_512_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln48_fu_645_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="lshr_ln45_fu_636_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln46_fu_679_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="or_ln65_1_fu_772_p2">or, 0, 0, 193, 194, 32</column>
<column name="or_ln65_fu_734_p2">or, 0, 0, 207, 208, 65</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">383, 81, 1, 81</column>
<column name="ap_phi_mux_insertFin_3_phi_fu_382_p4">14, 3, 1, 3</column>
<column name="cst_req_read">9, 2, 1, 2</column>
<column name="cst_req_write">9, 2, 1, 2</column>
<column name="debugCounter_fu_238">9, 2, 32, 64</column>
<column name="getNode4insert_read">9, 2, 1, 2</column>
<column name="getNode4insert_write">9, 2, 1, 2</column>
<column name="gmem_ARADDR">20, 4, 64, 256</column>
<column name="gmem_ARLEN">14, 3, 32, 96</column>
<column name="gmem_ARVALID">14, 3, 1, 3</column>
<column name="gmem_AWVALID">9, 2, 1, 2</column>
<column name="gmem_BREADY">9, 2, 1, 2</column>
<column name="gmem_RREADY">14, 3, 1, 3</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="insertFin_1_reg_366">9, 2, 1, 2</column>
<column name="insertFin_reg_354">9, 2, 1, 2</column>
<column name="insertFinished_write">9, 2, 1, 2</column>
<column name="insertNode4insert_read">9, 2, 1, 2</column>
<column name="insertNode4insert_write">9, 2, 1, 2</column>
<column name="newLeaf2insert_read">9, 2, 1, 2</column>
<column name="operation_fu_242">9, 2, 32, 64</column>
<column name="overflow2split_read">9, 2, 1, 2</column>
<column name="overflow2split_write">9, 2, 1, 2</column>
<column name="receiveNode4insert_read">9, 2, 1, 2</column>
<column name="receiveNode4insert_write">9, 2, 1, 2</column>
<column name="split2overflow_read">9, 2, 1, 2</column>
<column name="split2overflow_write">9, 2, 1, 2</column>
<column name="writeChanges4insert_read">9, 2, 1, 2</column>
<column name="writeChanges4insert_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="HBM_PTR_read_reg_835">64, 0, 64, 0</column>
<column name="ap_CS_fsm">80, 0, 80, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="debugCounter_3_reg_911">32, 0, 32, 0</column>
<column name="debugCounter_fu_238">32, 0, 32, 0</column>
<column name="exe_read_reg_815">32, 0, 32, 0</column>
<column name="gmem_addr_33_read_reg_943">512, 0, 512, 0</column>
<column name="gmem_addr_read_reg_938">512, 0, 512, 0</column>
<column name="grp_insert_fu_391_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_memory_manager_fu_460_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln48_reg_948">1, 0, 1, 0</column>
<column name="insertFin_1_reg_366">1, 0, 1, 0</column>
<column name="insertFin_reg_354">1, 0, 1, 0</column>
<column name="number_of_operations_read_reg_820">32, 0, 32, 0</column>
<column name="operation_fu_242">32, 0, 32, 0</column>
<column name="operations_read_reg_830">64, 0, 64, 0</column>
<column name="parameters_for_operations_read_reg_825">64, 0, 64, 0</column>
<column name="tmp_50_reg_962">16, 0, 16, 0</column>
<column name="tmp_51_reg_967">16, 0, 16, 0</column>
<column name="tmp_s_reg_957">16, 0, 16, 0</column>
<column name="trunc_ln45_2_reg_916">58, 0, 58, 0</column>
<column name="trunc_ln45_reg_895">6, 0, 6, 0</column>
<column name="trunc_ln46_2_reg_921">58, 0, 58, 0</column>
<column name="trunc_ln46_reg_900">6, 0, 6, 0</column>
<column name="trunc_ln668_reg_952">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, krnl, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, krnl, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, krnl, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, krnl, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, krnl, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, krnl, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
