// Seed: 3667010799
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  final $signed(31);
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply1 id_4
);
  logic id_6;
  not primCall (id_0, id_6);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 #(
    parameter id_8 = 32'd5
) (
    input  supply1 id_0,
    output logic   id_1,
    output logic   id_2,
    input  supply1 id_3,
    output supply0 id_4
);
  supply0 id_6;
  always @(posedge -1'b0) begin : LABEL_0
    begin : LABEL_1
      id_1 = #id_7 1;
    end
    $unsigned(77);
    ;
    id_2 = new;
  end
  wire _id_8, id_9, id_10, id_11, id_12, id_13;
  assign id_6 = -1;
  logic id_14 = -1;
  localparam id_15 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_6,
      id_14,
      id_11,
      id_12
  );
  localparam id_16 = id_15[id_8];
endmodule
