{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 21:04:59 2013 " "Info: Processing started: Wed Dec 18 21:04:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProcessor -c FinalProcessor --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProcessor -c FinalProcessor --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FinalProcessor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file FinalProcessor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProcessor " "Info: Found entity 1: FinalProcessor" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Info: Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/git/processor/processor/FinalProcessor/Clock1Hz.vhd " "Warning: Can't analyze file -- file C:/git/processor/processor/FinalProcessor/Clock1Hz.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2x3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Mux2x3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x3-SYN " "Info: Found design unit 1: mux2x3-SYN" {  } { { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x3 " "Info: Found entity 1: Mux2x3" {  } { { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2x8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Mux2x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x8-SYN " "Info: Found design unit 1: mux2x8-SYN" {  } { { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x8 " "Info: Found entity 1: Mux2x8" {  } { { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProcessor " "Info: Elaborating entity \"FinalProcessor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_alu_zero " "Warning: Pin \"debug_alu_zero\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 1072 2440 2616 1088 "debug_alu_zero" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_alu_overflow " "Warning: Pin \"debug_alu_overflow\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 1056 2440 2616 1072 "debug_alu_overflow" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_jump_mux1sel " "Warning: Pin \"debug_jump_mux1sel\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -296 2312 2488 -280 "debug_jump_mux1sel" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_jump_mux2sel " "Warning: Pin \"debug_jump_mux2sel\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -264 2312 2488 -248 "debug_jump_mux2sel" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_jump_mux3sel " "Warning: Pin \"debug_jump_mux3sel\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -232 2312 2488 -216 "debug_jump_mux3sel" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_alu_aluCode\[2..0\] " "Warning: Pin \"debug_alu_aluCode\[2..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 1136 2400 2576 1152 "debug_alu_aluCode\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_alu_inputOne\[7..0\] " "Warning: Pin \"debug_alu_inputOne\[7..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 1104 2400 2576 1120 "debug_alu_inputOne\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_alu_inputTwo\[7..0\] " "Warning: Pin \"debug_alu_inputTwo\[7..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 1120 2400 2576 1136 "debug_alu_inputTwo\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_alu_output\[7..0\] " "Warning: Pin \"debug_alu_output\[7..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 1088 2440 2616 1104 "debug_alu_output\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_alucont_aluCode\[2..0\] " "Warning: Pin \"debug_alucont_aluCode\[2..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 1096 1880 2056 1112 "debug_alucont_aluCode\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_alucont_aluOp\[2..0\] " "Warning: Pin \"debug_alucont_aluOp\[2..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 1112 1880 2056 1128 "debug_alucont_aluOp\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_alucont_output\[2..0\] " "Warning: Pin \"debug_alucont_output\[2..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 1080 1928 2104 1096 "debug_alucont_output\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_jump_mux1result\[7..0\] " "Warning: Pin \"debug_jump_mux1result\[7..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -312 2312 2488 -296 "debug_jump_mux1result\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_jump_mux2result\[7..0\] " "Warning: Pin \"debug_jump_mux2result\[7..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -280 2312 2488 -264 "debug_jump_mux2result\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_jump_mux3result\[7..0\] " "Warning: Pin \"debug_jump_mux3result\[7..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -248 2312 2488 -232 "debug_jump_mux3result\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_plusone\[7..0\] " "Warning: Pin \"debug_plusone\[7..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -344 2312 2488 -328 "debug_plusone\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "debug_signextender\[7..0\] " "Warning: Pin \"debug_signextender\[7..0\]\" is missing source" {  } { { "FinalProcessor.bdf" "" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -328 2312 2488 -312 "debug_signextender\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ramhelper/RAMHelper.vhd 2 1 " "Warning: Using design file ramhelper/RAMHelper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMHelper-dataflow " "Info: Found design unit 1: RAMHelper-dataflow" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAMHelper " "Info: Found entity 1: RAMHelper" {  } { { "ramhelper/RAMHelper.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ramhelper/RAMHelper.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMHelper RAMHelper:inst20 " "Info: Elaborating entity \"RAMHelper\" for hierarchy \"RAMHelper:inst20\"" {  } { { "FinalProcessor.bdf" "inst20" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 320 2800 2984 480 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "megaclock/MegaClock.vhd 2 1 " "Warning: Using design file megaclock/MegaClock.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MegaClock-dataflow " "Info: Found design unit 1: MegaClock-dataflow" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MegaClock " "Info: Found entity 1: MegaClock" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MegaClock MegaClock:inst4 " "Info: Elaborating entity \"MegaClock\" for hierarchy \"MegaClock:inst4\"" {  } { { "FinalProcessor.bdf" "inst4" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 720 464 592 848 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "controller/Controller.vhd 2 1 " "Warning: Using design file controller/Controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-arc " "Info: Found design unit 1: Controller-arc" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst2 " "Info: Elaborating entity \"Controller\" for hierarchy \"Controller:inst2\"" {  } { { "FinalProcessor.bdf" "inst2" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 88 1296 1472 312 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRead Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"MemRead\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Jump Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"Jump\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "JumpReg Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"JumpReg\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOp Controller.vhd(23) " "Warning (10631): VHDL Process Statement warning at Controller.vhd(23): inferring latch(es) for signal or variable \"ALUOp\", which holds its previous value in one or more paths through the process" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] Controller.vhd(23) " "Info (10041): Inferred latch for \"ALUOp\[0\]\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] Controller.vhd(23) " "Info (10041): Inferred latch for \"ALUOp\[1\]\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] Controller.vhd(23) " "Info (10041): Inferred latch for \"ALUOp\[2\]\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpReg Controller.vhd(23) " "Info (10041): Inferred latch for \"JumpReg\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump Controller.vhd(23) " "Info (10041): Inferred latch for \"Jump\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Controller.vhd(23) " "Info (10041): Inferred latch for \"RegWrite\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Controller.vhd(23) " "Info (10041): Inferred latch for \"ALUSrc\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Controller.vhd(23) " "Info (10041): Inferred latch for \"MemWrite\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg Controller.vhd(23) " "Info (10041): Inferred latch for \"MemtoReg\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead Controller.vhd(23) " "Info (10041): Inferred latch for \"MemRead\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Controller.vhd(23) " "Info (10041): Inferred latch for \"Branch\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst Controller.vhd(23) " "Info (10041): Inferred latch for \"RegDst\" at Controller.vhd(23)" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder/Decoder.vhd 2 1 " "Warning: Using design file decoder/Decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arc " "Info: Found design unit 1: Decoder-arc" {  } { { "decoder/Decoder.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/decoder/Decoder.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Info: Found entity 1: Decoder" {  } { { "decoder/Decoder.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/decoder/Decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst11 " "Info: Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst11\"" {  } { { "FinalProcessor.bdf" "inst11" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 280 936 1152 440 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst " "Info: Elaborating entity \"ROM\" for hierarchy \"ROM:inst\"" {  } { { "FinalProcessor.bdf" "inst" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 112 936 1152 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom ROM:inst\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"ROM:inst\|lpm_rom:lpm_rom_component\"" {  } { { "ROM.vhd" "lpm_rom_component" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"ROM:inst\|lpm_rom:lpm_rom_component\"" {  } { { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"ROM:inst\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file program.mif " "Info: Parameter \"lpm_file\" = \"program.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "4 256 4 4 " "Warning: 4 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 4 warnings found, and 4 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Warning: Memory Initialization File address 0 is reinitialized" {  } { { "C:/git/processor/processor/FinalProcessor/program.mif" "" { Text "C:/git/processor/processor/FinalProcessor/program.mif" 9 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Warning: Memory Initialization File address 1 is reinitialized" {  } { { "C:/git/processor/processor/FinalProcessor/program.mif" "" { Text "C:/git/processor/processor/FinalProcessor/program.mif" 10 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Warning: Memory Initialization File address 2 is reinitialized" {  } { { "C:/git/processor/processor/FinalProcessor/program.mif" "" { Text "C:/git/processor/processor/FinalProcessor/program.mif" 11 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Warning: Memory Initialization File address 3 is reinitialized" {  } { { "C:/git/processor/processor/FinalProcessor/program.mif" "" { Text "C:/git/processor/processor/FinalProcessor/program.mif" 12 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "C:/git/processor/processor/FinalProcessor/program.mif" "" { Text "C:/git/processor/processor/FinalProcessor/program.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom ROM:inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"ROM:inst\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"ROM:inst\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ROM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/ROM.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pc/PC.vhd 2 1 " "Warning: Using design file pc/PC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-dataflow " "Info: Found design unit 1: PC-dataflow" {  } { { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "pc/PC.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/pc/PC.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst10 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst10\"" {  } { { "FinalProcessor.bdf" "inst10" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -16 936 1096 80 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x8 Mux2x8:inst43 " "Info: Elaborating entity \"Mux2x8\" for hierarchy \"Mux2x8:inst43\"" {  } { { "FinalProcessor.bdf" "inst43" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -208 2072 2152 -72 "inst43" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\"" {  } { { "Mux2x8.vhd" "lpm_mux_component" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\"" {  } { { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\"" {  } { { "LPM_MUX.tdf" "external_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } } { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxlut Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|muxlut:\$00009 " "Info: Elaborating entity \"muxlut\" for hierarchy \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|muxlut:\$00009\"" {  } { { "LPM_MUX.tdf" "\$00009" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|muxlut:\$00009 Mux2x8:inst43\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\|muxlut:\$00009\", which is child of megafunction instantiation \"Mux2x8:inst43\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } } { "Mux2x8.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x8.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu/ALU.vhd 2 1 " "Warning: Using design file alu/ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-architectureALU " "Info: Found design unit 1: ALU-architectureALU" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst8 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst8\"" {  } { { "FinalProcessor.bdf" "inst8" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 544 2392 2568 640 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(37) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(37): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(37) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(37): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(40) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(40): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(40) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(40): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(43) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(43): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(44) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(44): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(53) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(53): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(53) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(53): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(56) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(56): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(56) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(56): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(59) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(59): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(59) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(59): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(66) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(66): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(66) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(66): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(69) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(69): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(69) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(69): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(70) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(70): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(70) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(70): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputOne ALU.vhd(77) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(77): signal \"inputOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTwo ALU.vhd(77) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(77): signal \"inputTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output ALU.vhd(32) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(32): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ALU.vhd(32) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(32): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ALU.vhd(32) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(32): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU.vhd(32) " "Info (10041): Inferred latch for \"zero\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALU.vhd(32) " "Info (10041): Inferred latch for \"overflow\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[0\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[1\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[2\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[3\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[4\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[5\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[6\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] ALU.vhd(32) " "Info (10041): Inferred latch for \"output\[7\]\" at ALU.vhd(32)" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alucontroller/ALUController.vhd 2 1 " "Warning: Using design file alucontroller/ALUController.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUController-dataflow " "Info: Found design unit 1: ALUController-dataflow" {  } { { "alucontroller/ALUController.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alucontroller/ALUController.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALUController " "Info: Found entity 1: ALUController" {  } { { "alucontroller/ALUController.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alucontroller/ALUController.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUController ALUController:inst15 " "Info: Elaborating entity \"ALUController\" for hierarchy \"ALUController:inst15\"" {  } { { "FinalProcessor.bdf" "inst15" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 640 1928 2104 736 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluCode ALUController.vhd(21) " "Warning (10492): VHDL Process Statement warning at ALUController.vhd(21): signal \"aluCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alucontroller/ALUController.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alucontroller/ALUController.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "regfile/RegFile.vhd 2 1 " "Warning: Using design file regfile/RegFile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-processRegisters " "Info: Found design unit 1: RegFile-processRegisters" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Info: Found entity 1: RegFile" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:inst13 " "Info: Elaborating entity \"RegFile\" for hierarchy \"RegFile:inst13\"" {  } { { "FinalProcessor.bdf" "inst13" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 376 1904 2080 536 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0 RegFile.vhd(20) " "Warning (10036): Verilog HDL or VHDL warning at RegFile.vhd(20): object \"r0\" assigned a value but never read" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x3 Mux2x3:inst41 " "Info: Elaborating entity \"Mux2x3\" for hierarchy \"Mux2x3:inst41\"" {  } { { "FinalProcessor.bdf" "inst41" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 320 1584 1720 400 "inst41" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Mux2x3:inst41\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"Mux2x3:inst41\|LPM_MUX:lpm_mux_component\"" {  } { { "Mux2x3.vhd" "lpm_mux_component" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux2x3:inst41\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x3:inst41\|LPM_MUX:lpm_mux_component\"" {  } { { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux2x3:inst41\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"Mux2x3:inst41\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift Mux2x3:inst41\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"Mux2x3:inst41\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\"" {  } { { "LPM_MUX.tdf" "external_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Mux2x3:inst41\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs Mux2x3:inst41\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Mux2x3:inst41\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Mux2x3:inst41\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } } { "Mux2x3.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/Mux2x3.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst1 " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:inst1\"" {  } { { "FinalProcessor.bdf" "inst1" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 488 2760 2976 624 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "RAM.vhd" "lpm_ram_dq_component" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Info: Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/git/processor/processor/FinalProcessor/none.mif " "Critical Warning: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/git/processor/processor/FinalProcessor/none.mif -- setting all initial values to 0" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 165 13 0 } }  } 1 0 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"RAM:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "RAM.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/RAM.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "signextender/SignExtender.vhd 2 1 " "Warning: Using design file signextender/SignExtender.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-dataflow " "Info: Found design unit 1: SignExtender-dataflow" {  } { { "signextender/SignExtender.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/signextender/SignExtender.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Info: Found entity 1: SignExtender" {  } { { "signextender/SignExtender.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/signextender/SignExtender.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:inst14 " "Info: Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:inst14\"" {  } { { "FinalProcessor.bdf" "inst14" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 552 1312 1472 648 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "plusone/PlusOne.vhd 2 1 " "Warning: Using design file plusone/PlusOne.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PlusOne-dataflow " "Info: Found design unit 1: PlusOne-dataflow" {  } { { "plusone/PlusOne.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/plusone/PlusOne.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PlusOne " "Info: Found entity 1: PlusOne" {  } { { "plusone/PlusOne.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/plusone/PlusOne.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlusOne PlusOne:inst12 " "Info: Elaborating entity \"PlusOne\" for hierarchy \"PlusOne:inst12\"" {  } { { "FinalProcessor.bdf" "inst12" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { -72 1312 1472 24 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegmentdisplay/SevenSegmentDisplay.vhd 2 1 " "Warning: Using design file sevensegmentdisplay/SevenSegmentDisplay.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentDisplay-arc " "Info: Found design unit 1: SevenSegmentDisplay-arc" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay " "Info: Found entity 1: SevenSegmentDisplay" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplay SevenSegmentDisplay:inst19 " "Info: Elaborating entity \"SevenSegmentDisplay\" for hierarchy \"SevenSegmentDisplay:inst19\"" {  } { { "FinalProcessor.bdf" "inst19" { Schematic "C:/git/processor/processor/FinalProcessor/FinalProcessor.bdf" { { 320 3576 3736 416 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a SevenSegmentDisplay.vhd(156) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(156): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b SevenSegmentDisplay.vhd(156) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(156): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c SevenSegmentDisplay.vhd(156) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(156): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d SevenSegmentDisplay.vhd(156) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(156): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e SevenSegmentDisplay.vhd(156) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(156): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "f SevenSegmentDisplay.vhd(156) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(156): signal \"f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g SevenSegmentDisplay.vhd(156) " "Warning (10492): VHDL Process Statement warning at SevenSegmentDisplay.vhd(156): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "86 " "Info: Inferred 86 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "SevenSegmentDisplay:inst18\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SevenSegmentDisplay:inst18\|Mux0\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "Mux0" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "SevenSegmentDisplay:inst18\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SevenSegmentDisplay:inst18\|Mux1\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "Mux1" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "SevenSegmentDisplay:inst18\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SevenSegmentDisplay:inst18\|Mux2\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "Mux2" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "SevenSegmentDisplay:inst18\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SevenSegmentDisplay:inst18\|Mux3\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "Mux3" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "SevenSegmentDisplay:inst18\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SevenSegmentDisplay:inst18\|Mux4\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "Mux4" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "SevenSegmentDisplay:inst18\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SevenSegmentDisplay:inst18\|Mux5\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "Mux5" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "SevenSegmentDisplay:inst18\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SevenSegmentDisplay:inst18\|Mux6\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "Mux6" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "SevenSegmentDisplay:inst19\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SevenSegmentDisplay:inst19\|Mux0\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "Mux0" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "SevenSegmentDisplay:inst19\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SevenSegmentDisplay:inst19\|Mux1\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "Mux1" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "SevenSegmentDisplay:inst19\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SevenSegmentDisplay:inst19\|Mux2\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "Mux2" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "SevenSegmentDisplay:inst19\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SevenSegmentDisplay:inst19\|Mux3\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "Mux3" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "SevenSegmentDisplay:inst19\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SevenSegmentDisplay:inst19\|Mux4\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "Mux4" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "SevenSegmentDisplay:inst19\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SevenSegmentDisplay:inst19\|Mux5\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "Mux5" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "SevenSegmentDisplay:inst19\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SevenSegmentDisplay:inst19\|Mux6\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "Mux6" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "PlusOne:inst12\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"PlusOne:inst12\|Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "Add0" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux0\"" {  } { { "regfile/RegFile.vhd" "Mux0" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux1\"" {  } { { "regfile/RegFile.vhd" "Mux1" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux2\"" {  } { { "regfile/RegFile.vhd" "Mux2" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux3\"" {  } { { "regfile/RegFile.vhd" "Mux3" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux4\"" {  } { { "regfile/RegFile.vhd" "Mux4" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux5\"" {  } { { "regfile/RegFile.vhd" "Mux5" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux6\"" {  } { { "regfile/RegFile.vhd" "Mux6" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux7\"" {  } { { "regfile/RegFile.vhd" "Mux7" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux8\"" {  } { { "regfile/RegFile.vhd" "Mux8" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux9\"" {  } { { "regfile/RegFile.vhd" "Mux9" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux10\"" {  } { { "regfile/RegFile.vhd" "Mux10" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux11\"" {  } { { "regfile/RegFile.vhd" "Mux11" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux12\"" {  } { { "regfile/RegFile.vhd" "Mux12" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux13\"" {  } { { "regfile/RegFile.vhd" "Mux13" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux14\"" {  } { { "regfile/RegFile.vhd" "Mux14" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux15\"" {  } { { "regfile/RegFile.vhd" "Mux15" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux16\"" {  } { { "regfile/RegFile.vhd" "Mux16" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux17\"" {  } { { "regfile/RegFile.vhd" "Mux17" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux18\"" {  } { { "regfile/RegFile.vhd" "Mux18" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux19\"" {  } { { "regfile/RegFile.vhd" "Mux19" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux20\"" {  } { { "regfile/RegFile.vhd" "Mux20" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux21\"" {  } { { "regfile/RegFile.vhd" "Mux21" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux22\"" {  } { { "regfile/RegFile.vhd" "Mux22" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux23\"" {  } { { "regfile/RegFile.vhd" "Mux23" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux24\"" {  } { { "regfile/RegFile.vhd" "Mux24" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux25\"" {  } { { "regfile/RegFile.vhd" "Mux25" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux26\"" {  } { { "regfile/RegFile.vhd" "Mux26" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux27\"" {  } { { "regfile/RegFile.vhd" "Mux27" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux28\"" {  } { { "regfile/RegFile.vhd" "Mux28" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux29\"" {  } { { "regfile/RegFile.vhd" "Mux29" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux30\"" {  } { { "regfile/RegFile.vhd" "Mux30" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux31\"" {  } { { "regfile/RegFile.vhd" "Mux31" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux32\"" {  } { { "regfile/RegFile.vhd" "Mux32" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux33\"" {  } { { "regfile/RegFile.vhd" "Mux33" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux34\"" {  } { { "regfile/RegFile.vhd" "Mux34" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux35\"" {  } { { "regfile/RegFile.vhd" "Mux35" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux36\"" {  } { { "regfile/RegFile.vhd" "Mux36" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux37\"" {  } { { "regfile/RegFile.vhd" "Mux37" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux38\"" {  } { { "regfile/RegFile.vhd" "Mux38" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux39\"" {  } { { "regfile/RegFile.vhd" "Mux39" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux40\"" {  } { { "regfile/RegFile.vhd" "Mux40" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux41\"" {  } { { "regfile/RegFile.vhd" "Mux41" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux42\"" {  } { { "regfile/RegFile.vhd" "Mux42" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux43\"" {  } { { "regfile/RegFile.vhd" "Mux43" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux44\"" {  } { { "regfile/RegFile.vhd" "Mux44" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux45\"" {  } { { "regfile/RegFile.vhd" "Mux45" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux46\"" {  } { { "regfile/RegFile.vhd" "Mux46" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux47\"" {  } { { "regfile/RegFile.vhd" "Mux47" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux48\"" {  } { { "regfile/RegFile.vhd" "Mux48" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux49\"" {  } { { "regfile/RegFile.vhd" "Mux49" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux50\"" {  } { { "regfile/RegFile.vhd" "Mux50" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux51\"" {  } { { "regfile/RegFile.vhd" "Mux51" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux52\"" {  } { { "regfile/RegFile.vhd" "Mux52" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux53\"" {  } { { "regfile/RegFile.vhd" "Mux53" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux54\"" {  } { { "regfile/RegFile.vhd" "Mux54" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "RegFile:inst13\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RegFile:inst13\|Mux55\"" {  } { { "regfile/RegFile.vhd" "Mux55" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst8\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst8\|Add0\"" {  } { { "alu/ALU.vhd" "Add0" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 53 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst8\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst8\|Add1\"" {  } { { "alu/ALU.vhd" "Add1" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:inst2\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:inst2\|Mux0\"" {  } { { "controller/Controller.vhd" "Mux0" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:inst2\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:inst2\|Mux1\"" {  } { { "controller/Controller.vhd" "Mux1" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:inst2\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:inst2\|Mux2\"" {  } { { "controller/Controller.vhd" "Mux2" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:inst2\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:inst2\|Mux3\"" {  } { { "controller/Controller.vhd" "Mux3" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:inst2\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:inst2\|Mux4\"" {  } { { "controller/Controller.vhd" "Mux4" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:inst2\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:inst2\|Mux5\"" {  } { { "controller/Controller.vhd" "Mux5" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:inst2\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:inst2\|Mux6\"" {  } { { "controller/Controller.vhd" "Mux6" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:inst2\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:inst2\|Mux7\"" {  } { { "controller/Controller.vhd" "Mux7" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:inst2\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:inst2\|Mux8\"" {  } { { "controller/Controller.vhd" "Mux8" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:inst2\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:inst2\|Mux9\"" {  } { { "controller/Controller.vhd" "Mux9" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:inst2\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:inst2\|Mux10\"" {  } { { "controller/Controller.vhd" "Mux10" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Controller:inst2\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Controller:inst2\|Mux11\"" {  } { { "controller/Controller.vhd" "Mux11" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MegaClock:inst4\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MegaClock:inst4\|Add0\"" {  } { { "megaclock/MegaClock.vhd" "Add0" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 66 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux0 " "Info: Instantiated megafunction \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\|bypassff:sel_latency_ff\[0\] SevenSegmentDisplay:inst18\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 90 17 0 } } { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\|altshift:external_latency_ffs SevenSegmentDisplay:inst18\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } } { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\|muxlut:\$00010 SevenSegmentDisplay:inst18\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\|muxlut:\$00010\", which is child of megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } } { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\|muxlut:\$00010\|muxlut:\$00012 SevenSegmentDisplay:inst18\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\|muxlut:\$00010\|muxlut:\$00012\", which is child of megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } } { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\|muxlut:\$00010\|muxlut:\$00020 SevenSegmentDisplay:inst18\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\|muxlut:\$00010\|muxlut:\$00020\", which is child of megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux0\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux1 " "Info: Elaborated megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux1\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux1 " "Info: Instantiated megafunction \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux2 " "Info: Elaborated megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux2\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux2 " "Info: Instantiated megafunction \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux3 " "Info: Elaborated megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux3\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux3 " "Info: Instantiated megafunction \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux4 " "Info: Elaborated megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux4\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux4 " "Info: Instantiated megafunction \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux5 " "Info: Elaborated megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux5\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux5 " "Info: Instantiated megafunction \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux6 " "Info: Elaborated megafunction instantiation \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux6\"" {  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SevenSegmentDisplay:inst18\|LPM_MUX:Mux6 " "Info: Instantiated megafunction \"SevenSegmentDisplay:inst18\|LPM_MUX:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sevensegmentdisplay/SevenSegmentDisplay.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/sevensegmentdisplay/SevenSegmentDisplay.vhd" 18 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"PlusOne:inst12\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PlusOne:inst12\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs PlusOne:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"PlusOne:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegFile:inst13\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"RegFile:inst13\|LPM_MUX:Mux0\"" {  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegFile:inst13\|LPM_MUX:Mux0 " "Info: Instantiated megafunction \"RegFile:inst13\|LPM_MUX:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RegFile:inst13\|LPM_MUX:Mux0\|bypassff:sel_latency_ff\[0\] RegFile:inst13\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"RegFile:inst13\|LPM_MUX:Mux0\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"RegFile:inst13\|LPM_MUX:Mux0\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 90 17 0 } } { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RegFile:inst13\|LPM_MUX:Mux0\|muxlut:\$00010 RegFile:inst13\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"RegFile:inst13\|LPM_MUX:Mux0\|muxlut:\$00010\", which is child of megafunction instantiation \"RegFile:inst13\|LPM_MUX:Mux0\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } } { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RegFile:inst13\|LPM_MUX:Mux0\|muxlut:\$00010\|muxlut:\$00016 RegFile:inst13\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"RegFile:inst13\|LPM_MUX:Mux0\|muxlut:\$00010\|muxlut:\$00016\", which is child of megafunction instantiation \"RegFile:inst13\|LPM_MUX:Mux0\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "regfile/RegFile.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/regfile/RegFile.vhd" 68 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\"" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 53 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst8\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ALU:inst8\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 53 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst8\|lpm_add_sub:Add0\|addcore:adder ALU:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 53 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node ALU:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 53 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node ALU:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 53 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst8\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs ALU:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 53 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst8\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst8\|lpm_add_sub:Add1\"" {  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst8\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"ALU:inst8\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu/ALU.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/alu/ALU.vhd" 69 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:inst2\|LPM_MUX:Mux0 " "Info: Elaborated megafunction instantiation \"Controller:inst2\|LPM_MUX:Mux0\"" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:inst2\|LPM_MUX:Mux0 " "Info: Instantiated megafunction \"Controller:inst2\|LPM_MUX:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:inst2\|LPM_MUX:Mux1 " "Info: Elaborated megafunction instantiation \"Controller:inst2\|LPM_MUX:Mux1\"" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:inst2\|LPM_MUX:Mux1 " "Info: Instantiated megafunction \"Controller:inst2\|LPM_MUX:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:inst2\|LPM_MUX:Mux2 " "Info: Elaborated megafunction instantiation \"Controller:inst2\|LPM_MUX:Mux2\"" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:inst2\|LPM_MUX:Mux2 " "Info: Instantiated megafunction \"Controller:inst2\|LPM_MUX:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:inst2\|LPM_MUX:Mux3 " "Info: Elaborated megafunction instantiation \"Controller:inst2\|LPM_MUX:Mux3\"" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:inst2\|LPM_MUX:Mux3 " "Info: Instantiated megafunction \"Controller:inst2\|LPM_MUX:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:inst2\|LPM_MUX:Mux4 " "Info: Elaborated megafunction instantiation \"Controller:inst2\|LPM_MUX:Mux4\"" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:inst2\|LPM_MUX:Mux4 " "Info: Instantiated megafunction \"Controller:inst2\|LPM_MUX:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:inst2\|LPM_MUX:Mux5 " "Info: Elaborated megafunction instantiation \"Controller:inst2\|LPM_MUX:Mux5\"" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:inst2\|LPM_MUX:Mux5 " "Info: Instantiated megafunction \"Controller:inst2\|LPM_MUX:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:inst2\|LPM_MUX:Mux6 " "Info: Elaborated megafunction instantiation \"Controller:inst2\|LPM_MUX:Mux6\"" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:inst2\|LPM_MUX:Mux6 " "Info: Instantiated megafunction \"Controller:inst2\|LPM_MUX:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:inst2\|LPM_MUX:Mux7 " "Info: Elaborated megafunction instantiation \"Controller:inst2\|LPM_MUX:Mux7\"" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:inst2\|LPM_MUX:Mux7 " "Info: Instantiated megafunction \"Controller:inst2\|LPM_MUX:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:inst2\|LPM_MUX:Mux8 " "Info: Elaborated megafunction instantiation \"Controller:inst2\|LPM_MUX:Mux8\"" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:inst2\|LPM_MUX:Mux8 " "Info: Instantiated megafunction \"Controller:inst2\|LPM_MUX:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:inst2\|LPM_MUX:Mux9 " "Info: Elaborated megafunction instantiation \"Controller:inst2\|LPM_MUX:Mux9\"" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:inst2\|LPM_MUX:Mux9 " "Info: Instantiated megafunction \"Controller:inst2\|LPM_MUX:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:inst2\|LPM_MUX:Mux10 " "Info: Elaborated megafunction instantiation \"Controller:inst2\|LPM_MUX:Mux10\"" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:inst2\|LPM_MUX:Mux10 " "Info: Instantiated megafunction \"Controller:inst2\|LPM_MUX:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:inst2\|LPM_MUX:Mux11 " "Info: Elaborated megafunction instantiation \"Controller:inst2\|LPM_MUX:Mux11\"" {  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:inst2\|LPM_MUX:Mux11 " "Info: Instantiated megafunction \"Controller:inst2\|LPM_MUX:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "controller/Controller.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/controller/Controller.vhd" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MegaClock:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"MegaClock:inst4\|lpm_add_sub:Add0\"" {  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MegaClock:inst4\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"MegaClock:inst4\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Info: Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 66 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MegaClock:inst4\|lpm_add_sub:Add0\|addcore:adder MegaClock:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"MegaClock:inst4\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"MegaClock:inst4\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MegaClock:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node MegaClock:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"MegaClock:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"MegaClock:inst4\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MegaClock:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node MegaClock:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"MegaClock:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"MegaClock:inst4\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MegaClock:inst4\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs MegaClock:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"MegaClock:inst4\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"MegaClock:inst4\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "megaclock/MegaClock.vhd" "" { Text "C:/git/processor/processor/FinalProcessor/megaclock/MegaClock.vhd" 66 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 77 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 21:05:03 2013 " "Info: Processing ended: Wed Dec 18 21:05:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
