## Router 1x3 - RTL Design & Verification
Architectural design and verification of a 1X3 data router in Verilog

# Description
The router accepts data packets on a single 8-bit port and routes them to one of the three output channels - channel0, channel1 and channel2.

# Tools and Technology:
HDL: Verilog
HVL: SystemVerilog
TB Methodology: UVM
EDA Tools: Synopsys VCS
