

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling0d31f37acf718280ab11c561f409f50b  /home/pars/Documents/sim_9/sssp_linear_base
Extracting PTX file and ptxas options    1: sssp_linear_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_9/sssp_linear_base
self exe links to: /home/pars/Documents/sim_9/sssp_linear_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_9/sssp_linear_base
Running md5sum using "md5sum /home/pars/Documents/sim_9/sssp_linear_base "
self exe links to: /home/pars/Documents/sim_9/sssp_linear_base
Extracting specific PTX file named sssp_linear_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6inserti9Worklist2 : hostFun 0x0x563a8c0192ef, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sssp_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z6inserti9Worklist2'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sssp_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sssp_linear_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z6inserti9Worklist2' : regs=10, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' : regs=22, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: __cudaRegisterFunction _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ : hostFun 0x0x563a8c019153, fat_cubin_handle = 1
Single Source Shortest Path by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/web-Google.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 916428 |E| 5105039
This graph maintains both incomming and outgoing edge-list
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Launching CUDA SSSP solver (block_size = 256) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b70762c..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c0192ef (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding dominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding postdominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6inserti9Worklist2'...
GPGPU-Sim PTX: reconvergence points for _Z6inserti9Worklist2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x570 (sssp_linear_base.1.sm_75.ptx:258) @%p1 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (sssp_linear_base.1.sm_75.ptx:273) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5a0 (sssp_linear_base.1.sm_75.ptx:265) @%p2 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (sssp_linear_base.1.sm_75.ptx:273) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z6inserti9Worklist2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6inserti9Worklist2'.
GPGPU-Sim PTX: pushing kernel '_Z6inserti9Worklist2' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6inserti9Worklist2'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 1: size 0
kernel_name = _Z6inserti9Worklist2 
kernel_launch_uid = 1 
gpu_sim_cycle = 5771
gpu_sim_insn = 3080
gpu_ipc =       0.5337
gpu_tot_sim_cycle = 5771
gpu_tot_sim_insn = 3080
gpu_tot_ipc =       0.5337
gpu_tot_issued_cta = 1
gpu_occupancy = 4.9577% 
gpu_tot_occupancy = 4.9577% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0005
partiton_level_parallism_total  =       0.0005
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0227 GB/Sec
L2_BW_total  =       0.0227 GB/Sec
gpu_total_sim_rate=133

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2
	L1D_total_cache_misses = 2
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 3392
gpgpu_n_tot_w_icount = 106
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2
gpgpu_n_mem_write_global = 1
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2
gpgpu_n_store_insn = 1
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84	W0_Idle:2571	W0_Scoreboard:319	W1:10	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:96
single_issue_nums: WS0:34	WS1:24	WS2:24	WS3:24	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40 {40:1,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8 {8:1,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 233 
max_icnt2mem_latency = 35 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       233         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       233         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0       200         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14797 n_nop=14797 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14797i bk1: 0a 14797i bk2: 0a 14797i bk3: 0a 14797i bk4: 0a 14797i bk5: 0a 14797i bk6: 0a 14797i bk7: 0a 14797i bk8: 0a 14797i bk9: 0a 14797i bk10: 0a 14797i bk11: 0a 14797i bk12: 0a 14797i bk13: 0a 14797i bk14: 0a 14797i bk15: 0a 14797i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14797 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14797 
n_nop = 14797 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3
L2_total_cache_misses = 1
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3
icnt_total_pkts_simt_to_mem=3
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3
Req_Network_cycles = 5771
Req_Network_injected_packets_per_cycle =       0.0005 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 3
Reply_Network_cycles = 5771
Reply_Network_injected_packets_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 133 (inst/sec)
gpgpu_simulation_rate = 250 (cycle/sec)
gpgpu_silicon_slowdown = 5460000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'...
GPGPU-Sim PTX: Finding dominators for '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'...
GPGPU-Sim PTX: reconvergence points for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a0 (sssp_linear_base.1.sm_75.ptx:50) @%p3 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (sssp_linear_base.1.sm_75.ptx:59) @%p25 bra $L__BB0_30;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (sssp_linear_base.1.sm_75.ptx:59) @%p25 bra $L__BB0_30;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (sssp_linear_base.1.sm_75.ptx:234) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x108 (sssp_linear_base.1.sm_75.ptx:67) @%p5 bra $L__BB0_30;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (sssp_linear_base.1.sm_75.ptx:234) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x148 (sssp_linear_base.1.sm_75.ptx:76) @%p6 bra $L__BB0_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x248 (sssp_linear_base.1.sm_75.ptx:119) not.b32 %r40, %r4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1c0 (sssp_linear_base.1.sm_75.ptx:95) @%p7 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (sssp_linear_base.1.sm_75.ptx:111) add.s32 %r65, %r65, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d8 (sssp_linear_base.1.sm_75.ptx:99) @%p8 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (sssp_linear_base.1.sm_75.ptx:111) add.s32 %r65, %r65, 1;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f8 (sssp_linear_base.1.sm_75.ptx:104) @%p9 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (sssp_linear_base.1.sm_75.ptx:111) add.s32 %r65, %r65, 1;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x240 (sssp_linear_base.1.sm_75.ptx:116) @%p10 bra $L__BB0_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x248 (sssp_linear_base.1.sm_75.ptx:119) not.b32 %r40, %r4;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x260 (sssp_linear_base.1.sm_75.ptx:122) @%p11 bra $L__BB0_30;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (sssp_linear_base.1.sm_75.ptx:234) ret;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2d0 (sssp_linear_base.1.sm_75.ptx:139) @%p12 bra $L__BB0_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (sssp_linear_base.1.sm_75.ptx:155) ld.global.u32 %r19, [%rd67+4];

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2e8 (sssp_linear_base.1.sm_75.ptx:143) @%p13 bra $L__BB0_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (sssp_linear_base.1.sm_75.ptx:155) ld.global.u32 %r19, [%rd67+4];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x308 (sssp_linear_base.1.sm_75.ptx:148) @%p14 bra $L__BB0_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (sssp_linear_base.1.sm_75.ptx:155) ld.global.u32 %r19, [%rd67+4];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x368 (sssp_linear_base.1.sm_75.ptx:163) @%p15 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (sssp_linear_base.1.sm_75.ptx:179) ld.global.u32 %r22, [%rd67+8];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x380 (sssp_linear_base.1.sm_75.ptx:167) @%p16 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (sssp_linear_base.1.sm_75.ptx:179) ld.global.u32 %r22, [%rd67+8];

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3a0 (sssp_linear_base.1.sm_75.ptx:172) @%p17 bra $L__BB0_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (sssp_linear_base.1.sm_75.ptx:179) ld.global.u32 %r22, [%rd67+8];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (sssp_linear_base.1.sm_75.ptx:187) @%p18 bra $L__BB0_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x458 (sssp_linear_base.1.sm_75.ptx:203) ld.global.u32 %r25, [%rd67+12];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x418 (sssp_linear_base.1.sm_75.ptx:191) @%p19 bra $L__BB0_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x458 (sssp_linear_base.1.sm_75.ptx:203) ld.global.u32 %r25, [%rd67+12];

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x438 (sssp_linear_base.1.sm_75.ptx:196) @%p20 bra $L__BB0_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x458 (sssp_linear_base.1.sm_75.ptx:203) ld.global.u32 %r25, [%rd67+12];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x498 (sssp_linear_base.1.sm_75.ptx:211) @%p21 bra $L__BB0_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (sssp_linear_base.1.sm_75.ptx:227) add.s32 %r65, %r65, 4;

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x4b0 (sssp_linear_base.1.sm_75.ptx:215) @%p22 bra $L__BB0_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (sssp_linear_base.1.sm_75.ptx:227) add.s32 %r65, %r65, 4;

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x4d0 (sssp_linear_base.1.sm_75.ptx:220) @%p23 bra $L__BB0_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (sssp_linear_base.1.sm_75.ptx:227) add.s32 %r65, %r65, 4;

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x510 (sssp_linear_base.1.sm_75.ptx:231) @%p24 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (sssp_linear_base.1.sm_75.ptx:234) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'.
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 2: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 10616
gpu_sim_insn = 5981
gpu_ipc =       0.5634
gpu_tot_sim_cycle = 16387
gpu_tot_sim_insn = 9061
gpu_tot_ipc =       0.5529
gpu_tot_issued_cta = 2
gpu_occupancy = 4.4565% 
gpu_tot_occupancy = 4.5169% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0022
partiton_level_parallism_total  =       0.0016
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.0946 GB/Sec
L2_BW_total  =       0.0693 GB/Sec
gpu_total_sim_rate=274

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 35, Miss = 12, Miss_rate = 0.343, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 37
	L1D_total_cache_misses = 14
	L1D_total_cache_miss_rate = 0.3784
	L1D_total_cache_pending_hits = 8
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5

Total_core_cache_fail_stats:
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 12800
gpgpu_n_tot_w_icount = 400
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21
gpgpu_n_mem_write_global = 5
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 289
gpgpu_n_store_insn = 5
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:276	W0_Idle:20257	W0_Scoreboard:4607	W1:120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:280
single_issue_nums: WS0:190	WS1:70	WS2:70	WS3:70	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 96 {8:12,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 200 {40:5,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 360 {40:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 480 {40:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40 {8:5,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 360 {40:9,}
maxmflatency = 361 
max_icnt2mem_latency = 35 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 249 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	0 	0 	0 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      5687         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0      6503         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0      6870         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5/4 = 1.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        351    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none         584    none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none         351    none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none         456    none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        351         0         0         0         0         0         0         0         0         0         0         0         0         0       233         0
dram[1]:          0         0         0         0         0         0         0         0       233         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       233         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0       233         0         0       233         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0       200         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       351         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0       351         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       233         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0       233         0         0         0         0         0       361         0         0         0         0         0         0         0
dram[11]:          0         0       233         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=42019 n_nop=42017 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.52e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 41995i bk1: 0a 42019i bk2: 0a 42019i bk3: 0a 42019i bk4: 0a 42019i bk5: 0a 42019i bk6: 0a 42019i bk7: 0a 42019i bk8: 0a 42019i bk9: 0a 42019i bk10: 0a 42019i bk11: 0a 42019i bk12: 0a 42019i bk13: 0a 42019i bk14: 0a 42019i bk15: 0a 42019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000095 
total_CMD = 42019 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 41991 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42019 
n_nop = 42017 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=42019 n_nop=42019 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 42019i bk1: 0a 42019i bk2: 0a 42019i bk3: 0a 42019i bk4: 0a 42019i bk5: 0a 42019i bk6: 0a 42019i bk7: 0a 42019i bk8: 0a 42019i bk9: 0a 42019i bk10: 0a 42019i bk11: 0a 42019i bk12: 0a 42019i bk13: 0a 42019i bk14: 0a 42019i bk15: 0a 42019i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 42019 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 42019 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42019 
n_nop = 42019 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=42019 n_nop=42019 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 42019i bk1: 0a 42019i bk2: 0a 42019i bk3: 0a 42019i bk4: 0a 42019i bk5: 0a 42019i bk6: 0a 42019i bk7: 0a 42019i bk8: 0a 42019i bk9: 0a 42019i bk10: 0a 42019i bk11: 0a 42019i bk12: 0a 42019i bk13: 0a 42019i bk14: 0a 42019i bk15: 0a 42019i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 42019 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 42019 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42019 
n_nop = 42019 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=42019 n_nop=42019 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 42019i bk1: 0a 42019i bk2: 0a 42019i bk3: 0a 42019i bk4: 0a 42019i bk5: 0a 42019i bk6: 0a 42019i bk7: 0a 42019i bk8: 0a 42019i bk9: 0a 42019i bk10: 0a 42019i bk11: 0a 42019i bk12: 0a 42019i bk13: 0a 42019i bk14: 0a 42019i bk15: 0a 42019i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 42019 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 42019 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42019 
n_nop = 42019 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=42019 n_nop=42019 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 42019i bk1: 0a 42019i bk2: 0a 42019i bk3: 0a 42019i bk4: 0a 42019i bk5: 0a 42019i bk6: 0a 42019i bk7: 0a 42019i bk8: 0a 42019i bk9: 0a 42019i bk10: 0a 42019i bk11: 0a 42019i bk12: 0a 42019i bk13: 0a 42019i bk14: 0a 42019i bk15: 0a 42019i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 42019 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 42019 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42019 
n_nop = 42019 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=42019 n_nop=42017 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.52e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 42018i bk1: 0a 42019i bk2: 0a 42019i bk3: 0a 42019i bk4: 0a 42019i bk5: 0a 42019i bk6: 0a 42019i bk7: 0a 42019i bk8: 0a 42019i bk9: 0a 42020i bk10: 0a 42020i bk11: 0a 42020i bk12: 1a 41995i bk13: 0a 42018i bk14: 0a 42018i bk15: 0a 42018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000095 
total_CMD = 42019 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 41991 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42019 
n_nop = 42017 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=42019 n_nop=42019 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 42019i bk1: 0a 42019i bk2: 0a 42019i bk3: 0a 42019i bk4: 0a 42019i bk5: 0a 42019i bk6: 0a 42019i bk7: 0a 42019i bk8: 0a 42019i bk9: 0a 42019i bk10: 0a 42019i bk11: 0a 42019i bk12: 0a 42019i bk13: 0a 42019i bk14: 0a 42019i bk15: 0a 42019i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 42019 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 42019 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42019 
n_nop = 42019 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=42019 n_nop=42017 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.52e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 42018i bk1: 0a 42019i bk2: 0a 42019i bk3: 0a 42019i bk4: 0a 42019i bk5: 0a 42020i bk6: 0a 42020i bk7: 0a 42020i bk8: 0a 42020i bk9: 0a 42020i bk10: 1a 41995i bk11: 0a 42018i bk12: 0a 42018i bk13: 0a 42018i bk14: 0a 42018i bk15: 0a 42018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000095 
total_CMD = 42019 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 41991 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42019 
n_nop = 42017 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=42019 n_nop=42019 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 42019i bk1: 0a 42019i bk2: 0a 42019i bk3: 0a 42019i bk4: 0a 42019i bk5: 0a 42019i bk6: 0a 42019i bk7: 0a 42019i bk8: 0a 42019i bk9: 0a 42019i bk10: 0a 42019i bk11: 0a 42019i bk12: 0a 42019i bk13: 0a 42019i bk14: 0a 42019i bk15: 0a 42019i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 42019 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 42019 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42019 
n_nop = 42019 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=42019 n_nop=42019 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 42019i bk1: 0a 42019i bk2: 0a 42019i bk3: 0a 42019i bk4: 0a 42019i bk5: 0a 42019i bk6: 0a 42019i bk7: 0a 42019i bk8: 0a 42019i bk9: 0a 42019i bk10: 0a 42019i bk11: 0a 42019i bk12: 0a 42019i bk13: 0a 42019i bk14: 0a 42019i bk15: 0a 42019i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 42019 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 42019 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42019 
n_nop = 42019 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=42019 n_nop=42014 n_act=2 n_pre=1 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=180 dram_eff=0.04444
bk0: 0a 42018i bk1: 0a 42020i bk2: 0a 42020i bk3: 0a 42020i bk4: 0a 42020i bk5: 0a 42020i bk6: 0a 42020i bk7: 0a 42020i bk8: 2a 41947i bk9: 0a 42017i bk10: 0a 42018i bk11: 0a 42018i bk12: 0a 42018i bk13: 0a 42018i bk14: 0a 42018i bk15: 0a 42018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 42019 
util_bw = 8 
Wasted_Col = 48 
Wasted_Row = 24 
Idle = 41939 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42019 
n_nop = 42014 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 1 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 2 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=42019 n_nop=42019 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 42019i bk1: 0a 42019i bk2: 0a 42019i bk3: 0a 42019i bk4: 0a 42019i bk5: 0a 42019i bk6: 0a 42019i bk7: 0a 42019i bk8: 0a 42019i bk9: 0a 42019i bk10: 0a 42019i bk11: 0a 42019i bk12: 0a 42019i bk13: 0a 42019i bk14: 0a 42019i bk15: 0a 42019i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 42019 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 42019 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42019 
n_nop = 42019 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5, Miss = 2, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4, Miss = 1, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 26
L2_total_cache_misses = 7
L2_total_cache_miss_rate = 0.2692
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26
icnt_total_pkts_simt_to_mem=26
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 26
Req_Network_cycles = 16387
Req_Network_injected_packets_per_cycle =       0.0016 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 26
Reply_Network_cycles = 16387
Reply_Network_injected_packets_per_cycle =        0.0016
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 274 (inst/sec)
gpgpu_simulation_rate = 496 (cycle/sec)
gpgpu_silicon_slowdown = 2752016x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 3: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 21579
gpu_sim_insn = 6716
gpu_ipc =       0.3112
gpu_tot_sim_cycle = 37966
gpu_tot_sim_insn = 15777
gpu_tot_ipc =       0.4156
gpu_tot_issued_cta = 3
gpu_occupancy = 3.5759% 
gpu_tot_occupancy = 3.8375% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0063
partiton_level_parallism_total  =       0.0043
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.2753 GB/Sec
L2_BW_total  =       0.1864 GB/Sec
gpu_total_sim_rate=303

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 35, Miss = 12, Miss_rate = 0.343, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 227, Miss = 67, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 264
	L1D_total_cache_misses = 81
	L1D_total_cache_miss_rate = 0.3068
	L1D_total_cache_pending_hits = 17
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 29024
gpgpu_n_tot_w_icount = 907
gpgpu_n_stall_shd_mem = 87
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 143
gpgpu_n_mem_write_global = 19
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 833
gpgpu_n_store_insn = 34
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 52
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:468	W0_Idle:73915	W0_Scoreboard:16562	W1:152	W2:84	W3:86	W4:121	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:464
single_issue_nums: WS0:559	WS1:116	WS2:116	WS3:116	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 600 {8:75,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 760 {40:19,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2720 {40:68,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3000 {40:75,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 152 {8:19,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2720 {40:68,}
maxmflatency = 361 
max_icnt2mem_latency = 39 
maxmrqlatency = 7 
max_icnt2sh_latency = 3 
averagemflatency = 243 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:34 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	126 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	68 	0 	0 	0 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0      6860      6490     17072         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0     21357         0         0         0         0         0         0         0         0      6062         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      6859     17439         0         0         0         0         0         0         0     10139         0         0 
dram[5]:         0         0      6489      6064         0         0         0         0         0         0         0         0      5687         0         0     10866 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0      8196         0         0         0      6503         0         0     10506         0         0 
dram[8]:         0         0      6858         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0      6491         0         0      6870         0         0         0      8195      6063         0         0 
dram[11]:         0         0      5687         0     20990         0         0         0         0         0     10865         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan  2.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[5]:      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000 
dram[6]:      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan      -nan  2.000000      -nan      -nan 
dram[8]:      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan 
dram[11]:      -nan      -nan  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
average row locality = 36/24 = 1.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         2         2         1         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         1         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         1         0         0         0         0         0         0         0         2         0         0 
dram[5]:         0         0         2         2         0         0         0         0         0         0         0         0         1         0         0         1 
dram[6]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         1         0         0         0         1         0         0         2         0         0 
dram[8]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         2         0         0         2         0         0         0         1         1         0         0 
dram[11]:         0         0         1         0         1         0         0         0         0         0         1         0         0         0         0         0 
total dram reads = 36
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        351    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none         347       347       351    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none         351    none      none      none      none      none      none      none      none         352    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         347       351    none      none      none      none      none      none      none         347    none      none  
dram[5]:     none      none         346       354    none      none      none      none      none      none      none      none        3848    none      none         552
dram[6]:     none      none         788    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none         552    none      none      none         351    none      none         564    none      none  
dram[8]:     none      none         346    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none         347    none      none         573    none      none      none         551       352    none      none  
dram[11]:     none      none        1283    none         351    none      none      none      none      none         552    none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        351         0         0         0         0         0         0         0         0         0         0         0       233       233       235         0
dram[1]:        234         0         0       352       352       351         0         0       233         0         0       235         0         0         0         0
dram[2]:          0         0       351         0       233         0         0         0         0         0       233       354         0         0       234         0
dram[3]:          0         0         0         0         0         0       233         0         0       236         0         0         0         0         0         0
dram[4]:          0         0         0         0       352       351       233         0         0         0         0         0         0       351         0         0
dram[5]:          0         0       351       355         0         0         0         0         0         0         0         0       351         0         0       352
dram[6]:          0         0       354         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        233         0         0       234         0         0       352         0         0         0       351         0       233       351         0         0
dram[8]:          0       234       351         0         0         0       233         0       234         0         0         0         0         0       233         0
dram[9]:          0         0       233         0         0         0         0         0       235         0         0         0         0         0         0         0
dram[10]:          0         0       233         0         0       352         0         0       361         0         0         0       351       352         0       233
dram[11]:        234         0       351         0       351         0         0         0       233         0       352         0         0       235       234         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=97356 n_nop=97354 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.109e-05
n_activity=78 dram_eff=0.05128
bk0: 1a 97332i bk1: 0a 97356i bk2: 0a 97356i bk3: 0a 97356i bk4: 0a 97356i bk5: 0a 97356i bk6: 0a 97356i bk7: 0a 97356i bk8: 0a 97356i bk9: 0a 97356i bk10: 0a 97356i bk11: 0a 97356i bk12: 0a 97356i bk13: 0a 97356i bk14: 0a 97356i bk15: 0a 97356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000041 
total_CMD = 97356 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 97328 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97356 
n_nop = 97354 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=97356 n_nop=97348 n_act=3 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002054
n_activity=278 dram_eff=0.07194
bk0: 0a 97356i bk1: 0a 97357i bk2: 0a 97358i bk3: 2a 97333i bk4: 2a 97331i bk5: 1a 97330i bk6: 0a 97354i bk7: 0a 97355i bk8: 0a 97355i bk9: 0a 97356i bk10: 0a 97356i bk11: 0a 97356i bk12: 0a 97356i bk13: 0a 97356i bk14: 0a 97356i bk15: 0a 97356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400000
Row_Buffer_Locality_read = 0.400000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000205 
total_CMD = 97356 
util_bw = 20 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 97264 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97356 
n_nop = 97348 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 5 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=97356 n_nop=97351 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001233
n_activity=156 dram_eff=0.07692
bk0: 0a 97356i bk1: 0a 97357i bk2: 1a 97332i bk3: 0a 97355i bk4: 0a 97355i bk5: 0a 97355i bk6: 0a 97355i bk7: 0a 97356i bk8: 0a 97357i bk9: 0a 97357i bk10: 0a 97357i bk11: 2a 97327i bk12: 0a 97355i bk13: 0a 97355i bk14: 0a 97356i bk15: 0a 97356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 97356 
util_bw = 12 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 97294 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97356 
n_nop = 97351 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000154074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=97356 n_nop=97356 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 97356i bk1: 0a 97356i bk2: 0a 97356i bk3: 0a 97356i bk4: 0a 97356i bk5: 0a 97356i bk6: 0a 97356i bk7: 0a 97356i bk8: 0a 97356i bk9: 0a 97356i bk10: 0a 97356i bk11: 0a 97356i bk12: 0a 97356i bk13: 0a 97356i bk14: 0a 97356i bk15: 0a 97356i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 97356 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 97356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97356 
n_nop = 97356 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=97356 n_nop=97348 n_act=3 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002054
n_activity=278 dram_eff=0.07194
bk0: 0a 97356i bk1: 0a 97357i bk2: 0a 97357i bk3: 0a 97357i bk4: 2a 97332i bk5: 1a 97331i bk6: 0a 97354i bk7: 0a 97355i bk8: 0a 97355i bk9: 0a 97356i bk10: 0a 97356i bk11: 0a 97356i bk12: 0a 97357i bk13: 2a 97332i bk14: 0a 97355i bk15: 0a 97355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400000
Row_Buffer_Locality_read = 0.400000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000205 
total_CMD = 97356 
util_bw = 20 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 97264 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97356 
n_nop = 97348 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 5 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=97356 n_nop=97346 n_act=4 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002465
n_activity=334 dram_eff=0.07186
bk0: 0a 97356i bk1: 0a 97357i bk2: 2a 97332i bk3: 2a 97325i bk4: 0a 97354i bk5: 0a 97354i bk6: 0a 97355i bk7: 0a 97355i bk8: 0a 97355i bk9: 0a 97356i bk10: 0a 97357i bk11: 0a 97357i bk12: 1a 97333i bk13: 0a 97356i bk14: 0a 97357i bk15: 1a 97332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000247 
total_CMD = 97356 
util_bw = 24 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 97234 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97356 
n_nop = 97346 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 6 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000174617
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=97356 n_nop=97354 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.109e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 97356i bk1: 0a 97357i bk2: 1a 97332i bk3: 0a 97355i bk4: 0a 97355i bk5: 0a 97356i bk6: 0a 97356i bk7: 0a 97356i bk8: 0a 97356i bk9: 0a 97356i bk10: 0a 97356i bk11: 0a 97356i bk12: 0a 97356i bk13: 0a 97356i bk14: 0a 97356i bk15: 0a 97356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000041 
total_CMD = 97356 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 97328 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97356 
n_nop = 97354 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=97356 n_nop=97349 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001643
n_activity=256 dram_eff=0.0625
bk0: 0a 97354i bk1: 0a 97355i bk2: 0a 97356i bk3: 0a 97356i bk4: 0a 97357i bk5: 0a 97358i bk6: 1a 97333i bk7: 0a 97356i bk8: 0a 97357i bk9: 0a 97357i bk10: 1a 97332i bk11: 0a 97355i bk12: 0a 97356i bk13: 2a 97331i bk14: 0a 97354i bk15: 0a 97354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000164 
total_CMD = 97356 
util_bw = 16 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 97268 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97356 
n_nop = 97349 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000041 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=97356 n_nop=97353 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.217e-05
n_activity=100 dram_eff=0.08
bk0: 0a 97356i bk1: 0a 97357i bk2: 2a 97332i bk3: 0a 97355i bk4: 0a 97355i bk5: 0a 97356i bk6: 0a 97356i bk7: 0a 97356i bk8: 0a 97356i bk9: 0a 97356i bk10: 0a 97356i bk11: 0a 97356i bk12: 0a 97356i bk13: 0a 97356i bk14: 0a 97356i bk15: 0a 97356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000082 
total_CMD = 97356 
util_bw = 8 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 97324 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97356 
n_nop = 97353 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=97356 n_nop=97356 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 97356i bk1: 0a 97356i bk2: 0a 97356i bk3: 0a 97356i bk4: 0a 97356i bk5: 0a 97356i bk6: 0a 97356i bk7: 0a 97356i bk8: 0a 97356i bk9: 0a 97356i bk10: 0a 97356i bk11: 0a 97356i bk12: 0a 97356i bk13: 0a 97356i bk14: 0a 97356i bk15: 0a 97356i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 97356 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 97356 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97356 
n_nop = 97356 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=97356 n_nop=97344 n_act=5 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002465
n_activity=436 dram_eff=0.05505
bk0: 0a 97354i bk1: 0a 97356i bk2: 0a 97357i bk3: 0a 97358i bk4: 0a 97358i bk5: 2a 97333i bk6: 0a 97356i bk7: 0a 97357i bk8: 2a 97284i bk9: 0a 97354i bk10: 0a 97356i bk11: 0a 97356i bk12: 1a 97331i bk13: 1a 97330i bk14: 0a 97353i bk15: 0a 97354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166667
Row_Buffer_Locality_read = 0.166667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000247 
total_CMD = 97356 
util_bw = 24 
Wasted_Col = 120 
Wasted_Row = 24 
Idle = 97188 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97356 
n_nop = 97344 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 6 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=97356 n_nop=97350 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001233
n_activity=234 dram_eff=0.05128
bk0: 0a 97356i bk1: 0a 97357i bk2: 1a 97333i bk3: 0a 97356i bk4: 1a 97332i bk5: 0a 97356i bk6: 0a 97356i bk7: 0a 97356i bk8: 0a 97356i bk9: 0a 97356i bk10: 1a 97331i bk11: 0a 97354i bk12: 0a 97355i bk13: 0a 97355i bk14: 0a 97356i bk15: 0a 97356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 97356 
util_bw = 12 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 97272 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97356 
n_nop = 97350 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000031 
Either_Row_CoL_Bus_Util = 0.000062 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8, Miss = 1, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6, Miss = 2, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5, Miss = 3, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8, Miss = 1, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7, Miss = 2, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6, Miss = 2, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 10, Miss = 2, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 37, Miss = 3, Miss_rate = 0.081, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5, Miss = 3, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 162
L2_total_cache_misses = 41
L2_total_cache_miss_rate = 0.2531
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=162
icnt_total_pkts_simt_to_mem=162
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 162
Req_Network_cycles = 37966
Req_Network_injected_packets_per_cycle =       0.0043 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 162
Reply_Network_cycles = 37966
Reply_Network_injected_packets_per_cycle =        0.0043
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0062
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 303 (inst/sec)
gpgpu_simulation_rate = 730 (cycle/sec)
gpgpu_silicon_slowdown = 1869863x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 4: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 52192
gpu_sim_insn = 11705
gpu_ipc =       0.2243
gpu_tot_sim_cycle = 90158
gpu_tot_sim_insn = 27482
gpu_tot_ipc =       0.3048
gpu_tot_issued_cta = 4
gpu_occupancy = 3.2834% 
gpu_tot_occupancy = 3.4648% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0133
partiton_level_parallism_total  =       0.0095
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.5800 GB/Sec
L2_BW_total  =       0.4142 GB/Sec
gpu_total_sim_rate=274

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 35, Miss = 12, Miss_rate = 0.343, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 227, Miss = 67, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1585, Miss = 380, Miss_rate = 0.240, Pending_hits = 32, Reservation_fails = 20
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1849
	L1D_total_cache_misses = 461
	L1D_total_cache_miss_rate = 0.2493
	L1D_total_cache_pending_hits = 49
	L1D_total_cache_reservation_fails = 20
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 49
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 20
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 60832
gpgpu_n_tot_w_icount = 1901
gpgpu_n_stall_shd_mem = 882
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 791
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3131
gpgpu_n_store_insn = 175
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 576
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 306
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:660	W0_Idle:227754	W0_Scoreboard:50301	W1:395	W2:111	W3:116	W4:190	W5:102	W6:20	W7:0	W8:0	W9:40	W10:42	W11:20	W12:44	W13:0	W14:41	W15:0	W16:0	W17:0	W18:41	W19:0	W20:21	W21:0	W22:0	W23:0	W24:0	W25:0	W26:46	W27:12	W28:0	W29:12	W30:0	W31:0	W32:648
single_issue_nums: WS0:1415	WS1:162	WS2:162	WS3:162	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3496 {8:437,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2560 {40:64,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 14160 {40:354,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17480 {40:437,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 14160 {40:354,}
maxmflatency = 378 
max_icnt2mem_latency = 58 
maxmrqlatency = 7 
max_icnt2sh_latency = 9 
averagemflatency = 252 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:233 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	618 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	354 	0 	0 	0 	501 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	845 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         2         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         1         0         0         0         0         1         0         1         0         0         0 
dram[2]:         0         1         1         0         0         0         0         0         0         0         0         2         1         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         2         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         2         0         0         1 
dram[6]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         1         0         0         0         0         0         0         0         0         0         1         0 
dram[8]:         0         1         2         0         0         0         0         0         1         0         0         0         1         2         0         0 
dram[9]:         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0         0 
dram[10]:         0         2         1         0         0         0         0         0         1         0         0         0         0         0         2         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
maximum service time to same row:
dram[0]:         0         0      6070     16576         0         0      6551     16579      6075         0         0         0         0      6082         0      6060 
dram[1]:     11670     33927         0      6860      6490     17072         0      6057         0     12054      6074         0      6088      6548      6945      6950 
dram[2]:         0      6062     21357         0         0      6547         0      6073     32835         0         0      8005      7228     12440      6067      6076 
dram[3]:     12061     16962      6952         0     30841     16965         0         0         0         0         0     11674         0      7319     15697      6064 
dram[4]:     12058     34296         0      6063      6859     17439      6061      6542     17337         0         0         0         0     10139      6534      8408 
dram[5]:         0         0      6489      6064         0         0     25141         0         0         0     15696         0      8004         0      6546     10866 
dram[6]:         0         0     38169         0         0      6539         0         0         0     12062         0         0      6536         0     26617         0 
dram[7]:         0         0      6933      6538      6543      6942      8196         0         0      9161      6503         0         0     10506      6065      8788 
dram[8]:         0      6066     20555      6068     25512      6081         0         0      6544         0         0         0      6946      6161         0      6537 
dram[9]:         0         0      6540     15824         0         0         0         0         0         0      7444         0     26995         0     10748         0 
dram[10]:         0      9642     11089         0         0      6491      6072      6056      6870     11666         0         0      8195      6063     11675      6071 
dram[11]:     26991      6541      5687         0     20990         0      6944         0     32468      6059     10865         0     12065     11670         0      6949 
average row accesses per activate:
dram[0]:       inf      -nan  1.200000  1.000000      -nan      -nan  1.000000  4.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan  1.000000 
dram[1]:  2.000000  1.000000      -nan  2.000000  1.500000  1.000000      -nan  2.000000      -nan  2.000000  1.000000      -nan  2.000000  1.000000  2.000000  2.000000 
dram[2]:      -nan  1.500000  1.000000      -nan      -nan  3.000000      -nan  1.000000  4.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  2.000000 
dram[3]:  1.000000  2.000000  2.000000      -nan  1.500000  4.000000      -nan      -nan      -nan      -nan      -nan  3.000000      -nan  1.000000  1.000000  1.000000 
dram[4]:  2.000000  1.000000      -nan  1.000000  2.500000  1.000000  1.000000  2.000000  1.000000      -nan      -nan      -nan      -nan  1.500000  1.000000  3.000000 
dram[5]:      -nan      -nan  2.000000  2.500000      -nan      -nan  3.000000      -nan      -nan      -nan  2.000000      -nan  1.500000      -nan  1.000000  1.500000 
dram[6]:      -nan      -nan  3.000000      -nan      -nan  1.000000      -nan      -nan       inf  3.000000      -nan      -nan  2.000000      -nan  1.000000      -nan 
dram[7]:      -nan      -nan  1.333333  2.000000  1.500000  2.000000  1.000000      -nan      -nan  1.000000  1.000000      -nan      -nan  2.000000  1.000000  3.000000 
dram[8]:      -nan  1.000000  1.333333  2.000000  3.000000  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000  2.000000      -nan  1.000000 
dram[9]:      -nan      -nan  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan  1.000000       inf  1.000000      -nan 
dram[10]:      -nan  1.333333  1.000000      -nan      -nan  2.000000  1.000000  1.000000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.666667  1.000000 
dram[11]:  1.000000  2.000000  1.000000      -nan  1.000000      -nan  2.000000      -nan  4.000000  1.000000  1.000000      -nan  1.000000  2.000000      -nan  1.000000 
average row locality = 235/154 = 1.525974
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         6         3         0         0         1         4         1         0         0         0         0         1         0         1 
dram[1]:         2         1         0         2         3         2         0         2         0         2         2         0         4         1         2         2 
dram[2]:         0         3         2         0         0         3         0         1         4         0         0         3         2         1         1         2 
dram[3]:         1         2         2         0         3         4         0         0         0         0         0         3         0         1         1         1 
dram[4]:         2         1         0         1         5         1         1         2         1         0         0         0         0         3         1         3 
dram[5]:         0         0         2         5         0         0         3         0         0         0         2         0         3         0         1         3 
dram[6]:         0         0         3         0         0         1         0         0         1         3         0         0         2         0         1         0 
dram[7]:         0         0         4         2         3         2         1         0         0         1         1         0         0         2         2         3 
dram[8]:         0         2         4         2         3         1         0         0         3         0         0         0         2         6         0         1 
dram[9]:         0         0         2         2         0         0         0         0         0         0         5         0         1         1         1         0 
dram[10]:         0         4         4         0         0         2         1         1         3         2         0         0         1         1         5         1 
dram[11]:         1         2         1         0         1         0         2         0         4         1         1         0         1         4         0         1 
total dram reads = 235
min_bank_accesses = 0!
chip skew: 25/11 = 2.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        785    none         665      1435    none      none         361       454       362    none      none      none      none        1043    none         786
dram[1]:        688       784    none         565       418       363    none         354    none         347       678    none         569       360       353       571
dram[2]:     none         354       798    none      none         347    none         361       452    none      none         567       798       987      1040       579
dram[3]:       1223       564       353    none         355       345    none      none      none      none      none         779    none         986      1428       355
dram[4]:        347       785    none        1426       436       351     29587       567       553    none      none      none      none         498      1226       345
dram[5]:     none      none         346       352    none      none         635    none      none      none         651    none        2042    none        1661       497
dram[6]:     none      none         719    none      none         359    none      none         367       345    none      none         347    none        1218    none  
dram[7]:     none      none         463       686       353       782      1218    none      none         552       351    none      none         688       364       345
dram[8]:     none         919       573       573       345       371    none      none         798    none      none      none         360       352    none         353
dram[9]:     none      none        1137       358    none      none      none      none      none      none         442    none         351       370       551    none  
dram[10]:     none         465      1976    none      none         347       800       351       793       564    none      none        1234       787       355      1910
dram[11]:       1699       348      3151    none         786    none         349    none         516       352      1674    none         787       628    none         792
maximum mf latency per bank:
dram[0]:        351         0       370       361       235         0       361       353       362       235         0         0       235       366       256       353
dram[1]:        351       351       235       352       360       375       237       357       239       352       362       256       362       360       363       365
dram[2]:          0       366       376         0       234       358       235       361       351       235       233       364       369       354       357       367
dram[3]:        352       351       365         0       363       354       233         0       233       236         0       352         0       352       357       355
dram[4]:        351       351       233       360       366       351       354       356       353         0         0         0       235       369       352       351
dram[5]:        233       238       351       368         0       235       351         0       234       234       356       237       361         0       358       363
dram[6]:          0         0       360         0         0       359       234       233       367       352         0         0       353         0       351       236
dram[7]:        243         0       362       354       361       356       352       236       235       352       351         0       247       351       372       351
dram[8]:        236       369       371       360       351       371       233       234       363       236       233       234       363       367       233       353
dram[9]:        235       234       355       361         0       233         0         0       245       235       366       235       351       370       351         0
dram[10]:          0       364       362       235       238       352       367       351       366       352       233         0       351       352       378       361
dram[11]:        351       355       351       235       351       233       356         0       351       352       352         0       354       361       252       359

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231199 n_nop=231161 n_act=14 n_pre=6 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003114
n_activity=982 dram_eff=0.07332
bk0: 1a 231176i bk1: 0a 231202i bk2: 6a 230985i bk3: 3a 231075i bk4: 0a 231195i bk5: 0a 231200i bk6: 1a 231176i bk7: 4a 231168i bk8: 1a 231172i bk9: 0a 231196i bk10: 0a 231197i bk11: 0a 231198i bk12: 0a 231198i bk13: 1a 231173i bk14: 0a 231199i bk15: 1a 231177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.277778
Row_Buffer_Locality_read = 0.277778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.138009
Bank_Level_Parallism_Col = 1.093248
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054662 

BW Util details:
bwutil = 0.000311 
total_CMD = 231199 
util_bw = 72 
Wasted_Col = 290 
Wasted_Row = 116 
Idle = 230721 

BW Util Bottlenecks: 
RCDc_limit = 319 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231199 
n_nop = 231161 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 6 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 18 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231199 n_nop=231154 n_act=16 n_pre=4 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004325
n_activity=1196 dram_eff=0.08361
bk0: 2a 231174i bk1: 1a 231175i bk2: 0a 231201i bk3: 2a 231178i bk4: 3a 231127i bk5: 2a 231125i bk6: 0a 231196i bk7: 2a 231172i bk8: 0a 231198i bk9: 2a 231173i bk10: 2a 231126i bk11: 0a 231196i bk12: 4a 231117i bk13: 1a 231172i bk14: 2a 231162i bk15: 2a 231162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.360000
Row_Buffer_Locality_read = 0.360000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.202222
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000433 
total_CMD = 231199 
util_bw = 100 
Wasted_Col = 335 
Wasted_Row = 72 
Idle = 230692 

BW Util Bottlenecks: 
RCDc_limit = 367 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231199 
n_nop = 231154 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 25 
Row_Bus_Util =  0.000087 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231199 n_nop=231159 n_act=14 n_pre=4 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003806
n_activity=977 dram_eff=0.09007
bk0: 0a 231199i bk1: 3a 231127i bk2: 2a 231123i bk3: 0a 231195i bk4: 0a 231198i bk5: 3a 231173i bk6: 0a 231196i bk7: 1a 231175i bk8: 4a 231176i bk9: 0a 231201i bk10: 0a 231202i bk11: 3a 231125i bk12: 2a 231116i bk13: 1a 231172i bk14: 1a 231174i bk15: 2a 231164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.363636
Row_Buffer_Locality_read = 0.363636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.260526
Bank_Level_Parallism_Col = 1.183946
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143813 

BW Util details:
bwutil = 0.000381 
total_CMD = 231199 
util_bw = 88 
Wasted_Col = 265 
Wasted_Row = 72 
Idle = 230774 

BW Util Bottlenecks: 
RCDc_limit = 305 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231199 
n_nop = 231159 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 4 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 22 
Row_Bus_Util =  0.000078 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.92044e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231199 n_nop=231170 n_act=10 n_pre=1 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003114
n_activity=832 dram_eff=0.08654
bk0: 1a 231175i bk1: 2a 231175i bk2: 2a 231163i bk3: 0a 231198i bk4: 3a 231127i bk5: 4a 231167i bk6: 0a 231196i bk7: 0a 231196i bk8: 0a 231197i bk9: 0a 231200i bk10: 0a 231200i bk11: 3a 231177i bk12: 0a 231200i bk13: 1a 231176i bk14: 1a 231174i bk15: 1a 231175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.444444
Row_Buffer_Locality_read = 0.444444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.155642
Bank_Level_Parallism_Col = 1.106667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053333 

BW Util details:
bwutil = 0.000311 
total_CMD = 231199 
util_bw = 72 
Wasted_Col = 209 
Wasted_Row = 24 
Idle = 230894 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231199 
n_nop = 231170 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 1 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 18 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231199 n_nop=231163 n_act=13 n_pre=2 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003633
n_activity=1027 dram_eff=0.08179
bk0: 2a 231175i bk1: 1a 231176i bk2: 0a 231200i bk3: 1a 231168i bk4: 5a 231114i bk5: 1a 231171i bk6: 1a 231175i bk7: 2a 231175i bk8: 1a 231175i bk9: 0a 231199i bk10: 0a 231199i bk11: 0a 231199i bk12: 0a 231200i bk13: 3a 231126i bk14: 1a 231174i bk15: 3a 231172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.380952
Row_Buffer_Locality_read = 0.380952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212766
Bank_Level_Parallism_Col = 1.092150
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092150 

BW Util details:
bwutil = 0.000363 
total_CMD = 231199 
util_bw = 84 
Wasted_Col = 273 
Wasted_Row = 26 
Idle = 230816 

BW Util Bottlenecks: 
RCDc_limit = 300 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231199 
n_nop = 231163 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 2 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 15 
issued_total_col = 21 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231199 n_nop=231167 n_act=10 n_pre=3 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003287
n_activity=1028 dram_eff=0.07393
bk0: 0a 231198i bk1: 0a 231200i bk2: 2a 231175i bk3: 5a 231120i bk4: 0a 231196i bk5: 0a 231197i bk6: 3a 231173i bk7: 0a 231197i bk8: 0a 231198i bk9: 0a 231200i bk10: 2a 231176i bk11: 0a 231201i bk12: 3a 231128i bk13: 0a 231198i bk14: 1a 231175i bk15: 3a 231125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473684
Row_Buffer_Locality_read = 0.473684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000329 
total_CMD = 231199 
util_bw = 76 
Wasted_Col = 242 
Wasted_Row = 72 
Idle = 230809 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231199 
n_nop = 231167 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 19 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.35297e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231199 n_nop=231180 n_act=7 n_pre=1 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001903
n_activity=592 dram_eff=0.07432
bk0: 0a 231199i bk1: 0a 231202i bk2: 3a 231128i bk3: 0a 231198i bk4: 0a 231199i bk5: 1a 231172i bk6: 0a 231199i bk7: 0a 231200i bk8: 1a 231175i bk9: 3a 231173i bk10: 0a 231197i bk11: 0a 231197i bk12: 2a 231173i bk13: 0a 231197i bk14: 1a 231175i bk15: 0a 231198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089474
Bank_Level_Parallism_Col = 1.075000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075000 

BW Util details:
bwutil = 0.000190 
total_CMD = 231199 
util_bw = 44 
Wasted_Col = 152 
Wasted_Row = 24 
Idle = 230979 

BW Util Bottlenecks: 
RCDc_limit = 164 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231199 
n_nop = 231180 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 11 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231199 n_nop=231160 n_act=14 n_pre=4 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003633
n_activity=1132 dram_eff=0.0742
bk0: 0a 231199i bk1: 0a 231201i bk2: 4a 231079i bk3: 2a 231172i bk4: 3a 231124i bk5: 2a 231172i bk6: 1a 231173i bk7: 0a 231196i bk8: 0a 231199i bk9: 1a 231174i bk10: 1a 231175i bk11: 0a 231200i bk12: 0a 231202i bk13: 2a 231177i bk14: 2a 231118i bk15: 3a 231170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.146766
Bank_Level_Parallism_Col = 1.075235
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075235 

BW Util details:
bwutil = 0.000363 
total_CMD = 231199 
util_bw = 84 
Wasted_Col = 300 
Wasted_Row = 72 
Idle = 230743 

BW Util Bottlenecks: 
RCDc_limit = 324 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231199 
n_nop = 231160 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 4 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 21 
Row_Bus_Util =  0.000078 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231199 n_nop=231150 n_act=17 n_pre=8 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004152
n_activity=1171 dram_eff=0.08198
bk0: 0a 231199i bk1: 2a 231130i bk2: 4a 231057i bk3: 2a 231162i bk4: 3a 231172i bk5: 1a 231162i bk6: 0a 231198i bk7: 0a 231199i bk8: 3a 231080i bk9: 0a 231196i bk10: 0a 231200i bk11: 0a 231201i bk12: 2a 231128i bk13: 6a 231070i bk14: 0a 231195i bk15: 1a 231173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.291667
Row_Buffer_Locality_read = 0.291667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.306796
Bank_Level_Parallism_Col = 1.188034
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125356 

BW Util details:
bwutil = 0.000415 
total_CMD = 231199 
util_bw = 96 
Wasted_Col = 317 
Wasted_Row = 150 
Idle = 230636 

BW Util Bottlenecks: 
RCDc_limit = 367 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231199 
n_nop = 231150 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 8 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 24 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000212 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231199 n_nop=231171 n_act=11 n_pre=5 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002076
n_activity=880 dram_eff=0.05455
bk0: 0a 231197i bk1: 0a 231200i bk2: 2a 231177i bk3: 2a 231126i bk4: 0a 231198i bk5: 0a 231200i bk6: 0a 231201i bk7: 0a 231202i bk8: 0a 231202i bk9: 0a 231202i bk10: 5a 230982i bk11: 0a 231191i bk12: 1a 231173i bk13: 1a 231172i bk14: 1a 231171i bk15: 0a 231195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166667
Row_Buffer_Locality_read = 0.166667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067385
Bank_Level_Parallism_Col = 1.031128
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031128 

BW Util details:
bwutil = 0.000208 
total_CMD = 231199 
util_bw = 48 
Wasted_Col = 252 
Wasted_Row = 104 
Idle = 230795 

BW Util Bottlenecks: 
RCDc_limit = 260 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231199 
n_nop = 231171 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 5 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 12 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231199 n_nop=231145 n_act=20 n_pre=9 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004325
n_activity=1581 dram_eff=0.06325
bk0: 0a 231196i bk1: 4a 231079i bk2: 4a 231028i bk3: 0a 231197i bk4: 0a 231200i bk5: 2a 231176i bk6: 1a 231165i bk7: 1a 231175i bk8: 3a 231077i bk9: 2a 231168i bk10: 0a 231197i bk11: 0a 231199i bk12: 1a 231176i bk13: 1a 231176i bk14: 5a 231047i bk15: 1a 231171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.200000
Row_Buffer_Locality_read = 0.200000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107091
Bank_Level_Parallism_Col = 1.053996
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053996 

BW Util details:
bwutil = 0.000433 
total_CMD = 231199 
util_bw = 100 
Wasted_Col = 447 
Wasted_Row = 204 
Idle = 230448 

BW Util Bottlenecks: 
RCDc_limit = 471 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231199 
n_nop = 231145 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 9 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 29 
issued_total_col = 25 
Row_Bus_Util =  0.000125 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231199 n_nop=231167 n_act=12 n_pre=1 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003287
n_activity=979 dram_eff=0.07763
bk0: 1a 231174i bk1: 2a 231173i bk2: 1a 231173i bk3: 0a 231199i bk4: 1a 231175i bk5: 0a 231199i bk6: 2a 231176i bk7: 0a 231198i bk8: 4a 231176i bk9: 1a 231176i bk10: 1a 231174i bk11: 0a 231198i bk12: 1a 231174i bk13: 4a 231125i bk14: 0a 231196i bk15: 1a 231176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.368421
Row_Buffer_Locality_read = 0.368421
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064309
Bank_Level_Parallism_Col = 1.064982
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064982 

BW Util details:
bwutil = 0.000329 
total_CMD = 231199 
util_bw = 76 
Wasted_Col = 262 
Wasted_Row = 24 
Idle = 230837 

BW Util Bottlenecks: 
RCDc_limit = 280 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231199 
n_nop = 231167 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 1 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 19 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38, Miss = 13, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 34, Miss = 13, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 51, Miss = 15, Miss_rate = 0.294, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 23, Miss = 12, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 31, Miss = 9, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 25, Miss = 13, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 7, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 167, Miss = 10, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 22, Miss = 11, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 50, Miss = 15, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 25, Miss = 10, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 35, Miss = 12, Miss_rate = 0.343, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 25, Miss = 12, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 24, Miss = 9, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 18, Miss = 3, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 62, Miss = 14, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 47, Miss = 15, Miss_rate = 0.319, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 855
L2_total_cache_misses = 257
L2_total_cache_miss_rate = 0.3006
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 556
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=855
icnt_total_pkts_simt_to_mem=855
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 855
Req_Network_cycles = 90158
Req_Network_injected_packets_per_cycle =       0.0095 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 855
Reply_Network_cycles = 90158
Reply_Network_injected_packets_per_cycle =        0.0095
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.0550
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 40 sec (100 sec)
gpgpu_simulation_rate = 274 (inst/sec)
gpgpu_simulation_rate = 901 (cycle/sec)
gpgpu_silicon_slowdown = 1514983x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 5: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 44928
gpu_sim_insn = 24347
gpu_ipc =       0.5419
gpu_tot_sim_cycle = 135086
gpu_tot_sim_insn = 51829
gpu_tot_ipc =       0.3837
gpu_tot_issued_cta = 5
gpu_occupancy = 11.7153% 
gpu_tot_occupancy = 6.4573% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0515
partiton_level_parallism_total  =       0.0235
partiton_level_parallism_util =       1.0096
partiton_level_parallism_util_total  =       1.0070
L2_BW  =       2.2517 GB/Sec
L2_BW_total  =       1.0253 GB/Sec
gpu_total_sim_rate=362

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 35, Miss = 12, Miss_rate = 0.343, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 227, Miss = 67, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1585, Miss = 380, Miss_rate = 0.240, Pending_hits = 32, Reservation_fails = 20
	L1D_cache_core[4]: Access = 4639, Miss = 1363, Miss_rate = 0.294, Pending_hits = 118, Reservation_fails = 369
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6488
	L1D_total_cache_misses = 1824
	L1D_total_cache_miss_rate = 0.2811
	L1D_total_cache_pending_hits = 167
	L1D_total_cache_reservation_fails = 389
	L1D_cache_data_port_util = 0.041
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 167
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 389
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 151104
gpgpu_n_tot_w_icount = 4722
gpgpu_n_stall_shd_mem = 3190
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2960
gpgpu_n_mem_write_global = 211
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9452
gpgpu_n_store_insn = 605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2128
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1062
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:852	W0_Idle:297774	W0_Scoreboard:136976	W1:870	W2:505	W3:277	W4:376	W5:329	W6:253	W7:151	W8:101	W9:108	W10:134	W11:30	W12:85	W13:78	W14:41	W15:0	W16:0	W17:36	W18:82	W19:0	W20:21	W21:0	W22:88	W23:0	W24:0	W25:0	W26:113	W27:70	W28:46	W29:24	W30:0	W31:0	W32:904
single_issue_nums: WS0:2694	WS1:642	WS2:602	WS3:784	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13968 {8:1746,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8440 {40:211,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48560 {40:1214,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69840 {40:1746,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1688 {8:211,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48560 {40:1214,}
maxmflatency = 456 
max_icnt2mem_latency = 131 
maxmrqlatency = 29 
max_icnt2sh_latency = 20 
averagemflatency = 262 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:944 	5 	13 	9 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2147 	1024 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1214 	0 	0 	0 	1870 	86 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2933 	174 	62 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         2         2         2         2         1         4         2         1         0         1         1         1         2         2 
dram[1]:         2         1         2         2         2         2         1         2         2         2         2         1         1         2         2         0 
dram[2]:         1         2         1         1         1         3         1         1         4         0         1         2         1         2         1         2 
dram[3]:         2         2         2         1         2         4         2         1         0         1         1         3         1         1         1         1 
dram[4]:         2         1         2         2         3         1         2         3         0         0         2         1         0         2         1         3 
dram[5]:         1         2         2         3         2         1         3         1         2         1         2         0         2         2         2         2 
dram[6]:         1         0         2         1         1         1         1         1         1         3         2         1         2         1         1         0 
dram[7]:         0         0         2         2         2         2         1         2         0         1         1         0         1         2         1         3 
dram[8]:         1         1         2         2         0         2         2         1         2         0         1         1         1         3         1         1 
dram[9]:         0         1         2         1         1         1         1         1         2         1         1         0         1         1         0         1 
dram[10]:         2         2         1         1         2         2         1         1         2         2         1         1         2         1         2         1 
dram[11]:         1         2         1         0         1         1         2         1         4         1         1         1         1         3         0         1 
maximum service time to same row:
dram[0]:     24485         0     12037     16576      9587      5994      6551     16579      6075      6073         0      6089      5993      6082      6050     11573 
dram[1]:     11670     33927      5683      6860      6490     17072      8924     25872      7638     12054     22164      6707      6088      7664     18845      6950 
dram[2]:      6064      6062     21357      7135      7072     14432      8909     10269     32835      6496      7136      9200      7228     12440      6067      9300 
dram[3]:     12061     16962     10091      7927     30841     16965      5951      6466         0      9234      8337     11674      7168      7319     15697      6064 
dram[4]:     12058     34296     11655      6063      6859     17439      6061     26666     17337      7519      6071      7040         0     10139      6534      8408 
dram[5]:      6063      6060      6489      6064      6117      5962     25141      6662      6047      6085     15696         0      8004     10151      6546     10866 
dram[6]:      6007         0     38169      6067      6632      6539      5945      7039      8683     12062      5957     10899      6993      6042     26617      7155 
dram[7]:      5953      6033     11652      6538      8410      6942      8196      6003      6639      9161      6503      6048      6774     10506      6065      8788 
dram[8]:      6096      6066     20555      8960     25512      6081      8130      8907      6544         0      5968      7425      9516      6161      6018      7490 
dram[9]:      7157      6607     23127     15824      6081      6909      5996      6040     11110     18527      7444     10416     26995      9403     10748     11659 
dram[10]:     18880      9642     11089      7305      7463      9355      6072      6056      7641     11666      5998      6010     17044      6063     11675      6071 
dram[11]:     26991     10797      6808      6490     20990      8515      6944     14440     32468      8294     10865      7415     12065     11670     10814      7007 
average row accesses per activate:
dram[0]:  1.500000      -nan  1.111111  1.200000  1.500000  1.100000  1.333333  2.000000  1.666667  1.333333      -nan  1.500000  1.500000  1.000000  1.333333  1.250000 
dram[1]:  1.666667  1.500000  1.500000  1.250000  1.500000  1.166667  1.000000  1.333333  1.100000  1.333333  1.200000  1.000000  2.000000  1.375000  1.500000  2.000000 
dram[2]:  1.500000  1.090909  1.000000  3.000000  1.000000  1.222222  1.000000  1.000000  2.500000  2.000000  1.000000  1.142857  1.000000  1.100000  1.000000  1.500000 
dram[3]:  1.142857  1.333333  1.250000  1.000000  1.428571  1.750000  1.666667  1.000000      -nan  1.000000  1.500000  2.000000  1.000000  1.000000  1.000000  1.000000 
dram[4]:  1.250000  1.000000  1.222222  1.285714  1.428571  1.000000  1.142857  2.000000  1.000000  1.000000  1.250000  1.000000      -nan  1.333333  1.000000  1.666667 
dram[5]:  1.000000  1.333333  1.250000  2.000000  1.500000  1.500000  1.750000  1.000000  1.666667  1.000000  1.500000      -nan  1.250000  1.250000  1.285714  1.250000 
dram[6]:  1.000000      -nan  2.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.666667  2.000000  1.250000  1.000000  1.750000  1.000000  1.333333  1.000000 
dram[7]:  2.000000  2.000000  1.200000  2.000000  1.285714  1.500000  1.166667  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.250000  1.000000  1.666667 
dram[8]:  1.000000  1.000000  1.333333  1.250000  3.000000  2.000000  1.272727  1.000000  1.142857      -nan  1.500000  1.000000  1.000000  1.750000  1.000000  1.000000 
dram[9]:  1.000000  1.000000  1.500000  1.000000  1.333333  1.333333  1.000000  1.500000  1.333333  1.000000  1.142857  2.000000  1.500000  1.333333  1.000000  1.000000 
dram[10]:  1.333333  1.500000  1.000000  1.333333  1.285714  1.666667  1.000000  1.000000  1.307692  1.333333  1.000000  1.000000  1.250000  1.000000  1.400000  1.000000 
dram[11]:  1.000000  1.125000  1.000000  1.000000  1.000000  1.000000  1.250000  1.000000  1.428571  1.000000  1.000000  1.000000  1.250000  1.272727  1.000000  1.000000 
average row locality = 985/796 = 1.237437
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        10         6         6        11         4         8         5         4         0         3         6         3         4         5 
dram[1]:         5         3         6         5         6         7         6         4        11         4         6         4         4        11         6         2 
dram[2]:         6        12         3         3         6        11         4         5         5         2         8         8         3        11         3         9 
dram[3]:         8         4         5        10        10         7         5         7         0         3         3         4         8         3         2         4 
dram[4]:         5         2        11         9        10         8         8         6         1         1         5         7         0         4         3         5 
dram[5]:         2         4         5         6         6         3        14         5         5         2         3         0         5         5         9         5 
dram[6]:         4         0         6         9         2         7         2         8         5         6         5         3         7         3         4         1 
dram[7]:         2         2        12         4         9         3         7         7         1         2         2         1         5         5         5         5 
dram[8]:         3         3        12         5         3         6        14         5         8         0         3         9         4         7         2         4 
dram[9]:         1         4         6         7         4         4         4         3         4         4         8         2         3         4         1         4 
dram[10]:         4         6         7         4         9         5         4         2        17         4         2         2         5         7         7         2 
dram[11]:         4         9         3         1         2         9        10         5        10         4         4         6         5        14         1         2 
total dram reads = 985
min_bank_accesses = 0!
chip skew: 99/63 = 1.57
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1106    none         777      1244       847       405       798       510       525      1085    none         816       804       760      1164       678
dram[1]:        665       726      1256       930       426       400       549       470       935       357       580      1419       798       408       578       695
dram[2]:        448       513       965       668       659       432       911       724       524      2023       737       562      1177       509      1175       628
dram[3]:        801       750       485       451       418       455       919       514    none         756       791       856       691      1241      1294       524
dram[4]:        529      1137       483       752       619       429      4128       467      2538       551       583       435    none         546      1485       531
dram[5]:        711       772       657       500       506      1083       566       450       497       822      1462    none        1986      1315       648       790
dram[6]:        633    none         698       648       683       516      1263       745       455       509       705       637       654      1574      1046      2857
dram[7]:       1679       600       496       690       411      1391       578       680      1685       802       602       366      1228      1090       449       478
dram[8]:        974       956       590       884       490       505       457       684       666    none         592       593      1217       775      1833       371
dram[9]:        870       644       903       488       476       811       729       512       924      1165       628      1022      1495      1439      2409       695
dram[10]:        581       467     13576       950       433       441       760      1011       504       590      1249       594      1369       998       388      2249
dram[11]:        984       492      2058      5702      1485       492       432       360       543       844      1107       451      1385       773      2919       947
maximum mf latency per bank:
dram[0]:        401       236       400       397       377       380       377       414       364       417       235       416       402       420       394       425
dram[1]:        374       385       375       379       367       391       369       377       363       369       375       378       362       388       387       365
dram[2]:        437       394       376       426       380       439       378       415       363       359       448       392       369       423       381       377
dram[3]:        372       379       365       380       375       448       425       444       234       399       372       370       433       368       366       374
dram[4]:        362       384       399       402       367       432       394       377       353       351       387       414       307       377       402       388
dram[5]:        379       375       370       376       374       364       421       369       378       402       424       247       373       384       397       365
dram[6]:        371       234       384       372       369       392       368       456       392       386       365       363       377       380       378       437
dram[7]:        359       389       390       376       394       379       371       382       380       365       420       366       428       378       372       363
dram[8]:        447       369       414       363       351       375       410       372       379       286       382       391       388       377       386       409
dram[9]:        435       386       384       376       401       361       452       381       414       381       375       354       387       376       351       382
dram[10]:        383       366       362       367       363       373       390       372       372       386       371       386       366       401       381       363
dram[11]:        438       425       385       355       407       385       445       364       426       371       399       448       423       417       354       361

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=346413 n_nop=346229 n_act=61 n_pre=47 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009007
n_activity=3900 dram_eff=0.08
bk0: 3a 346294i bk1: 0a 346417i bk2: 10a 346010i bk3: 6a 346183i bk4: 6a 346182i bk5: 11a 345923i bk6: 4a 346278i bk7: 8a 346214i bk8: 5a 346286i bk9: 4a 346287i bk10: 0a 346411i bk11: 3a 346334i bk12: 6a 346241i bk13: 3a 346270i bk14: 4a 346288i bk15: 5a 346246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.243590
Row_Buffer_Locality_read = 0.243590
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360374
Bank_Level_Parallism_Col = 1.167580
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.135474 

BW Util details:
bwutil = 0.000901 
total_CMD = 346413 
util_bw = 312 
Wasted_Col = 1156 
Wasted_Row = 697 
Idle = 344248 

BW Util Bottlenecks: 
RCDc_limit = 1337 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 346413 
n_nop = 346229 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 47 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 108 
issued_total_col = 78 
Row_Bus_Util =  0.000312 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000531 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.010870 
queue_avg = 0.000072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.21682e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=346413 n_nop=346203 n_act=69 n_pre=53 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001039
n_activity=5178 dram_eff=0.06952
bk0: 5a 346289i bk1: 3a 346343i bk2: 6a 346247i bk3: 5a 346246i bk4: 6a 346245i bk5: 7a 346149i bk6: 6a 346144i bk7: 4a 346288i bk8: 11a 345954i bk9: 4a 346279i bk10: 6a 346182i bk11: 4a 346219i bk12: 4a 346329i bk13: 11a 345999i bk14: 6a 346205i bk15: 2a 346364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.233333
Row_Buffer_Locality_read = 0.233333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254988
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001039 
total_CMD = 346413 
util_bw = 360 
Wasted_Col = 1416 
Wasted_Row = 919 
Idle = 343718 

BW Util Bottlenecks: 
RCDc_limit = 1568 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 346413 
n_nop = 346203 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 53 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 122 
issued_total_col = 90 
Row_Bus_Util =  0.000352 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000606 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.009524 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000132789
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=346413 n_nop=346162 n_act=84 n_pre=68 n_ref_event=0 n_req=99 n_rd=99 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001143
n_activity=5279 dram_eff=0.07501
bk0: 6a 346171i bk1: 12a 345837i bk2: 3a 346271i bk3: 3a 346328i bk4: 6a 346145i bk5: 11a 345982i bk6: 4a 346224i bk7: 5a 346122i bk8: 5a 346333i bk9: 2a 346395i bk10: 8a 346037i bk11: 8a 346096i bk12: 3a 346282i bk13: 11a 345914i bk14: 3a 346285i bk15: 9a 346130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.161616
Row_Buffer_Locality_read = 0.161616
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.410035
Bank_Level_Parallism_Col = 1.169520
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128425 

BW Util details:
bwutil = 0.001143 
total_CMD = 346413 
util_bw = 396 
Wasted_Col = 1612 
Wasted_Row = 1041 
Idle = 343364 

BW Util Bottlenecks: 
RCDc_limit = 1867 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 346413 
n_nop = 346162 
Read = 99 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 84 
n_pre = 68 
n_ref = 0 
n_req = 99 
total_req = 99 

Dual Bus Interface Util: 
issued_total_row = 152 
issued_total_col = 99 
Row_Bus_Util =  0.000439 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000725 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000600439
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=346413 n_nop=346210 n_act=69 n_pre=54 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009584
n_activity=5037 dram_eff=0.06591
bk0: 8a 346089i bk1: 4a 346281i bk2: 5a 346233i bk3: 10a 345926i bk4: 10a 346082i bk5: 7a 346226i bk6: 5a 346279i bk7: 7a 346032i bk8: 0a 346403i bk9: 3a 346245i bk10: 3a 346342i bk11: 4a 346343i bk12: 8a 346043i bk13: 3a 346288i bk14: 2a 346342i bk15: 4a 346241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.168675
Row_Buffer_Locality_read = 0.168675
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249227
Bank_Level_Parallism_Col = 1.108466
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080688 

BW Util details:
bwutil = 0.000958 
total_CMD = 346413 
util_bw = 332 
Wasted_Col = 1424 
Wasted_Row = 1003 
Idle = 343654 

BW Util Bottlenecks: 
RCDc_limit = 1573 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 346413 
n_nop = 346210 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 54 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 123 
issued_total_col = 83 
Row_Bus_Util =  0.000355 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000586 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.014778 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00030022
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=346413 n_nop=346205 n_act=69 n_pre=54 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009815
n_activity=4807 dram_eff=0.07073
bk0: 5a 346243i bk1: 2a 346336i bk2: 11a 345931i bk3: 9a 346081i bk4: 10a 346075i bk5: 8a 346040i bk6: 8a 346055i bk7: 6a 346277i bk8: 1a 346381i bk9: 1a 346388i bk10: 5a 346247i bk11: 7a 346053i bk12: 0a 346410i bk13: 4a 346298i bk14: 3a 346261i bk15: 5a 346283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.188235
Row_Buffer_Locality_read = 0.188235
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297308
Bank_Level_Parallism_Col = 1.114950
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096346 

BW Util details:
bwutil = 0.000981 
total_CMD = 346413 
util_bw = 340 
Wasted_Col = 1407 
Wasted_Row = 941 
Idle = 343725 

BW Util Bottlenecks: 
RCDc_limit = 1567 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 346413 
n_nop = 346205 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 69 
n_pre = 54 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 123 
issued_total_col = 85 
Row_Bus_Util =  0.000355 
CoL_Bus_Util = 0.000245 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000479197
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=346413 n_nop=346237 n_act=57 n_pre=42 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009122
n_activity=4235 dram_eff=0.07462
bk0: 2a 346335i bk1: 4a 346295i bk2: 5a 346244i bk3: 6a 346287i bk4: 6a 346232i bk5: 3a 346334i bk6: 14a 346049i bk7: 5a 346166i bk8: 5a 346275i bk9: 2a 346323i bk10: 3a 346336i bk11: 0a 346414i bk12: 5a 346245i bk13: 5a 346218i bk14: 9a 346077i bk15: 5a 346236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.278481
Row_Buffer_Locality_read = 0.278481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.263909
Bank_Level_Parallism_Col = 1.112076
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095501 

BW Util details:
bwutil = 0.000912 
total_CMD = 346413 
util_bw = 316 
Wasted_Col = 1168 
Wasted_Row = 706 
Idle = 344223 

BW Util Bottlenecks: 
RCDc_limit = 1294 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 346413 
n_nop = 346237 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 57 
n_pre = 42 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 99 
issued_total_col = 79 
Row_Bus_Util =  0.000286 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000508 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.011364 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000138563
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=346413 n_nop=346237 n_act=60 n_pre=45 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008314
n_activity=4518 dram_eff=0.06375
bk0: 4a 346244i bk1: 0a 346417i bk2: 6a 346240i bk3: 9a 345996i bk4: 2a 346336i bk5: 7a 346147i bk6: 2a 346338i bk7: 8a 346004i bk8: 5a 346229i bk9: 6a 346288i bk10: 5a 346236i bk11: 3a 346282i bk12: 7a 346221i bk13: 3a 346275i bk14: 4a 346288i bk15: 1a 346387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.194444
Row_Buffer_Locality_read = 0.194444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191593
Bank_Level_Parallism_Col = 1.107985
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061597 

BW Util details:
bwutil = 0.000831 
total_CMD = 346413 
util_bw = 288 
Wasted_Col = 1242 
Wasted_Row = 892 
Idle = 343991 

BW Util Bottlenecks: 
RCDc_limit = 1374 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 346413 
n_nop = 346237 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 45 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 105 
issued_total_col = 72 
Row_Bus_Util =  0.000303 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000508 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.005682 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.50549e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=346413 n_nop=346241 n_act=58 n_pre=42 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008314
n_activity=4624 dram_eff=0.06228
bk0: 2a 346389i bk1: 2a 346385i bk2: 12a 345868i bk3: 4a 346332i bk4: 9a 346064i bk5: 3a 346331i bk6: 7a 346140i bk7: 7a 346136i bk8: 1a 346385i bk9: 2a 346343i bk10: 2a 346344i bk11: 1a 346394i bk12: 5a 346192i bk13: 5a 346227i bk14: 5a 346184i bk15: 5a 346285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.194444
Row_Buffer_Locality_read = 0.194444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111252
Bank_Level_Parallism_Col = 1.061701
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052671 

BW Util details:
bwutil = 0.000831 
total_CMD = 346413 
util_bw = 288 
Wasted_Col = 1278 
Wasted_Row = 960 
Idle = 343887 

BW Util Bottlenecks: 
RCDc_limit = 1358 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 346413 
n_nop = 346241 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 58 
n_pre = 42 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 100 
issued_total_col = 72 
Row_Bus_Util =  0.000289 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0006091
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=346413 n_nop=346202 n_act=71 n_pre=56 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001016
n_activity=4475 dram_eff=0.07866
bk0: 3a 346286i bk1: 3a 346302i bk2: 12a 345933i bk3: 5a 346228i bk4: 3a 346386i bk5: 6a 346280i bk6: 14a 345893i bk7: 5a 346173i bk8: 8a 346061i bk9: 0a 346403i bk10: 3a 346318i bk11: 9a 345896i bk12: 4a 346232i bk13: 7a 346227i bk14: 2a 346332i bk15: 4a 346239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.193182
Row_Buffer_Locality_read = 0.193182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419514
Bank_Level_Parallism_Col = 1.173913
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150815 

BW Util details:
bwutil = 0.001016 
total_CMD = 346413 
util_bw = 352 
Wasted_Col = 1341 
Wasted_Row = 885 
Idle = 343835 

BW Util Bottlenecks: 
RCDc_limit = 1553 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 346413 
n_nop = 346202 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 56 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 127 
issued_total_col = 88 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000609 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.018957 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000311767
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=346413 n_nop=346258 n_act=54 n_pre=38 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007275
n_activity=3624 dram_eff=0.06954
bk0: 1a 346387i bk1: 4a 346230i bk2: 6a 346241i bk3: 7a 346095i bk4: 4a 346283i bk5: 4a 346286i bk6: 4a 346146i bk7: 3a 346334i bk8: 4a 346293i bk9: 4a 346231i bk10: 8a 346095i bk11: 2a 346378i bk12: 3a 346333i bk13: 4a 346242i bk14: 1a 346386i bk15: 4a 346239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.158730
Row_Buffer_Locality_read = 0.158730
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.317910
Bank_Level_Parallism_Col = 1.120513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104274 

BW Util details:
bwutil = 0.000727 
total_CMD = 346413 
util_bw = 252 
Wasted_Col = 1098 
Wasted_Row = 607 
Idle = 344456 

BW Util Bottlenecks: 
RCDc_limit = 1224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 346413 
n_nop = 346258 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 54 
n_pre = 38 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 92 
issued_total_col = 63 
Row_Bus_Util =  0.000266 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000132789
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=346413 n_nop=346200 n_act=71 n_pre=55 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001005
n_activity=5526 dram_eff=0.06298
bk0: 4a 346280i bk1: 6a 346247i bk2: 7a 346101i bk3: 4a 346289i bk4: 9a 346097i bk5: 5a 346288i bk6: 4a 346230i bk7: 2a 346344i bk8: 17a 345805i bk9: 4a 346275i bk10: 2a 346334i bk11: 2a 346327i bk12: 5a 346244i bk13: 7a 346051i bk14: 7a 346156i bk15: 2a 346331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183908
Row_Buffer_Locality_read = 0.183908
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.170043
Bank_Level_Parallism_Col = 1.065271
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061576 

BW Util details:
bwutil = 0.001005 
total_CMD = 346413 
util_bw = 348 
Wasted_Col = 1559 
Wasted_Row = 1046 
Idle = 343460 

BW Util Bottlenecks: 
RCDc_limit = 1651 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 346413 
n_nop = 346200 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 87 
Row_Bus_Util =  0.000364 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000112582
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=346413 n_nop=346184 n_act=79 n_pre=63 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001028
n_activity=5011 dram_eff=0.07104
bk0: 4a 346250i bk1: 9a 346019i bk2: 3a 346281i bk3: 1a 346396i bk4: 2a 346353i bk5: 9a 345972i bk6: 10a 346042i bk7: 5a 346183i bk8: 10a 346081i bk9: 4a 346233i bk10: 4a 346222i bk11: 6a 346132i bk12: 5a 346225i bk13: 14a 345800i bk14: 1a 346377i bk15: 2a 346343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.112360
Row_Buffer_Locality_read = 0.112360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.414606
Bank_Level_Parallism_Col = 1.152174
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137077 

BW Util details:
bwutil = 0.001028 
total_CMD = 346413 
util_bw = 356 
Wasted_Col = 1538 
Wasted_Row = 894 
Idle = 343625 

BW Util Bottlenecks: 
RCDc_limit = 1762 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 346413 
n_nop = 346184 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 89 
Row_Bus_Util =  0.000410 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000661 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.008734 
queue_avg = 0.000433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000433009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 123, Miss = 42, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 107, Miss = 44, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 136, Miss = 52, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 85, Miss = 40, Miss_rate = 0.471, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 105, Miss = 38, Miss_rate = 0.362, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 124, Miss = 61, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 104, Miss = 41, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 89, Miss = 42, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 250, Miss = 43, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 80, Miss = 42, Miss_rate = 0.525, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 140, Miss = 53, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 99, Miss = 34, Miss_rate = 0.343, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 91, Miss = 39, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 110, Miss = 41, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 100, Miss = 47, Miss_rate = 0.470, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 84, Miss = 33, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 119, Miss = 53, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 99, Miss = 43, Miss_rate = 0.434, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 98, Miss = 35, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 96, Miss = 36, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 573, Miss = 59, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 96, Miss = 36, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 139, Miss = 47, Miss_rate = 0.338, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 124, Miss = 56, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3171
L2_total_cache_misses = 1057
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1975
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3171
icnt_total_pkts_simt_to_mem=3171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3171
Req_Network_cycles = 135086
Req_Network_injected_packets_per_cycle =       0.0235 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0070
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0010

Reply_Network_injected_packets_num = 3171
Reply_Network_cycles = 135086
Reply_Network_injected_packets_per_cycle =        0.0235
Reply_Network_conflicts_per_cycle =        0.0083
Reply_Network_conflicts_per_cycle_util =       0.3519
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0008
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 23 sec (143 sec)
gpgpu_simulation_rate = 362 (inst/sec)
gpgpu_simulation_rate = 944 (cycle/sec)
gpgpu_silicon_slowdown = 1445974x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (2,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 6: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 79693
gpu_sim_insn = 81040
gpu_ipc =       1.0169
gpu_tot_sim_cycle = 214779
gpu_tot_sim_insn = 132869
gpu_tot_ipc =       0.6186
gpu_tot_issued_cta = 7
gpu_occupancy = 15.3283% 
gpu_tot_occupancy = 10.9885% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1447
partiton_level_parallism_total  =       0.0684
partiton_level_parallism_util =       1.1981
partiton_level_parallism_util_total  =       1.1510
L2_BW  =       6.3185 GB/Sec
L2_BW_total  =       2.9894 GB/Sec
gpu_total_sim_rate=590

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 35, Miss = 12, Miss_rate = 0.343, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 227, Miss = 67, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1585, Miss = 380, Miss_rate = 0.240, Pending_hits = 32, Reservation_fails = 20
	L1D_cache_core[4]: Access = 4639, Miss = 1363, Miss_rate = 0.294, Pending_hits = 118, Reservation_fails = 369
	L1D_cache_core[5]: Access = 10880, Miss = 5819, Miss_rate = 0.535, Pending_hits = 322, Reservation_fails = 2576
	L1D_cache_core[6]: Access = 9325, Miss = 3401, Miss_rate = 0.365, Pending_hits = 242, Reservation_fails = 1153
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 26693
	L1D_total_cache_misses = 11044
	L1D_total_cache_miss_rate = 0.4137
	L1D_total_cache_pending_hits = 731
	L1D_total_cache_reservation_fails = 4118
	L1D_cache_data_port_util = 0.066
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 731
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 670

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3663
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 455
ctas_completed 7, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 471296
gpgpu_n_tot_w_icount = 14728
gpgpu_n_stall_shd_mem = 12242
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14029
gpgpu_n_mem_write_global = 670
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 33164
gpgpu_n_store_insn = 1622
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9306
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2936
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1251	W0_Idle:465390	W0_Scoreboard:418675	W1:3863	W2:1622	W3:948	W4:780	W5:883	W6:682	W7:398	W8:360	W9:334	W10:379	W11:129	W12:200	W13:180	W14:177	W15:56	W16:127	W17:230	W18:226	W19:118	W20:118	W21:125	W22:237	W23:129	W24:67	W25:205	W26:238	W27:149	W28:184	W29:84	W30:48	W31:24	W32:1428
single_issue_nums: WS0:6270	WS1:3479	WS2:2373	WS3:2606	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86000 {8:10750,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26800 {40:670,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 131160 {40:3279,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 430000 {40:10750,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5360 {8:670,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 131160 {40:3279,}
maxmflatency = 548 
max_icnt2mem_latency = 220 
maxmrqlatency = 124 
max_icnt2sh_latency = 47 
averagemflatency = 265 
avg_icnt2mem_latency = 35 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:3372 	21 	44 	76 	85 	15 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10208 	4475 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3180 	86 	13 	0 	10648 	726 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12417 	1449 	598 	203 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	136 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         2         2         2         2         2         4         2         3         2         2         3         1         2         2 
dram[1]:         2         2         2         2         2         2         1         2         2         2         2         1         3         2         2         2 
dram[2]:         3         2         2         2         1         3         1         1         4         2         1         2         2         2         1         2 
dram[3]:         2         2         2         3         2         4         2         1         2         1         2         3         2         2         2         2 
dram[4]:         2         2         2         2         3         2         2         3         2         1         2         2         1         2         2         3 
dram[5]:         1         2         2         3         2         2         3         2         2         3         2         2         2         2         2         2 
dram[6]:         1         1         2         1         1         2         1         2         2         3         2         1         2         1         2         1 
dram[7]:         2         2         2         2         2         2         2         2         1         2         1         1         1         2         2         3 
dram[8]:         1         1         2         2         3         3         3         2         2         1         2         1         1         3         1         1 
dram[9]:         2         1         2         2         2         2         1         2         2         2         2         2         2         1         2         1 
dram[10]:         2         2         1         2         2         2         3         1         2         2         1         2         2         2         2         2 
dram[11]:         2         2         2         2         2         2         2         1         4         2         1         1         2         3         2         2 
maximum service time to same row:
dram[0]:     24485      6024     12037     16576     29058     39763     17063     16579      8374     21798     12315      8667      6754      8325      7753     11573 
dram[1]:     11670     33927      6434      6860     10901     17072      8924     25872     11805     12054     22164      6707      6339      8339     18845      6950 
dram[2]:      8434      6062     21357      7135      7072     14432      8909     10269     32835      9172      9192     19602     11299     12440      6067     10322 
dram[3]:     12061     16962     10091     11065     30841     16965      8163      9578     11780      9234     12777     11674      9150      8328     15697      7728 
dram[4]:     12058     34296     11655      8878      7887     17439      7096     26666     17337      7519      6071      7840      5962     10139      6683     17429 
dram[5]:      7102      6060      7320      8739     12783      9822     25141     11058      6558      8819     15696      5989      8004     10151      6546     10866 
dram[6]:      8735      5947     38169     12870     10446      7278      6765     12547      8683     12062      5957     10899     22105      7643     28127      7155 
dram[7]:      9274      6033     11652      8304      8410     12844      8196     11230      6639      9161     11683      8020      6774     11628      6065      8788 
dram[8]:      6096      8697     20555      8960     25512      6099      8130     10747      6544      6011      5968      7425      9516      8870      8174      7490 
dram[9]:     11334     10563     23127     15824     36243     39931      5996      7840     24073     24824      7444     10416     26995      9403     10748     11659 
dram[10]:     18880      9642     11089      8518      7463     14298     10901      6056     10474     11666      5998      6010     17044      6699     11675     14534 
dram[11]:     26991     10797      6808     13176     20990      8515      7576     14440     32468      8294     10865      7415     12065     11670     10814      7007 
average row accesses per activate:
dram[0]:  1.250000  1.187500  1.033333  1.076923  1.263158  1.107143  1.090909  1.307692  1.266667  1.416667  1.083333  1.307692  1.235294  1.000000  1.117647  1.333333 
dram[1]:  1.150000  1.166667  1.307692  1.066667  1.136364  1.133333  1.000000  1.058824  1.047619  1.071429  1.033333  1.000000  1.150000  1.142857  1.105263  1.166667 
dram[2]:  1.080000  1.037037  1.062500  1.181818  1.000000  1.133333  1.058824  1.000000  1.160000  1.187500  1.000000  1.076923  1.062500  1.068966  1.090909  1.230769 
dram[3]:  1.034483  1.086957  1.083333  1.107143  1.200000  1.300000  1.130435  1.000000  1.500000  1.090909  1.062500  1.222222  1.090909  1.050000  1.333333  1.133333 
dram[4]:  1.250000  1.117647  1.115385  1.214286  1.222222  1.043478  1.066667  1.266667  1.066667  1.000000  1.066667  1.117647  1.083333  1.166667  1.105263  1.272727 
dram[5]:  1.000000  1.071429  1.076923  1.187500  1.750000  1.062500  1.333333  1.100000  1.120000  1.333333  1.200000  1.133333  1.076923  1.117647  1.150000  1.176471 
dram[6]:  1.153846  1.000000  1.444444  1.187500  1.000000  1.117647  1.000000  1.083333  1.166667  1.235294  1.200000  1.000000  1.555556  1.000000  1.222222  1.000000 
dram[7]:  1.333333  1.666667  1.105263  1.222222  1.125000  1.375000  1.100000  1.111111  1.000000  1.111111  1.000000  1.000000  1.000000  1.153846  1.187500  1.125000 
dram[8]:  1.000000  1.117647  1.350000  1.055556  1.454545  1.333333  1.107143  1.052632  1.043478  1.062500  1.285714  1.000000  1.000000  1.260870  1.000000  1.100000 
dram[9]:  1.285714  1.000000  1.200000  1.050000  1.375000  1.153846  1.000000  1.071429  1.142857  1.076923  1.142857  1.100000  1.357143  1.071429  1.125000  1.062500 
dram[10]:  1.058824  1.133333  1.000000  1.083333  1.157895  1.333333  1.160000  1.000000  1.172414  1.058824  1.100000  1.052632  1.160000  1.041667  1.111111  1.150000 
dram[11]:  1.111111  1.095238  1.047619  1.153846  1.150000  1.266667  1.086957  1.045455  1.352941  1.045455  1.000000  1.000000  1.052632  1.200000  1.076923  1.150000 
average row locality = 3616/3216 = 1.124378
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5        19        31        28        24        31        12        17        19        17        13        17        21        16        19        16 
dram[1]:        23        21        17        16        25        17        30        18        22        15        31        21        23        24        21        14 
dram[2]:        27        28        17        13        14        17        18        19        29        19        18        14        17        31        12        16 
dram[3]:        30        25        13        31        24        26        26        15        12        12        17        22        24        21        12        17 
dram[4]:        15        19        29        17        22        24        32        19        16        21        16        19        13         7        21        14 
dram[5]:        12        15        14        19        14        17        24        22        28        16        12        17        14        19        23        20 
dram[6]:        15        13        13        19        18        19        13        13        21        21        12        15        14        16        22        25 
dram[7]:        12         5        21        11        27        11        22        20        10        20        15        11        12        15        19        18 
dram[8]:        13        19        27        19        16        24        31        20        24        17         9        21        20        29        15        11 
dram[9]:         9        11        18        21        22        15        12        15        24        14        24        22        19        15         9        17 
dram[10]:        18        17        15        13        22        12        29        11        34        18        22        20        29        25        20        23 
dram[11]:        10        23        22        15        23        19        25        23        23        23        19        13        20        24        14        23 
total dram reads = 3616
bank skew: 34/5 = 6.80
chip skew: 338/249 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2308      1235      1185      1188      1021       689      1190       880      1000      1156      1200       849       931       851      1108       814
dram[1]:        993       835      1976      1719       688      1017       744       811      1450       634       869      1029       955       643       944       837
dram[2]:        754       907      1261      1674      1023       696      1381       842       666      1148      1164       986      1156       869      1352      1138
dram[3]:       1152       792      1053       757       848       642       918       866       841       877      1107       749      1176       959       835      1058
dram[4]:        978       883       937      1649      1008       775      8094       637      1144       747      1107       658      1099       663      1195       685
dram[5]:        798      1065      1406       852       940      1190       832       831       845      1013      1650       918      1388      1220       933      1061
dram[6]:        773      1048      1146      1259      1039       977       887      1338       744       910      1246      1328       899      1542      1148       920
dram[7]:       1496       896      1102      1338       712      1421       886       828      1251       844       948       777      2041      1185       815       683
dram[8]:       1263      1006       936      1411       966       567       764       910      1074      1029       848       925      1081       901      1175       649
dram[9]:        991       943      1434      1026       676      1090      1070       968       965      1030       892       787      1187      1525      1545       949
dram[10]:        825       627      7296      1896       825       873       852      1323       651       779       989       813       999      1056       711      1226
dram[11]:       1292       749      1570      1606       976       678       687       795       814       939      1158      1024       983      1025      1283       852
maximum mf latency per bank:
dram[0]:        401       430       542       429       453       435       451       415       396       480       542       432       451       420       394       425
dram[1]:        434       389       421       499       413       444       426       381       441       407       407       400       410       437       545       392
dram[2]:        447       506       486       426       422       439       411       415       422       441       448       446       523       423       512       513
dram[3]:        450       409       455       546       443       448       441       444       400       438       451       495       548       430       413       482
dram[4]:        389       420       522       419       423       432       511       482       475       393       410       429       413       377       411       451
dram[5]:        379       435       389       486       378       432       421       495       417       436       424       433       381       424       397       437
dram[6]:        399       434       384       419       439       437       401       546       392       400       457       380       451       448       447       437
dram[7]:        405       398       392       384       445       478       437       483       380       449       430       393       428       419       407       407
dram[8]:        447       416       510       434       419       521       422       447       404       414       394       426       388       399       494       409
dram[9]:        435       543       436       406       409       439       452       426       414       397       448       398       434       404       382       431
dram[10]:        482       429       378       379       434       430       440       394       518       433       404       386       451       438       413       540
dram[11]:        500       469       415       405       456       418       465       446       451       457       462       448       423       544       423       446

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550781 n_nop=549981 n_act=263 n_pre=247 n_ref_event=0 n_req=305 n_rd=305 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002215
n_activity=17981 dram_eff=0.06785
bk0: 5a 550540i bk1: 19a 549946i bk2: 31a 549298i bk3: 28a 549355i bk4: 24a 549658i bk5: 31a 549328i bk6: 12a 550225i bk7: 17a 550107i bk8: 19a 550062i bk9: 17a 550187i bk10: 13a 550176i bk11: 17a 550054i bk12: 21a 549839i bk13: 16a 549936i bk14: 19a 549969i bk15: 16a 550145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144262
Row_Buffer_Locality_read = 0.144262
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.404088
Bank_Level_Parallism_Col = 1.142039
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104830 

BW Util details:
bwutil = 0.002215 
total_CMD = 550781 
util_bw = 1220 
Wasted_Col = 5194 
Wasted_Row = 3915 
Idle = 540452 

BW Util Bottlenecks: 
RCDc_limit = 5830 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 550781 
n_nop = 549981 
Read = 305 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 263 
n_pre = 247 
n_ref = 0 
n_req = 305 
total_req = 305 

Dual Bus Interface Util: 
issued_total_row = 510 
issued_total_col = 305 
Row_Bus_Util =  0.000926 
CoL_Bus_Util = 0.000554 
Either_Row_CoL_Bus_Util = 0.001452 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.018750 
queue_avg = 0.001078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107847
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550781 n_nop=549853 n_act=308 n_pre=292 n_ref_event=0 n_req=338 n_rd=338 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002455
n_activity=19232 dram_eff=0.0703
bk0: 23a 549738i bk1: 21a 549865i bk2: 17a 550077i bk3: 16a 550066i bk4: 25a 549607i bk5: 17a 549988i bk6: 30a 549218i bk7: 18a 549939i bk8: 22a 549753i bk9: 15a 550095i bk10: 31a 549174i bk11: 21a 549714i bk12: 23a 549782i bk13: 24a 549666i bk14: 21a 549785i bk15: 14a 550129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088757
Row_Buffer_Locality_read = 0.088757
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445583
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002455 
total_CMD = 550781 
util_bw = 1352 
Wasted_Col = 5970 
Wasted_Row = 4254 
Idle = 539205 

BW Util Bottlenecks: 
RCDc_limit = 6860 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 550781 
n_nop = 549853 
Read = 338 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 308 
n_pre = 292 
n_ref = 0 
n_req = 338 
total_req = 338 

Dual Bus Interface Util: 
issued_total_row = 600 
issued_total_col = 338 
Row_Bus_Util =  0.001089 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.001685 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010776 
queue_avg = 0.001244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00124369
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550781 n_nop=549923 n_act=286 n_pre=270 n_ref_event=0 n_req=309 n_rd=309 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002244
n_activity=17543 dram_eff=0.07046
bk0: 27a 549447i bk1: 28a 549395i bk2: 17a 549975i bk3: 13a 550201i bk4: 14a 550111i bk5: 17a 550017i bk6: 18a 549860i bk7: 19a 549793i bk8: 29a 549508i bk9: 19a 549908i bk10: 18a 549883i bk11: 14a 550133i bk12: 17a 549938i bk13: 31a 549225i bk14: 12a 550245i bk15: 16a 550151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.077670
Row_Buffer_Locality_read = 0.077670
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.452543
Bank_Level_Parallism_Col = 1.168469
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124873 

BW Util details:
bwutil = 0.002244 
total_CMD = 550781 
util_bw = 1236 
Wasted_Col = 5486 
Wasted_Row = 3931 
Idle = 540128 

BW Util Bottlenecks: 
RCDc_limit = 6349 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 550781 
n_nop = 549923 
Read = 309 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 286 
n_pre = 270 
n_ref = 0 
n_req = 309 
total_req = 309 

Dual Bus Interface Util: 
issued_total_row = 556 
issued_total_col = 309 
Row_Bus_Util =  0.001009 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.001558 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.008159 
queue_avg = 0.001140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0011402
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550781 n_nop=549906 n_act=289 n_pre=273 n_ref_event=0 n_req=327 n_rd=327 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002375
n_activity=19351 dram_eff=0.06759
bk0: 30a 549268i bk1: 25a 549592i bk2: 13a 550155i bk3: 31a 549329i bk4: 24a 549681i bk5: 26a 549710i bk6: 26a 549465i bk7: 15a 549887i bk8: 12a 550387i bk9: 12a 550163i bk10: 17a 549890i bk11: 22a 549829i bk12: 24a 549659i bk13: 21a 549835i bk14: 12a 550259i bk15: 17a 550074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.116208
Row_Buffer_Locality_read = 0.116208
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.436309
Bank_Level_Parallism_Col = 1.159597
Bank_Level_Parallism_Ready = 1.002967
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129064 

BW Util details:
bwutil = 0.002375 
total_CMD = 550781 
util_bw = 1308 
Wasted_Col = 5626 
Wasted_Row = 4343 
Idle = 539504 

BW Util Bottlenecks: 
RCDc_limit = 6388 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 550781 
n_nop = 549906 
Read = 327 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 289 
n_pre = 273 
n_ref = 0 
n_req = 327 
total_req = 327 

Dual Bus Interface Util: 
issued_total_row = 562 
issued_total_col = 327 
Row_Bus_Util =  0.001020 
CoL_Bus_Util = 0.000594 
Either_Row_CoL_Bus_Util = 0.001589 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.016000 
queue_avg = 0.001821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00182105
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550781 n_nop=549957 n_act=271 n_pre=255 n_ref_event=0 n_req=304 n_rd=304 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002208
n_activity=16978 dram_eff=0.07162
bk0: 15a 550227i bk1: 19a 549897i bk2: 29a 549375i bk3: 17a 550101i bk4: 22a 549798i bk5: 24a 549659i bk6: 32a 549223i bk7: 19a 550029i bk8: 16a 549970i bk9: 21a 549736i bk10: 16a 550014i bk11: 19a 549860i bk12: 13a 550179i bk13: 7a 550515i bk14: 21a 549842i bk15: 14a 550140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.108553
Row_Buffer_Locality_read = 0.108553
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.449182
Bank_Level_Parallism_Col = 1.165308
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137668 

BW Util details:
bwutil = 0.002208 
total_CMD = 550781 
util_bw = 1216 
Wasted_Col = 5182 
Wasted_Row = 3743 
Idle = 540640 

BW Util Bottlenecks: 
RCDc_limit = 5974 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 550781 
n_nop = 549957 
Read = 304 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 271 
n_pre = 255 
n_ref = 0 
n_req = 304 
total_req = 304 

Dual Bus Interface Util: 
issued_total_row = 526 
issued_total_col = 304 
Row_Bus_Util =  0.000955 
CoL_Bus_Util = 0.000552 
Either_Row_CoL_Bus_Util = 0.001496 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.007282 
queue_avg = 0.001271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127092
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550781 n_nop=550031 n_act=246 n_pre=230 n_ref_event=0 n_req=286 n_rd=286 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002077
n_activity=16478 dram_eff=0.06943
bk0: 12a 550197i bk1: 15a 550074i bk2: 14a 550130i bk3: 19a 550005i bk4: 14a 550403i bk5: 17a 549989i bk6: 24a 549889i bk7: 22a 549730i bk8: 28a 549476i bk9: 16a 550162i bk10: 12a 550309i bk11: 17a 549944i bk12: 14a 550164i bk13: 19a 549858i bk14: 23a 549798i bk15: 20a 549937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139860
Row_Buffer_Locality_read = 0.139860
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.383031
Bank_Level_Parallism_Col = 1.147368
Bank_Level_Parallism_Ready = 1.003436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110431 

BW Util details:
bwutil = 0.002077 
total_CMD = 550781 
util_bw = 1144 
Wasted_Col = 4855 
Wasted_Row = 3541 
Idle = 541241 

BW Util Bottlenecks: 
RCDc_limit = 5493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 550781 
n_nop = 550031 
Read = 286 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 246 
n_pre = 230 
n_ref = 0 
n_req = 286 
total_req = 286 

Dual Bus Interface Util: 
issued_total_row = 476 
issued_total_col = 286 
Row_Bus_Util =  0.000864 
CoL_Bus_Util = 0.000519 
Either_Row_CoL_Bus_Util = 0.001362 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.016000 
queue_avg = 0.000908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000907802
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550781 n_nop=550053 n_act=241 n_pre=225 n_ref_event=0 n_req=269 n_rd=269 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001954
n_activity=16455 dram_eff=0.06539
bk0: 15a 550105i bk1: 13a 550104i bk2: 13a 550311i bk3: 19a 549998i bk4: 18a 549839i bk5: 19a 549931i bk6: 13a 550078i bk7: 13a 550159i bk8: 21a 549846i bk9: 21a 549857i bk10: 12a 550237i bk11: 15a 550062i bk12: 14a 550329i bk13: 16a 549978i bk14: 22a 549854i bk15: 25a 549455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.111524
Row_Buffer_Locality_read = 0.111524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.361050
Bank_Level_Parallism_Col = 1.137064
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.103139 

BW Util details:
bwutil = 0.001954 
total_CMD = 550781 
util_bw = 1076 
Wasted_Col = 4800 
Wasted_Row = 3720 
Idle = 541185 

BW Util Bottlenecks: 
RCDc_limit = 5401 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 550781 
n_nop = 550053 
Read = 269 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 241 
n_pre = 225 
n_ref = 0 
n_req = 269 
total_req = 269 

Dual Bus Interface Util: 
issued_total_row = 466 
issued_total_col = 269 
Row_Bus_Util =  0.000846 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.001322 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.009615 
queue_avg = 0.001051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00105123
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550781 n_nop=550115 n_act=221 n_pre=205 n_ref_event=0 n_req=249 n_rd=249 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001808
n_activity=15211 dram_eff=0.06548
bk0: 12a 550284i bk1: 5a 550656i bk2: 21a 549786i bk3: 11a 550358i bk4: 27a 549536i bk5: 11a 550409i bk6: 22a 549767i bk7: 20a 549775i bk8: 10a 550287i bk9: 20a 549864i bk10: 15a 550046i bk11: 11a 550249i bk12: 12a 550188i bk13: 15a 550140i bk14: 19a 549928i bk15: 18a 549908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.112450
Row_Buffer_Locality_read = 0.112450
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.362296
Bank_Level_Parallism_Col = 1.136981
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112383 

BW Util details:
bwutil = 0.001808 
total_CMD = 550781 
util_bw = 996 
Wasted_Col = 4414 
Wasted_Row = 3393 
Idle = 541978 

BW Util Bottlenecks: 
RCDc_limit = 4947 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 550781 
n_nop = 550115 
Read = 249 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 221 
n_pre = 205 
n_ref = 0 
n_req = 249 
total_req = 249 

Dual Bus Interface Util: 
issued_total_row = 426 
issued_total_col = 249 
Row_Bus_Util =  0.000773 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.001209 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.013514 
queue_avg = 0.001255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125458
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550781 n_nop=549936 n_act=279 n_pre=263 n_ref_event=0 n_req=315 n_rd=315 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002288
n_activity=18503 dram_eff=0.0681
bk0: 13a 550151i bk1: 19a 549958i bk2: 27a 549729i bk3: 19a 549864i bk4: 16a 550207i bk5: 24a 549733i bk6: 31a 549360i bk7: 20a 549791i bk8: 24a 549573i bk9: 17a 549994i bk10: 9a 550425i bk11: 21a 549661i bk12: 20a 549762i bk13: 29a 549592i bk14: 15a 549977i bk15: 11a 550301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.114286
Row_Buffer_Locality_read = 0.114286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.402729
Bank_Level_Parallism_Col = 1.155919
Bank_Level_Parallism_Ready = 1.006270
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118560 

BW Util details:
bwutil = 0.002288 
total_CMD = 550781 
util_bw = 1260 
Wasted_Col = 5446 
Wasted_Row = 4178 
Idle = 539897 

BW Util Bottlenecks: 
RCDc_limit = 6184 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 550781 
n_nop = 549936 
Read = 315 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 279 
n_pre = 263 
n_ref = 0 
n_req = 315 
total_req = 315 

Dual Bus Interface Util: 
issued_total_row = 542 
issued_total_col = 315 
Row_Bus_Util =  0.000984 
CoL_Bus_Util = 0.000572 
Either_Row_CoL_Bus_Util = 0.001534 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.014201 
queue_avg = 0.002571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00257089
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550781 n_nop=550068 n_act=236 n_pre=220 n_ref_event=0 n_req=267 n_rd=267 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001939
n_activity=15526 dram_eff=0.06879
bk0: 9a 550429i bk1: 11a 550264i bk2: 18a 550026i bk3: 21a 549783i bk4: 22a 549982i bk5: 15a 550141i bk6: 12a 550101i bk7: 15a 550128i bk8: 24a 549718i bk9: 14a 550081i bk10: 24a 549694i bk11: 22a 549762i bk12: 19a 549984i bk13: 15a 549988i bk14: 9a 550381i bk15: 17a 549948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.119850
Row_Buffer_Locality_read = 0.119850
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.453327
Bank_Level_Parallism_Col = 1.169353
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.138543 

BW Util details:
bwutil = 0.001939 
total_CMD = 550781 
util_bw = 1068 
Wasted_Col = 4526 
Wasted_Row = 3224 
Idle = 541963 

BW Util Bottlenecks: 
RCDc_limit = 5207 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 550781 
n_nop = 550068 
Read = 267 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 236 
n_pre = 220 
n_ref = 0 
n_req = 267 
total_req = 267 

Dual Bus Interface Util: 
issued_total_row = 456 
issued_total_col = 267 
Row_Bus_Util =  0.000828 
CoL_Bus_Util = 0.000485 
Either_Row_CoL_Bus_Util = 0.001295 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.014025 
queue_avg = 0.000646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000646355
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550781 n_nop=549889 n_act=295 n_pre=279 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002382
n_activity=18854 dram_eff=0.06959
bk0: 18a 549714i bk1: 17a 549976i bk2: 15a 550052i bk3: 13a 550184i bk4: 22a 549870i bk5: 12a 550302i bk6: 29a 549407i bk7: 11a 550270i bk8: 34a 549268i bk9: 18a 549921i bk10: 22a 549763i bk11: 20a 549839i bk12: 29a 549458i bk13: 25a 549497i bk14: 20a 549869i bk15: 23a 549705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.100610
Row_Buffer_Locality_read = 0.100610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.480199
Bank_Level_Parallism_Col = 1.165417
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133963 

BW Util details:
bwutil = 0.002382 
total_CMD = 550781 
util_bw = 1312 
Wasted_Col = 5684 
Wasted_Row = 4018 
Idle = 539767 

BW Util Bottlenecks: 
RCDc_limit = 6536 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 550781 
n_nop = 549889 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 295 
n_pre = 279 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 574 
issued_total_col = 328 
Row_Bus_Util =  0.001042 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.001620 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.011211 
queue_avg = 0.001687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0016867
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550781 n_nop=549918 n_act=287 n_pre=271 n_ref_event=0 n_req=319 n_rd=319 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002317
n_activity=16569 dram_eff=0.07701
bk0: 10a 550300i bk1: 23a 549630i bk2: 22a 549707i bk3: 15a 550017i bk4: 23a 549637i bk5: 19a 549908i bk6: 25a 549606i bk7: 23a 549605i bk8: 23a 549932i bk9: 23a 549529i bk10: 19a 549681i bk11: 13a 550114i bk12: 20a 549717i bk13: 24a 549694i bk14: 14a 550035i bk15: 23a 549651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.100313
Row_Buffer_Locality_read = 0.100313
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.680607
Bank_Level_Parallism_Col = 1.223333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181053 

BW Util details:
bwutil = 0.002317 
total_CMD = 550781 
util_bw = 1276 
Wasted_Col = 5154 
Wasted_Row = 3468 
Idle = 540883 

BW Util Bottlenecks: 
RCDc_limit = 6146 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 550781 
n_nop = 549918 
Read = 319 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 287 
n_pre = 271 
n_ref = 0 
n_req = 319 
total_req = 319 

Dual Bus Interface Util: 
issued_total_row = 558 
issued_total_col = 319 
Row_Bus_Util =  0.001013 
CoL_Bus_Util = 0.000579 
Either_Row_CoL_Bus_Util = 0.001567 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.016222 
queue_avg = 0.002900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00289952

========= L2 cache stats =========
L2_cache_bank[0]: Access = 605, Miss = 152, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 558, Miss = 169, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 722, Miss = 200, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 493, Miss = 154, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 576, Miss = 160, Miss_rate = 0.278, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 569, Miss = 165, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 582, Miss = 162, Miss_rate = 0.278, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 489, Miss = 173, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1759, Miss = 168, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 421, Miss = 144, Miss_rate = 0.342, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 544, Miss = 149, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 539, Miss = 153, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 458, Miss = 136, Miss_rate = 0.297, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 596, Miss = 149, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 542, Miss = 146, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 391, Miss = 119, Miss_rate = 0.304, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 564, Miss = 163, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 536, Miss = 168, Miss_rate = 0.313, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 531, Miss = 145, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 491, Miss = 138, Miss_rate = 0.281, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 1042, Miss = 197, Miss_rate = 0.189, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 534, Miss = 147, Miss_rate = 0.275, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 607, Miss = 168, Miss_rate = 0.277, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 550, Miss = 173, Miss_rate = 0.315, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14699
L2_total_cache_misses = 3798
L2_total_cache_miss_rate = 0.2584
L2_total_cache_pending_hits = 4
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2438
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 488
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14029
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 670
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=14699
icnt_total_pkts_simt_to_mem=14699
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14699
Req_Network_cycles = 214779
Req_Network_injected_packets_per_cycle =       0.0684 
Req_Network_conflicts_per_cycle =       0.0005
Req_Network_conflicts_per_cycle_util =       0.0076
Req_Bank_Level_Parallism =       1.1510
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0029

Reply_Network_injected_packets_num = 14699
Reply_Network_cycles = 214779
Reply_Network_injected_packets_per_cycle =        0.0684
Reply_Network_conflicts_per_cycle =        0.0481
Reply_Network_conflicts_per_cycle_util =       0.7939
Reply_Bank_Level_Parallism =       1.1290
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0030
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0023
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 45 sec (225 sec)
gpgpu_simulation_rate = 590 (inst/sec)
gpgpu_simulation_rate = 954 (cycle/sec)
gpgpu_silicon_slowdown = 1430817x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 7: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 125721
gpu_sim_insn = 155079
gpu_ipc =       1.2335
gpu_tot_sim_cycle = 340500
gpu_tot_sim_insn = 287948
gpu_tot_ipc =       0.8457
gpu_tot_issued_cta = 11
gpu_occupancy = 14.2005% 
gpu_tot_occupancy = 12.7142% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2015
partiton_level_parallism_total  =       0.1176
partiton_level_parallism_util =       1.5904
partiton_level_parallism_util_total  =       1.3948
L2_BW  =       8.8002 GB/Sec
L2_BW_total  =       5.1349 GB/Sec
gpu_total_sim_rate=795

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 35, Miss = 12, Miss_rate = 0.343, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 227, Miss = 67, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1585, Miss = 380, Miss_rate = 0.240, Pending_hits = 32, Reservation_fails = 20
	L1D_cache_core[4]: Access = 4639, Miss = 1363, Miss_rate = 0.294, Pending_hits = 118, Reservation_fails = 369
	L1D_cache_core[5]: Access = 10880, Miss = 5819, Miss_rate = 0.535, Pending_hits = 322, Reservation_fails = 2576
	L1D_cache_core[6]: Access = 9325, Miss = 3401, Miss_rate = 0.365, Pending_hits = 242, Reservation_fails = 1153
	L1D_cache_core[7]: Access = 8083, Miss = 4215, Miss_rate = 0.521, Pending_hits = 247, Reservation_fails = 1707
	L1D_cache_core[8]: Access = 8604, Miss = 4369, Miss_rate = 0.508, Pending_hits = 243, Reservation_fails = 1538
	L1D_cache_core[9]: Access = 9560, Miss = 5451, Miss_rate = 0.570, Pending_hits = 351, Reservation_fails = 2726
	L1D_cache_core[10]: Access = 9824, Miss = 5938, Miss_rate = 0.604, Pending_hits = 244, Reservation_fails = 2222
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 62764
	L1D_total_cache_misses = 31017
	L1D_total_cache_miss_rate = 0.4942
	L1D_total_cache_pending_hits = 1816
	L1D_total_cache_reservation_fails = 12311
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.062
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1816
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 61077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1687

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9967
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2344
ctas_completed 11, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 1142976
gpgpu_n_tot_w_icount = 35718
gpgpu_n_stall_shd_mem = 29620
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38341
gpgpu_n_mem_write_global = 1687
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 77316
gpgpu_n_store_insn = 4122
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22164
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2092	W0_Idle:913296	W0_Scoreboard:993878	W1:10268	W2:3732	W3:2186	W4:1849	W5:2179	W6:1566	W7:1166	W8:919	W9:903	W10:945	W11:301	W12:596	W13:489	W14:462	W15:213	W16:428	W17:660	W18:492	W19:464	W20:303	W21:429	W22:634	W23:320	W24:204	W25:338	W26:341	W27:266	W28:208	W29:180	W30:105	W31:36	W32:2536
single_issue_nums: WS0:10857	WS1:8233	WS2:7029	WS3:9599	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 239976 {8:29997,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67480 {40:1687,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 333760 {40:8344,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1199880 {40:29997,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13496 {8:1687,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 333760 {40:8344,}
maxmflatency = 695 
max_icnt2mem_latency = 236 
maxmrqlatency = 247 
max_icnt2sh_latency = 67 
averagemflatency = 266 
avg_icnt2mem_latency = 36 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:8003 	64 	124 	258 	352 	251 	152 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28075 	11701 	252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7915 	380 	49 	0 	29326 	2113 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	32524 	4853 	1931 	644 	75 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	236 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         2         2         4         2         2         4         2         3         2         3         3         1         2         3 
dram[1]:         2         2         2         3         2         2         2         2         2         2         2         2         3         2         2         2 
dram[2]:         3         2         3         2         2         3         2         2         4         2         2         2         2         2         3         2 
dram[3]:         2         2         2         3         2         4         2         3         4         2         2         3         2         2         3         2 
dram[4]:         2         2         2         2         3         2         2         3         2         3         4         2         2         2         2         3 
dram[5]:         2         2         2         3         4         2         3         2         2         3         2         2         2         2         2         2 
dram[6]:         3         1         2         4         1         2         2         2         2         3         3         2         4         2         3         3 
dram[7]:         2         2         2         2         2         2         3         2         2         3         2         3         1         3         3         3 
dram[8]:         2         3         3         2         3         3         3         2         2         2         2         2         2         3         2         2 
dram[9]:         2         2         2         2         4         2         2         2         2         2         2         2         3         2         2         2 
dram[10]:         2         2         3         2         2         2         3         2         2         2         3         2         3         2         2         2 
dram[11]:         2         2         2         2         3         4         2         2         4         2         3         2         2         3         2         3 
maximum service time to same row:
dram[0]:     24485      6024     12037     43877     29058     39763     17063     16579      8374     21798     12315      8667      6754      8325      7753     11573 
dram[1]:     11670     33927      6434      6860     10901     17072      8924     25872     11805     12326     22164      6707      6339      9982     18845     14257 
dram[2]:      8434     12845     21357      7135      7072     14432     10581     10269     32835      9172      9192     19602     11299     12440     10022     10322 
dram[3]:     33686     34157     10091     11065     30841     16965      8468      9578     14660      9234     12777     11674      9150      8328     15697      7728 
dram[4]:     81426     80494     11655      8878     32889     17439      7096     26666     17337      7519      6071      8370      5962     10139      6683     17429 
dram[5]:     58049      6060      7995     16090     12783      9822     25141     11058      6558      9717     15696      5989      8004     10151      6997     15606 
dram[6]:      8735      6165     38169     12870     11149      7278      6919     12547      9477     26366      5957     10899     22105      7643     28127     43371 
dram[7]:     23684      6802     11652      8304      9175     12844      8196     17491      6639      9161     11683      8020      6774     11628     63564     80524 
dram[8]:      6096     25599     20555      8960     25512      6099      8130     10747      8509     14679      6618      7425      9516     10059      8174      8183 
dram[9]:     11334     10563     28126     15824     36243     39931      9584     24776     24073     24824      7444     13011     26995     14269     10748     11659 
dram[10]:     18880      9642     13361      8518      7463     14298     10901      6056     10474     11666      8275     12470     17044      6699     11675     14534 
dram[11]:     26991     12850      6808     13176     31852      8515      7576     15639     32468      8294     10865     12642     12065     12300     10814      8887 
average row accesses per activate:
dram[0]:  1.103448  1.078431  1.056604  1.063492  1.200000  1.120000  1.090909  1.187500  1.148936  1.133333  1.031250  1.128205  1.179487  1.021739  1.043478  1.113636 
dram[1]:  1.061224  1.170213  1.242424  1.114286  1.128205  1.060000  1.017544  1.022222  1.019231  1.129032  1.035088  1.058824  1.080645  1.065574  1.083333  1.114286 
dram[2]:  1.074074  1.089286  1.152174  1.052632  1.021277  1.093023  1.023256  1.065217  1.137255  1.119048  1.037037  1.052632  1.073171  1.038462  1.176471  1.104167 
dram[3]:  1.086207  1.122449  1.160000  1.052632  1.102041  1.263158  1.076923  1.156863  1.275862  1.028571  1.028571  1.130435  1.045455  1.047619  1.090909  1.097561 
dram[4]:  1.200000  1.113636  1.152174  1.100000  1.146341  1.019608  1.063492  1.147059  1.096154  1.111111  1.108696  1.134615  1.146341  1.033333  1.122449  1.151515 
dram[5]:  1.016129  1.021277  1.023256  1.081633  1.212121  1.043478  1.243243  1.111111  1.090909  1.150000  1.100000  1.103448  1.044444  1.090909  1.078431  1.216216 
dram[6]:  1.085714  1.000000  1.125000  1.175439  1.000000  1.048387  1.025641  1.151515  1.083333  1.162791  1.162162  1.026316  1.282051  1.073171  1.294118  1.136364 
dram[7]:  1.119048  1.069767  1.093750  1.052632  1.098039  1.120000  1.090909  1.055556  1.064516  1.132075  1.025641  1.061224  1.000000  1.176471  1.205128  1.175000 
dram[8]:  1.049180  1.100000  1.140000  1.039216  1.181818  1.145455  1.071429  1.020000  1.083333  1.045455  1.108108  1.068182  1.019231  1.255814  1.057143  1.102564 
dram[9]:  1.217391  1.068182  1.076923  1.028986  1.200000  1.153846  1.046512  1.075000  1.170213  1.205882  1.083333  1.078431  1.244444  1.156863  1.102564  1.018868 
dram[10]:  1.065217  1.090909  1.088889  1.048780  1.083333  1.115385  1.142857  1.053571  1.122807  1.033333  1.100000  1.128205  1.084746  1.060000  1.068182  1.153846 
dram[11]:  1.093023  1.041667  1.040816  1.102564  1.061224  1.111111  1.116279  1.056604  1.109375  1.065217  1.058824  1.108108  1.023810  1.116279  1.095238  1.113636 
average row locality = 9276/8466 = 1.095677
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        32        55        56        67        54        56        24        38        54        51        33        44        46        47        48        49 
dram[1]:        52        55        41        39        44        53        58        46        53        35        59        36        67        65        52        39 
dram[2]:        58        61        53        40        48        47        44        49        58        47        56        40        44        54        40        53 
dram[3]:        63        55        29        60        54        48        42        59        37        36        36        52        46        44        36        45 
dram[4]:        36        49        53        55        47        52        67        39        57        50        51        59        47        31        55        38 
dram[5]:        63        48        44        53        40        48        46        50        60        46        44        32        47        60        55        45 
dram[6]:        38        43        36        67        49        65        40        38        52        50        43        39        50        44        44        50 
dram[7]:        47        46        35        40        56        28        48        57        33        60        40        52        39        40        47        47 
dram[8]:        64        44        57        53        39        63        45        51        52        46        41        47        53        54        37        43 
dram[9]:        28        47        42        71        48        30        45        43        55        41        65        55        56        59        43        54 
dram[10]:        49        36        49        43        39        29        64        59        64        62        33        44        64        53        47        60 
dram[11]:        47        50        51        43        52        50        48        56        71        49        54        41        43        48        46        49 
total dram reads = 9276
bank skew: 71/24 = 2.96
chip skew: 798/715 = 1.12
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1244      1215      1122      1098      1085       797      1211      1041       871      1212      1137      1103      1275      1072      1160       855
dram[1]:       1021       977      1615      1484       809      1129       905      1167      1391       886       974      1255       969      1032       991       837
dram[2]:        828       983      1119      1131       934       890      1189       892       858      1007      1078      1340      1234      1339      1055      1030
dram[3]:       1042       785      1015      1023      1022       793      1074       899       964      1138      1236       933      1418      1376       985      1284
dram[4]:        924      1007       938      1351      1098      1082      4420       925      1019      1096       953       794      1112      1144      1118       796
dram[5]:        838      1026      1195       901       995      1118       891      1034      1030       941      1174      1271      1229      1286       869      1196
dram[6]:        829      1099      1185      1004      1040       975       841      1031       929       932       967      1537      1211      1659      1151       936
dram[7]:       1173       897      1243      1168       756      1256      1022       836      1024       991      1086       897      1771      1495       880       738
dram[8]:       1035      1254      1153      1244      1066       801       937      1079      1080      1089       929      1015      1230      1140      1146      1005
dram[9]:       1267       972      1448       984       771      1126      1052      1213       992      1134      1032       937      1356      1384      1000       915
dram[10]:        963       925     13193      1248      1172      1201       912      1037       746       960      1102       953      1170      1404       823      1158
dram[11]:        897       997      1261      1259      1111       937       805       976       935      1203      1045      1146      1231      1502      1039      1119
maximum mf latency per bank:
dram[0]:        596       540       542       553       519       518       451       527       501       480       542       496       451       477       544       549
dram[1]:        455       464       506       528       439       444       538       435       507       533       543       484       461       515       545       548
dram[2]:        447       506       612       445       552       545       541       593       449       470       548       473       523       535       525       549
dram[3]:        506       576       455       546       542       528       512       462       522       484       467       597       601       526       556       532
dram[4]:        488       541       522       500       495       549       549       544       574       437       502       552       490       532       476       451
dram[5]:        569       534       548       486       488       559       634       495       618       596       606       467       622       597       614       530
dram[6]:        456       515       496       585       531       535       597       546       529       497       482       588       621       566       550       519
dram[7]:        514       521       438       545       541       478       524       483       485       530       465       494       526       521       448       484
dram[8]:        695       447       510       535       549       521       443       505       470       503       455       440       434       507       501       599
dram[9]:        435       543       531       497       532       535       498       542       518       436       578       536       624       593       470       518
dram[10]:        482       461       470       507       453       461       526       481       521       653       435       562       464       555       553       540
dram[11]:        544       491       558       429       496       488       550       551       519       541       587       493       424       544       527       605

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=873187 n_nop=871150 n_act=685 n_pre=669 n_ref_event=0 n_req=754 n_rd=754 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003454
n_activity=39079 dram_eff=0.07718
bk0: 32a 871471i bk1: 55a 870293i bk2: 56a 870203i bk3: 67a 869288i bk4: 54a 870406i bk5: 56a 870431i bk6: 24a 871887i bk7: 38a 871260i bk8: 54a 870367i bk9: 51a 870758i bk10: 33a 871333i bk11: 44a 871090i bk12: 46a 870943i bk13: 47a 870654i bk14: 48a 870541i bk15: 49a 870653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.094164
Row_Buffer_Locality_read = 0.094164
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.747981
Bank_Level_Parallism_Col = 1.229444
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.178350 

BW Util details:
bwutil = 0.003454 
total_CMD = 873187 
util_bw = 3016 
Wasted_Col = 12202 
Wasted_Row = 8515 
Idle = 849454 

BW Util Bottlenecks: 
RCDc_limit = 14600 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 250 
rwq = 0 
CCDLc_limit_alone = 250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 873187 
n_nop = 871150 
Read = 754 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 685 
n_pre = 669 
n_ref = 0 
n_req = 754 
total_req = 754 

Dual Bus Interface Util: 
issued_total_row = 1354 
issued_total_col = 754 
Row_Bus_Util =  0.001551 
CoL_Bus_Util = 0.000864 
Either_Row_CoL_Bus_Util = 0.002333 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.034855 
queue_avg = 0.007181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00718059
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=873187 n_nop=871000 n_act=735 n_pre=719 n_ref_event=0 n_req=794 n_rd=794 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003637
n_activity=41495 dram_eff=0.07654
bk0: 52a 870349i bk1: 55a 870425i bk2: 41a 871276i bk3: 39a 871432i bk4: 44a 870954i bk5: 53a 870228i bk6: 58a 869999i bk7: 46a 870661i bk8: 53a 870230i bk9: 35a 871291i bk10: 59a 869916i bk11: 36a 871156i bk12: 67a 869538i bk13: 65a 869578i bk14: 52a 870637i bk15: 39a 870969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074307
Row_Buffer_Locality_read = 0.074307
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.738256
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.006075
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003637 
total_CMD = 873187 
util_bw = 3176 
Wasted_Col = 13189 
Wasted_Row = 9211 
Idle = 847611 

BW Util Bottlenecks: 
RCDc_limit = 15728 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 873187 
n_nop = 871000 
Read = 794 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 735 
n_pre = 719 
n_ref = 0 
n_req = 794 
total_req = 794 

Dual Bus Interface Util: 
issued_total_row = 1454 
issued_total_col = 794 
Row_Bus_Util =  0.001665 
CoL_Bus_Util = 0.000909 
Either_Row_CoL_Bus_Util = 0.002505 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.027892 
queue_avg = 0.009126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00912634
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=873187 n_nop=871018 n_act=734 n_pre=718 n_ref_event=0 n_req=792 n_rd=792 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003628
n_activity=40459 dram_eff=0.0783
bk0: 58a 870104i bk1: 61a 869918i bk2: 53a 870134i bk3: 40a 870861i bk4: 48a 870388i bk5: 47a 870887i bk6: 44a 870483i bk7: 49a 870204i bk8: 58a 870086i bk9: 47a 870600i bk10: 56a 869717i bk11: 40a 871105i bk12: 44a 870904i bk13: 54a 870202i bk14: 40a 870861i bk15: 53a 870140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.074495
Row_Buffer_Locality_read = 0.074495
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.876857
Bank_Level_Parallism_Col = 1.255562
Bank_Level_Parallism_Ready = 1.002398
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.203253 

BW Util details:
bwutil = 0.003628 
total_CMD = 873187 
util_bw = 3168 
Wasted_Col = 12742 
Wasted_Row = 8922 
Idle = 848355 

BW Util Bottlenecks: 
RCDc_limit = 15466 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 273 
rwq = 0 
CCDLc_limit_alone = 273 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 873187 
n_nop = 871018 
Read = 792 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 734 
n_pre = 718 
n_ref = 0 
n_req = 792 
total_req = 792 

Dual Bus Interface Util: 
issued_total_row = 1452 
issued_total_col = 792 
Row_Bus_Util =  0.001663 
CoL_Bus_Util = 0.000907 
Either_Row_CoL_Bus_Util = 0.002484 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.034578 
queue_avg = 0.014288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0142879
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=873187 n_nop=871181 n_act=671 n_pre=655 n_ref_event=0 n_req=742 n_rd=742 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003399
n_activity=39746 dram_eff=0.07467
bk0: 63a 869799i bk1: 55a 870239i bk2: 29a 871693i bk3: 60a 869799i bk4: 54a 870340i bk5: 48a 870916i bk6: 42a 870668i bk7: 59a 870170i bk8: 37a 871259i bk9: 36a 870926i bk10: 36a 871088i bk11: 52a 870665i bk12: 46a 870459i bk13: 44a 870859i bk14: 36a 871249i bk15: 45a 870842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.095687
Row_Buffer_Locality_read = 0.095687
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777827
Bank_Level_Parallism_Col = 1.234754
Bank_Level_Parallism_Ready = 1.001297
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190079 

BW Util details:
bwutil = 0.003399 
total_CMD = 873187 
util_bw = 2968 
Wasted_Col = 11935 
Wasted_Row = 8871 
Idle = 849413 

BW Util Bottlenecks: 
RCDc_limit = 14282 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 218 
rwq = 0 
CCDLc_limit_alone = 218 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 873187 
n_nop = 871181 
Read = 742 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 671 
n_pre = 655 
n_ref = 0 
n_req = 742 
total_req = 742 

Dual Bus Interface Util: 
issued_total_row = 1326 
issued_total_col = 742 
Row_Bus_Util =  0.001519 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.002297 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.030907 
queue_avg = 0.005291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00529096
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=873187 n_nop=871075 n_act=707 n_pre=691 n_ref_event=0 n_req=786 n_rd=786 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003601
n_activity=39432 dram_eff=0.07973
bk0: 36a 871108i bk1: 49a 870721i bk2: 53a 870493i bk3: 55a 870224i bk4: 47a 870685i bk5: 52a 870228i bk6: 67a 869522i bk7: 39a 871361i bk8: 57a 869853i bk9: 50a 870639i bk10: 51a 870711i bk11: 59a 870011i bk12: 47a 870795i bk13: 31a 871480i bk14: 55a 870546i bk15: 38a 871218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.100509
Row_Buffer_Locality_read = 0.100509
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.784216
Bank_Level_Parallism_Col = 1.238386
Bank_Level_Parallism_Ready = 1.002469
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.198404 

BW Util details:
bwutil = 0.003601 
total_CMD = 873187 
util_bw = 3144 
Wasted_Col = 12487 
Wasted_Row = 8755 
Idle = 848801 

BW Util Bottlenecks: 
RCDc_limit = 14933 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 253 
rwq = 0 
CCDLc_limit_alone = 253 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 873187 
n_nop = 871075 
Read = 786 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 707 
n_pre = 691 
n_ref = 0 
n_req = 786 
total_req = 786 

Dual Bus Interface Util: 
issued_total_row = 1398 
issued_total_col = 786 
Row_Bus_Util =  0.001601 
CoL_Bus_Util = 0.000900 
Either_Row_CoL_Bus_Util = 0.002419 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.034091 
queue_avg = 0.009476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00947563
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=873187 n_nop=871090 n_act=714 n_pre=698 n_ref_event=0 n_req=781 n_rd=781 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003578
n_activity=39557 dram_eff=0.07897
bk0: 63a 869413i bk1: 48a 870399i bk2: 44a 870293i bk3: 53a 870140i bk4: 40a 871212i bk5: 48a 869986i bk6: 46a 870578i bk7: 50a 870506i bk8: 60a 869678i bk9: 46a 870783i bk10: 44a 870493i bk11: 32a 871532i bk12: 47a 870251i bk13: 60a 869691i bk14: 55a 869999i bk15: 45a 871008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085787
Row_Buffer_Locality_read = 0.085787
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.961911
Bank_Level_Parallism_Col = 1.244242
Bank_Level_Parallism_Ready = 1.001244
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.196958 

BW Util details:
bwutil = 0.003578 
total_CMD = 873187 
util_bw = 3124 
Wasted_Col = 12533 
Wasted_Row = 8477 
Idle = 849053 

BW Util Bottlenecks: 
RCDc_limit = 15079 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 260 
rwq = 0 
CCDLc_limit_alone = 260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 873187 
n_nop = 871090 
Read = 781 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 714 
n_pre = 698 
n_ref = 0 
n_req = 781 
total_req = 781 

Dual Bus Interface Util: 
issued_total_row = 1412 
issued_total_col = 781 
Row_Bus_Util =  0.001617 
CoL_Bus_Util = 0.000894 
Either_Row_CoL_Bus_Util = 0.002402 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.045780 
queue_avg = 0.018340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0183397
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=873187 n_nop=871160 n_act=676 n_pre=660 n_ref_event=0 n_req=748 n_rd=748 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003427
n_activity=38431 dram_eff=0.07785
bk0: 38a 871054i bk1: 43a 870548i bk2: 36a 871261i bk3: 67a 869842i bk4: 49a 869791i bk5: 65a 869653i bk6: 40a 870606i bk7: 38a 870843i bk8: 52a 870300i bk9: 50a 870512i bk10: 43a 870647i bk11: 39a 870780i bk12: 50a 870621i bk13: 44a 870373i bk14: 44a 871075i bk15: 50a 870601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.098930
Row_Buffer_Locality_read = 0.098930
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.927073
Bank_Level_Parallism_Col = 1.247970
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.199620 

BW Util details:
bwutil = 0.003427 
total_CMD = 873187 
util_bw = 2992 
Wasted_Col = 11865 
Wasted_Row = 8389 
Idle = 849941 

BW Util Bottlenecks: 
RCDc_limit = 14273 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 873187 
n_nop = 871160 
Read = 748 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 676 
n_pre = 660 
n_ref = 0 
n_req = 748 
total_req = 748 

Dual Bus Interface Util: 
issued_total_row = 1336 
issued_total_col = 748 
Row_Bus_Util =  0.001530 
CoL_Bus_Util = 0.000857 
Either_Row_CoL_Bus_Util = 0.002321 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.028120 
queue_avg = 0.013093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0130934
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=873187 n_nop=871231 n_act=653 n_pre=637 n_ref_event=0 n_req=715 n_rd=715 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003275
n_activity=37457 dram_eff=0.07635
bk0: 47a 870589i bk1: 46a 870591i bk2: 35a 871263i bk3: 40a 870934i bk4: 56a 870274i bk5: 28a 871643i bk6: 48a 870881i bk7: 57a 870141i bk8: 33a 871582i bk9: 60a 870054i bk10: 40a 870979i bk11: 52a 870381i bk12: 39a 871047i bk13: 40a 871087i bk14: 47a 871045i bk15: 47a 870820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086713
Row_Buffer_Locality_read = 0.086713
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.739105
Bank_Level_Parallism_Col = 1.235129
Bank_Level_Parallism_Ready = 1.001333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.191529 

BW Util details:
bwutil = 0.003275 
total_CMD = 873187 
util_bw = 2860 
Wasted_Col = 11604 
Wasted_Row = 8346 
Idle = 850377 

BW Util Bottlenecks: 
RCDc_limit = 13891 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 873187 
n_nop = 871231 
Read = 715 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 653 
n_pre = 637 
n_ref = 0 
n_req = 715 
total_req = 715 

Dual Bus Interface Util: 
issued_total_row = 1290 
issued_total_col = 715 
Row_Bus_Util =  0.001477 
CoL_Bus_Util = 0.000819 
Either_Row_CoL_Bus_Util = 0.002240 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.025051 
queue_avg = 0.006819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0068187
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=873187 n_nop=871018 n_act=724 n_pre=708 n_ref_event=0 n_req=789 n_rd=789 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003614
n_activity=42794 dram_eff=0.07375
bk0: 64a 869574i bk1: 44a 871009i bk2: 57a 870398i bk3: 53a 870405i bk4: 39a 871279i bk5: 63a 870107i bk6: 45a 870988i bk7: 51a 870269i bk8: 52a 870393i bk9: 46a 870592i bk10: 41a 870646i bk11: 47a 870709i bk12: 53a 870366i bk13: 54a 870679i bk14: 37a 871171i bk15: 43a 870797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082383
Row_Buffer_Locality_read = 0.082383
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700281
Bank_Level_Parallism_Col = 1.212466
Bank_Level_Parallism_Ready = 1.002472
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169600 

BW Util details:
bwutil = 0.003614 
total_CMD = 873187 
util_bw = 3156 
Wasted_Col = 13196 
Wasted_Row = 9424 
Idle = 847411 

BW Util Bottlenecks: 
RCDc_limit = 15558 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 873187 
n_nop = 871018 
Read = 789 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 724 
n_pre = 708 
n_ref = 0 
n_req = 789 
total_req = 789 

Dual Bus Interface Util: 
issued_total_row = 1432 
issued_total_col = 789 
Row_Bus_Util =  0.001640 
CoL_Bus_Util = 0.000904 
Either_Row_CoL_Bus_Util = 0.002484 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.023974 
queue_avg = 0.011589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0115886
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=873187 n_nop=871104 n_act=705 n_pre=689 n_ref_event=0 n_req=782 n_rd=782 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003582
n_activity=38323 dram_eff=0.08162
bk0: 28a 871853i bk1: 47a 870280i bk2: 42a 870672i bk3: 71a 869194i bk4: 48a 870690i bk5: 30a 871363i bk6: 45a 870508i bk7: 43a 870758i bk8: 55a 870304i bk9: 41a 871257i bk10: 65a 869370i bk11: 55a 870140i bk12: 56a 869963i bk13: 59a 869801i bk14: 43a 870762i bk15: 54a 869867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.099744
Row_Buffer_Locality_read = 0.099744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.991753
Bank_Level_Parallism_Col = 1.272747
Bank_Level_Parallism_Ready = 1.001222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.212876 

BW Util details:
bwutil = 0.003582 
total_CMD = 873187 
util_bw = 3128 
Wasted_Col = 12026 
Wasted_Row = 8190 
Idle = 849843 

BW Util Bottlenecks: 
RCDc_limit = 14598 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 314 
rwq = 0 
CCDLc_limit_alone = 314 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 873187 
n_nop = 871104 
Read = 782 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 705 
n_pre = 689 
n_ref = 0 
n_req = 782 
total_req = 782 

Dual Bus Interface Util: 
issued_total_row = 1394 
issued_total_col = 782 
Row_Bus_Util =  0.001596 
CoL_Bus_Util = 0.000896 
Either_Row_CoL_Bus_Util = 0.002386 
Issued_on_Two_Bus_Simul_Util = 0.000107 
issued_two_Eff = 0.044647 
queue_avg = 0.016045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0160447
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=873187 n_nop=871015 n_act=730 n_pre=714 n_ref_event=0 n_req=795 n_rd=795 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003642
n_activity=41201 dram_eff=0.07718
bk0: 49a 870466i bk1: 36a 870940i bk2: 49a 870431i bk3: 43a 870641i bk4: 39a 871082i bk5: 29a 871569i bk6: 64a 869545i bk7: 59a 869835i bk8: 64a 869643i bk9: 62a 869162i bk10: 33a 871512i bk11: 44a 870716i bk12: 64a 869823i bk13: 53a 870166i bk14: 47a 870546i bk15: 60a 870145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081761
Row_Buffer_Locality_read = 0.081761
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.874880
Bank_Level_Parallism_Col = 1.234811
Bank_Level_Parallism_Ready = 1.001202
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.190271 

BW Util details:
bwutil = 0.003642 
total_CMD = 873187 
util_bw = 3180 
Wasted_Col = 12992 
Wasted_Row = 8936 
Idle = 848079 

BW Util Bottlenecks: 
RCDc_limit = 15529 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 282 
rwq = 0 
CCDLc_limit_alone = 282 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 873187 
n_nop = 871015 
Read = 795 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 730 
n_pre = 714 
n_ref = 0 
n_req = 795 
total_req = 795 

Dual Bus Interface Util: 
issued_total_row = 1444 
issued_total_col = 795 
Row_Bus_Util =  0.001654 
CoL_Bus_Util = 0.000910 
Either_Row_CoL_Bus_Util = 0.002487 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.030847 
queue_avg = 0.013068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0130682
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=873187 n_nop=870993 n_act=738 n_pre=722 n_ref_event=0 n_req=798 n_rd=798 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003656
n_activity=39920 dram_eff=0.07996
bk0: 47a 870723i bk1: 50a 870143i bk2: 51a 870558i bk3: 43a 870840i bk4: 52a 870259i bk5: 50a 870240i bk6: 48a 870343i bk7: 56a 869870i bk8: 71a 869290i bk9: 49a 870065i bk10: 54a 869779i bk11: 41a 870947i bk12: 43a 870617i bk13: 48a 870831i bk14: 46a 870481i bk15: 49a 870295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075188
Row_Buffer_Locality_read = 0.075188
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.993535
Bank_Level_Parallism_Col = 1.278507
Bank_Level_Parallism_Ready = 1.001188
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.230127 

BW Util details:
bwutil = 0.003656 
total_CMD = 873187 
util_bw = 3192 
Wasted_Col = 12474 
Wasted_Row = 8469 
Idle = 849052 

BW Util Bottlenecks: 
RCDc_limit = 15413 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 249 
rwq = 0 
CCDLc_limit_alone = 249 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 873187 
n_nop = 870993 
Read = 798 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 738 
n_pre = 722 
n_ref = 0 
n_req = 798 
total_req = 798 

Dual Bus Interface Util: 
issued_total_row = 1460 
issued_total_col = 798 
Row_Bus_Util =  0.001672 
CoL_Bus_Util = 0.000914 
Either_Row_CoL_Bus_Util = 0.002513 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.029170 
queue_avg = 0.017835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0178347

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1427, Miss = 367, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1559, Miss = 427, Miss_rate = 0.274, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1671, Miss = 446, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 1473, Miss = 388, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1481, Miss = 421, Miss_rate = 0.284, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1531, Miss = 411, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1382, Miss = 359, Miss_rate = 0.260, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1468, Miss = 415, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2669, Miss = 429, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1395, Miss = 389, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1460, Miss = 419, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1527, Miss = 402, Miss_rate = 0.263, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 1305, Miss = 372, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1629, Miss = 416, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1392, Miss = 365, Miss_rate = 0.262, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1344, Miss = 390, Miss_rate = 0.290, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 1526, Miss = 405, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1567, Miss = 417, Miss_rate = 0.266, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1540, Miss = 398, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1570, Miss = 416, Miss_rate = 0.265, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 4399, Miss = 425, Miss_rate = 0.097, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1569, Miss = 402, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1536, Miss = 432, Miss_rate = 0.281, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 1608, Miss = 406, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 40028
L2_total_cache_misses = 9717
L2_total_cache_miss_rate = 0.2428
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1246
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1687
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=40028
icnt_total_pkts_simt_to_mem=40028
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 40028
Req_Network_cycles = 340500
Req_Network_injected_packets_per_cycle =       0.1176 
Req_Network_conflicts_per_cycle =       0.0026
Req_Network_conflicts_per_cycle_util =       0.0307
Req_Bank_Level_Parallism =       1.3948
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0005
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0049

Reply_Network_injected_packets_num = 40028
Reply_Network_cycles = 340500
Reply_Network_injected_packets_per_cycle =        0.1176
Reply_Network_conflicts_per_cycle =        0.0910
Reply_Network_conflicts_per_cycle_util =       1.0545
Reply_Bank_Level_Parallism =       1.3621
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0060
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0039
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 2 sec (362 sec)
gpgpu_simulation_rate = 795 (inst/sec)
gpgpu_simulation_rate = 940 (cycle/sec)
gpgpu_silicon_slowdown = 1452127x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (10,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 8: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 144427
gpu_sim_insn = 422769
gpu_ipc =       2.9272
gpu_tot_sim_cycle = 484927
gpu_tot_sim_insn = 710717
gpu_tot_ipc =       1.4656
gpu_tot_issued_cta = 21
gpu_occupancy = 14.1889% 
gpu_tot_occupancy = 13.6508% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5480
partiton_level_parallism_total  =       0.2458
partiton_level_parallism_util =       2.4579
partiton_level_parallism_util_total  =       1.9570
L2_BW  =      23.9369 GB/Sec
L2_BW_total  =      10.7347 GB/Sec
gpu_total_sim_rate=1227

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 35, Miss = 12, Miss_rate = 0.343, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[2]: Access = 227, Miss = 67, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1585, Miss = 380, Miss_rate = 0.240, Pending_hits = 32, Reservation_fails = 20
	L1D_cache_core[4]: Access = 4639, Miss = 1363, Miss_rate = 0.294, Pending_hits = 118, Reservation_fails = 369
	L1D_cache_core[5]: Access = 10880, Miss = 5819, Miss_rate = 0.535, Pending_hits = 322, Reservation_fails = 2576
	L1D_cache_core[6]: Access = 9325, Miss = 3401, Miss_rate = 0.365, Pending_hits = 242, Reservation_fails = 1153
	L1D_cache_core[7]: Access = 8083, Miss = 4215, Miss_rate = 0.521, Pending_hits = 247, Reservation_fails = 1707
	L1D_cache_core[8]: Access = 8604, Miss = 4369, Miss_rate = 0.508, Pending_hits = 243, Reservation_fails = 1538
	L1D_cache_core[9]: Access = 9560, Miss = 5451, Miss_rate = 0.570, Pending_hits = 351, Reservation_fails = 2726
	L1D_cache_core[10]: Access = 9824, Miss = 5938, Miss_rate = 0.604, Pending_hits = 244, Reservation_fails = 2222
	L1D_cache_core[11]: Access = 9033, Miss = 5221, Miss_rate = 0.578, Pending_hits = 239, Reservation_fails = 2107
	L1D_cache_core[12]: Access = 8625, Miss = 5435, Miss_rate = 0.630, Pending_hits = 233, Reservation_fails = 2322
	L1D_cache_core[13]: Access = 9592, Miss = 5919, Miss_rate = 0.617, Pending_hits = 235, Reservation_fails = 2575
	L1D_cache_core[14]: Access = 8971, Miss = 5686, Miss_rate = 0.634, Pending_hits = 248, Reservation_fails = 2854
	L1D_cache_core[15]: Access = 10161, Miss = 6753, Miss_rate = 0.665, Pending_hits = 237, Reservation_fails = 3191
	L1D_cache_core[16]: Access = 9903, Miss = 5869, Miss_rate = 0.593, Pending_hits = 274, Reservation_fails = 2698
	L1D_cache_core[17]: Access = 10986, Miss = 7467, Miss_rate = 0.680, Pending_hits = 263, Reservation_fails = 3533
	L1D_cache_core[18]: Access = 13246, Miss = 8854, Miss_rate = 0.668, Pending_hits = 336, Reservation_fails = 4212
	L1D_cache_core[19]: Access = 13418, Miss = 9152, Miss_rate = 0.682, Pending_hits = 357, Reservation_fails = 4494
	L1D_cache_core[20]: Access = 9160, Miss = 4413, Miss_rate = 0.482, Pending_hits = 176, Reservation_fails = 1370
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 165859
	L1D_total_cache_misses = 95786
	L1D_total_cache_miss_rate = 0.5775
	L1D_total_cache_pending_hits = 4414
	L1D_total_cache_reservation_fails = 41667
	L1D_cache_data_port_util = 0.049
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 86911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 41667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4414
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2025
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 160866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4993

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 33336
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8331
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
22, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 3231168
gpgpu_n_tot_w_icount = 100974
gpgpu_n_stall_shd_mem = 76415
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 114182
gpgpu_n_mem_write_global = 4993
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 200489
gpgpu_n_store_insn = 10992
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 47104
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 57144
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 19271
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4171	W0_Idle:2289103	W0_Scoreboard:2935884	W1:33622	W2:12050	W3:7093	W4:5578	W5:5206	W6:3662	W7:2829	W8:2541	W9:2113	W10:1606	W11:992	W12:1348	W13:1296	W14:1186	W15:692	W16:1259	W17:1231	W18:1202	W19:1201	W20:931	W21:1132	W22:1266	W23:930	W24:772	W25:1056	W26:937	W27:529	W28:463	W29:378	W30:237	W31:192	W32:5444
single_issue_nums: WS0:27728	WS1:26497	WS2:22185	WS3:24564	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 735520 {8:91940,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 199720 {40:4993,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 889680 {40:22242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3677600 {40:91940,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 39944 {8:4993,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 889680 {40:22242,}
maxmflatency = 1363 
max_icnt2mem_latency = 304 
maxmrqlatency = 643 
max_icnt2sh_latency = 124 
averagemflatency = 276 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 4 
mrq_lat_table:19943 	164 	315 	669 	959 	937 	1253 	1499 	914 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	80354 	35353 	3350 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19499 	1939 	546 	168 	88881 	7370 	700 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	89113 	17196 	8423 	3194 	706 	543 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	349 	96 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         3         3         2         4         5         4         4         3         3         3         3         3         3         3         4 
dram[1]:         3         3         3         3         4         3         3         3         2         2         2         2         3         3         3         3 
dram[2]:         3         2         3         2         4         3         2         3         4         2         4         2         4         2         3         3 
dram[3]:         4         4         2         3         3         4         2         3         4         3         2         4         3         3         3         3 
dram[4]:         4         3         4         3         3         3         4         3         5         3         4         2         2         3         5         4 
dram[5]:         3         2         2         3         4         4         3         2         3         3         3         2         2         4         2         4 
dram[6]:         3         3         3         4         2         2         3         2         3         3         3         3         5         3         4         4 
dram[7]:         2         3         3         4         3         3         3         3         3         3         3         4         2         4         4         3 
dram[8]:         3         3         3         2         3         3         3         3         2         2         5         2         2         4         2         3 
dram[9]:         3         2         2         3         4         3         4         4         3         3         2         4         3         2         3         2 
dram[10]:         3         3         3         4         3         3         3         3         2         4         3         3         3         2         3         4 
dram[11]:         2         3         2         3         3         4         4         4         4         2         3         3         4         4         3         4 
maximum service time to same row:
dram[0]:     36677      6903     32176     43877     33061     40879     29705     16579     22652     21798     20074     36433     12755     28608     15450     11573 
dram[1]:     24311     33927      6434      6860     54237     17072      8924     46160     28997     19485     22164     11602     19567     57830     18845     14257 
dram[2]:     12630     12845     21357     16322     21921     16822     16379     26500     32835     21987     60636     19602     19805     12440     10022     33537 
dram[3]:     33686     36833     12671     45180     42065     16965     62369     14913     14660     16471     19983     11674     21841     10231     15697      7728 
dram[4]:     81426     80494     11655      8878     48048     17439     77097     26666     19118     42823     21954     14418     40762     10139      8935     29928 
dram[5]:     58049      6705     18381     16764     22312     56513     28374     26929      7242     22052     15696      9138     11478     72825      6997     33324 
dram[6]:     16618      6165     38169     12870     11149     23117     21420     12547      9477     71577     19062     10899     36076     24488     28127     43371 
dram[7]:     23684     15166     11652     11874     20142     14517      8917     30079     38897     47924     13851     13609     36015     47312     72718     80524 
dram[8]:      8747     30107     21528     60078     28564     54748      8130     17788      8509     14679      9770      7974      9516     51246      9933     39802 
dram[9]:     11334     10563     28126     15824     36243     39931     27432     28992     24903     24824     23779     32447     26995     14269     43341     11659 
dram[10]:     18880      9642     13361     41461     20027     68488     40222     63795     11634     38932     25001     13296     17044     18121     11675     15528 
dram[11]:     26991     12850     13587     35900     31852     18130     38649     21662     32468     22293     19323     12642     37633     12300     37654     59655 
average row accesses per activate:
dram[0]:  1.126050  1.086207  1.087591  1.065693  1.169935  1.158621  1.122807  1.113475  1.097561  1.117647  1.050420  1.101852  1.114754  1.051852  1.067114  1.107143 
dram[1]:  1.112782  1.107914  1.140496  1.132075  1.094488  1.096552  1.048387  1.080882  1.053333  1.060345  1.057554  1.026087  1.070423  1.096491  1.080645  1.115385 
dram[2]:  1.088235  1.071942  1.138889  1.061947  1.102740  1.084615  1.096000  1.121212  1.113636  1.084034  1.084507  1.051852  1.121951  1.044776  1.128440  1.081481 
dram[3]:  1.152174  1.083333  1.081633  1.088889  1.164062  1.139706  1.136842  1.111111  1.148148  1.086207  1.055118  1.155039  1.098214  1.077586  1.086614  1.106796 
dram[4]:  1.103448  1.095652  1.109375  1.089041  1.063063  1.046154  1.064516  1.112149  1.116788  1.080292  1.111940  1.118110  1.111111  1.111111  1.211679  1.123967 
dram[5]:  1.046512  1.033613  1.051852  1.064000  1.140625  1.114754  1.105691  1.084746  1.094890  1.137097  1.118812  1.059829  1.064000  1.111888  1.078571  1.176471 
dram[6]:  1.068627  1.074324  1.089431  1.104478  1.036364  1.058824  1.108108  1.091743  1.102041  1.137405  1.113208  1.064000  1.177570  1.115044  1.141667  1.115385 
dram[7]:  1.064000  1.073529  1.159091  1.083333  1.090323  1.100000  1.097561  1.122302  1.082090  1.103659  1.086207  1.121739  1.048544  1.114035  1.163934  1.111888 
dram[8]:  1.086614  1.093023  1.085938  1.064748  1.078947  1.105263  1.049587  1.067568  1.086614  1.058824  1.155963  1.063492  1.040000  1.170940  1.059829  1.114754 
dram[9]:  1.122951  1.069565  1.089431  1.093960  1.087591  1.107843  1.116883  1.172932  1.109244  1.174242  1.063830  1.117117  1.173554  1.092715  1.068702  1.028571 
dram[10]:  1.112903  1.058824  1.147287  1.043103  1.099099  1.104762  1.142857  1.096154  1.099291  1.081250  1.086957  1.155172  1.072581  1.097561  1.071429  1.160000 
dram[11]:  1.066116  1.043165  1.069930  1.122302  1.073529  1.169643  1.136364  1.098039  1.098684  1.058824  1.067669  1.061538  1.082707  1.135593  1.079365  1.166667 
average row locality = 26697/24324 = 1.097558
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       133       126       148       144       179       168       127       156       134       132       123       118       133       141       158       123 
dram[1]:       148       154       137       119       138       159       130       146       157       123       147       115       150       122       134       115 
dram[2]:       148       149       123       120       160       139       136       147       146       127       154       141       137       137       122       146 
dram[3]:       159       142       105       147       149       152       107       139       122       126       134       149       123       124       136       114 
dram[4]:       128       126       142       158       117       135       164       119       153       148       149       142       138        90       165       136 
dram[5]:       135       123       142       133       146       135       135       127       148       141       112       123       131       157       150       140 
dram[6]:       109       159       134       148       114       162       123       119       162       148       116       132       125       126       137       145 
dram[7]:       132       146        99       143       168       119       134       155       144       179       125       128       106       127       141       159 
dram[8]:       138       139       138       146       122       146       126       157       137       144       126       133       156       137       124       136 
dram[9]:       136       122       134       162       146       111       170       156       132       154       150       123       141       163       138       142 
dram[10]:       137       126       147       121       122       114       128       167       154       173       122       134       131       135       135       142 
dram[11]:       128       143       151       156       145       131       149       166       166       142       139       137       143       130       135       147 
total dram reads = 26530
bank skew: 179/90 = 1.99
chip skew: 2308/2128 = 1.08
number of total write accesses:
dram[0]:         1         0         1         2         0         0         1         1         1         1         2         1         3         1         1         1 
dram[1]:         0         0         1         1         1         0         0         1         1         0         0         3         2         3         0         1 
dram[2]:         0         0         0         0         1         2         1         1         1         2         0         1         1         3         1         0 
dram[3]:         0         1         1         0         0         3         1         1         2         0         0         0         0         1         2         0 
dram[4]:         0         0         0         1         2         2         1         0         0         0         0         0         2         0         1         0 
dram[5]:         0         0         0         0         0         1         1         1         2         0         1         1         2         5         1         0 
dram[6]:         0         0         0         0         0         0         0         0         0         1         2         1         4         0         0         0 
dram[7]:         1         0         3         0         1         2         2         1         1         2         1         1         2         0         1         0 
dram[8]:         0         2         1         2         1         1         1         1         1         0         0         1         0         0         0         0 
dram[9]:         1         1         0         1         3         2         2         0         0         1         0         1         1         5         2         2 
dram[10]:         1         0         1         0         0         2         0         4         1         0         3         0         6         0         0         3 
dram[11]:         1         2         2         0         1         0         1         2         1         2         3         1         1         4         1         0 
total dram writes = 183
min_bank_accesses = 0!
chip skew: 22/8 = 2.75
average mf latency per bank:
dram[0]:       1119      1257      1313      1383      1115      1024      1050      1162      1005      1274      1095      1136      1285       999      1281      1062
dram[1]:       1040      1272      1553      1666       975      1140      1132      1199      1290       950      1158      1175      1047      1125      1059      1109
dram[2]:        936      1097      1364      1512       938       977      1079      1107      1058      1183      1075      1264      1109      1379      1086       997
dram[3]:       1062       886      1462      1321      1173       938      1137      1111      1063      1033      1168      1087      1302      1353      1001      1457
dram[4]:        998      1179      1317      1538      1133      1066     11244      1113      1234      1297      1056       959      1136      1254      1177       930
dram[5]:       1037      1192      1316      1243      1120      1019      1076      1108      1113      1139      1214      1165      1134      1186       987      1178
dram[6]:       1095      1072      1399      1452      1162      1019      1002      1127      1137       966       940      1297      1206      1431      1277       903
dram[7]:       1345       973      1447      1390      1087      1045      1112       993      1120      1009      1324      1103      1618      1323      1058       904
dram[8]:       1133      1215      1495      1425      1145      1081      1003      1051      1099      1151      1029      1112      1242      1117      1180      1155
dram[9]:       1164       940      1588      1268       931      1069      1168      1167      1217      1091      1109      1060      1400      1238      1035      1000
dram[10]:       1107       989      5296      1394      1168      1265      1140      1147       957      1002      1085      1121      1237      1351       912      1162
dram[11]:       1138      1086      1329      1369      1180       950       915       983      1062      1194      1079       987      1181      1366      1022      1082
maximum mf latency per bank:
dram[0]:        966       859      1030       882      1363      1177      1100      1209      1003       995       923      1044       751       804      1293      1024
dram[1]:        917      1051       904      1054       952       912       798       881       746       729       976       774       987       822       852      1037
dram[2]:        934       822       677       812       836       815       785       773       832       883       742       661       719       637      1029       659
dram[3]:       1035       799      1000       922      1013       998       861      1069       941      1076       814       812       988       762       892       721
dram[4]:        890       858      1212      1084      1022       773      1159       824      1054      1007       735      1044       975       938      1060       840
dram[5]:        809       802       751       682      1030       917       724       921      1024       986       813       798       898       939      1085       980
dram[6]:       1060      1084       951       776       644       828       861       789       980      1026       857       955       868       920      1026      1020
dram[7]:       1020       929       777      1090      1188      1192       803       986      1024       983      1031      1185       807       819      1271      1038
dram[8]:        695       942       763       881       749       974       767       861       993       878       931       901      1028       682       848       766
dram[9]:        913       975      1054      1066       740       736      1090      1042       915       936       984       897       708       858       942       837
dram[10]:       1066       780       911       908       729       717       829       839       756       791      1016       993       714       996       788       734
dram[11]:        942       691       969       945       874       830      1098      1005       829       938       972       769       997      1083      1044       922

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1243563 n_nop=1237576 n_act=2051 n_pre=2035 n_ref_event=0 n_req=2260 n_rd=2243 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.007269
n_activity=98599 dram_eff=0.09168
bk0: 133a 1233832i bk1: 126a 1235183i bk2: 148a 1233535i bk3: 144a 1233090i bk4: 179a 1231117i bk5: 168a 1232126i bk6: 127a 1233925i bk7: 156a 1232904i bk8: 134a 1234201i bk9: 132a 1234893i bk10: 123a 1234488i bk11: 118a 1235147i bk12: 133a 1234914i bk13: 141a 1234036i bk14: 158a 1231847i bk15: 123a 1235036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093363
Row_Buffer_Locality_read = 0.094070
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.545541
Bank_Level_Parallism_Col = 1.316900
Bank_Level_Parallism_Ready = 1.006817
write_to_read_ratio_blp_rw_average = 0.010823
GrpLevelPara = 1.264620 

BW Util details:
bwutil = 0.007269 
total_CMD = 1243563 
util_bw = 9040 
Wasted_Col = 33482 
Wasted_Row = 21900 
Idle = 1179141 

BW Util Bottlenecks: 
RCDc_limit = 41352 
RCDWRc_limit = 183 
WTRc_limit = 144 
RTWc_limit = 337 
CCDLc_limit = 960 
rwq = 0 
CCDLc_limit_alone = 950 
WTRc_limit_alone = 140 
RTWc_limit_alone = 331 

Commands details: 
total_CMD = 1243563 
n_nop = 1237576 
Read = 2243 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 2051 
n_pre = 2035 
n_ref = 0 
n_req = 2260 
total_req = 2260 

Dual Bus Interface Util: 
issued_total_row = 4086 
issued_total_col = 2260 
Row_Bus_Util =  0.003286 
CoL_Bus_Util = 0.001817 
Either_Row_CoL_Bus_Util = 0.004814 
Issued_on_Two_Bus_Simul_Util = 0.000289 
issued_two_Eff = 0.059963 
queue_avg = 0.171286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.171286
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1243563 n_nop=1237618 n_act=2035 n_pre=2019 n_ref_event=0 n_req=2208 n_rd=2194 n_rd_L2_A=0 n_write=0 n_wr_bk=14 bw_util=0.007102
n_activity=99941 dram_eff=0.08837
bk0: 148a 1233792i bk1: 154a 1232490i bk2: 137a 1234222i bk3: 119a 1234784i bk4: 138a 1233871i bk5: 159a 1232847i bk6: 130a 1234063i bk7: 146a 1233271i bk8: 157a 1233138i bk9: 123a 1234784i bk10: 147a 1233131i bk11: 115a 1234108i bk12: 150a 1232809i bk13: 122a 1235221i bk14: 134a 1234618i bk15: 115a 1235518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078351
Row_Buffer_Locality_read = 0.078396
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 2.487409
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.004762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.007102 
total_CMD = 1243563 
util_bw = 8832 
Wasted_Col = 33742 
Wasted_Row = 22315 
Idle = 1178674 

BW Util Bottlenecks: 
RCDc_limit = 41494 
RCDWRc_limit = 165 
WTRc_limit = 94 
RTWc_limit = 213 
CCDLc_limit = 871 
rwq = 0 
CCDLc_limit_alone = 863 
WTRc_limit_alone = 94 
RTWc_limit_alone = 205 

Commands details: 
total_CMD = 1243563 
n_nop = 1237618 
Read = 2194 
Write = 0 
L2_Alloc = 0 
L2_WB = 14 
n_act = 2035 
n_pre = 2019 
n_ref = 0 
n_req = 2208 
total_req = 2208 

Dual Bus Interface Util: 
issued_total_row = 4054 
issued_total_col = 2208 
Row_Bus_Util =  0.003260 
CoL_Bus_Util = 0.001776 
Either_Row_CoL_Bus_Util = 0.004781 
Issued_on_Two_Bus_Simul_Util = 0.000255 
issued_two_Eff = 0.053322 
queue_avg = 0.133960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1243563 n_nop=1237535 n_act=2059 n_pre=2043 n_ref_event=0 n_req=2246 n_rd=2232 n_rd_L2_A=0 n_write=0 n_wr_bk=14 bw_util=0.007224
n_activity=100101 dram_eff=0.08975
bk0: 148a 1233568i bk1: 149a 1232906i bk2: 123a 1235782i bk3: 120a 1234708i bk4: 160a 1232554i bk5: 139a 1234040i bk6: 136a 1234141i bk7: 147a 1233563i bk8: 146a 1234224i bk9: 127a 1234389i bk10: 154a 1233565i bk11: 141a 1234383i bk12: 137a 1234614i bk13: 137a 1233595i bk14: 122a 1234646i bk15: 146a 1233841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083704
Row_Buffer_Locality_read = 0.084229
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.442854
Bank_Level_Parallism_Col = 1.305126
Bank_Level_Parallism_Ready = 1.003844
write_to_read_ratio_blp_rw_average = 0.007951
GrpLevelPara = 1.255915 

BW Util details:
bwutil = 0.007224 
total_CMD = 1243563 
util_bw = 8984 
Wasted_Col = 33875 
Wasted_Row = 22432 
Idle = 1178272 

BW Util Bottlenecks: 
RCDc_limit = 41853 
RCDWRc_limit = 168 
WTRc_limit = 106 
RTWc_limit = 216 
CCDLc_limit = 848 
rwq = 0 
CCDLc_limit_alone = 838 
WTRc_limit_alone = 104 
RTWc_limit_alone = 208 

Commands details: 
total_CMD = 1243563 
n_nop = 1237535 
Read = 2232 
Write = 0 
L2_Alloc = 0 
L2_WB = 14 
n_act = 2059 
n_pre = 2043 
n_ref = 0 
n_req = 2246 
total_req = 2246 

Dual Bus Interface Util: 
issued_total_row = 4102 
issued_total_col = 2246 
Row_Bus_Util =  0.003299 
CoL_Bus_Util = 0.001806 
Either_Row_CoL_Bus_Util = 0.004847 
Issued_on_Two_Bus_Simul_Util = 0.000257 
issued_two_Eff = 0.053086 
queue_avg = 0.120719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120719
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1243563 n_nop=1237963 n_act=1926 n_pre=1910 n_ref_event=0 n_req=2140 n_rd=2128 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.006883
n_activity=97687 dram_eff=0.08763
bk0: 159a 1233510i bk1: 142a 1233891i bk2: 105a 1236128i bk3: 147a 1233616i bk4: 149a 1233994i bk5: 152a 1233756i bk6: 107a 1236074i bk7: 139a 1234050i bk8: 122a 1235583i bk9: 126a 1234620i bk10: 134a 1234471i bk11: 149a 1234338i bk12: 123a 1234837i bk13: 124a 1235454i bk14: 136a 1234265i bk15: 114a 1236446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.100000
Row_Buffer_Locality_read = 0.100564
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.392523
Bank_Level_Parallism_Col = 1.302121
Bank_Level_Parallism_Ready = 1.006781
write_to_read_ratio_blp_rw_average = 0.007217
GrpLevelPara = 1.241278 

BW Util details:
bwutil = 0.006883 
total_CMD = 1243563 
util_bw = 8560 
Wasted_Col = 31934 
Wasted_Row = 21782 
Idle = 1181287 

BW Util Bottlenecks: 
RCDc_limit = 39035 
RCDWRc_limit = 153 
WTRc_limit = 90 
RTWc_limit = 209 
CCDLc_limit = 890 
rwq = 0 
CCDLc_limit_alone = 882 
WTRc_limit_alone = 88 
RTWc_limit_alone = 203 

Commands details: 
total_CMD = 1243563 
n_nop = 1237963 
Read = 2128 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 1926 
n_pre = 1910 
n_ref = 0 
n_req = 2140 
total_req = 2140 

Dual Bus Interface Util: 
issued_total_row = 3836 
issued_total_col = 2140 
Row_Bus_Util =  0.003085 
CoL_Bus_Util = 0.001721 
Either_Row_CoL_Bus_Util = 0.004503 
Issued_on_Two_Bus_Simul_Util = 0.000302 
issued_two_Eff = 0.067143 
queue_avg = 0.115392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.115392
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1243563 n_nop=1237771 n_act=2008 n_pre=1992 n_ref_event=0 n_req=2217 n_rd=2210 n_rd_L2_A=0 n_write=0 n_wr_bk=9 bw_util=0.007138
n_activity=96669 dram_eff=0.09182
bk0: 128a 1233965i bk1: 126a 1235270i bk2: 142a 1233034i bk3: 158a 1231542i bk4: 117a 1234523i bk5: 135a 1233941i bk6: 164a 1231019i bk7: 119a 1235543i bk8: 153a 1232488i bk9: 148a 1232593i bk10: 149a 1234136i bk11: 142a 1233104i bk12: 138a 1233212i bk13: 90a 1237091i bk14: 165a 1233663i bk15: 136a 1234311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.094272
Row_Buffer_Locality_read = 0.094118
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 2.615830
Bank_Level_Parallism_Col = 1.320706
Bank_Level_Parallism_Ready = 1.008250
write_to_read_ratio_blp_rw_average = 0.004507
GrpLevelPara = 1.257311 

BW Util details:
bwutil = 0.007138 
total_CMD = 1243563 
util_bw = 8876 
Wasted_Col = 32566 
Wasted_Row = 21615 
Idle = 1180506 

BW Util Bottlenecks: 
RCDc_limit = 40387 
RCDWRc_limit = 75 
WTRc_limit = 15 
RTWc_limit = 90 
CCDLc_limit = 1012 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 15 
RTWc_limit_alone = 88 

Commands details: 
total_CMD = 1243563 
n_nop = 1237771 
Read = 2210 
Write = 0 
L2_Alloc = 0 
L2_WB = 9 
n_act = 2008 
n_pre = 1992 
n_ref = 0 
n_req = 2217 
total_req = 2219 

Dual Bus Interface Util: 
issued_total_row = 4000 
issued_total_col = 2219 
Row_Bus_Util =  0.003217 
CoL_Bus_Util = 0.001784 
Either_Row_CoL_Bus_Util = 0.004658 
Issued_on_Two_Bus_Simul_Util = 0.000343 
issued_two_Eff = 0.073722 
queue_avg = 0.170370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.17037
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1243563 n_nop=1237774 n_act=2005 n_pre=1989 n_ref_event=0 n_req=2190 n_rd=2178 n_rd_L2_A=0 n_write=0 n_wr_bk=15 bw_util=0.007054
n_activity=97764 dram_eff=0.08973
bk0: 135a 1234726i bk1: 123a 1234889i bk2: 142a 1233505i bk3: 133a 1234798i bk4: 146a 1233365i bk5: 135a 1233787i bk6: 135a 1233922i bk7: 127a 1234394i bk8: 148a 1232595i bk9: 141a 1233797i bk10: 112a 1235419i bk11: 123a 1235263i bk12: 131a 1233965i bk13: 157a 1232799i bk14: 150a 1233118i bk15: 140a 1234715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084475
Row_Buffer_Locality_read = 0.084940
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.506497
Bank_Level_Parallism_Col = 1.309790
Bank_Level_Parallism_Ready = 1.006617
write_to_read_ratio_blp_rw_average = 0.008107
GrpLevelPara = 1.257731 

BW Util details:
bwutil = 0.007054 
total_CMD = 1243563 
util_bw = 8772 
Wasted_Col = 32970 
Wasted_Row = 21738 
Idle = 1180083 

BW Util Bottlenecks: 
RCDc_limit = 40692 
RCDWRc_limit = 138 
WTRc_limit = 144 
RTWc_limit = 223 
CCDLc_limit = 844 
rwq = 0 
CCDLc_limit_alone = 832 
WTRc_limit_alone = 136 
RTWc_limit_alone = 219 

Commands details: 
total_CMD = 1243563 
n_nop = 1237774 
Read = 2178 
Write = 0 
L2_Alloc = 0 
L2_WB = 15 
n_act = 2005 
n_pre = 1989 
n_ref = 0 
n_req = 2190 
total_req = 2193 

Dual Bus Interface Util: 
issued_total_row = 3994 
issued_total_col = 2193 
Row_Bus_Util =  0.003212 
CoL_Bus_Util = 0.001763 
Either_Row_CoL_Bus_Util = 0.004655 
Issued_on_Two_Bus_Simul_Util = 0.000320 
issued_two_Eff = 0.068751 
queue_avg = 0.118449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.118449
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1243563 n_nop=1237787 n_act=1971 n_pre=1955 n_ref_event=0 n_req=2164 n_rd=2159 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.00697
n_activity=95489 dram_eff=0.09077
bk0: 109a 1235722i bk1: 159a 1232343i bk2: 134a 1233965i bk3: 148a 1234175i bk4: 114a 1235859i bk5: 162a 1232311i bk6: 123a 1235122i bk7: 119a 1234981i bk8: 162a 1232327i bk9: 148a 1234075i bk10: 116a 1234896i bk11: 132a 1234505i bk12: 125a 1235500i bk13: 126a 1234280i bk14: 137a 1234119i bk15: 145a 1233755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090111
Row_Buffer_Locality_read = 0.090320
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.509084
Bank_Level_Parallism_Col = 1.313039
Bank_Level_Parallism_Ready = 1.003993
write_to_read_ratio_blp_rw_average = 0.003620
GrpLevelPara = 1.255885 

BW Util details:
bwutil = 0.006970 
total_CMD = 1243563 
util_bw = 8668 
Wasted_Col = 32248 
Wasted_Row = 21273 
Idle = 1181374 

BW Util Bottlenecks: 
RCDc_limit = 40048 
RCDWRc_limit = 63 
WTRc_limit = 54 
RTWc_limit = 83 
CCDLc_limit = 894 
rwq = 0 
CCDLc_limit_alone = 890 
WTRc_limit_alone = 54 
RTWc_limit_alone = 79 

Commands details: 
total_CMD = 1243563 
n_nop = 1237787 
Read = 2159 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 1971 
n_pre = 1955 
n_ref = 0 
n_req = 2164 
total_req = 2167 

Dual Bus Interface Util: 
issued_total_row = 3926 
issued_total_col = 2167 
Row_Bus_Util =  0.003157 
CoL_Bus_Util = 0.001743 
Either_Row_CoL_Bus_Util = 0.004645 
Issued_on_Two_Bus_Simul_Util = 0.000255 
issued_two_Eff = 0.054882 
queue_avg = 0.123593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123593
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1243563 n_nop=1237627 n_act=2019 n_pre=2003 n_ref_event=0 n_req=2222 n_rd=2205 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.00715
n_activity=97552 dram_eff=0.09115
bk0: 132a 1234056i bk1: 146a 1233157i bk2: 99a 1237033i bk3: 143a 1232628i bk4: 168a 1231447i bk5: 119a 1234242i bk6: 134a 1234543i bk7: 155a 1233830i bk8: 144a 1233456i bk9: 179a 1231781i bk10: 125a 1234894i bk11: 128a 1234401i bk12: 106a 1235832i bk13: 127a 1235710i bk14: 141a 1233573i bk15: 159a 1232616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091359
Row_Buffer_Locality_read = 0.092063
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.536354
Bank_Level_Parallism_Col = 1.333369
Bank_Level_Parallism_Ready = 1.006418
write_to_read_ratio_blp_rw_average = 0.013427
GrpLevelPara = 1.261800 

BW Util details:
bwutil = 0.007150 
total_CMD = 1243563 
util_bw = 8892 
Wasted_Col = 32862 
Wasted_Row = 21723 
Idle = 1180086 

BW Util Bottlenecks: 
RCDc_limit = 40601 
RCDWRc_limit = 197 
WTRc_limit = 295 
RTWc_limit = 583 
CCDLc_limit = 1010 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 285 
RTWc_limit_alone = 545 

Commands details: 
total_CMD = 1243563 
n_nop = 1237627 
Read = 2205 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 2019 
n_pre = 2003 
n_ref = 0 
n_req = 2222 
total_req = 2223 

Dual Bus Interface Util: 
issued_total_row = 4022 
issued_total_col = 2223 
Row_Bus_Util =  0.003234 
CoL_Bus_Util = 0.001788 
Either_Row_CoL_Bus_Util = 0.004773 
Issued_on_Two_Bus_Simul_Util = 0.000248 
issued_two_Eff = 0.052055 
queue_avg = 0.164756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164756
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1243563 n_nop=1237603 n_act=2043 n_pre=2027 n_ref_event=0 n_req=2216 n_rd=2205 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.007128
n_activity=101227 dram_eff=0.08757
bk0: 138a 1234634i bk1: 139a 1234144i bk2: 138a 1234657i bk3: 146a 1234066i bk4: 122a 1235592i bk5: 146a 1234265i bk6: 126a 1235799i bk7: 157a 1233103i bk8: 137a 1234340i bk9: 144a 1233764i bk10: 126a 1235025i bk11: 133a 1234298i bk12: 156a 1232815i bk13: 137a 1235683i bk14: 124a 1235262i bk15: 136a 1234800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.078069
Row_Buffer_Locality_read = 0.078458
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.299962
Bank_Level_Parallism_Col = 1.287226
Bank_Level_Parallism_Ready = 1.003920
write_to_read_ratio_blp_rw_average = 0.006810
GrpLevelPara = 1.236146 

BW Util details:
bwutil = 0.007128 
total_CMD = 1243563 
util_bw = 8864 
Wasted_Col = 34333 
Wasted_Row = 22653 
Idle = 1177713 

BW Util Bottlenecks: 
RCDc_limit = 41931 
RCDWRc_limit = 136 
WTRc_limit = 119 
RTWc_limit = 178 
CCDLc_limit = 820 
rwq = 0 
CCDLc_limit_alone = 808 
WTRc_limit_alone = 113 
RTWc_limit_alone = 172 

Commands details: 
total_CMD = 1243563 
n_nop = 1237603 
Read = 2205 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 2043 
n_pre = 2027 
n_ref = 0 
n_req = 2216 
total_req = 2216 

Dual Bus Interface Util: 
issued_total_row = 4070 
issued_total_col = 2216 
Row_Bus_Util =  0.003273 
CoL_Bus_Util = 0.001782 
Either_Row_CoL_Bus_Util = 0.004793 
Issued_on_Two_Bus_Simul_Util = 0.000262 
issued_two_Eff = 0.054698 
queue_avg = 0.101974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101974
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1243563 n_nop=1237418 n_act=2082 n_pre=2066 n_ref_event=0 n_req=2299 n_rd=2280 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.007405
n_activity=98301 dram_eff=0.09367
bk0: 136a 1234659i bk1: 122a 1234393i bk2: 134a 1232934i bk3: 162a 1232053i bk4: 146a 1233162i bk5: 111a 1234816i bk6: 170a 1231164i bk7: 156a 1233355i bk8: 132a 1233998i bk9: 154a 1234005i bk10: 150a 1233409i bk11: 123a 1235027i bk12: 141a 1233466i bk13: 163a 1231897i bk14: 138a 1233825i bk15: 142a 1233343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.094824
Row_Buffer_Locality_read = 0.094298
Row_Buffer_Locality_write = 0.157895
Bank_Level_Parallism = 2.645377
Bank_Level_Parallism_Col = 1.333281
Bank_Level_Parallism_Ready = 1.003284
write_to_read_ratio_blp_rw_average = 0.010361
GrpLevelPara = 1.279189 

BW Util details:
bwutil = 0.007405 
total_CMD = 1243563 
util_bw = 9208 
Wasted_Col = 33406 
Wasted_Row = 21311 
Idle = 1179638 

BW Util Bottlenecks: 
RCDc_limit = 41694 
RCDWRc_limit = 190 
WTRc_limit = 174 
RTWc_limit = 311 
CCDLc_limit = 897 
rwq = 0 
CCDLc_limit_alone = 887 
WTRc_limit_alone = 172 
RTWc_limit_alone = 303 

Commands details: 
total_CMD = 1243563 
n_nop = 1237418 
Read = 2280 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 2082 
n_pre = 2066 
n_ref = 0 
n_req = 2299 
total_req = 2302 

Dual Bus Interface Util: 
issued_total_row = 4148 
issued_total_col = 2302 
Row_Bus_Util =  0.003336 
CoL_Bus_Util = 0.001851 
Either_Row_CoL_Bus_Util = 0.004941 
Issued_on_Two_Bus_Simul_Util = 0.000245 
issued_two_Eff = 0.049634 
queue_avg = 0.153484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.153484
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1243563 n_nop=1237663 n_act=2002 n_pre=1986 n_ref_event=0 n_req=2205 n_rd=2188 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.007105
n_activity=98094 dram_eff=0.09008
bk0: 137a 1233818i bk1: 126a 1234347i bk2: 147a 1233897i bk3: 121a 1234446i bk4: 122a 1235173i bk5: 114a 1235361i bk6: 128a 1235234i bk7: 167a 1232146i bk8: 154a 1233444i bk9: 173a 1232176i bk10: 122a 1235079i bk11: 134a 1234877i bk12: 131a 1234749i bk13: 135a 1234218i bk14: 135a 1234488i bk15: 142a 1234468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092063
Row_Buffer_Locality_read = 0.092779
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.450082
Bank_Level_Parallism_Col = 1.302836
Bank_Level_Parallism_Ready = 1.007334
write_to_read_ratio_blp_rw_average = 0.009776
GrpLevelPara = 1.251807 

BW Util details:
bwutil = 0.007105 
total_CMD = 1243563 
util_bw = 8836 
Wasted_Col = 33223 
Wasted_Row = 21636 
Idle = 1179868 

BW Util Bottlenecks: 
RCDc_limit = 40693 
RCDWRc_limit = 200 
WTRc_limit = 284 
RTWc_limit = 235 
CCDLc_limit = 855 
rwq = 0 
CCDLc_limit_alone = 844 
WTRc_limit_alone = 279 
RTWc_limit_alone = 229 

Commands details: 
total_CMD = 1243563 
n_nop = 1237663 
Read = 2188 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 2002 
n_pre = 1986 
n_ref = 0 
n_req = 2205 
total_req = 2209 

Dual Bus Interface Util: 
issued_total_row = 3988 
issued_total_col = 2209 
Row_Bus_Util =  0.003207 
CoL_Bus_Util = 0.001776 
Either_Row_CoL_Bus_Util = 0.004744 
Issued_on_Two_Bus_Simul_Util = 0.000239 
issued_two_Eff = 0.050339 
queue_avg = 0.129180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12918
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1243563 n_nop=1237346 n_act=2129 n_pre=2113 n_ref_event=0 n_req=2330 n_rd=2308 n_rd_L2_A=0 n_write=0 n_wr_bk=22 bw_util=0.007495
n_activity=102155 dram_eff=0.09123
bk0: 128a 1234284i bk1: 143a 1233243i bk2: 151a 1233197i bk3: 156a 1232656i bk4: 145a 1233464i bk5: 131a 1234989i bk6: 149a 1233044i bk7: 166a 1231416i bk8: 166a 1232021i bk9: 142a 1232382i bk10: 139a 1233494i bk11: 137a 1234116i bk12: 143a 1233052i bk13: 130a 1234205i bk14: 135a 1233364i bk15: 147a 1233285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086266
Row_Buffer_Locality_read = 0.086655
Row_Buffer_Locality_write = 0.045455
Bank_Level_Parallism = 2.631714
Bank_Level_Parallism_Col = 1.339587
Bank_Level_Parallism_Ready = 1.006531
write_to_read_ratio_blp_rw_average = 0.011640
GrpLevelPara = 1.270055 

BW Util details:
bwutil = 0.007495 
total_CMD = 1243563 
util_bw = 9320 
Wasted_Col = 33991 
Wasted_Row = 22281 
Idle = 1177971 

BW Util Bottlenecks: 
RCDc_limit = 42578 
RCDWRc_limit = 264 
WTRc_limit = 203 
RTWc_limit = 299 
CCDLc_limit = 1031 
rwq = 0 
CCDLc_limit_alone = 1017 
WTRc_limit_alone = 199 
RTWc_limit_alone = 289 

Commands details: 
total_CMD = 1243563 
n_nop = 1237346 
Read = 2308 
Write = 0 
L2_Alloc = 0 
L2_WB = 22 
n_act = 2129 
n_pre = 2113 
n_ref = 0 
n_req = 2330 
total_req = 2330 

Dual Bus Interface Util: 
issued_total_row = 4242 
issued_total_col = 2330 
Row_Bus_Util =  0.003411 
CoL_Bus_Util = 0.001874 
Either_Row_CoL_Bus_Util = 0.004999 
Issued_on_Two_Bus_Simul_Util = 0.000285 
issued_two_Eff = 0.057101 
queue_avg = 0.154870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.15487

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4596, Miss = 1183, Miss_rate = 0.257, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[1]: Access = 4524, Miss = 1156, Miss_rate = 0.256, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 4723, Miss = 1189, Miss_rate = 0.252, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 4520, Miss = 1101, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4245, Miss = 1174, Miss_rate = 0.277, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 4726, Miss = 1154, Miss_rate = 0.244, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 4294, Miss = 1083, Miss_rate = 0.252, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 4410, Miss = 1141, Miss_rate = 0.259, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 12518, Miss = 1204, Miss_rate = 0.096, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 4357, Miss = 1102, Miss_rate = 0.253, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 4370, Miss = 1151, Miss_rate = 0.263, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 4444, Miss = 1131, Miss_rate = 0.255, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 4201, Miss = 1072, Miss_rate = 0.255, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 4633, Miss = 1191, Miss_rate = 0.257, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 4638, Miss = 1101, Miss_rate = 0.237, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 4348, Miss = 1208, Miss_rate = 0.278, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[16]: Access = 4486, Miss = 1116, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4768, Miss = 1186, Miss_rate = 0.249, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[18]: Access = 4885, Miss = 1195, Miss_rate = 0.245, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 4483, Miss = 1181, Miss_rate = 0.263, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[20]: Access = 7207, Miss = 1123, Miss_rate = 0.156, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 4675, Miss = 1156, Miss_rate = 0.247, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 4556, Miss = 1204, Miss_rate = 0.264, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[23]: Access = 4568, Miss = 1200, Miss_rate = 0.263, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 119175
L2_total_cache_misses = 27702
L2_total_cache_miss_rate = 0.2324
L2_total_cache_pending_hits = 64
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 87588
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 64
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3821
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 878
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 114182
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4993
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=119175
icnt_total_pkts_simt_to_mem=119175
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 119175
Req_Network_cycles = 484927
Req_Network_injected_packets_per_cycle =       0.2458 
Req_Network_conflicts_per_cycle =       0.0174
Req_Network_conflicts_per_cycle_util =       0.1388
Req_Bank_Level_Parallism =       1.9570
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0034
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0102

Reply_Network_injected_packets_num = 119175
Reply_Network_cycles = 484927
Reply_Network_injected_packets_per_cycle =        0.2458
Reply_Network_conflicts_per_cycle =        0.2007
Reply_Network_conflicts_per_cycle_util =       1.5682
Reply_Bank_Level_Parallism =       1.9199
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0234
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0082
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 39 sec (579 sec)
gpgpu_simulation_rate = 1227 (inst/sec)
gpgpu_simulation_rate = 837 (cycle/sec)
gpgpu_silicon_slowdown = 1630824x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (27,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 9: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 198434
gpu_sim_insn = 1226026
gpu_ipc =       6.1785
gpu_tot_sim_cycle = 683361
gpu_tot_sim_insn = 1936743
gpu_tot_ipc =       2.8341
gpu_tot_issued_cta = 48
gpu_occupancy = 15.7550% 
gpu_tot_occupancy = 15.0472% 
max_total_param_size = 0
gpu_stall_dramfull = 28013
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3622
partiton_level_parallism_total  =       0.5700
partiton_level_parallism_util =       4.7546
partiton_level_parallism_util_total  =       3.3077
L2_BW  =      59.5009 GB/Sec
L2_BW_total  =      24.8954 GB/Sec
gpu_total_sim_rate=1763

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9997, Miss = 7372, Miss_rate = 0.737, Pending_hits = 225, Reservation_fails = 3144
	L1D_cache_core[1]: Access = 11162, Miss = 8405, Miss_rate = 0.753, Pending_hits = 240, Reservation_fails = 4340
	L1D_cache_core[2]: Access = 11596, Miss = 8130, Miss_rate = 0.701, Pending_hits = 247, Reservation_fails = 3690
	L1D_cache_core[3]: Access = 14119, Miss = 9266, Miss_rate = 0.656, Pending_hits = 279, Reservation_fails = 4389
	L1D_cache_core[4]: Access = 16564, Miss = 10221, Miss_rate = 0.617, Pending_hits = 343, Reservation_fails = 4612
	L1D_cache_core[5]: Access = 22785, Miss = 14076, Miss_rate = 0.618, Pending_hits = 548, Reservation_fails = 6232
	L1D_cache_core[6]: Access = 21206, Miss = 12639, Miss_rate = 0.596, Pending_hits = 460, Reservation_fails = 6091
	L1D_cache_core[7]: Access = 21121, Miss = 14164, Miss_rate = 0.671, Pending_hits = 482, Reservation_fails = 5602
	L1D_cache_core[8]: Access = 20908, Miss = 13835, Miss_rate = 0.662, Pending_hits = 484, Reservation_fails = 6194
	L1D_cache_core[9]: Access = 21555, Miss = 14793, Miss_rate = 0.686, Pending_hits = 576, Reservation_fails = 7327
	L1D_cache_core[10]: Access = 21854, Miss = 15048, Miss_rate = 0.689, Pending_hits = 499, Reservation_fails = 7110
	L1D_cache_core[11]: Access = 22429, Miss = 15421, Miss_rate = 0.688, Pending_hits = 589, Reservation_fails = 9841
	L1D_cache_core[12]: Access = 22968, Miss = 15894, Miss_rate = 0.692, Pending_hits = 475, Reservation_fails = 7024
	L1D_cache_core[13]: Access = 23324, Miss = 15393, Miss_rate = 0.660, Pending_hits = 495, Reservation_fails = 6726
	L1D_cache_core[14]: Access = 21628, Miss = 14902, Miss_rate = 0.689, Pending_hits = 581, Reservation_fails = 8814
	L1D_cache_core[15]: Access = 23162, Miss = 16789, Miss_rate = 0.725, Pending_hits = 641, Reservation_fails = 10668
	L1D_cache_core[16]: Access = 21467, Miss = 14496, Miss_rate = 0.675, Pending_hits = 527, Reservation_fails = 7070
	L1D_cache_core[17]: Access = 19850, Miss = 13148, Miss_rate = 0.662, Pending_hits = 462, Reservation_fails = 5429
	L1D_cache_core[18]: Access = 13246, Miss = 8854, Miss_rate = 0.668, Pending_hits = 336, Reservation_fails = 4212
	L1D_cache_core[19]: Access = 13418, Miss = 9152, Miss_rate = 0.682, Pending_hits = 357, Reservation_fails = 4494
	L1D_cache_core[20]: Access = 9160, Miss = 4413, Miss_rate = 0.482, Pending_hits = 176, Reservation_fails = 1370
	L1D_cache_core[21]: Access = 8729, Miss = 5898, Miss_rate = 0.676, Pending_hits = 207, Reservation_fails = 3037
	L1D_cache_core[22]: Access = 9057, Miss = 6277, Miss_rate = 0.693, Pending_hits = 221, Reservation_fails = 2478
	L1D_cache_core[23]: Access = 10133, Miss = 7057, Miss_rate = 0.696, Pending_hits = 203, Reservation_fails = 3370
	L1D_cache_core[24]: Access = 10366, Miss = 6967, Miss_rate = 0.672, Pending_hits = 226, Reservation_fails = 3840
	L1D_cache_core[25]: Access = 10526, Miss = 7666, Miss_rate = 0.728, Pending_hits = 230, Reservation_fails = 3726
	L1D_cache_core[26]: Access = 10854, Miss = 7703, Miss_rate = 0.710, Pending_hits = 216, Reservation_fails = 4345
	L1D_cache_core[27]: Access = 9340, Miss = 6906, Miss_rate = 0.739, Pending_hits = 210, Reservation_fails = 3301
	L1D_cache_core[28]: Access = 10235, Miss = 7201, Miss_rate = 0.704, Pending_hits = 259, Reservation_fails = 4208
	L1D_cache_core[29]: Access = 10668, Miss = 7864, Miss_rate = 0.737, Pending_hits = 214, Reservation_fails = 3631
	L1D_total_cache_accesses = 473427
	L1D_total_cache_misses = 319950
	L1D_total_cache_miss_rate = 0.6758
	L1D_total_cache_pending_hits = 11008
	L1D_total_cache_reservation_fails = 156315
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 140739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 287454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 155800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11008
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 451538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21889

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 114046
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 41754
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 515
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1006, 776, 835, 541, 524, 814, 550, 906, 
gpgpu_n_tot_thrd_icount = 8964320
gpgpu_n_tot_w_icount = 280135
gpgpu_n_stall_shd_mem = 228114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 367593
gpgpu_n_mem_write_global = 21889
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 566112
gpgpu_n_store_insn = 33525
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 109312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 167735
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 60379
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10314	W0_Idle:6203579	W0_Scoreboard:9352080	W1:95349	W2:30379	W3:19920	W4:14447	W5:13530	W6:10752	W7:8981	W8:7819	W9:6374	W10:4846	W11:3494	W12:4008	W13:3021	W14:3136	W15:3063	W16:3159	W17:3154	W18:3182	W19:3080	W20:2963	W21:2750	W22:3241	W23:3281	W24:3001	W25:2497	W26:2449	W27:1542	W28:1191	W29:1088	W30:858	W31:552	W32:13028
single_issue_nums: WS0:72172	WS1:74588	WS2:64328	WS3:69047	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2398328 {8:299791,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 875560 {40:21889,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2712080 {40:67802,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11991640 {40:299791,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 175112 {8:21889,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2712080 {40:67802,}
maxmflatency = 3494 
max_icnt2mem_latency = 1356 
maxmrqlatency = 1388 
max_icnt2sh_latency = 138 
averagemflatency = 372 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 77 
avg_icnt2sh_latency = 6 
mrq_lat_table:57019 	630 	1219 	2698 	4496 	4179 	5623 	8347 	8656 	2674 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	195343 	154859 	20657 	13390 	5233 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41186 	6401 	3693 	3005 	239811 	49517 	28802 	13203 	3719 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	242447 	64392 	45299 	27612 	8522 	1169 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	475 	154 	4 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         5         3         4         5         4         6         9         5         4         4         4         3         4         5 
dram[1]:         5         3         4         5         4         3         3         4         9         7         7         3         4         4         4         3 
dram[2]:         4         3         3         4         4         3         5         4         5         4         4         3         5         3         3         4 
dram[3]:         5         6         4         5         4         4         4         3         4         4         4         5         4         6         4         4 
dram[4]:         5         3         4         3         4         3         5         3         6         8         6         3         3         4         5         4 
dram[5]:         3         5         3         3         4         4         3         4         7         4         5         3         5         4         3         4 
dram[6]:         3         4         3         4         3         3         3         3         5         3         4         5         5         3         4         5 
dram[7]:         3         3         4         4         4         3         3         3         7         4         4         7         3         5         4         5 
dram[8]:         6         3         3         9         3         4         4         4         6         3         5         6         4         4         4         3 
dram[9]:         3         3         3         3         4         3         4         4         7         4         7         4         3         5         3         3 
dram[10]:         3         5         4         4         3         3         3         3         6         4         6         4         5         6         3         4 
dram[11]:         3         3         3         5         5         4         4         4         5         3         5         4         4         4         3         4 
maximum service time to same row:
dram[0]:     36677     88512     43863     43877     33061     93159     40174     50274     22652     25995     87373     50835     30352     28608     59722     56322 
dram[1]:     24311     65044     29179     13126     54237     85221     62190     46160     28997     19485     23490     59822     23614     57830     26293     45285 
dram[2]:     30543     17278     26866     20056     42922     63948     26408     31330     32835     99192     69475     37952     19805     33190     17396     33537 
dram[3]:     33686     36833     37959     45180     42065     62081     62369     14913     31546     53752     28327     51252     28330     18925     54746      7728 
dram[4]:     81426     80494     12599     28073     90595     17439     77097     54781     19118     53625     21954     14418     40762     13101     11056     77430 
dram[5]:     58049     79521     40555     20509     85662     56513     28374     26929     53601     79521     15696     45541     44173     72825     50646     33324 
dram[6]:     27038     14121     38169     25782     63667     36190     79468     45303     42019     71577     23447     42201     42503     29287     66650     67443 
dram[7]:     23684     15166     21939     40370     37352     26499     31757     30079     63884     47924     34586     65814     36015     47312     72718     80524 
dram[8]:     37212     30107     22818     60078     31224     54748     16500     19614     24877     38216     39680     46495     31587     64559     40655     39802 
dram[9]:     86879     50908     28126     23689     36243     39931     27432     37324     36001     50274     23779     36640     59950     49812     43341     26202 
dram[10]:     24889     36409     15797     50892     73499     68488     40263     79900     83601     48460     30829     51445     17044     91192     99843     63781 
dram[11]:     26991     26043     13587     35900     31852     88321     38649     31214     32468     57834     59190     43386     37633     26507     43170     59655 
average row accesses per activate:
dram[0]:  1.110345  1.120690  1.096842  1.119540  1.149028  1.153488  1.102625  1.155502  1.107929  1.107759  1.057778  1.112311  1.123950  1.047404  1.064315  1.110619 
dram[1]:  1.118040  1.080717  1.109980  1.108844  1.102273  1.068736  1.078161  1.099548  1.159329  1.122004  1.088933  1.079592  1.089147  1.119332  1.066000  1.068182 
dram[2]:  1.082774  1.079498  1.101952  1.076923  1.111801  1.066194  1.079909  1.080786  1.146809  1.127139  1.080321  1.089450  1.088745  1.073825  1.091314  1.125307 
dram[3]:  1.103321  1.092105  1.099307  1.067757  1.115044  1.133470  1.120603  1.080645  1.084016  1.095982  1.125245  1.114650  1.093168  1.118943  1.096110  1.095694 
dram[4]:  1.133172  1.106236  1.105392  1.079002  1.141119  1.077263  1.078059  1.083521  1.125571  1.097030  1.107623  1.089686  1.095349  1.121718  1.169725  1.087282 
dram[5]:  1.089130  1.101952  1.093361  1.104072  1.112867  1.098039  1.082774  1.117647  1.105263  1.152809  1.086560  1.064990  1.084926  1.108168  1.088421  1.111359 
dram[6]:  1.074830  1.093960  1.114350  1.117517  1.047962  1.078895  1.109375  1.072261  1.118447  1.087607  1.083521  1.102784  1.120729  1.102679  1.114035  1.092233 
dram[7]:  1.082380  1.086667  1.126904  1.123348  1.076132  1.084967  1.081218  1.135667  1.142529  1.110039  1.116625  1.129108  1.090909  1.087336  1.130221  1.092379 
dram[8]:  1.090308  1.086580  1.077093  1.133603  1.077647  1.085062  1.092760  1.087137  1.098232  1.074310  1.120879  1.109344  1.076613  1.143488  1.070953  1.095455 
dram[9]:  1.108844  1.074074  1.077670  1.078829  1.105494  1.099274  1.089485  1.112613  1.118834  1.128261  1.126050  1.104762  1.105263  1.111111  1.112971  1.070922 
dram[10]:  1.071429  1.079470  1.137097  1.075472  1.064665  1.083532  1.091139  1.092437  1.123932  1.110638  1.105747  1.131222  1.088435  1.093617  1.072368  1.108911 
dram[11]:  1.080189  1.076923  1.110599  1.134766  1.105832  1.111111  1.129167  1.093361  1.143701  1.088353  1.097872  1.093074  1.078471  1.099576  1.102679  1.111374 
average row locality = 95627/86895 = 1.100489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       430       409       466       428       487       455       419       436       454       465       434       464       466       419       457       437 
dram[1]:       455       429       479       434       435       437       430       446       493       454       491       477       500       415       474       383 
dram[2]:       441       472       454       421       493       412       427       444       478       412       482       432       444       422       429       407 
dram[3]:       529       443       412       395       461       507       410       427       463       437       520       469       473       446       436       397 
dram[4]:       429       426       410       466       421       436       467       435       443       498       440       438       422       407       453       390 
dram[5]:       448       456       467       435       453       458       435       450       481       463       428       462       446       435       470       442 
dram[6]:       430       447       440       455       399       496       452       413       518       459       434       455       423       443       452       404 
dram[7]:       425       456       388       451       483       448       391       472       444       515       401       415       416       429       418       434 
dram[8]:       443       444       426       495       415       479       435       476       497       458       453       500       456       457       433       424 
dram[9]:       425       418       385       428       451       407       449       452       448       461       486       424       447       475       482       408 
dram[10]:       436       437       495       403       421       412       390       467       465       460       422       446       429       446       447       404 
dram[11]:       410       458       433       515       453       384       486       479       522       482       458       458       472       453       439       420 
total dram reads = 85608
bank skew: 529/383 = 1.38
chip skew: 7322/6980 = 1.05
number of total write accesses:
dram[0]:        60        50        96        94        53        46        47        57        60        56        44        58       105        76        67        90 
dram[1]:        56        58       105        94        60        51        43        45        72        67        65        57        95        84        78        54 
dram[2]:        51        51        83        92        52        41        52        56        72        58        66        48        87        80        85        66 
dram[3]:        79        64        96        95        50        50        43        47        73        60        63        70        91        97        60        82 
dram[4]:        43        63        72        85        54        64        50        49        53        66        61        53        65        93        82        64 
dram[5]:        61        65        95        92        45        52        59        51        75        57        60        54       103       103        67        71 
dram[6]:        50        52        90        84        39        54        50        51        71        56        51        64       104        83        82        61 
dram[7]:        57        35        91        90        45        58        39        51        68        67        62        74        97       109        60        59 
dram[8]:        61        65       100       102        50        48        53        58        68        52        65        72       115        95        74        80 
dram[9]:        69        52        93        83        59        51        47        51        62        66        63        46        78        95        76        62 
dram[10]:        52        59       102        80        44        48        46        60        66        70        63        67        80       103        53        54 
dram[11]:        56        49        79       109        65        52        63        58        65        69        72        49        97       101        79        65 
total dram writes = 12920
bank skew: 115/35 = 3.29
chip skew: 1158/1017 = 1.14
average mf latency per bank:
dram[0]:       1501      1460      1346      1322      1413      1291      1562      1431      1413      1483      1438      1320      1480      1300      1651      1477
dram[1]:       1564      1537      1555      1499      1292      1409      1461      1425      1556      1419      1439      1323      1421      1387      1593      1616
dram[2]:       1213      1363      1248      1310      1297      1301      1231      1352      1228      1349      1180      1469      1247      1441      1331      1552
dram[3]:       1386      1291      1425      1161      1416      1457      1327      1410      1295      1334      1470      1363      1359      1399      1596      1640
dram[4]:       1455      1396      1294      1347      1378      1286      4605      1213      1475      1374      1247      1263      1425      1351      1579      1306
dram[5]:       1378      1358      1242      1235      1274      1265      1301      1383      1213      1363      1298      1369      1236      1339      1455      1531
dram[6]:       1329      1341      1242      1372      1246      1224      1253      1224      1260      1169      1178      1258      1289      1347      1524      1334
dram[7]:       1470      1491      1335      1385      1301      1280      1331      1508      1459      1186      1261      1302      1363      1423      1500      1524
dram[8]:       1538      1468      1374      1436      1365      1437      1366      1378      1420      1486      1510      1492      1366      1447      1552      1639
dram[9]:       1394      1319      1412      1224      1320      1314      1484      1311      1289      1250      1405      1324      1381      1424      1552      1516
dram[10]:       1583      1355     13385      1311      1327      1661      1340      1343      1290      1380      1522      1501      1443      1401      1654      1505
dram[11]:       1524      1429      1480      1278      1368      1146      1245      1264      1298      1313      1242      1487      1283      1527      1435      1480
maximum mf latency per bank:
dram[0]:       3024      2790      2910      3037      3172      2987      2709      2418      2845      2782      2616      2709      2780      2866      2742      3268
dram[1]:       2884      2147      3237      2546      2997      2761      3494      2721      3262      2991      2963      2592      3146      2612      3152      2865
dram[2]:       2343      2311      2497      2298      2473      2628      2444      2431      2798      2634      2373      2684      2186      2551      2267      2671
dram[3]:       2925      2695      2962      2629      2762      2867      2525      2772      2591      2710      3296      2670      2789      3144      3046      2988
dram[4]:       3313      2612      2707      2827      3117      2739      2808      2411      2823      2422      2813      2221      2753      2507      2807      2188
dram[5]:       2841      2636      2455      2745      2480      2559      2825      2680      2409      2746      2299      2449      2666      2429      2510      2828
dram[6]:       2662      2653      2804      2332      2253      2352      2636      2218      2555      2039      2194      2353      2650      2356      2340      2461
dram[7]:       2289      2563      2286      2893      2516      2779      2539      3178      2199      2541      2437      2724      2125      2589      2375      2692
dram[8]:       2991      2536      3059      3098      2696      2539      2948      2915      2873      2762      2972      3196      3183      3193      2796      2538
dram[9]:       3277      2477      2927      2226      3032      2684      2324      2274      2686      2467      2710      2275      2794      2453      2900      2363
dram[10]:       2749      2648      3010      3277      2504      2738      2617      2641      3098      2744      2799      2510      2524      2754      2830      2394
dram[11]:       2813      2610      2853      2662      2799      2629      2636      2560      2723      2700      2434      2497      2406      2617      2286      2999

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1752439 n_nop=1731331 n_act=7167 n_pre=7151 n_ref_event=0 n_req=7941 n_rd=7126 n_rd_L2_A=0 n_write=0 n_wr_bk=1059 bw_util=0.01868
n_activity=228675 dram_eff=0.1432
bk0: 430a 1709270i bk1: 409a 1710734i bk2: 466a 1706345i bk3: 428a 1709682i bk4: 487a 1706197i bk5: 455a 1710689i bk6: 419a 1711395i bk7: 436a 1711629i bk8: 454a 1708810i bk9: 465a 1708781i bk10: 434a 1709144i bk11: 464a 1706641i bk12: 466a 1706204i bk13: 419a 1711367i bk14: 457a 1705534i bk15: 437a 1707923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.097721
Row_Buffer_Locality_read = 0.096548
Row_Buffer_Locality_write = 0.107975
Bank_Level_Parallism = 4.149455
Bank_Level_Parallism_Col = 1.723510
Bank_Level_Parallism_Ready = 1.111460
write_to_read_ratio_blp_rw_average = 0.122031
GrpLevelPara = 1.536134 

BW Util details:
bwutil = 0.018683 
total_CMD = 1752439 
util_bw = 32740 
Wasted_Col = 97155 
Wasted_Row = 43853 
Idle = 1578691 

BW Util Bottlenecks: 
RCDc_limit = 121331 
RCDWRc_limit = 7282 
WTRc_limit = 20823 
RTWc_limit = 18531 
CCDLc_limit = 5284 
rwq = 0 
CCDLc_limit_alone = 4003 
WTRc_limit_alone = 20255 
RTWc_limit_alone = 17818 

Commands details: 
total_CMD = 1752439 
n_nop = 1731331 
Read = 7126 
Write = 0 
L2_Alloc = 0 
L2_WB = 1059 
n_act = 7167 
n_pre = 7151 
n_ref = 0 
n_req = 7941 
total_req = 8185 

Dual Bus Interface Util: 
issued_total_row = 14318 
issued_total_col = 8185 
Row_Bus_Util =  0.008170 
CoL_Bus_Util = 0.004671 
Either_Row_CoL_Bus_Util = 0.012045 
Issued_on_Two_Bus_Simul_Util = 0.000796 
issued_two_Eff = 0.066089 
queue_avg = 0.936642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.936642
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1752439 n_nop=1730680 n_act=7358 n_pre=7342 n_ref_event=0 n_req=8075 n_rd=7232 n_rd_L2_A=0 n_write=0 n_wr_bk=1084 bw_util=0.01898
n_activity=231359 dram_eff=0.1438
bk0: 455a 1708022i bk1: 429a 1709468i bk2: 479a 1704203i bk3: 434a 1707214i bk4: 435a 1709449i bk5: 437a 1709105i bk6: 430a 1710871i bk7: 446a 1707412i bk8: 493a 1706196i bk9: 454a 1706363i bk10: 491a 1703831i bk11: 477a 1704995i bk12: 500a 1702829i bk13: 415a 1710714i bk14: 474a 1703798i bk15: 383a 1714778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088793
Row_Buffer_Locality_read = 0.090155
Row_Buffer_Locality_write = 0.077106
Bank_Level_Parallism = 4.224256
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.100570
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018982 
total_CMD = 1752439 
util_bw = 33264 
Wasted_Col = 98623 
Wasted_Row = 43827 
Idle = 1576725 

BW Util Bottlenecks: 
RCDc_limit = 123861 
RCDWRc_limit = 7745 
WTRc_limit = 22635 
RTWc_limit = 17411 
CCDLc_limit = 5132 
rwq = 0 
CCDLc_limit_alone = 3864 
WTRc_limit_alone = 21994 
RTWc_limit_alone = 16784 

Commands details: 
total_CMD = 1752439 
n_nop = 1730680 
Read = 7232 
Write = 0 
L2_Alloc = 0 
L2_WB = 1084 
n_act = 7358 
n_pre = 7342 
n_ref = 0 
n_req = 8075 
total_req = 8316 

Dual Bus Interface Util: 
issued_total_row = 14700 
issued_total_col = 8316 
Row_Bus_Util =  0.008388 
CoL_Bus_Util = 0.004745 
Either_Row_CoL_Bus_Util = 0.012416 
Issued_on_Two_Bus_Simul_Util = 0.000717 
issued_two_Eff = 0.057769 
queue_avg = 0.933793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.933793
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1752439 n_nop=1731149 n_act=7209 n_pre=7193 n_ref_event=0 n_req=7884 n_rd=7070 n_rd_L2_A=0 n_write=0 n_wr_bk=1040 bw_util=0.01851
n_activity=230399 dram_eff=0.1408
bk0: 441a 1711370i bk1: 472a 1706483i bk2: 454a 1708233i bk3: 421a 1709049i bk4: 493a 1705218i bk5: 412a 1711788i bk6: 427a 1710981i bk7: 444a 1707800i bk8: 478a 1706863i bk9: 412a 1712320i bk10: 482a 1706964i bk11: 432a 1710356i bk12: 444a 1708626i bk13: 422a 1711184i bk14: 429a 1710836i bk15: 407a 1712161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085743
Row_Buffer_Locality_read = 0.088402
Row_Buffer_Locality_write = 0.062654
Bank_Level_Parallism = 4.056866
Bank_Level_Parallism_Col = 1.682252
Bank_Level_Parallism_Ready = 1.097815
write_to_read_ratio_blp_rw_average = 0.122347
GrpLevelPara = 1.524018 

BW Util details:
bwutil = 0.018511 
total_CMD = 1752439 
util_bw = 32440 
Wasted_Col = 98476 
Wasted_Row = 44167 
Idle = 1577356 

BW Util Bottlenecks: 
RCDc_limit = 122323 
RCDWRc_limit = 7677 
WTRc_limit = 22198 
RTWc_limit = 17962 
CCDLc_limit = 4595 
rwq = 0 
CCDLc_limit_alone = 3500 
WTRc_limit_alone = 21690 
RTWc_limit_alone = 17375 

Commands details: 
total_CMD = 1752439 
n_nop = 1731149 
Read = 7070 
Write = 0 
L2_Alloc = 0 
L2_WB = 1040 
n_act = 7209 
n_pre = 7193 
n_ref = 0 
n_req = 7884 
total_req = 8110 

Dual Bus Interface Util: 
issued_total_row = 14402 
issued_total_col = 8110 
Row_Bus_Util =  0.008218 
CoL_Bus_Util = 0.004628 
Either_Row_CoL_Bus_Util = 0.012149 
Issued_on_Two_Bus_Simul_Util = 0.000697 
issued_two_Eff = 0.057398 
queue_avg = 0.850826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.850826
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1752439 n_nop=1730806 n_act=7340 n_pre=7324 n_ref_event=0 n_req=8093 n_rd=7225 n_rd_L2_A=0 n_write=0 n_wr_bk=1120 bw_util=0.01905
n_activity=230950 dram_eff=0.1445
bk0: 529a 1700713i bk1: 443a 1706618i bk2: 412a 1710364i bk3: 395a 1713336i bk4: 461a 1708306i bk5: 507a 1704157i bk6: 410a 1713343i bk7: 427a 1709217i bk8: 463a 1705899i bk9: 437a 1709641i bk10: 520a 1702138i bk11: 469a 1706928i bk12: 473a 1705569i bk13: 446a 1709902i bk14: 436a 1711333i bk15: 397a 1711952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093043
Row_Buffer_Locality_read = 0.095640
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 4.167027
Bank_Level_Parallism_Col = 1.746796
Bank_Level_Parallism_Ready = 1.117199
write_to_read_ratio_blp_rw_average = 0.129762
GrpLevelPara = 1.558120 

BW Util details:
bwutil = 0.019048 
total_CMD = 1752439 
util_bw = 33380 
Wasted_Col = 98522 
Wasted_Row = 43754 
Idle = 1576783 

BW Util Bottlenecks: 
RCDc_limit = 122793 
RCDWRc_limit = 8049 
WTRc_limit = 23322 
RTWc_limit = 20700 
CCDLc_limit = 5290 
rwq = 0 
CCDLc_limit_alone = 3829 
WTRc_limit_alone = 22657 
RTWc_limit_alone = 19904 

Commands details: 
total_CMD = 1752439 
n_nop = 1730806 
Read = 7225 
Write = 0 
L2_Alloc = 0 
L2_WB = 1120 
n_act = 7340 
n_pre = 7324 
n_ref = 0 
n_req = 8093 
total_req = 8345 

Dual Bus Interface Util: 
issued_total_row = 14664 
issued_total_col = 8345 
Row_Bus_Util =  0.008368 
CoL_Bus_Util = 0.004762 
Either_Row_CoL_Bus_Util = 0.012345 
Issued_on_Two_Bus_Simul_Util = 0.000785 
issued_two_Eff = 0.063607 
queue_avg = 0.935514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.935514
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1752439 n_nop=1731791 n_act=7037 n_pre=7021 n_ref_event=0 n_req=7779 n_rd=6981 n_rd_L2_A=0 n_write=0 n_wr_bk=1017 bw_util=0.01826
n_activity=225714 dram_eff=0.1417
bk0: 429a 1711210i bk1: 426a 1711227i bk2: 410a 1711845i bk3: 466a 1705993i bk4: 421a 1711759i bk5: 436a 1709448i bk6: 467a 1706455i bk7: 435a 1709953i bk8: 443a 1709267i bk9: 498a 1704871i bk10: 440a 1711505i bk11: 438a 1710795i bk12: 422a 1709633i bk13: 407a 1710134i bk14: 453a 1710621i bk15: 390a 1716737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.095385
Row_Buffer_Locality_read = 0.097121
Row_Buffer_Locality_write = 0.080201
Bank_Level_Parallism = 4.086352
Bank_Level_Parallism_Col = 1.708534
Bank_Level_Parallism_Ready = 1.117220
write_to_read_ratio_blp_rw_average = 0.117927
GrpLevelPara = 1.530338 

BW Util details:
bwutil = 0.018256 
total_CMD = 1752439 
util_bw = 31992 
Wasted_Col = 95253 
Wasted_Row = 43938 
Idle = 1581256 

BW Util Bottlenecks: 
RCDc_limit = 118616 
RCDWRc_limit = 7265 
WTRc_limit = 21728 
RTWc_limit = 17155 
CCDLc_limit = 4856 
rwq = 0 
CCDLc_limit_alone = 3654 
WTRc_limit_alone = 21128 
RTWc_limit_alone = 16553 

Commands details: 
total_CMD = 1752439 
n_nop = 1731791 
Read = 6981 
Write = 0 
L2_Alloc = 0 
L2_WB = 1017 
n_act = 7037 
n_pre = 7021 
n_ref = 0 
n_req = 7779 
total_req = 7998 

Dual Bus Interface Util: 
issued_total_row = 14058 
issued_total_col = 7998 
Row_Bus_Util =  0.008022 
CoL_Bus_Util = 0.004564 
Either_Row_CoL_Bus_Util = 0.011782 
Issued_on_Two_Bus_Simul_Util = 0.000803 
issued_two_Eff = 0.068191 
queue_avg = 0.873913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.873913
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1752439 n_nop=1730956 n_act=7339 n_pre=7323 n_ref_event=0 n_req=8072 n_rd=7229 n_rd_L2_A=0 n_write=0 n_wr_bk=1110 bw_util=0.01903
n_activity=231443 dram_eff=0.1441
bk0: 448a 1707429i bk1: 456a 1709517i bk2: 467a 1706790i bk3: 435a 1711017i bk4: 453a 1709999i bk5: 458a 1709320i bk6: 435a 1708411i bk7: 450a 1708690i bk8: 481a 1704964i bk9: 463a 1708956i bk10: 428a 1709653i bk11: 462a 1707909i bk12: 446a 1705104i bk13: 435a 1708035i bk14: 470a 1706375i bk15: 442a 1707952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090808
Row_Buffer_Locality_read = 0.090746
Row_Buffer_Locality_write = 0.091340
Bank_Level_Parallism = 4.156456
Bank_Level_Parallism_Col = 1.721892
Bank_Level_Parallism_Ready = 1.114253
write_to_read_ratio_blp_rw_average = 0.120557
GrpLevelPara = 1.542366 

BW Util details:
bwutil = 0.019034 
total_CMD = 1752439 
util_bw = 33356 
Wasted_Col = 98567 
Wasted_Row = 44119 
Idle = 1576397 

BW Util Bottlenecks: 
RCDc_limit = 123643 
RCDWRc_limit = 7588 
WTRc_limit = 22066 
RTWc_limit = 18705 
CCDLc_limit = 5249 
rwq = 0 
CCDLc_limit_alone = 3865 
WTRc_limit_alone = 21370 
RTWc_limit_alone = 18017 

Commands details: 
total_CMD = 1752439 
n_nop = 1730956 
Read = 7229 
Write = 0 
L2_Alloc = 0 
L2_WB = 1110 
n_act = 7339 
n_pre = 7323 
n_ref = 0 
n_req = 8072 
total_req = 8339 

Dual Bus Interface Util: 
issued_total_row = 14662 
issued_total_col = 8339 
Row_Bus_Util =  0.008367 
CoL_Bus_Util = 0.004759 
Either_Row_CoL_Bus_Util = 0.012259 
Issued_on_Two_Bus_Simul_Util = 0.000866 
issued_two_Eff = 0.070661 
queue_avg = 0.849649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.849649
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1752439 n_nop=1731111 n_act=7236 n_pre=7220 n_ref_event=0 n_req=7929 n_rd=7120 n_rd_L2_A=0 n_write=0 n_wr_bk=1042 bw_util=0.01863
n_activity=229904 dram_eff=0.142
bk0: 430a 1710281i bk1: 447a 1709154i bk2: 440a 1709437i bk3: 455a 1709775i bk4: 399a 1712808i bk5: 496a 1704404i bk6: 452a 1709359i bk7: 413a 1712311i bk8: 518a 1702996i bk9: 459a 1707799i bk10: 434a 1710614i bk11: 455a 1706738i bk12: 423a 1708978i bk13: 443a 1708233i bk14: 452a 1707656i bk15: 404a 1713272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087653
Row_Buffer_Locality_read = 0.089185
Row_Buffer_Locality_write = 0.074166
Bank_Level_Parallism = 4.114710
Bank_Level_Parallism_Col = 1.702502
Bank_Level_Parallism_Ready = 1.095836
write_to_read_ratio_blp_rw_average = 0.118115
GrpLevelPara = 1.526736 

BW Util details:
bwutil = 0.018630 
total_CMD = 1752439 
util_bw = 32648 
Wasted_Col = 97742 
Wasted_Row = 43951 
Idle = 1578098 

BW Util Bottlenecks: 
RCDc_limit = 122562 
RCDWRc_limit = 7374 
WTRc_limit = 22162 
RTWc_limit = 17710 
CCDLc_limit = 5073 
rwq = 0 
CCDLc_limit_alone = 3740 
WTRc_limit_alone = 21551 
RTWc_limit_alone = 16988 

Commands details: 
total_CMD = 1752439 
n_nop = 1731111 
Read = 7120 
Write = 0 
L2_Alloc = 0 
L2_WB = 1042 
n_act = 7236 
n_pre = 7220 
n_ref = 0 
n_req = 7929 
total_req = 8162 

Dual Bus Interface Util: 
issued_total_row = 14456 
issued_total_col = 8162 
Row_Bus_Util =  0.008249 
CoL_Bus_Util = 0.004658 
Either_Row_CoL_Bus_Util = 0.012170 
Issued_on_Two_Bus_Simul_Util = 0.000736 
issued_two_Eff = 0.060484 
queue_avg = 0.858983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.858983
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1752439 n_nop=1731493 n_act=7051 n_pre=7035 n_ref_event=0 n_req=7796 n_rd=6986 n_rd_L2_A=0 n_write=0 n_wr_bk=1062 bw_util=0.01837
n_activity=229491 dram_eff=0.1403
bk0: 425a 1709354i bk1: 456a 1709625i bk2: 388a 1715001i bk3: 451a 1705947i bk4: 483a 1706690i bk5: 448a 1708138i bk6: 391a 1714828i bk7: 472a 1709702i bk8: 444a 1710218i bk9: 515a 1705666i bk10: 401a 1715521i bk11: 415a 1709923i bk12: 416a 1710277i bk13: 429a 1709849i bk14: 418a 1713149i bk15: 434a 1712700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.095562
Row_Buffer_Locality_read = 0.097624
Row_Buffer_Locality_write = 0.077778
Bank_Level_Parallism = 4.031837
Bank_Level_Parallism_Col = 1.727545
Bank_Level_Parallism_Ready = 1.114741
write_to_read_ratio_blp_rw_average = 0.122696
GrpLevelPara = 1.536164 

BW Util details:
bwutil = 0.018370 
total_CMD = 1752439 
util_bw = 32192 
Wasted_Col = 95461 
Wasted_Row = 44614 
Idle = 1580172 

BW Util Bottlenecks: 
RCDc_limit = 119052 
RCDWRc_limit = 7385 
WTRc_limit = 21298 
RTWc_limit = 18713 
CCDLc_limit = 5128 
rwq = 0 
CCDLc_limit_alone = 3779 
WTRc_limit_alone = 20685 
RTWc_limit_alone = 17977 

Commands details: 
total_CMD = 1752439 
n_nop = 1731493 
Read = 6986 
Write = 0 
L2_Alloc = 0 
L2_WB = 1062 
n_act = 7051 
n_pre = 7035 
n_ref = 0 
n_req = 7796 
total_req = 8048 

Dual Bus Interface Util: 
issued_total_row = 14086 
issued_total_col = 8048 
Row_Bus_Util =  0.008038 
CoL_Bus_Util = 0.004592 
Either_Row_CoL_Bus_Util = 0.011952 
Issued_on_Two_Bus_Simul_Util = 0.000678 
issued_two_Eff = 0.056717 
queue_avg = 0.880465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.880465
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1752439 n_nop=1730262 n_act=7473 n_pre=7457 n_ref_event=0 n_req=8184 n_rd=7291 n_rd_L2_A=0 n_write=0 n_wr_bk=1158 bw_util=0.01929
n_activity=235693 dram_eff=0.1434
bk0: 443a 1709375i bk1: 444a 1708137i bk2: 426a 1708516i bk3: 495a 1705010i bk4: 415a 1712527i bk5: 479a 1708082i bk6: 435a 1710247i bk7: 476a 1707405i bk8: 497a 1704352i bk9: 458a 1708843i bk10: 453a 1707004i bk11: 500a 1703467i bk12: 456a 1704536i bk13: 457a 1707813i bk14: 433a 1709201i bk15: 424a 1712433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086877
Row_Buffer_Locality_read = 0.086134
Row_Buffer_Locality_write = 0.092945
Bank_Level_Parallism = 4.113324
Bank_Level_Parallism_Col = 1.737796
Bank_Level_Parallism_Ready = 1.121423
write_to_read_ratio_blp_rw_average = 0.121259
GrpLevelPara = 1.556359 

BW Util details:
bwutil = 0.019285 
total_CMD = 1752439 
util_bw = 33796 
Wasted_Col = 100240 
Wasted_Row = 44545 
Idle = 1573858 

BW Util Bottlenecks: 
RCDc_limit = 125683 
RCDWRc_limit = 8073 
WTRc_limit = 23958 
RTWc_limit = 19751 
CCDLc_limit = 5098 
rwq = 0 
CCDLc_limit_alone = 3746 
WTRc_limit_alone = 23252 
RTWc_limit_alone = 19105 

Commands details: 
total_CMD = 1752439 
n_nop = 1730262 
Read = 7291 
Write = 0 
L2_Alloc = 0 
L2_WB = 1158 
n_act = 7473 
n_pre = 7457 
n_ref = 0 
n_req = 8184 
total_req = 8449 

Dual Bus Interface Util: 
issued_total_row = 14930 
issued_total_col = 8449 
Row_Bus_Util =  0.008520 
CoL_Bus_Util = 0.004821 
Either_Row_CoL_Bus_Util = 0.012655 
Issued_on_Two_Bus_Simul_Util = 0.000686 
issued_two_Eff = 0.054200 
queue_avg = 0.900677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.900677
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1752439 n_nop=1731314 n_act=7134 n_pre=7118 n_ref_event=0 n_req=7861 n_rd=7046 n_rd_L2_A=0 n_write=0 n_wr_bk=1053 bw_util=0.01849
n_activity=227582 dram_eff=0.1423
bk0: 425a 1708414i bk1: 418a 1709531i bk2: 385a 1711026i bk3: 428a 1710886i bk4: 451a 1706837i bk5: 407a 1711349i bk6: 449a 1708626i bk7: 452a 1710548i bk8: 448a 1708611i bk9: 461a 1708701i bk10: 486a 1706600i bk11: 424a 1711137i bk12: 447a 1707263i bk13: 475a 1704234i bk14: 482a 1705652i bk15: 408a 1710332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092609
Row_Buffer_Locality_read = 0.093670
Row_Buffer_Locality_write = 0.083436
Bank_Level_Parallism = 4.197339
Bank_Level_Parallism_Col = 1.700099
Bank_Level_Parallism_Ready = 1.103589
write_to_read_ratio_blp_rw_average = 0.120400
GrpLevelPara = 1.529317 

BW Util details:
bwutil = 0.018486 
total_CMD = 1752439 
util_bw = 32396 
Wasted_Col = 96611 
Wasted_Row = 43035 
Idle = 1580397 

BW Util Bottlenecks: 
RCDc_limit = 120605 
RCDWRc_limit = 7498 
WTRc_limit = 21256 
RTWc_limit = 17897 
CCDLc_limit = 4799 
rwq = 0 
CCDLc_limit_alone = 3656 
WTRc_limit_alone = 20701 
RTWc_limit_alone = 17309 

Commands details: 
total_CMD = 1752439 
n_nop = 1731314 
Read = 7046 
Write = 0 
L2_Alloc = 0 
L2_WB = 1053 
n_act = 7134 
n_pre = 7118 
n_ref = 0 
n_req = 7861 
total_req = 8099 

Dual Bus Interface Util: 
issued_total_row = 14252 
issued_total_col = 8099 
Row_Bus_Util =  0.008133 
CoL_Bus_Util = 0.004622 
Either_Row_CoL_Bus_Util = 0.012055 
Issued_on_Two_Bus_Simul_Util = 0.000700 
issued_two_Eff = 0.058036 
queue_avg = 0.916507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.916507
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1752439 n_nop=1731384 n_act=7130 n_pre=7114 n_ref_event=0 n_req=7815 n_rd=6980 n_rd_L2_A=0 n_write=0 n_wr_bk=1047 bw_util=0.01832
n_activity=231475 dram_eff=0.1387
bk0: 436a 1709674i bk1: 437a 1709671i bk2: 495a 1705182i bk3: 403a 1709041i bk4: 421a 1712020i bk5: 412a 1711234i bk6: 390a 1714104i bk7: 467a 1707436i bk8: 465a 1708143i bk9: 460a 1706483i bk10: 422a 1709218i bk11: 446a 1709183i bk12: 429a 1712160i bk13: 446a 1706643i bk14: 447a 1708210i bk15: 404a 1715668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087652
Row_Buffer_Locality_read = 0.090401
Row_Buffer_Locality_write = 0.064671
Bank_Level_Parallism = 4.041445
Bank_Level_Parallism_Col = 1.682474
Bank_Level_Parallism_Ready = 1.108577
write_to_read_ratio_blp_rw_average = 0.120017
GrpLevelPara = 1.519333 

BW Util details:
bwutil = 0.018322 
total_CMD = 1752439 
util_bw = 32108 
Wasted_Col = 97935 
Wasted_Row = 44892 
Idle = 1577504 

BW Util Bottlenecks: 
RCDc_limit = 121131 
RCDWRc_limit = 7729 
WTRc_limit = 21417 
RTWc_limit = 17437 
CCDLc_limit = 4608 
rwq = 0 
CCDLc_limit_alone = 3489 
WTRc_limit_alone = 20885 
RTWc_limit_alone = 16850 

Commands details: 
total_CMD = 1752439 
n_nop = 1731384 
Read = 6980 
Write = 0 
L2_Alloc = 0 
L2_WB = 1047 
n_act = 7130 
n_pre = 7114 
n_ref = 0 
n_req = 7815 
total_req = 8027 

Dual Bus Interface Util: 
issued_total_row = 14244 
issued_total_col = 8027 
Row_Bus_Util =  0.008128 
CoL_Bus_Util = 0.004580 
Either_Row_CoL_Bus_Util = 0.012015 
Issued_on_Two_Bus_Simul_Util = 0.000694 
issued_two_Eff = 0.057754 
queue_avg = 0.887651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.887651
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1752439 n_nop=1730395 n_act=7427 n_pre=7411 n_ref_event=0 n_req=8198 n_rd=7322 n_rd_L2_A=0 n_write=0 n_wr_bk=1128 bw_util=0.01929
n_activity=234994 dram_eff=0.1438
bk0: 410a 1710071i bk1: 458a 1707232i bk2: 433a 1708211i bk3: 515a 1702894i bk4: 453a 1706685i bk5: 384a 1714495i bk6: 486a 1704930i bk7: 479a 1704038i bk8: 522a 1702350i bk9: 482a 1702891i bk10: 458a 1706693i bk11: 458a 1707789i bk12: 472a 1704099i bk13: 453a 1706431i bk14: 439a 1707484i bk15: 420a 1707208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.094047
Row_Buffer_Locality_read = 0.094646
Row_Buffer_Locality_write = 0.089041
Bank_Level_Parallism = 4.277149
Bank_Level_Parallism_Col = 1.722302
Bank_Level_Parallism_Ready = 1.108820
write_to_read_ratio_blp_rw_average = 0.120988
GrpLevelPara = 1.546626 

BW Util details:
bwutil = 0.019287 
total_CMD = 1752439 
util_bw = 33800 
Wasted_Col = 98885 
Wasted_Row = 44764 
Idle = 1574990 

BW Util Bottlenecks: 
RCDc_limit = 124351 
RCDWRc_limit = 7931 
WTRc_limit = 22879 
RTWc_limit = 18251 
CCDLc_limit = 5104 
rwq = 0 
CCDLc_limit_alone = 3861 
WTRc_limit_alone = 22211 
RTWc_limit_alone = 17676 

Commands details: 
total_CMD = 1752439 
n_nop = 1730395 
Read = 7322 
Write = 0 
L2_Alloc = 0 
L2_WB = 1128 
n_act = 7427 
n_pre = 7411 
n_ref = 0 
n_req = 8198 
total_req = 8450 

Dual Bus Interface Util: 
issued_total_row = 14838 
issued_total_col = 8450 
Row_Bus_Util =  0.008467 
CoL_Bus_Util = 0.004822 
Either_Row_CoL_Bus_Util = 0.012579 
Issued_on_Two_Bus_Simul_Util = 0.000710 
issued_two_Eff = 0.056433 
queue_avg = 0.943887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.943887

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15301, Miss = 3777, Miss_rate = 0.247, Pending_hits = 31, Reservation_fails = 852
L2_cache_bank[1]: Access = 14525, Miss = 3677, Miss_rate = 0.253, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[2]: Access = 15554, Miss = 3921, Miss_rate = 0.252, Pending_hits = 36, Reservation_fails = 652
L2_cache_bank[3]: Access = 15036, Miss = 3639, Miss_rate = 0.242, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[4]: Access = 14332, Miss = 3808, Miss_rate = 0.266, Pending_hits = 36, Reservation_fails = 703
L2_cache_bank[5]: Access = 15378, Miss = 3582, Miss_rate = 0.233, Pending_hits = 35, Reservation_fails = 504
L2_cache_bank[6]: Access = 14580, Miss = 3864, Miss_rate = 0.265, Pending_hits = 31, Reservation_fails = 1317
L2_cache_bank[7]: Access = 14566, Miss = 3685, Miss_rate = 0.253, Pending_hits = 30, Reservation_fails = 67
L2_cache_bank[8]: Access = 22455, Miss = 3645, Miss_rate = 0.162, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[9]: Access = 14584, Miss = 3660, Miss_rate = 0.251, Pending_hits = 18, Reservation_fails = 262
L2_cache_bank[10]: Access = 14780, Miss = 3800, Miss_rate = 0.257, Pending_hits = 25, Reservation_fails = 312
L2_cache_bank[11]: Access = 15069, Miss = 3773, Miss_rate = 0.250, Pending_hits = 37, Reservation_fails = 303
L2_cache_bank[12]: Access = 14257, Miss = 3720, Miss_rate = 0.261, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[13]: Access = 14516, Miss = 3744, Miss_rate = 0.258, Pending_hits = 17, Reservation_fails = 483
L2_cache_bank[14]: Access = 14782, Miss = 3534, Miss_rate = 0.239, Pending_hits = 36, Reservation_fails = 36
L2_cache_bank[15]: Access = 15131, Miss = 3792, Miss_rate = 0.251, Pending_hits = 30, Reservation_fails = 780
L2_cache_bank[16]: Access = 14909, Miss = 3727, Miss_rate = 0.250, Pending_hits = 33, Reservation_fails = 538
L2_cache_bank[17]: Access = 15863, Miss = 3901, Miss_rate = 0.246, Pending_hits = 44, Reservation_fails = 1082
L2_cache_bank[18]: Access = 14986, Miss = 3734, Miss_rate = 0.249, Pending_hits = 32, Reservation_fails = 343
L2_cache_bank[19]: Access = 14394, Miss = 3637, Miss_rate = 0.253, Pending_hits = 26, Reservation_fails = 471
L2_cache_bank[20]: Access = 39759, Miss = 3668, Miss_rate = 0.092, Pending_hits = 30, Reservation_fails = 1218
L2_cache_bank[21]: Access = 14739, Miss = 3635, Miss_rate = 0.247, Pending_hits = 33, Reservation_fails = 1253
L2_cache_bank[22]: Access = 15150, Miss = 3833, Miss_rate = 0.253, Pending_hits = 36, Reservation_fails = 155
L2_cache_bank[23]: Access = 14836, Miss = 3813, Miss_rate = 0.257, Pending_hits = 35, Reservation_fails = 1561
L2_total_cache_accesses = 389482
L2_total_cache_misses = 89569
L2_total_cache_miss_rate = 0.2300
L2_total_cache_pending_hits = 738
L2_total_cache_reservation_fails = 12892
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 281247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12892
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 738
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17928
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 367593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21889
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12892
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=389482
icnt_total_pkts_simt_to_mem=389482
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 389482
Req_Network_cycles = 683361
Req_Network_injected_packets_per_cycle =       0.5700 
Req_Network_conflicts_per_cycle =       0.3720
Req_Network_conflicts_per_cycle_util =       2.1547
Req_Bank_Level_Parallism =       3.3014
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5484
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0680

Reply_Network_injected_packets_num = 389482
Reply_Network_cycles = 683361
Reply_Network_injected_packets_per_cycle =        0.5700
Reply_Network_conflicts_per_cycle =        0.4588
Reply_Network_conflicts_per_cycle_util =       2.6160
Reply_Bank_Level_Parallism =       3.2499
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0988
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0190
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 18 sec (1098 sec)
gpgpu_simulation_rate = 1763 (inst/sec)
gpgpu_simulation_rate = 622 (cycle/sec)
gpgpu_silicon_slowdown = 2194533x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (89,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 10: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 380043
gpu_sim_insn = 3905555
gpu_ipc =      10.2766
gpu_tot_sim_cycle = 1063404
gpu_tot_sim_insn = 5842298
gpu_tot_ipc =       5.4940
gpu_tot_issued_cta = 137
gpu_occupancy = 57.6617% 
gpu_tot_occupancy = 44.0533% 
max_total_param_size = 0
gpu_stall_dramfull = 1222930
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.5570
partiton_level_parallism_total  =       1.2801
partiton_level_parallism_util =       4.5547
partiton_level_parallism_util_total  =       4.1112
L2_BW  =     111.6890 GB/Sec
L2_BW_total  =      55.9140 GB/Sec
gpu_total_sim_rate=1943

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 46597, Miss = 38101, Miss_rate = 0.818, Pending_hits = 856, Reservation_fails = 149673
	L1D_cache_core[1]: Access = 48260, Miss = 40376, Miss_rate = 0.837, Pending_hits = 894, Reservation_fails = 142851
	L1D_cache_core[2]: Access = 48243, Miss = 39291, Miss_rate = 0.814, Pending_hits = 771, Reservation_fails = 138141
	L1D_cache_core[3]: Access = 49674, Miss = 39868, Miss_rate = 0.803, Pending_hits = 893, Reservation_fails = 157022
	L1D_cache_core[4]: Access = 53186, Miss = 42634, Miss_rate = 0.802, Pending_hits = 923, Reservation_fails = 164078
	L1D_cache_core[5]: Access = 58476, Miss = 44720, Miss_rate = 0.765, Pending_hits = 1169, Reservation_fails = 158833
	L1D_cache_core[6]: Access = 54029, Miss = 41689, Miss_rate = 0.772, Pending_hits = 1044, Reservation_fails = 135040
	L1D_cache_core[7]: Access = 56230, Miss = 44577, Miss_rate = 0.793, Pending_hits = 1109, Reservation_fails = 160682
	L1D_cache_core[8]: Access = 57111, Miss = 44013, Miss_rate = 0.771, Pending_hits = 1087, Reservation_fails = 164125
	L1D_cache_core[9]: Access = 56378, Miss = 45011, Miss_rate = 0.798, Pending_hits = 1170, Reservation_fails = 155320
	L1D_cache_core[10]: Access = 54916, Miss = 42783, Miss_rate = 0.779, Pending_hits = 1113, Reservation_fails = 148102
	L1D_cache_core[11]: Access = 55359, Miss = 43833, Miss_rate = 0.792, Pending_hits = 1252, Reservation_fails = 145097
	L1D_cache_core[12]: Access = 56661, Miss = 45186, Miss_rate = 0.797, Pending_hits = 1089, Reservation_fails = 138346
	L1D_cache_core[13]: Access = 56209, Miss = 43551, Miss_rate = 0.775, Pending_hits = 1179, Reservation_fails = 132645
	L1D_cache_core[14]: Access = 56327, Miss = 44768, Miss_rate = 0.795, Pending_hits = 1223, Reservation_fails = 162717
	L1D_cache_core[15]: Access = 54166, Miss = 44102, Miss_rate = 0.814, Pending_hits = 1273, Reservation_fails = 131364
	L1D_cache_core[16]: Access = 44496, Miss = 33825, Miss_rate = 0.760, Pending_hits = 965, Reservation_fails = 65745
	L1D_cache_core[17]: Access = 41686, Miss = 31611, Miss_rate = 0.758, Pending_hits = 839, Reservation_fails = 54292
	L1D_cache_core[18]: Access = 43846, Miss = 35800, Miss_rate = 0.816, Pending_hits = 951, Reservation_fails = 123375
	L1D_cache_core[19]: Access = 45594, Miss = 36533, Miss_rate = 0.801, Pending_hits = 949, Reservation_fails = 152106
	L1D_cache_core[20]: Access = 41126, Miss = 32286, Miss_rate = 0.785, Pending_hits = 818, Reservation_fails = 116143
	L1D_cache_core[21]: Access = 40100, Miss = 33007, Miss_rate = 0.823, Pending_hits = 792, Reservation_fails = 150282
	L1D_cache_core[22]: Access = 40806, Miss = 34473, Miss_rate = 0.845, Pending_hits = 792, Reservation_fails = 142567
	L1D_cache_core[23]: Access = 42118, Miss = 33979, Miss_rate = 0.807, Pending_hits = 752, Reservation_fails = 128155
	L1D_cache_core[24]: Access = 41508, Miss = 33745, Miss_rate = 0.813, Pending_hits = 826, Reservation_fails = 129722
	L1D_cache_core[25]: Access = 43655, Miss = 36303, Miss_rate = 0.832, Pending_hits = 864, Reservation_fails = 145033
	L1D_cache_core[26]: Access = 42549, Miss = 35371, Miss_rate = 0.831, Pending_hits = 765, Reservation_fails = 133500
	L1D_cache_core[27]: Access = 43313, Miss = 35389, Miss_rate = 0.817, Pending_hits = 798, Reservation_fails = 155004
	L1D_cache_core[28]: Access = 44542, Miss = 36868, Miss_rate = 0.828, Pending_hits = 847, Reservation_fails = 149740
	L1D_cache_core[29]: Access = 45176, Miss = 37961, Miss_rate = 0.840, Pending_hits = 850, Reservation_fails = 147628
	L1D_total_cache_accesses = 1462337
	L1D_total_cache_misses = 1171654
	L1D_total_cache_miss_rate = 0.8012
	L1D_total_cache_pending_hits = 28853
	L1D_total_cache_reservation_fails = 4177328
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.090
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 258603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28853
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1085143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4176652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 28853
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 25962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1400741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61596

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 4380
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 254809
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3917463
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 10
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 666
ctas_completed 137, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
3214, 1557, 1589, 998, 1164, 2700, 1627, 1353, 549, 457, 621, 835, 944, 773, 492, 806, 1212, 3439, 885, 579, 654, 793, 2221, 1180, 
gpgpu_n_tot_thrd_icount = 26788672
gpgpu_n_tot_w_icount = 837146
gpgpu_n_stall_shd_mem = 1805781
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1299649
gpgpu_n_mem_write_global = 61596
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1716111
gpgpu_n_store_insn = 92141
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 314368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1638485
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 167296
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1705476	W0_Idle:10787864	W0_Scoreboard:36290866	W1:287943	W2:90518	W3:58693	W4:45446	W5:38954	W6:31157	W7:25151	W8:20628	W9:17440	W10:13513	W11:11142	W12:10777	W13:9959	W14:10712	W15:9260	W16:9188	W17:9328	W18:9558	W19:9480	W20:9630	W21:9622	W22:9739	W23:10544	W24:10292	W25:7889	W26:6418	W27:4112	W28:3708	W29:3469	W30:2710	W31:1834	W32:38332
single_issue_nums: WS0:216676	WS1:212527	WS2:201399	WS3:206544	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8906280 {8:1113285,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2463840 {40:61596,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 7454560 {40:186364,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44531400 {40:1113285,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 492768 {8:61596,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 7454560 {40:186364,}
maxmflatency = 8479 
max_icnt2mem_latency = 6149 
maxmrqlatency = 4652 
max_icnt2sh_latency = 138 
averagemflatency = 962 
avg_icnt2mem_latency = 333 
avg_mrq_latency = 183 
avg_icnt2sh_latency = 3 
mrq_lat_table:172613 	3084 	7061 	15589 	28799 	43039 	68594 	112069 	134001 	54454 	1704 	157 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	476960 	324385 	151515 	200633 	171297 	36454 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	90954 	17680 	9504 	6502 	663032 	103005 	89769 	99564 	138983 	100159 	40399 	1694 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1113345 	143121 	63619 	31115 	8835 	1169 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	622 	206 	59 	78 	49 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         5         5         4         5         5         4         6         9         5         6         4        20        20        12        20 
dram[1]:         8         4         4         6         4         4         4         4         9         7         7         5        16        16        16        16 
dram[2]:         4         5         5         5         4         5         5         7         5         6         5         5        12         7        20        12 
dram[3]:         5         6         4         5         5         5         4         4         6         7         5         5        16        12        16        12 
dram[4]:         5         5         4         4         4         4         5         4         6        12         6         5         8        12        20        11 
dram[5]:         4         5         5         4         4         5         4         4         7         5         5         7        14        12        12         9 
dram[6]:         5         4         6         6         4         4         4         5         5         4         6         5        14        10        24         7 
dram[7]:         5         5         5         4         4         4         3         9         7         5         6         7        11        20        12        16 
dram[8]:         9         6         4         9         4         4         4         4         8         4         5         6        24        24        16        12 
dram[9]:         4         4         4         3         4         5         4         5         7         6         7         4        12         9        15         8 
dram[10]:         4         5         5         4         4         5         3         4         6         8         6         6        15        14         4         8 
dram[11]:         5         4         4         5         5         4         4         4         5         5         5         8        24        16        17         8 
maximum service time to same row:
dram[0]:     46493     88512     43863     43877     37797     93159     40174     50274     63425     25995     87373     50835     62673     69942     59722     56322 
dram[1]:     24311     65044     29179     61120     54237     85221     62190     46160     28997     39832     43665     59822     39193     57830     26293     45285 
dram[2]:     30543     27747     26866     54463     84874     63948     60345     46469     39080     99192     69475     43159     62039     61106     29292     33537 
dram[3]:     33686     36833     37959     75295     42065     62081     62369     17750     31546     53752     60060     51252     39843     32784     54746     21372 
dram[4]:     81426     80494     12599     28073     90595     19582     77097     54781     19118     53625     21954     54727     51814     13101     64725     77430 
dram[5]:     58049     79521     57760     43562     85662     56513     28374     90838     53601     79521     19300     45541     44173     72825     50646     33324 
dram[6]:     27038     51747     38169     51189     63667     36190     79468     45303     42019     71577     38134     56279     42503     29287     66650     67443 
dram[7]:     36935     49589     21939     40370     37352     69276     31757     30079     63884     47924     34586     65814     36015     47312     72718     80524 
dram[8]:     37212     38158     35344     60078     31224     54748     16500     19614     30385     38216     39680     69297     31587     64559     84069     40302 
dram[9]:     86879     50908     53351     23689     36243     57287     51713     37324     36001     50274     23779     36640     89744     49812     43341     30364 
dram[10]:     39524     41890     25199     50892     88660     68488     40263     79900     83601     57480     87806     51445     30137     91192     99843     63781 
dram[11]:     26991     26043     14547     35900     69430     93607     73428     31214     51669     57834     59190     43386     39866     26507     58359     59655 
average row accesses per activate:
dram[0]:  1.086391  1.077900  1.079867  1.082609  1.084326  1.097381  1.064935  1.099537  1.082381  1.110104  1.077484  1.086455  1.099703  1.077024  1.082450  1.136205 
dram[1]:  1.091082  1.081534  1.104239  1.100647  1.081584  1.072395  1.064954  1.076259  1.127411  1.100369  1.087233  1.104506  1.105043  1.098072  1.104938  1.077577 
dram[2]:  1.090680  1.088398  1.081250  1.088226  1.086641  1.087736  1.096192  1.123197  1.146311  1.139422  1.106238  1.101277  1.095107  1.108649  1.105000  1.102304 
dram[3]:  1.089292  1.104083  1.080327  1.077323  1.090581  1.079791  1.074679  1.076710  1.094730  1.090452  1.107256  1.106056  1.103385  1.106103  1.089261  1.088463 
dram[4]:  1.095023  1.078818  1.074171  1.090394  1.104424  1.105897  1.075495  1.087237  1.092828  1.117350  1.091374  1.095979  1.086809  1.087173  1.122108  1.080893 
dram[5]:  1.095103  1.106336  1.096033  1.079935  1.081192  1.085033  1.077931  1.079921  1.113834  1.113708  1.103491  1.122432  1.090090  1.087296  1.077226  1.080369 
dram[6]:  1.095792  1.100299  1.083389  1.102756  1.074511  1.068877  1.098251  1.076896  1.109006  1.102573  1.078474  1.080651  1.088977  1.083304  1.098965  1.096106 
dram[7]:  1.094563  1.089508  1.091655  1.086336  1.112996  1.093591  1.073372  1.097458  1.090786  1.107366  1.101500  1.106743  1.097345  1.090851  1.082294  1.101722 
dram[8]:  1.110897  1.087451  1.091421  1.105855  1.072034  1.070044  1.101229  1.092617  1.108408  1.063892  1.084081  1.103680  1.087013  1.107192  1.086690  1.082511 
dram[9]:  1.077079  1.077703  1.074415  1.083305  1.086370  1.082196  1.069997  1.090562  1.114341  1.111368  1.104428  1.086810  1.082268  1.086723  1.103055  1.089350 
dram[10]:  1.091348  1.093641  1.103357  1.084436  1.077058  1.075380  1.060364  1.066824  1.094531  1.102426  1.088388  1.104826  1.088852  1.083838  1.083777  1.092847 
dram[11]:  1.087536  1.088619  1.073746  1.104160  1.091572  1.072144  1.088896  1.071071  1.117254  1.109236  1.110510  1.100000  1.096632  1.094133  1.099111  1.077288 
average row locality = 641173/586892 = 1.092489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2952      2960      2956      2961      3092      3247      2777      3021      2916      3126      2807      3092      3015      2970      2866      3262 
dram[1]:      3157      3046      3203      3111      2912      3099      2690      2851      3222      3274      3128      3125      3396      2938      3100      2885 
dram[2]:      3196      3274      3204      3309      3147      3152      3033      3411      3321      3403      3271      3403      3262      3328      3229      3252 
dram[3]:      2877      2990      2847      3029      3043      3018      2795      2835      3050      2958      3200      3217      3309      3214      2885      2946 
dram[4]:      2880      2995      3007      3157      3082      3188      3112      3050      2942      3214      3124      3080      2919      2991      3170      2823 
dram[5]:      3151      3229      3158      3063      2873      3161      2942      2986      3267      3198      3268      3676      2968      3017      3016      2971 
dram[6]:      2931      3026      2938      2935      2900      2617      3124      2740      3227      2948      3185      2821      2955      2777      3093      2801 
dram[7]:      3045      3039      2889      3054      3172      3131      2845      3041      2949      3216      2871      3138      2908      3062      2781      3157 
dram[8]:      3174      3033      2986      3028      2997      2836      3105      2966      3274      2967      2965      3147      2994      2932      3068      2773 
dram[9]:      2900      2920      2739      2927      2902      2890      2875      2855      3140      3033      3031      2957      2830      2937      2977      2751 
dram[10]:      3100      3160      3037      3148      2768      2800      2533      2883      2945      2954      2816      3174      3041      2915      2968      2906 
dram[11]:      3166      3199      3001      3256      3135      2953      3028      2924      3358      3280      3159      3192      3161      3091      3152      2902 
total dram reads = 583573
bank skew: 3676/2533 = 1.45
chip skew: 52195/46664 = 1.12
number of total write accesses:
dram[0]:       401       340       420       391       394       440       371       427       408       424       379       386       397       393       408       445 
dram[1]:       375       399       444       428       393       415       411       370       472       404       365       415       418       408       415       375 
dram[2]:       362       368       374       434       409       410       420       451       442       467       393       391       410       414       433       452 
dram[3]:       386       381       447       390       395       393       401       376       453       399       397       395       414       429       403       404 
dram[4]:       360       374       377       434       431       414       407       432       440       448       370       363       359       395       460       371 
dram[5]:       399       422       461       399       398       405       371       413       426       462       391       412       386       418       359       419 
dram[6]:       351       374       406       451       395       400       431       385       459       407       358       367       432       398       420       368 
dram[7]:       361       369       442       421       446       420       375       440       394       459       365       403       413       452       358       417 
dram[8]:       381       416       441       444       410       430       422       391       436       370       361       376       414       401       412       411 
dram[9]:       370       365       401       436       441       382       377       409       457       451       395       346       389       397       426       405 
dram[10]:       395       378       441       408       395       423       348       388       392       436       394       362       380       391       390       375 
dram[11]:       342       380       391       478       416       361       432       393       440       446       414       379       434       403       432       383 
total dram writes = 77720
bank skew: 478/340 = 1.41
chip skew: 6630/6296 = 1.05
average mf latency per bank:
dram[0]:       1579      1560      1580      1665      1556      1596      1632      1599      1561      1718      1614      1536      1603      1475      1619      1636
dram[1]:       1991      1711      2150      1919      2116      1798      1983      1719      2062      1736      2056      1725      2044      1734      2021      1711
dram[2]:       3548      4479      3549      4486      3796      4778      3634      4744      3522      4804      3475      4695      3455      5019      3653      4425
dram[3]:       1578      1614      1589      1642      1620      1619      1539      1543      1509      1594      1638      1615      1586      1642      1492      1598
dram[4]:       2249      1809      2244      1898      2304      1994     15015      1838      2245      1944      2325      1929      2131      1811      2325      1749
dram[5]:       1519      1653      1573      1636      1600      1608      1532      1562      1524      1656      1622      1734      1462      1595      1554      1533
dram[6]:       1594      1487      1590      1593      1583      1462      1520      1426      1542      1488      1546      1417      1577      1474      1521      1527
dram[7]:       1608      1569      1613      1634      1698      1540      1514      1631      1628      1586      1609      1648      1575      1497      1512      1581
dram[8]:       1633      1569      1655      1550      1622      1478      1592      1445      1645      1455      1602      1545      1595      1499      1545      1513
dram[9]:       1389      1511      1465      1546      1433      1568      1409      1504      1473      1483      1432      1538      1416      1542      1408      1500
dram[10]:       1555      1538      3700      1527      1473      1622      1409      1476      1489      1562      1485      1636      1488      1559      1534      1577
dram[11]:       2167      1859      2175      1903      2437      1927      2167      1807      2150      1886      2177      2127      2108      2041      2104      1896
maximum mf latency per bank:
dram[0]:       6892      6072      6165      6169      5876      5858      5832      5746      6331      5720      5766      6225      5954      5822      6421      7436
dram[1]:       5826      4913      6788      8479      6296      5605      5881      5679      7088      5394      6626      5397      6272      5575      6146      5443
dram[2]:       6356      7354      6827      7450      6230      7601      7120      7910      6546      8120      6838      7713      6271      7714      7057      7499
dram[3]:       5833      5622      6116      5348      5351      5703      5975      5968      5532      5505      5365      5780      6491      5560      5434      5054
dram[4]:       5654      6360      5713      6228      5505      5605      5591      5821      6055      6921      6215      5991      5419      6058      5685      6413
dram[5]:       5338      5399      5327      6302      5624      5708      5154      5549      5010      5788      5715      7034      5357      5451      5869      5901
dram[6]:       6266      5974      5817      5880      5705      5368      6198      5472      6137      6251      5992      5277      6223      5365      6309      5627
dram[7]:       5808      6593      5760      5834      6214      5367      5729      5474      5445      5417      5745      6792      6288      6221      5749      6063
dram[8]:       6333      5404      6249      5978      5807      5734      6480      5202      6107      5146      5929      5513      6074      5956      5942      6062
dram[9]:       6265      6380      5442      6524      5779      6602      5675      6590      5813      6310      5042      6791      5619      6468      5586      6370
dram[10]:       5694      6889      5774      6291      5892      6261      5446      5754      5937      7841      5897      5787      5887      6043      6488      5986
dram[11]:       5661      6319      5360      6291      5622      6893      6108      5891      5911      6417      7186      7099      5800      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2727045 n_nop=2592871 n_act=48421 n_pre=48405 n_ref_event=0 n_req=52747 n_rd=48020 n_rd_L2_A=0 n_write=0 n_wr_bk=6424 bw_util=0.07986
n_activity=819876 dram_eff=0.2656
bk0: 2952a 2296409i bk1: 2960a 2299020i bk2: 2956a 2303375i bk3: 2961a 2296777i bk4: 3092a 2290668i bk5: 3247a 2268920i bk6: 2777a 2323451i bk7: 3021a 2297603i bk8: 2916a 2304675i bk9: 3126a 2282849i bk10: 2807a 2317964i bk11: 3092a 2285544i bk12: 3015a 2294261i bk13: 2970a 2297463i bk14: 2866a 2306922i bk15: 3262a 2268098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082052
Row_Buffer_Locality_read = 0.077843
Row_Buffer_Locality_write = 0.124815
Bank_Level_Parallism = 9.451893
Bank_Level_Parallism_Col = 2.300779
Bank_Level_Parallism_Ready = 1.151545
write_to_read_ratio_blp_rw_average = 0.147065
GrpLevelPara = 1.976328 

BW Util details:
bwutil = 0.079858 
total_CMD = 2727045 
util_bw = 217776 
Wasted_Col = 451023 
Wasted_Row = 72116 
Idle = 1986130 

BW Util Bottlenecks: 
RCDc_limit = 726311 
RCDWRc_limit = 36696 
WTRc_limit = 171321 
RTWc_limit = 162635 
CCDLc_limit = 44053 
rwq = 0 
CCDLc_limit_alone = 32522 
WTRc_limit_alone = 166300 
RTWc_limit_alone = 156125 

Commands details: 
total_CMD = 2727045 
n_nop = 2592871 
Read = 48020 
Write = 0 
L2_Alloc = 0 
L2_WB = 6424 
n_act = 48421 
n_pre = 48405 
n_ref = 0 
n_req = 52747 
total_req = 54444 

Dual Bus Interface Util: 
issued_total_row = 96826 
issued_total_col = 54444 
Row_Bus_Util =  0.035506 
CoL_Bus_Util = 0.019964 
Either_Row_CoL_Bus_Util = 0.049201 
Issued_on_Two_Bus_Simul_Util = 0.006269 
issued_two_Eff = 0.127417 
queue_avg = 8.678048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.67805
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2727045 n_nop=2589640 n_act=49366 n_pre=49350 n_ref_event=0 n_req=53946 n_rd=49137 n_rd_L2_A=0 n_write=0 n_wr_bk=6507 bw_util=0.08162
n_activity=821590 dram_eff=0.2709
bk0: 3157a 2269837i bk1: 3046a 2278924i bk2: 3203a 2260152i bk3: 3111a 2261474i bk4: 2912a 2301186i bk5: 3099a 2270681i bk6: 2690a 2325485i bk7: 2851a 2301644i bk8: 3222a 2265566i bk9: 3274a 2251583i bk10: 3128a 2271759i bk11: 3125a 2274068i bk12: 3396a 2249064i bk13: 2938a 2293033i bk14: 3100a 2282207i bk15: 2885a 2294983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084900
Row_Buffer_Locality_read = 0.081364
Row_Buffer_Locality_write = 0.121023
Bank_Level_Parallism = 9.814319
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.155439
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.081618 
total_CMD = 2727045 
util_bw = 222576 
Wasted_Col = 452150 
Wasted_Row = 67881 
Idle = 1984438 

BW Util Bottlenecks: 
RCDc_limit = 735619 
RCDWRc_limit = 37117 
WTRc_limit = 177467 
RTWc_limit = 168919 
CCDLc_limit = 44696 
rwq = 0 
CCDLc_limit_alone = 32811 
WTRc_limit_alone = 172471 
RTWc_limit_alone = 162030 

Commands details: 
total_CMD = 2727045 
n_nop = 2589640 
Read = 49137 
Write = 0 
L2_Alloc = 0 
L2_WB = 6507 
n_act = 49366 
n_pre = 49350 
n_ref = 0 
n_req = 53946 
total_req = 55644 

Dual Bus Interface Util: 
issued_total_row = 98716 
issued_total_col = 55644 
Row_Bus_Util =  0.036199 
CoL_Bus_Util = 0.020405 
Either_Row_CoL_Bus_Util = 0.050386 
Issued_on_Two_Bus_Simul_Util = 0.006217 
issued_two_Eff = 0.123394 
queue_avg = 9.374053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.37405
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2727045 n_nop=2584299 n_act=51779 n_pre=51763 n_ref_event=0 n_req=57111 n_rd=52195 n_rd_L2_A=0 n_write=0 n_wr_bk=6630 bw_util=0.08628
n_activity=824436 dram_eff=0.2854
bk0: 3196a 2218707i bk1: 3274a 2209354i bk2: 3204a 2216623i bk3: 3309a 2200931i bk4: 3147a 2220327i bk5: 3152a 2219865i bk6: 3033a 2236342i bk7: 3411a 2184569i bk8: 3321a 2198363i bk9: 3403a 2183618i bk10: 3271a 2200937i bk11: 3403a 2188530i bk12: 3262a 2201947i bk13: 3328a 2209760i bk14: 3229a 2213414i bk15: 3252a 2201118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093380
Row_Buffer_Locality_read = 0.089051
Row_Buffer_Locality_write = 0.139341
Bank_Level_Parallism = 11.280489
Bank_Level_Parallism_Col = 2.409445
Bank_Level_Parallism_Ready = 1.165763
write_to_read_ratio_blp_rw_average = 0.150713
GrpLevelPara = 2.072483 

BW Util details:
bwutil = 0.086284 
total_CMD = 2727045 
util_bw = 235300 
Wasted_Col = 453339 
Wasted_Row = 60128 
Idle = 1978278 

BW Util Bottlenecks: 
RCDc_limit = 759531 
RCDWRc_limit = 35856 
WTRc_limit = 186555 
RTWc_limit = 178754 
CCDLc_limit = 47577 
rwq = 0 
CCDLc_limit_alone = 34925 
WTRc_limit_alone = 181219 
RTWc_limit_alone = 171438 

Commands details: 
total_CMD = 2727045 
n_nop = 2584299 
Read = 52195 
Write = 0 
L2_Alloc = 0 
L2_WB = 6630 
n_act = 51779 
n_pre = 51763 
n_ref = 0 
n_req = 57111 
total_req = 58825 

Dual Bus Interface Util: 
issued_total_row = 103542 
issued_total_col = 58825 
Row_Bus_Util =  0.037969 
CoL_Bus_Util = 0.021571 
Either_Row_CoL_Bus_Util = 0.052345 
Issued_on_Two_Bus_Simul_Util = 0.007195 
issued_two_Eff = 0.137454 
queue_avg = 12.676872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.6769
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2727045 n_nop=2592933 n_act=48611 n_pre=48595 n_ref_event=0 n_req=53057 n_rd=48213 n_rd_L2_A=0 n_write=0 n_wr_bk=6463 bw_util=0.0802
n_activity=824124 dram_eff=0.2654
bk0: 2877a 2309425i bk1: 2990a 2283655i bk2: 2847a 2300766i bk3: 3029a 2282807i bk4: 3043a 2283748i bk5: 3018a 2289538i bk6: 2795a 2310414i bk7: 2835a 2306826i bk8: 3050a 2281939i bk9: 2958a 2300103i bk10: 3200a 2270491i bk11: 3217a 2267678i bk12: 3309a 2258221i bk13: 3214a 2264202i bk14: 2885a 2302892i bk15: 2946a 2300623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083797
Row_Buffer_Locality_read = 0.080352
Row_Buffer_Locality_write = 0.118084
Bank_Level_Parallism = 9.583547
Bank_Level_Parallism_Col = 2.279722
Bank_Level_Parallism_Ready = 1.152529
write_to_read_ratio_blp_rw_average = 0.141544
GrpLevelPara = 1.965554 

BW Util details:
bwutil = 0.080198 
total_CMD = 2727045 
util_bw = 218704 
Wasted_Col = 452740 
Wasted_Row = 72075 
Idle = 1983526 

BW Util Bottlenecks: 
RCDc_limit = 726515 
RCDWRc_limit = 37430 
WTRc_limit = 177039 
RTWc_limit = 154680 
CCDLc_limit = 44359 
rwq = 0 
CCDLc_limit_alone = 32981 
WTRc_limit_alone = 171897 
RTWc_limit_alone = 148444 

Commands details: 
total_CMD = 2727045 
n_nop = 2592933 
Read = 48213 
Write = 0 
L2_Alloc = 0 
L2_WB = 6463 
n_act = 48611 
n_pre = 48595 
n_ref = 0 
n_req = 53057 
total_req = 54676 

Dual Bus Interface Util: 
issued_total_row = 97206 
issued_total_col = 54676 
Row_Bus_Util =  0.035645 
CoL_Bus_Util = 0.020050 
Either_Row_CoL_Bus_Util = 0.049179 
Issued_on_Two_Bus_Simul_Util = 0.006516 
issued_two_Eff = 0.132501 
queue_avg = 9.075843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.07584
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2727045 n_nop=2591061 n_act=48956 n_pre=48940 n_ref_event=0 n_req=53509 n_rd=48734 n_rd_L2_A=0 n_write=0 n_wr_bk=6435 bw_util=0.08092
n_activity=815686 dram_eff=0.2705
bk0: 2880a 2302808i bk1: 2995a 2282885i bk2: 3007a 2279046i bk3: 3157a 2257030i bk4: 3082a 2275662i bk5: 3188a 2266628i bk6: 3112a 2271624i bk7: 3050a 2273849i bk8: 2942a 2295563i bk9: 3214a 2256473i bk10: 3124a 2266877i bk11: 3080a 2269747i bk12: 2919a 2292094i bk13: 2991a 2282265i bk14: 3170a 2264754i bk15: 2823a 2306798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085088
Row_Buffer_Locality_read = 0.081237
Row_Buffer_Locality_write = 0.124398
Bank_Level_Parallism = 9.873309
Bank_Level_Parallism_Col = 2.325039
Bank_Level_Parallism_Ready = 1.153639
write_to_read_ratio_blp_rw_average = 0.147748
GrpLevelPara = 2.002340 

BW Util details:
bwutil = 0.080921 
total_CMD = 2727045 
util_bw = 220676 
Wasted_Col = 449694 
Wasted_Row = 68529 
Idle = 1988146 

BW Util Bottlenecks: 
RCDc_limit = 730532 
RCDWRc_limit = 36595 
WTRc_limit = 175797 
RTWc_limit = 165893 
CCDLc_limit = 43842 
rwq = 0 
CCDLc_limit_alone = 32397 
WTRc_limit_alone = 170803 
RTWc_limit_alone = 159442 

Commands details: 
total_CMD = 2727045 
n_nop = 2591061 
Read = 48734 
Write = 0 
L2_Alloc = 0 
L2_WB = 6435 
n_act = 48956 
n_pre = 48940 
n_ref = 0 
n_req = 53509 
total_req = 55169 

Dual Bus Interface Util: 
issued_total_row = 97896 
issued_total_col = 55169 
Row_Bus_Util =  0.035898 
CoL_Bus_Util = 0.020230 
Either_Row_CoL_Bus_Util = 0.049865 
Issued_on_Two_Bus_Simul_Util = 0.006264 
issued_two_Eff = 0.125610 
queue_avg = 9.582131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.58213
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2727045 n_nop=2588840 n_act=50056 n_pre=50040 n_ref_event=0 n_req=54744 n_rd=49944 n_rd_L2_A=0 n_write=0 n_wr_bk=6541 bw_util=0.08285
n_activity=820973 dram_eff=0.2752
bk0: 3151a 2261194i bk1: 3229a 2263202i bk2: 3158a 2266701i bk3: 3063a 2285176i bk4: 2873a 2305225i bk5: 3161a 2267243i bk6: 2942a 2290834i bk7: 2986a 2290974i bk8: 3267a 2256863i bk9: 3198a 2263586i bk10: 3268a 2244520i bk11: 3676a 2217578i bk12: 2968a 2289740i bk13: 3017a 2293924i bk14: 3016a 2289029i bk15: 2971a 2290757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085635
Row_Buffer_Locality_read = 0.082332
Row_Buffer_Locality_write = 0.120000
Bank_Level_Parallism = 9.877915
Bank_Level_Parallism_Col = 2.314825
Bank_Level_Parallism_Ready = 1.153495
write_to_read_ratio_blp_rw_average = 0.140864
GrpLevelPara = 1.998154 

BW Util details:
bwutil = 0.082852 
total_CMD = 2727045 
util_bw = 225940 
Wasted_Col = 453425 
Wasted_Row = 65993 
Idle = 1981687 

BW Util Bottlenecks: 
RCDc_limit = 743128 
RCDWRc_limit = 36491 
WTRc_limit = 179803 
RTWc_limit = 158205 
CCDLc_limit = 45636 
rwq = 0 
CCDLc_limit_alone = 34298 
WTRc_limit_alone = 174560 
RTWc_limit_alone = 152110 

Commands details: 
total_CMD = 2727045 
n_nop = 2588840 
Read = 49944 
Write = 0 
L2_Alloc = 0 
L2_WB = 6541 
n_act = 50056 
n_pre = 50040 
n_ref = 0 
n_req = 54744 
total_req = 56485 

Dual Bus Interface Util: 
issued_total_row = 100096 
issued_total_col = 56485 
Row_Bus_Util =  0.036705 
CoL_Bus_Util = 0.020713 
Either_Row_CoL_Bus_Util = 0.050679 
Issued_on_Two_Bus_Simul_Util = 0.006738 
issued_two_Eff = 0.132962 
queue_avg = 9.349174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.34917
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2727045 n_nop=2594467 n_act=47494 n_pre=47478 n_ref_event=0 n_req=51775 n_rd=47018 n_rd_L2_A=0 n_write=0 n_wr_bk=6402 bw_util=0.07836
n_activity=816991 dram_eff=0.2615
bk0: 2931a 2317379i bk1: 3026a 2300399i bk2: 2938a 2316551i bk3: 2935a 2311042i bk4: 2900a 2313745i bk5: 2617a 2349884i bk6: 3124a 2293872i bk7: 2740a 2330558i bk8: 3227a 2284600i bk9: 2948a 2306388i bk10: 3185a 2290411i bk11: 2821a 2328710i bk12: 2955a 2314489i bk13: 2777a 2334622i bk14: 3093a 2307202i bk15: 2801a 2330470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082723
Row_Buffer_Locality_read = 0.079714
Row_Buffer_Locality_write = 0.112466
Bank_Level_Parallism = 9.095229
Bank_Level_Parallism_Col = 2.242493
Bank_Level_Parallism_Ready = 1.149349
write_to_read_ratio_blp_rw_average = 0.137440
GrpLevelPara = 1.943162 

BW Util details:
bwutil = 0.078356 
total_CMD = 2727045 
util_bw = 213680 
Wasted_Col = 448430 
Wasted_Row = 74927 
Idle = 1990008 

BW Util Bottlenecks: 
RCDc_limit = 713862 
RCDWRc_limit = 37029 
WTRc_limit = 175393 
RTWc_limit = 144279 
CCDLc_limit = 41996 
rwq = 0 
CCDLc_limit_alone = 31451 
WTRc_limit_alone = 170443 
RTWc_limit_alone = 138684 

Commands details: 
total_CMD = 2727045 
n_nop = 2594467 
Read = 47018 
Write = 0 
L2_Alloc = 0 
L2_WB = 6402 
n_act = 47494 
n_pre = 47478 
n_ref = 0 
n_req = 51775 
total_req = 53420 

Dual Bus Interface Util: 
issued_total_row = 94972 
issued_total_col = 53420 
Row_Bus_Util =  0.034826 
CoL_Bus_Util = 0.019589 
Either_Row_CoL_Bus_Util = 0.048616 
Issued_on_Two_Bus_Simul_Util = 0.005799 
issued_two_Eff = 0.119281 
queue_avg = 8.014989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.01499
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2727045 n_nop=2593110 n_act=48507 n_pre=48491 n_ref_event=0 n_req=53119 n_rd=48298 n_rd_L2_A=0 n_write=0 n_wr_bk=6535 bw_util=0.08043
n_activity=817597 dram_eff=0.2683
bk0: 3045a 2288038i bk1: 3039a 2294571i bk2: 2889a 2301624i bk3: 3054a 2284055i bk4: 3172a 2277584i bk5: 3131a 2279045i bk6: 2845a 2304610i bk7: 3041a 2285380i bk8: 2949a 2297883i bk9: 3216a 2276016i bk10: 2871a 2308239i bk11: 3138a 2272470i bk12: 2908a 2305593i bk13: 3062a 2289575i bk14: 2781a 2329185i bk15: 3157a 2278655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086824
Row_Buffer_Locality_read = 0.083565
Row_Buffer_Locality_write = 0.119477
Bank_Level_Parallism = 9.578685
Bank_Level_Parallism_Col = 2.344950
Bank_Level_Parallism_Ready = 1.160112
write_to_read_ratio_blp_rw_average = 0.154946
GrpLevelPara = 2.002993 

BW Util details:
bwutil = 0.080428 
total_CMD = 2727045 
util_bw = 219332 
Wasted_Col = 446924 
Wasted_Row = 71340 
Idle = 1989449 

BW Util Bottlenecks: 
RCDc_limit = 722245 
RCDWRc_limit = 36746 
WTRc_limit = 177832 
RTWc_limit = 172789 
CCDLc_limit = 45632 
rwq = 0 
CCDLc_limit_alone = 33208 
WTRc_limit_alone = 172628 
RTWc_limit_alone = 165569 

Commands details: 
total_CMD = 2727045 
n_nop = 2593110 
Read = 48298 
Write = 0 
L2_Alloc = 0 
L2_WB = 6535 
n_act = 48507 
n_pre = 48491 
n_ref = 0 
n_req = 53119 
total_req = 54833 

Dual Bus Interface Util: 
issued_total_row = 96998 
issued_total_col = 54833 
Row_Bus_Util =  0.035569 
CoL_Bus_Util = 0.020107 
Either_Row_CoL_Bus_Util = 0.049114 
Issued_on_Two_Bus_Simul_Util = 0.006562 
issued_two_Eff = 0.133617 
queue_avg = 9.027780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.02778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2727045 n_nop=2591866 n_act=48668 n_pre=48652 n_ref_event=0 n_req=53101 n_rd=48245 n_rd_L2_A=0 n_write=0 n_wr_bk=6516 bw_util=0.08032
n_activity=820005 dram_eff=0.2671
bk0: 3174a 2279635i bk1: 3033a 2289482i bk2: 2986a 2291353i bk3: 3028a 2296783i bk4: 2997a 2289292i bk5: 2836a 2312117i bk6: 3105a 2285243i bk7: 2966a 2298667i bk8: 3274a 2269695i bk9: 2967a 2297931i bk10: 2965a 2295069i bk11: 3147a 2277120i bk12: 2994a 2289992i bk13: 2932a 2303108i bk14: 3068a 2288366i bk15: 2773a 2326643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083482
Row_Buffer_Locality_read = 0.080153
Row_Buffer_Locality_write = 0.116557
Bank_Level_Parallism = 9.522956
Bank_Level_Parallism_Col = 2.299112
Bank_Level_Parallism_Ready = 1.155182
write_to_read_ratio_blp_rw_average = 0.142913
GrpLevelPara = 1.981643 

BW Util details:
bwutil = 0.080323 
total_CMD = 2727045 
util_bw = 219044 
Wasted_Col = 450499 
Wasted_Row = 70425 
Idle = 1987077 

BW Util Bottlenecks: 
RCDc_limit = 726420 
RCDWRc_limit = 37607 
WTRc_limit = 181277 
RTWc_limit = 156549 
CCDLc_limit = 44087 
rwq = 0 
CCDLc_limit_alone = 32726 
WTRc_limit_alone = 176159 
RTWc_limit_alone = 150306 

Commands details: 
total_CMD = 2727045 
n_nop = 2591866 
Read = 48245 
Write = 0 
L2_Alloc = 0 
L2_WB = 6516 
n_act = 48668 
n_pre = 48652 
n_ref = 0 
n_req = 53101 
total_req = 54761 

Dual Bus Interface Util: 
issued_total_row = 97320 
issued_total_col = 54761 
Row_Bus_Util =  0.035687 
CoL_Bus_Util = 0.020081 
Either_Row_CoL_Bus_Util = 0.049570 
Issued_on_Two_Bus_Simul_Util = 0.006198 
issued_two_Eff = 0.125034 
queue_avg = 8.665419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.66542
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2727045 n_nop=2596057 n_act=47216 n_pre=47200 n_ref_event=0 n_req=51414 n_rd=46664 n_rd_L2_A=0 n_write=0 n_wr_bk=6447 bw_util=0.0779
n_activity=811590 dram_eff=0.2618
bk0: 2900a 2316727i bk1: 2920a 2313178i bk2: 2739a 2336566i bk3: 2927a 2318691i bk4: 2902a 2312740i bk5: 2890a 2315499i bk6: 2875a 2315567i bk7: 2855a 2320914i bk8: 3140a 2288478i bk9: 3033a 2305997i bk10: 3031a 2311723i bk11: 2957a 2314514i bk12: 2830a 2328271i bk13: 2937a 2306043i bk14: 2977a 2308008i bk15: 2751a 2327662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081670
Row_Buffer_Locality_read = 0.077490
Row_Buffer_Locality_write = 0.122737
Bank_Level_Parallism = 9.154711
Bank_Level_Parallism_Col = 2.269196
Bank_Level_Parallism_Ready = 1.152973
write_to_read_ratio_blp_rw_average = 0.145305
GrpLevelPara = 1.958207 

BW Util details:
bwutil = 0.077903 
total_CMD = 2727045 
util_bw = 212444 
Wasted_Col = 445901 
Wasted_Row = 72759 
Idle = 1995941 

BW Util Bottlenecks: 
RCDc_limit = 709513 
RCDWRc_limit = 36752 
WTRc_limit = 171825 
RTWc_limit = 155714 
CCDLc_limit = 42923 
rwq = 0 
CCDLc_limit_alone = 31951 
WTRc_limit_alone = 166974 
RTWc_limit_alone = 149593 

Commands details: 
total_CMD = 2727045 
n_nop = 2596057 
Read = 46664 
Write = 0 
L2_Alloc = 0 
L2_WB = 6447 
n_act = 47216 
n_pre = 47200 
n_ref = 0 
n_req = 51414 
total_req = 53111 

Dual Bus Interface Util: 
issued_total_row = 94416 
issued_total_col = 53111 
Row_Bus_Util =  0.034622 
CoL_Bus_Util = 0.019476 
Either_Row_CoL_Bus_Util = 0.048033 
Issued_on_Two_Bus_Simul_Util = 0.006065 
issued_two_Eff = 0.126263 
queue_avg = 7.848149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.84815
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2727045 n_nop=2595000 n_act=47693 n_pre=47677 n_ref_event=0 n_req=51858 n_rd=47148 n_rd_L2_A=0 n_write=0 n_wr_bk=6296 bw_util=0.07839
n_activity=816777 dram_eff=0.2617
bk0: 3100a 2290543i bk1: 3160a 2285342i bk2: 3037a 2298797i bk3: 3148a 2279805i bk4: 2768a 2328846i bk5: 2800a 2327703i bk6: 2533a 2361778i bk7: 2883a 2315708i bk8: 2945a 2310494i bk9: 2954a 2299305i bk10: 2816a 2314684i bk11: 3174a 2280869i bk12: 3041a 2299443i bk13: 2915a 2310210i bk14: 2968a 2304833i bk15: 2906a 2312859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080315
Row_Buffer_Locality_read = 0.077331
Row_Buffer_Locality_write = 0.110191
Bank_Level_Parallism = 9.266022
Bank_Level_Parallism_Col = 2.265293
Bank_Level_Parallism_Ready = 1.147870
write_to_read_ratio_blp_rw_average = 0.142068
GrpLevelPara = 1.954793 

BW Util details:
bwutil = 0.078391 
total_CMD = 2727045 
util_bw = 213776 
Wasted_Col = 447805 
Wasted_Row = 73907 
Idle = 1991557 

BW Util Bottlenecks: 
RCDc_limit = 716640 
RCDWRc_limit = 36853 
WTRc_limit = 171212 
RTWc_limit = 151555 
CCDLc_limit = 42968 
rwq = 0 
CCDLc_limit_alone = 32081 
WTRc_limit_alone = 166194 
RTWc_limit_alone = 145686 

Commands details: 
total_CMD = 2727045 
n_nop = 2595000 
Read = 47148 
Write = 0 
L2_Alloc = 0 
L2_WB = 6296 
n_act = 47693 
n_pre = 47677 
n_ref = 0 
n_req = 51858 
total_req = 53444 

Dual Bus Interface Util: 
issued_total_row = 95370 
issued_total_col = 53444 
Row_Bus_Util =  0.034972 
CoL_Bus_Util = 0.019598 
Either_Row_CoL_Bus_Util = 0.048421 
Issued_on_Two_Bus_Simul_Util = 0.006149 
issued_two_Eff = 0.126995 
queue_avg = 8.309570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.30957
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2727045 n_nop=2588438 n_act=50131 n_pre=50115 n_ref_event=0 n_req=54792 n_rd=49957 n_rd_L2_A=0 n_write=0 n_wr_bk=6524 bw_util=0.08285
n_activity=826364 dram_eff=0.2734
bk0: 3166a 2256263i bk1: 3199a 2255597i bk2: 3001a 2274352i bk3: 3256a 2248201i bk4: 3135a 2255791i bk5: 2953a 2284027i bk6: 3028a 2277038i bk7: 2924a 2287614i bk8: 3358a 2235505i bk9: 3280a 2239497i bk10: 3159a 2255605i bk11: 3192a 2254650i bk12: 3161a 2255972i bk13: 3091a 2271072i bk14: 3152a 2264589i bk15: 2902a 2284223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085067
Row_Buffer_Locality_read = 0.081550
Row_Buffer_Locality_write = 0.121406
Bank_Level_Parallism = 10.105381
Bank_Level_Parallism_Col = 2.315083
Bank_Level_Parallism_Ready = 1.152926
write_to_read_ratio_blp_rw_average = 0.140433
GrpLevelPara = 1.998347 

BW Util details:
bwutil = 0.082846 
total_CMD = 2727045 
util_bw = 225924 
Wasted_Col = 453823 
Wasted_Row = 66658 
Idle = 1980640 

BW Util Bottlenecks: 
RCDc_limit = 744750 
RCDWRc_limit = 37023 
WTRc_limit = 181894 
RTWc_limit = 157206 
CCDLc_limit = 45409 
rwq = 0 
CCDLc_limit_alone = 34112 
WTRc_limit_alone = 176667 
RTWc_limit_alone = 151136 

Commands details: 
total_CMD = 2727045 
n_nop = 2588438 
Read = 49957 
Write = 0 
L2_Alloc = 0 
L2_WB = 6524 
n_act = 50131 
n_pre = 50115 
n_ref = 0 
n_req = 54792 
total_req = 56481 

Dual Bus Interface Util: 
issued_total_row = 100246 
issued_total_col = 56481 
Row_Bus_Util =  0.036760 
CoL_Bus_Util = 0.020711 
Either_Row_CoL_Bus_Util = 0.050827 
Issued_on_Two_Bus_Simul_Util = 0.006645 
issued_two_Eff = 0.130729 
queue_avg = 9.858456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=9.85846

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53074, Miss = 23853, Miss_rate = 0.449, Pending_hits = 214, Reservation_fails = 1535
L2_cache_bank[1]: Access = 52142, Miss = 25111, Miss_rate = 0.482, Pending_hits = 222, Reservation_fails = 6919
L2_cache_bank[2]: Access = 53572, Miss = 25280, Miss_rate = 0.472, Pending_hits = 309, Reservation_fails = 1235
L2_cache_bank[3]: Access = 52726, Miss = 24801, Miss_rate = 0.470, Pending_hits = 256, Reservation_fails = 5799
L2_cache_bank[4]: Access = 53397, Miss = 26131, Miss_rate = 0.489, Pending_hits = 385, Reservation_fails = 3979
L2_cache_bank[5]: Access = 56583, Miss = 26999, Miss_rate = 0.477, Pending_hits = 420, Reservation_fails = 2989
L2_cache_bank[6]: Access = 51931, Miss = 24470, Miss_rate = 0.471, Pending_hits = 230, Reservation_fails = 1591
L2_cache_bank[7]: Access = 52376, Miss = 24675, Miss_rate = 0.471, Pending_hits = 273, Reservation_fails = 738
L2_cache_bank[8]: Access = 119355, Miss = 24700, Miss_rate = 0.207, Pending_hits = 300, Reservation_fails = 1987
L2_cache_bank[9]: Access = 51985, Miss = 24966, Miss_rate = 0.480, Pending_hits = 212, Reservation_fails = 2240
L2_cache_bank[10]: Access = 52379, Miss = 25119, Miss_rate = 0.480, Pending_hits = 225, Reservation_fails = 312
L2_cache_bank[11]: Access = 54625, Miss = 25777, Miss_rate = 0.472, Pending_hits = 295, Reservation_fails = 456
L2_cache_bank[12]: Access = 52420, Miss = 24829, Miss_rate = 0.474, Pending_hits = 211, Reservation_fails = 1390
L2_cache_bank[13]: Access = 50688, Miss = 23141, Miss_rate = 0.457, Pending_hits = 185, Reservation_fails = 1325
L2_cache_bank[14]: Access = 52422, Miss = 23932, Miss_rate = 0.457, Pending_hits = 257, Reservation_fails = 833
L2_cache_bank[15]: Access = 53768, Miss = 25314, Miss_rate = 0.471, Pending_hits = 234, Reservation_fails = 6164
L2_cache_bank[16]: Access = 54440, Miss = 25036, Miss_rate = 0.460, Pending_hits = 251, Reservation_fails = 2044
L2_cache_bank[17]: Access = 53441, Miss = 24154, Miss_rate = 0.452, Pending_hits = 245, Reservation_fails = 3244
L2_cache_bank[18]: Access = 51918, Miss = 23859, Miss_rate = 0.460, Pending_hits = 220, Reservation_fails = 2008
L2_cache_bank[19]: Access = 51807, Miss = 23738, Miss_rate = 0.458, Pending_hits = 214, Reservation_fails = 1462
L2_cache_bank[20]: Access = 76535, Miss = 23675, Miss_rate = 0.309, Pending_hits = 237, Reservation_fails = 1950
L2_cache_bank[21]: Access = 52074, Miss = 24404, Miss_rate = 0.469, Pending_hits = 247, Reservation_fails = 7023
L2_cache_bank[22]: Access = 54098, Miss = 25628, Miss_rate = 0.474, Pending_hits = 275, Reservation_fails = 1627
L2_cache_bank[23]: Access = 53489, Miss = 25269, Miss_rate = 0.472, Pending_hits = 238, Reservation_fails = 6029
L2_total_cache_accesses = 1361245
L2_total_cache_misses = 594861
L2_total_cache_miss_rate = 0.4370
L2_total_cache_pending_hits = 6155
L2_total_cache_reservation_fails = 64879
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 709921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 483894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 64879
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 99679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6155
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50308
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8464
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1299649
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61596
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 39800
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 25054
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=1361245
icnt_total_pkts_simt_to_mem=1361245
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1361245
Req_Network_cycles = 1063404
Req_Network_injected_packets_per_cycle =       1.2801 
Req_Network_conflicts_per_cycle =       2.0209
Req_Network_conflicts_per_cycle_util =       6.0918
Req_Bank_Level_Parallism =       3.8586
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.8353
Req_Network_out_buffer_full_per_cycle =       0.0570
Req_Network_out_buffer_avg_util =       7.5965

Reply_Network_injected_packets_num = 1361245
Reply_Network_cycles = 1063404
Reply_Network_injected_packets_per_cycle =        1.2801
Reply_Network_conflicts_per_cycle =        0.5262
Reply_Network_conflicts_per_cycle_util =       1.5854
Reply_Bank_Level_Parallism =       3.8565
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0852
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0427
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 6 sec (3006 sec)
gpgpu_simulation_rate = 1943 (inst/sec)
gpgpu_simulation_rate = 353 (cycle/sec)
gpgpu_silicon_slowdown = 3866855x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (229,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 11: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 664738
gpu_sim_insn = 9119693
gpu_ipc =      13.7192
gpu_tot_sim_cycle = 1728142
gpu_tot_sim_insn = 14961991
gpu_tot_ipc =       8.6578
gpu_tot_issued_cta = 366
gpu_occupancy = 77.9058% 
gpu_tot_occupancy = 63.5626% 
max_total_param_size = 0
gpu_stall_dramfull = 4439371
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.3585
partiton_level_parallism_total  =       2.0795
partiton_level_parallism_util =       4.4774
partiton_level_parallism_util_total  =       4.3313
L2_BW  =     146.6978 GB/Sec
L2_BW_total  =      90.8344 GB/Sec
gpu_total_sim_rate=2183

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 114085, Miss = 97841, Miss_rate = 0.858, Pending_hits = 2231, Reservation_fails = 466227
	L1D_cache_core[1]: Access = 116238, Miss = 100540, Miss_rate = 0.865, Pending_hits = 2283, Reservation_fails = 506962
	L1D_cache_core[2]: Access = 126249, Miss = 109545, Miss_rate = 0.868, Pending_hits = 2404, Reservation_fails = 493974
	L1D_cache_core[3]: Access = 130086, Miss = 112172, Miss_rate = 0.862, Pending_hits = 2544, Reservation_fails = 523226
	L1D_cache_core[4]: Access = 123798, Miss = 105233, Miss_rate = 0.850, Pending_hits = 2177, Reservation_fails = 500714
	L1D_cache_core[5]: Access = 126056, Miss = 104478, Miss_rate = 0.829, Pending_hits = 2502, Reservation_fails = 496364
	L1D_cache_core[6]: Access = 131961, Miss = 111567, Miss_rate = 0.845, Pending_hits = 2625, Reservation_fails = 493815
	L1D_cache_core[7]: Access = 121653, Miss = 102849, Miss_rate = 0.845, Pending_hits = 2612, Reservation_fails = 503349
	L1D_cache_core[8]: Access = 137365, Miss = 116153, Miss_rate = 0.846, Pending_hits = 2603, Reservation_fails = 561908
	L1D_cache_core[9]: Access = 125912, Miss = 107736, Miss_rate = 0.856, Pending_hits = 2448, Reservation_fails = 517432
	L1D_cache_core[10]: Access = 132874, Miss = 112223, Miss_rate = 0.845, Pending_hits = 2700, Reservation_fails = 574003
	L1D_cache_core[11]: Access = 134288, Miss = 114293, Miss_rate = 0.851, Pending_hits = 2688, Reservation_fails = 613598
	L1D_cache_core[12]: Access = 136054, Miss = 116679, Miss_rate = 0.858, Pending_hits = 2657, Reservation_fails = 526053
	L1D_cache_core[13]: Access = 137247, Miss = 116149, Miss_rate = 0.846, Pending_hits = 2791, Reservation_fails = 508864
	L1D_cache_core[14]: Access = 127315, Miss = 107851, Miss_rate = 0.847, Pending_hits = 2404, Reservation_fails = 501528
	L1D_cache_core[15]: Access = 134073, Miss = 115803, Miss_rate = 0.864, Pending_hits = 2941, Reservation_fails = 535471
	L1D_cache_core[16]: Access = 124028, Miss = 105340, Miss_rate = 0.849, Pending_hits = 2607, Reservation_fails = 502194
	L1D_cache_core[17]: Access = 117127, Miss = 99512, Miss_rate = 0.850, Pending_hits = 2437, Reservation_fails = 499578
	L1D_cache_core[18]: Access = 111587, Miss = 95558, Miss_rate = 0.856, Pending_hits = 2240, Reservation_fails = 429981
	L1D_cache_core[19]: Access = 121406, Miss = 104968, Miss_rate = 0.865, Pending_hits = 2534, Reservation_fails = 480556
	L1D_cache_core[20]: Access = 119323, Miss = 102530, Miss_rate = 0.859, Pending_hits = 2258, Reservation_fails = 444426
	L1D_cache_core[21]: Access = 106808, Miss = 91498, Miss_rate = 0.857, Pending_hits = 2040, Reservation_fails = 461976
	L1D_cache_core[22]: Access = 117259, Miss = 102707, Miss_rate = 0.876, Pending_hits = 2248, Reservation_fails = 516650
	L1D_cache_core[23]: Access = 118745, Miss = 102884, Miss_rate = 0.866, Pending_hits = 2235, Reservation_fails = 455894
	L1D_cache_core[24]: Access = 110696, Miss = 95374, Miss_rate = 0.862, Pending_hits = 2354, Reservation_fails = 479748
	L1D_cache_core[25]: Access = 122013, Miss = 107392, Miss_rate = 0.880, Pending_hits = 2499, Reservation_fails = 495305
	L1D_cache_core[26]: Access = 112050, Miss = 95630, Miss_rate = 0.853, Pending_hits = 2166, Reservation_fails = 450701
	L1D_cache_core[27]: Access = 122930, Miss = 106819, Miss_rate = 0.869, Pending_hits = 2377, Reservation_fails = 550066
	L1D_cache_core[28]: Access = 122713, Miss = 106790, Miss_rate = 0.870, Pending_hits = 2432, Reservation_fails = 508689
	L1D_cache_core[29]: Access = 119620, Miss = 104004, Miss_rate = 0.869, Pending_hits = 2327, Reservation_fails = 504294
	L1D_total_cache_accesses = 3701559
	L1D_total_cache_misses = 3172118
	L1D_total_cache_miss_rate = 0.8570
	L1D_total_cache_pending_hits = 73364
	L1D_total_cache_reservation_fails = 15103546
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.104
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 449506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 73364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2989857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15097323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 62315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 73364
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 70634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 49312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3575042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 126517

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 556495
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 562881
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 13977947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 5405
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 818
ctas_completed 366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3621, 2541, 3689, 1607, 1652, 3198, 2148, 1771, 1812, 1910, 2494, 1852, 1960, 1964, 1589, 2197, 2147, 4375, 2127, 1800, 1773, 1923, 3583, 2187, 1140, 1777, 1373, 1104, 1110, 1367, 1056, 1068, 
gpgpu_n_tot_thrd_icount = 63607104
gpgpu_n_tot_w_icount = 1987722
gpgpu_n_stall_shd_mem = 6220798
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3467228
gpgpu_n_mem_write_global = 126517
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4302273
gpgpu_n_store_insn = 205939
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 841984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5843703
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377095
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6184433	W0_Idle:14688324	W0_Scoreboard:94254749	W1:615812	W2:216688	W3:149052	W4:113874	W5:92738	W6:73380	W7:59492	W8:47438	W9:39669	W10:33337	W11:28924	W12:26204	W13:25824	W14:28055	W15:25805	W16:24737	W17:24687	W18:24693	W19:26080	W20:25765	W21:27374	W22:27235	W23:27461	W24:25972	W25:19904	W26:14898	W27:10556	W28:9022	W29:8640	W30:7072	W31:4390	W32:102944
single_issue_nums: WS0:510079	WS1:504493	WS2:483401	WS3:489749	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24417376 {8:3052172,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5060680 {40:126517,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 16602240 {40:415056,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 122086880 {40:3052172,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1012136 {8:126517,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 16602240 {40:415056,}
maxmflatency = 8525 
max_icnt2mem_latency = 6287 
maxmrqlatency = 4652 
max_icnt2sh_latency = 382 
averagemflatency = 1161 
avg_icnt2mem_latency = 387 
avg_mrq_latency = 208 
avg_icnt2sh_latency = 3 
mrq_lat_table:400247 	8306 	20619 	45263 	86096 	143648 	240628 	392355 	467346 	200461 	8836 	265 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1036647 	687449 	542796 	595539 	592669 	138636 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	211225 	46063 	21649 	13038 	1720854 	233918 	221120 	279733 	379938 	319489 	141109 	5609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3143567 	272702 	102671 	49676 	16229 	4341 	3510 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	718 	335 	136 	308 	177 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         5        42        44        64        64        48        48         9         6         6         5        20        20        12        20 
dram[1]:         8         5        43        48        64        64        48        48         9         7         7         6        16        16        16        16 
dram[2]:         5         5        43        48        64        64        48        48         8         8         5         5        12         7        20        12 
dram[3]:         5         6        44        44        64        64        48        48         8         8         6         7        16        12        16        12 
dram[4]:         5         7        48        40        64        64        33        48         8        12         6         6         8        12        20        11 
dram[5]:         6         6        47        48        33        49        48        48         8         8         7         7        14        12        12         9 
dram[6]:         5         4        40        47        64        51        48        48         8         6         6         5        14        10        24         7 
dram[7]:         5         5        40        30        64        64        48        48         8         8         6         7        11        20        12        16 
dram[8]:         9         6        48        48        64        64        48        48         8         8         5         6        24        24        16        12 
dram[9]:         6         5        44        48        64        64        48        49         8         8         7         4        12         9        15         8 
dram[10]:         7         5        45        48        64        64        48        48         8         8         6         6        15        14         5         8 
dram[11]:         5         6        42        40        64        64        44        44         8         8         5         8        24        16        17         8 
maximum service time to same row:
dram[0]:     54447     88512     43863     43877     37797     93159     40174     50274     63425     25995     87373     50835     62673     69942     59722     56322 
dram[1]:     58145     65044     29179     61120     54237    109928     62190     46336     28997     80005     43665     59822     95240     81022    101418     68413 
dram[2]:     39714     27747     26866     58802     84874     63948     77941     91392     78548     99192     69475    105969     62039     61106     30729     33537 
dram[3]:     33686     36833     37959     75295     42065     62081     62369     18658     70046     53752     60060     51252     39843     32784     54746     92487 
dram[4]:     81426     80494     44250     28073     90595     19582     77097     54781     57893     84721     83869     54727     60272     13101     76089     77430 
dram[5]:     58049     79521     57760     49406     85662     56513     29254     90838     53601     79521     19300     45541     44173     72825     50646     61590 
dram[6]:     34573     51747     67184     56732     63667     45106     79468     51528     93209     71577     59022     56279     42503     39639     66650     67443 
dram[7]:     36935     49589     21939     40370     37352     69276     31757     30079     63884     85813     34586     67842     36015     47312     72718     80524 
dram[8]:     37212     38158     35344     63200     31224     54748     16500    113739     30385     38216     39680     69297     71976     64559     84426     40302 
dram[9]:     86879     50908     53351     62995     59162     59720     56646     37324     36001     50274     23779     51056     89744     91836     43341     82492 
dram[10]:     39524     41890     25199     50892     88660     68488     40263     79900     83601     57480     87806     51445     53804     91192     99843     82589 
dram[11]:     43854     81802     94045     64973     69430    107967     73428     81207     51669     57834     59190    101365     88003     69559     62628     59655 
average row accesses per activate:
dram[0]:  1.108002  1.084994  1.095740  1.087954  1.091673  1.107660  1.079568  1.112797  1.086400  1.122905  1.106444  1.113583  1.106081  1.098863  1.083992  1.124214 
dram[1]:  1.101613  1.100686  1.101056  1.113121  1.098923  1.093110  1.093406  1.090647  1.134158  1.123653  1.121474  1.128471  1.105726  1.099850  1.109787  1.080078 
dram[2]:  1.099551  1.093666  1.083817  1.112887  1.100657  1.097165  1.115360  1.122285  1.122173  1.130444  1.125707  1.107833  1.123178  1.107291  1.106539  1.103459 
dram[3]:  1.098730  1.103920  1.108375  1.096701  1.088248  1.107206  1.096256  1.093985  1.118527  1.123804  1.130417  1.129378  1.104550  1.140700  1.101617  1.083496 
dram[4]:  1.088457  1.113363  1.087176  1.096270  1.110923  1.093850  1.094228  1.114799  1.131256  1.124000  1.109215  1.122562  1.102251  1.101021  1.107556  1.078936 
dram[5]:  1.098642  1.101891  1.099754  1.094948  1.098866  1.099787  1.090880  1.084936  1.101034  1.111215  1.135800  1.132787  1.095500  1.099736  1.075597  1.081621 
dram[6]:  1.087664  1.095055  1.097751  1.106663  1.096819  1.087561  1.131318  1.086881  1.143203  1.106901  1.090437  1.114903  1.115142  1.102860  1.106652  1.097783 
dram[7]:  1.090745  1.095360  1.097973  1.088289  1.116377  1.099590  1.083888  1.105673  1.108375  1.126143  1.133646  1.114512  1.098593  1.096435  1.080511  1.091487 
dram[8]:  1.113639  1.106221  1.115156  1.102455  1.095308  1.103156  1.110390  1.091807  1.118882  1.093170  1.142490  1.133189  1.097310  1.116955  1.091195  1.095089 
dram[9]:  1.095681  1.089476  1.093985  1.106671  1.125026  1.099244  1.093629  1.115368  1.125852  1.140444  1.112743  1.103197  1.088759  1.112121  1.111530  1.107038 
dram[10]:  1.105934  1.092879  1.105335  1.086826  1.085289  1.089716  1.083094  1.093808  1.099539  1.098290  1.107006  1.103203  1.092457  1.083406  1.085531  1.085807 
dram[11]:  1.088970  1.097791  1.086471  1.109228  1.110138  1.081543  1.099828  1.094051  1.143335  1.136573  1.112799  1.122161  1.126173  1.099518  1.098110  1.079422 
average row locality = 2014090/1823664 = 1.104419
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9658      9300      9415      9276      9628     10225      8902      9822      8892     10035      9631     10032      9666      9917      9126     10269 
dram[1]:      9929      9763      9760      9855      9614      9426      9275      9120     10087     10140     10219     10297      9986      9400      9546      9289 
dram[2]:      9782      9914      9594     10141      9624      9627      9819     10250     10172     10170     10082      9984     10468     10110      9745      9860 
dram[3]:      9583      9817      9610      9855      9357      9891      9536      9458     10010     10107     10324     10403      9920     10802      9590      9234 
dram[4]:      9358      9897      9616      9721      9709      9522      9737     10123     10299      9980      9788     10092      9703      9783      9698      9201 
dram[5]:      9706      9702      9480      9526      9542     10051      9398      9155      9832      9906     10352     10583      9570      9597      9201      9041 
dram[6]:      9039      9510      9663      9816      9621      9100     10228      9262     10430      9587      9669      9818      9925      9594      9897      9272 
dram[7]:      9549      9541      9595      9361     10106      9650      9227      9653      9757     10229      9969      9874      9538      9261      9261      9528 
dram[8]:      9879      9535      9876      9588      9683      9618      9651      9315     10067      9486     10258     10137      9396      9703      9613      9372 
dram[9]:      9495      9791      9302      9575      9951      9595      9391      9735     10110     10347      9666      9658      9072      9804      9513      9702 
dram[10]:     10049      9477      9726      9402      9130      9327      8709      9259      9461      9343      9506      9615      9524      9164      9089      8987 
dram[11]:      9380      9797      9406      9925      9968      9097      9436      9446     10402     10245      9861      9986     10174      9901      9823      9137 
total dram reads = 1861374
bank skew: 10802/8709 = 1.24
chip skew: 159342/149768 = 1.06
number of total write accesses:
dram[0]:      1033       972      1045       961      1011      1039       936      1056      1057      1093      1095      1092      1093      1074       979      1072 
dram[1]:       931      1053      1030      1058      1032      1067       995       962      1190      1064      1094      1208      1087      1097      1043       959 
dram[2]:       985       931       951      1050       979      1010      1039      1071      1036      1143      1113      1053      1112      1049      1065      1085 
dram[3]:       999      1016      1102       994       995      1024      1022       939      1111      1040      1099      1182      1075      1089       986      1026 
dram[4]:       948       964       979      1067      1055       963      1004      1101      1118      1118      1059      1101      1009      1040      1113      1003 
dram[5]:      1029      1037      1063       969       966      1035       943       952      1050      1121      1197      1186      1035      1063       938       979 
dram[6]:       911       972      1034      1074       994       991      1093      1007      1196      1138      1057      1134      1103      1085      1049       968 
dram[7]:       958       950      1077       976      1073      1046       945      1099      1027      1137      1190      1088      1083      1125       946      1018 
dram[8]:      1006      1041      1074      1035       989      1046      1038       943      1122       974      1106      1109      1095      1076      1016      1025 
dram[9]:       967       943       991      1073      1075       958       973      1075      1076      1138      1148      1057      1068      1101      1079      1049 
dram[10]:      1023       968      1054       996       947      1070       901       953      1046      1036      1129      1063      1042      1067       953       994 
dram[11]:       936       980       950      1091      1028       948      1035      1027      1147      1128      1098      1093      1148      1072      1087       964 
total dram writes = 200038
bank skew: 1208/901 = 1.34
chip skew: 16870/16242 = 1.04
average mf latency per bank:
dram[0]:       1496      1520      1411      1527      1398      1509      1491      1541      1405      1628      1470      1541      1464      1500      1525      1600
dram[1]:       2474      2078      2385      2088      2384      2025      2305      1931      2317      2041      2394      2023      2442      2064      2433      2037
dram[2]:       2858      2685      2784      2670      2866      2760      2878      2769      2879      2826      2868      2766      2859      2934      2967      2647
dram[3]:       2061      2940      2082      2859      2000      2989      2017      2870      2077      2949      2216      3097      2023      3008      2077      2818
dram[4]:       2762      2425      2569      2382      2565      2333      6738      2209      2637      2431      2557      2351      2576      2294      2865      2229
dram[5]:       1456      1387      1463      1360      1454      1354      1394      1354      1391      1378      1512      1450      1412      1420      1421      1368
dram[6]:       1998      1520      1938      1547      1926      1452      1975      1453      2092      1492      1891      1558      2125      1546      1966      1539
dram[7]:       1391      1324      1310      1277      1425      1263      1321      1313      1398      1330      1388      1302      1371      1271      1336      1289
dram[8]:       3041      1716      2931      1588      2896      1578      2815      1522      2858      1580      2938      1677      2898      1636      2847      1693
dram[9]:       2065      2354      2028      2329      2108      2301      1997      2309      2166      2429      2039      2359      2035      2343      2036      2355
dram[10]:       1326      1276      5035      1224      1218      1257      1203      1225      1238      1259      1250      1289      1264      1235      1282      1242
dram[11]:       2216      1680      2190      1656      2314      1628      2221      1611      2288      1690      2231      1806      2281      1766      2245      1644
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       7045      6241      6788      8479      6891      5605      6732      5785      7088      6102      7215      6526      7110      5891      6709      5580
dram[2]:       6786      7354      6827      7450      6365      7601      7120      7910      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5351      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      6360      6698      6228      6840      5759      7234      5821      6699      6921      6718      6414      7113      6058      7126      6413
dram[5]:       5338      5399      5327      6302      5624      5708      5154      5549      5010      5788      5715      7034      5357      5451      5869      5901
dram[6]:       6266      5974      5817      5880      5705      5368      6198      5517      6137      6251      5992      5277      6223      5543      6309      5627
dram[7]:       5808      6593      5760      5834      6214      5367      5729      5474      5445      5417      5745      6792      6288      6221      5749      6063
dram[8]:       8467      5404      8087      5978      8525      5734      7770      5202      7840      5146      8420      7986      8323      5956      8444      6062
dram[9]:       6265      6380      5511      6524      5779      6602      5675      6590      5813      6310      5301      6791      5619      7211      5586      6370
dram[10]:       5694      6889      5774      6291      5892      6261      5446      5754      5937      7841      5897      5787      5887      6043      6488      5986
dram[11]:       5661      6319      5391      6291      6331      6893      6108      5891      6138      6417      7186      7099      5968      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4431743 n_nop=4020219 n_act=151176 n_pre=151160 n_ref_event=0 n_req=166448 n_rd=153794 n_rd_L2_A=0 n_write=0 n_wr_bk=16608 bw_util=0.1538
n_activity=2164082 dram_eff=0.315
bk0: 9658a 2966980i bk1: 9300a 3012239i bk2: 9415a 3010027i bk3: 9276a 3027123i bk4: 9628a 2990547i bk5: 10225a 2921561i bk6: 8902a 3078545i bk7: 9822a 2961956i bk8: 8892a 3074692i bk9: 10035a 2923408i bk10: 9631a 2976651i bk11: 10032a 2923990i bk12: 9666a 2965584i bk13: 9917a 2945322i bk14: 9126a 3033641i bk15: 10269a 2908906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091764
Row_Buffer_Locality_read = 0.088729
Row_Buffer_Locality_write = 0.128655
Bank_Level_Parallism = 11.343370
Bank_Level_Parallism_Col = 2.439249
Bank_Level_Parallism_Ready = 1.149616
write_to_read_ratio_blp_rw_average = 0.147470
GrpLevelPara = 2.086717 

BW Util details:
bwutil = 0.153801 
total_CMD = 4431743 
util_bw = 681608 
Wasted_Col = 1282081 
Wasted_Row = 101737 
Idle = 2366317 

BW Util Bottlenecks: 
RCDc_limit = 2223628 
RCDWRc_limit = 93955 
WTRc_limit = 509526 
RTWc_limit = 524291 
CCDLc_limit = 145727 
rwq = 0 
CCDLc_limit_alone = 108911 
WTRc_limit_alone = 495001 
RTWc_limit_alone = 502000 

Commands details: 
total_CMD = 4431743 
n_nop = 4020219 
Read = 153794 
Write = 0 
L2_Alloc = 0 
L2_WB = 16608 
n_act = 151176 
n_pre = 151160 
n_ref = 0 
n_req = 166448 
total_req = 170402 

Dual Bus Interface Util: 
issued_total_row = 302336 
issued_total_col = 170402 
Row_Bus_Util =  0.068221 
CoL_Bus_Util = 0.038450 
Either_Row_CoL_Bus_Util = 0.092858 
Issued_on_Two_Bus_Simul_Util = 0.013813 
issued_two_Eff = 0.148750 
queue_avg = 19.277540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.2775
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4431743 n_nop=4016300 n_act=152427 n_pre=152411 n_ref_event=0 n_req=168625 n_rd=155706 n_rd_L2_A=0 n_write=0 n_wr_bk=16870 bw_util=0.1558
n_activity=2162929 dram_eff=0.3192
bk0: 9929a 2914449i bk1: 9763a 2930133i bk2: 9760a 2929622i bk3: 9855a 2914275i bk4: 9614a 2953374i bk5: 9426a 2971202i bk6: 9275a 3009863i bk7: 9120a 3031552i bk8: 10087a 2906874i bk9: 10140a 2892611i bk10: 10219a 2876303i bk11: 10297a 2869656i bk12: 9986a 2908184i bk13: 9400a 2968771i bk14: 9546a 2974223i bk15: 9289a 2974694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.096059
Row_Buffer_Locality_read = 0.093484
Row_Buffer_Locality_write = 0.127100
Bank_Level_Parallism = 11.686855
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.155162
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.155764 
total_CMD = 4431743 
util_bw = 690304 
Wasted_Col = 1278777 
Wasted_Row = 95513 
Idle = 2367149 

BW Util Bottlenecks: 
RCDc_limit = 2227293 
RCDWRc_limit = 95393 
WTRc_limit = 524271 
RTWc_limit = 534274 
CCDLc_limit = 147051 
rwq = 0 
CCDLc_limit_alone = 110046 
WTRc_limit_alone = 509836 
RTWc_limit_alone = 511704 

Commands details: 
total_CMD = 4431743 
n_nop = 4016300 
Read = 155706 
Write = 0 
L2_Alloc = 0 
L2_WB = 16870 
n_act = 152427 
n_pre = 152411 
n_ref = 0 
n_req = 168625 
total_req = 172576 

Dual Bus Interface Util: 
issued_total_row = 304838 
issued_total_col = 172576 
Row_Bus_Util =  0.068785 
CoL_Bus_Util = 0.038941 
Either_Row_CoL_Bus_Util = 0.093743 
Issued_on_Two_Bus_Simul_Util = 0.013983 
issued_two_Eff = 0.149168 
queue_avg = 20.522038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.522
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4431743 n_nop=4010858 n_act=155063 n_pre=155047 n_ref_event=0 n_req=172062 n_rd=159342 n_rd_L2_A=0 n_write=0 n_wr_bk=16672 bw_util=0.1589
n_activity=2167890 dram_eff=0.3248
bk0: 9782a 2875879i bk1: 9914a 2855502i bk2: 9594a 2898858i bk3: 10141a 2836208i bk4: 9624a 2895091i bk5: 9627a 2889921i bk6: 9819a 2866378i bk7: 10250a 2811999i bk8: 10172a 2815966i bk9: 10170a 2821464i bk10: 10082a 2821127i bk11: 9984a 2834276i bk12: 10468a 2772963i bk13: 10110a 2831619i bk14: 9745a 2869422i bk15: 9860a 2862142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.098802
Row_Buffer_Locality_read = 0.095392
Row_Buffer_Locality_write = 0.141509
Bank_Level_Parallism = 12.358068
Bank_Level_Parallism_Col = 2.493820
Bank_Level_Parallism_Ready = 1.155098
write_to_read_ratio_blp_rw_average = 0.150169
GrpLevelPara = 2.132214 

BW Util details:
bwutil = 0.158867 
total_CMD = 4431743 
util_bw = 704056 
Wasted_Col = 1279806 
Wasted_Row = 87990 
Idle = 2359891 

BW Util Bottlenecks: 
RCDc_limit = 2258956 
RCDWRc_limit = 91074 
WTRc_limit = 519057 
RTWc_limit = 550577 
CCDLc_limit = 150805 
rwq = 0 
CCDLc_limit_alone = 112352 
WTRc_limit_alone = 504391 
RTWc_limit_alone = 526790 

Commands details: 
total_CMD = 4431743 
n_nop = 4010858 
Read = 159342 
Write = 0 
L2_Alloc = 0 
L2_WB = 16672 
n_act = 155063 
n_pre = 155047 
n_ref = 0 
n_req = 172062 
total_req = 176014 

Dual Bus Interface Util: 
issued_total_row = 310110 
issued_total_col = 176014 
Row_Bus_Util =  0.069975 
CoL_Bus_Util = 0.039717 
Either_Row_CoL_Bus_Util = 0.094971 
Issued_on_Two_Bus_Simul_Util = 0.014721 
issued_two_Eff = 0.155004 
queue_avg = 23.134563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.1346
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4431743 n_nop=4014267 n_act=153695 n_pre=153679 n_ref_event=0 n_req=170333 n_rd=157497 n_rd_L2_A=0 n_write=0 n_wr_bk=16699 bw_util=0.1572
n_activity=2172550 dram_eff=0.3207
bk0: 9583a 2924761i bk1: 9817a 2879301i bk2: 9610a 2922540i bk3: 9855a 2890460i bk4: 9357a 2965482i bk5: 9891a 2911179i bk6: 9536a 2936109i bk7: 9458a 2945865i bk8: 10010a 2873015i bk9: 10107a 2869046i bk10: 10324a 2841018i bk11: 10403a 2828836i bk12: 9920a 2891183i bk13: 10802a 2796803i bk14: 9590a 2923422i bk15: 9234a 2971769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.097679
Row_Buffer_Locality_read = 0.094802
Row_Buffer_Locality_write = 0.132985
Bank_Level_Parallism = 11.959629
Bank_Level_Parallism_Col = 2.469390
Bank_Level_Parallism_Ready = 1.155273
write_to_read_ratio_blp_rw_average = 0.148985
GrpLevelPara = 2.111874 

BW Util details:
bwutil = 0.157226 
total_CMD = 4431743 
util_bw = 696784 
Wasted_Col = 1282863 
Wasted_Row = 93186 
Idle = 2358910 

BW Util Bottlenecks: 
RCDc_limit = 2243916 
RCDWRc_limit = 93628 
WTRc_limit = 515786 
RTWc_limit = 536637 
CCDLc_limit = 149007 
rwq = 0 
CCDLc_limit_alone = 111428 
WTRc_limit_alone = 501151 
RTWc_limit_alone = 513693 

Commands details: 
total_CMD = 4431743 
n_nop = 4014267 
Read = 157497 
Write = 0 
L2_Alloc = 0 
L2_WB = 16699 
n_act = 153695 
n_pre = 153679 
n_ref = 0 
n_req = 170333 
total_req = 174196 

Dual Bus Interface Util: 
issued_total_row = 307374 
issued_total_col = 174196 
Row_Bus_Util =  0.069357 
CoL_Bus_Util = 0.039306 
Either_Row_CoL_Bus_Util = 0.094201 
Issued_on_Two_Bus_Simul_Util = 0.014462 
issued_two_Eff = 0.153527 
queue_avg = 21.909870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.9099
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4431743 n_nop=4016836 n_act=152872 n_pre=152856 n_ref_event=0 n_req=168913 n_rd=156227 n_rd_L2_A=0 n_write=0 n_wr_bk=16642 bw_util=0.156
n_activity=2158744 dram_eff=0.3203
bk0: 9358a 2972141i bk1: 9897a 2907005i bk2: 9616a 2937704i bk3: 9721a 2934042i bk4: 9709a 2941420i bk5: 9522a 2964847i bk6: 9737a 2933431i bk7: 10123a 2869130i bk8: 10299a 2854539i bk9: 9980a 2896646i bk10: 9788a 2923287i bk11: 10092a 2878538i bk12: 9703a 2912106i bk13: 9783a 2918384i bk14: 9698a 2937028i bk15: 9201a 2988464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.094966
Row_Buffer_Locality_read = 0.091802
Row_Buffer_Locality_write = 0.133927
Bank_Level_Parallism = 11.824220
Bank_Level_Parallism_Col = 2.472398
Bank_Level_Parallism_Ready = 1.152656
write_to_read_ratio_blp_rw_average = 0.149832
GrpLevelPara = 2.112099 

BW Util details:
bwutil = 0.156028 
total_CMD = 4431743 
util_bw = 691476 
Wasted_Col = 1277490 
Wasted_Row = 93431 
Idle = 2369346 

BW Util Bottlenecks: 
RCDc_limit = 2236715 
RCDWRc_limit = 92063 
WTRc_limit = 512856 
RTWc_limit = 539517 
CCDLc_limit = 147218 
rwq = 0 
CCDLc_limit_alone = 110416 
WTRc_limit_alone = 498839 
RTWc_limit_alone = 516732 

Commands details: 
total_CMD = 4431743 
n_nop = 4016836 
Read = 156227 
Write = 0 
L2_Alloc = 0 
L2_WB = 16642 
n_act = 152872 
n_pre = 152856 
n_ref = 0 
n_req = 168913 
total_req = 172869 

Dual Bus Interface Util: 
issued_total_row = 305728 
issued_total_col = 172869 
Row_Bus_Util =  0.068986 
CoL_Bus_Util = 0.039007 
Either_Row_CoL_Bus_Util = 0.093622 
Issued_on_Two_Bus_Simul_Util = 0.014371 
issued_two_Eff = 0.153504 
queue_avg = 20.938801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.9388
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4431743 n_nop=4017847 n_act=151958 n_pre=151942 n_ref_event=0 n_req=167244 n_rd=154642 n_rd_L2_A=0 n_write=0 n_wr_bk=16563 bw_util=0.1545
n_activity=2162301 dram_eff=0.3167
bk0: 9706a 2961809i bk1: 9702a 2980602i bk2: 9480a 2997550i bk3: 9526a 2993056i bk4: 9542a 2995613i bk5: 10051a 2940334i bk6: 9398a 3022561i bk7: 9155a 3045236i bk8: 9832a 2955736i bk9: 9906a 2942262i bk10: 10352a 2883615i bk11: 10583a 2879376i bk12: 9570a 2986244i bk13: 9597a 2996592i bk14: 9201a 3023991i bk15: 9041a 3058215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091399
Row_Buffer_Locality_read = 0.088443
Row_Buffer_Locality_write = 0.127678
Bank_Level_Parallism = 11.370072
Bank_Level_Parallism_Col = 2.425907
Bank_Level_Parallism_Ready = 1.147673
write_to_read_ratio_blp_rw_average = 0.143105
GrpLevelPara = 2.083891 

BW Util details:
bwutil = 0.154526 
total_CMD = 4431743 
util_bw = 684820 
Wasted_Col = 1282865 
Wasted_Row = 97837 
Idle = 2366221 

BW Util Bottlenecks: 
RCDc_limit = 2234862 
RCDWRc_limit = 92767 
WTRc_limit = 508233 
RTWc_limit = 505622 
CCDLc_limit = 143976 
rwq = 0 
CCDLc_limit_alone = 108625 
WTRc_limit_alone = 494142 
RTWc_limit_alone = 484362 

Commands details: 
total_CMD = 4431743 
n_nop = 4017847 
Read = 154642 
Write = 0 
L2_Alloc = 0 
L2_WB = 16563 
n_act = 151958 
n_pre = 151942 
n_ref = 0 
n_req = 167244 
total_req = 171205 

Dual Bus Interface Util: 
issued_total_row = 303900 
issued_total_col = 171205 
Row_Bus_Util =  0.068573 
CoL_Bus_Util = 0.038632 
Either_Row_CoL_Bus_Util = 0.093394 
Issued_on_Two_Bus_Simul_Util = 0.013811 
issued_two_Eff = 0.147885 
queue_avg = 18.864981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.865
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4431743 n_nop=4018480 n_act=151407 n_pre=151391 n_ref_event=0 n_req=167236 n_rd=154431 n_rd_L2_A=0 n_write=0 n_wr_bk=16806 bw_util=0.1546
n_activity=2164874 dram_eff=0.3164
bk0: 9039a 3036547i bk1: 9510a 2972563i bk2: 9663a 2961640i bk3: 9816a 2932527i bk4: 9621a 2963205i bk5: 9100a 3024018i bk6: 10228a 2889230i bk7: 9262a 2992235i bk8: 10430a 2870381i bk9: 9587a 2948430i bk10: 9669a 2959968i bk11: 9818a 2933954i bk12: 9925a 2916208i bk13: 9594a 2964440i bk14: 9897a 2927645i bk15: 9272a 3001937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.094663
Row_Buffer_Locality_read = 0.091950
Row_Buffer_Locality_write = 0.127372
Bank_Level_Parallism = 11.553252
Bank_Level_Parallism_Col = 2.438439
Bank_Level_Parallism_Ready = 1.150841
write_to_read_ratio_blp_rw_average = 0.145401
GrpLevelPara = 2.089466 

BW Util details:
bwutil = 0.154555 
total_CMD = 4431743 
util_bw = 684948 
Wasted_Col = 1279181 
Wasted_Row = 100957 
Idle = 2366657 

BW Util Bottlenecks: 
RCDc_limit = 2219435 
RCDWRc_limit = 94356 
WTRc_limit = 519805 
RTWc_limit = 515314 
CCDLc_limit = 144489 
rwq = 0 
CCDLc_limit_alone = 108667 
WTRc_limit_alone = 505635 
RTWc_limit_alone = 493662 

Commands details: 
total_CMD = 4431743 
n_nop = 4018480 
Read = 154431 
Write = 0 
L2_Alloc = 0 
L2_WB = 16806 
n_act = 151407 
n_pre = 151391 
n_ref = 0 
n_req = 167236 
total_req = 171237 

Dual Bus Interface Util: 
issued_total_row = 302798 
issued_total_col = 171237 
Row_Bus_Util =  0.068325 
CoL_Bus_Util = 0.038639 
Either_Row_CoL_Bus_Util = 0.093251 
Issued_on_Two_Bus_Simul_Util = 0.013713 
issued_two_Eff = 0.147054 
queue_avg = 20.328320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.3283
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4431743 n_nop=4019452 n_act=151421 n_pre=151405 n_ref_event=0 n_req=166859 n_rd=154099 n_rd_L2_A=0 n_write=0 n_wr_bk=16738 bw_util=0.1542
n_activity=2161778 dram_eff=0.3161
bk0: 9549a 2991597i bk1: 9541a 2992035i bk2: 9595a 2990776i bk3: 9361a 3026063i bk4: 10106a 2937912i bk5: 9650a 2980901i bk6: 9227a 3023034i bk7: 9653a 2964878i bk8: 9757a 2954693i bk9: 10229a 2924873i bk10: 9969a 2947215i bk11: 9874a 2945679i bk12: 9538a 2987244i bk13: 9261a 3034586i bk14: 9261a 3024945i bk15: 9528a 2992889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092521
Row_Buffer_Locality_read = 0.089994
Row_Buffer_Locality_write = 0.123041
Bank_Level_Parallism = 11.356018
Bank_Level_Parallism_Col = 2.445465
Bank_Level_Parallism_Ready = 1.152084
write_to_read_ratio_blp_rw_average = 0.148868
GrpLevelPara = 2.088404 

BW Util details:
bwutil = 0.154194 
total_CMD = 4431743 
util_bw = 683348 
Wasted_Col = 1280024 
Wasted_Row = 99667 
Idle = 2368704 

BW Util Bottlenecks: 
RCDc_limit = 2222467 
RCDWRc_limit = 94794 
WTRc_limit = 517681 
RTWc_limit = 523932 
CCDLc_limit = 146147 
rwq = 0 
CCDLc_limit_alone = 109271 
WTRc_limit_alone = 503252 
RTWc_limit_alone = 501485 

Commands details: 
total_CMD = 4431743 
n_nop = 4019452 
Read = 154099 
Write = 0 
L2_Alloc = 0 
L2_WB = 16738 
n_act = 151421 
n_pre = 151405 
n_ref = 0 
n_req = 166859 
total_req = 170837 

Dual Bus Interface Util: 
issued_total_row = 302826 
issued_total_col = 170837 
Row_Bus_Util =  0.068331 
CoL_Bus_Util = 0.038548 
Either_Row_CoL_Bus_Util = 0.093031 
Issued_on_Two_Bus_Simul_Util = 0.013848 
issued_two_Eff = 0.148856 
queue_avg = 19.020069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=19.0201
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4431743 n_nop=4017886 n_act=151586 n_pre=151570 n_ref_event=0 n_req=167969 n_rd=155177 n_rd_L2_A=0 n_write=0 n_wr_bk=16695 bw_util=0.1551
n_activity=2160574 dram_eff=0.3182
bk0: 9879a 2913902i bk1: 9535a 2955764i bk2: 9876a 2908254i bk3: 9588a 2949735i bk4: 9683a 2926561i bk5: 9618a 2943108i bk6: 9651a 2942222i bk7: 9315a 2984506i bk8: 10067a 2895142i bk9: 9486a 2945513i bk10: 10258a 2866261i bk11: 10137a 2864195i bk12: 9396a 2961297i bk13: 9703a 2925610i bk14: 9613a 2931353i bk15: 9372a 2963327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.097536
Row_Buffer_Locality_read = 0.094499
Row_Buffer_Locality_write = 0.134381
Bank_Level_Parallism = 11.789685
Bank_Level_Parallism_Col = 2.483449
Bank_Level_Parallism_Ready = 1.156343
write_to_read_ratio_blp_rw_average = 0.154568
GrpLevelPara = 2.117470 

BW Util details:
bwutil = 0.155128 
total_CMD = 4431743 
util_bw = 687488 
Wasted_Col = 1273618 
Wasted_Row = 98350 
Idle = 2372287 

BW Util Bottlenecks: 
RCDc_limit = 2217956 
RCDWRc_limit = 93691 
WTRc_limit = 512936 
RTWc_limit = 555485 
CCDLc_limit = 147381 
rwq = 0 
CCDLc_limit_alone = 108952 
WTRc_limit_alone = 498784 
RTWc_limit_alone = 531208 

Commands details: 
total_CMD = 4431743 
n_nop = 4017886 
Read = 155177 
Write = 0 
L2_Alloc = 0 
L2_WB = 16695 
n_act = 151586 
n_pre = 151570 
n_ref = 0 
n_req = 167969 
total_req = 171872 

Dual Bus Interface Util: 
issued_total_row = 303156 
issued_total_col = 171872 
Row_Bus_Util =  0.068406 
CoL_Bus_Util = 0.038782 
Either_Row_CoL_Bus_Util = 0.093385 
Issued_on_Two_Bus_Simul_Util = 0.013803 
issued_two_Eff = 0.147807 
queue_avg = 21.091902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.0919
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4431743 n_nop=4019904 n_act=151146 n_pre=151130 n_ref_event=0 n_req=167430 n_rd=154707 n_rd_L2_A=0 n_write=0 n_wr_bk=16771 bw_util=0.1548
n_activity=2155660 dram_eff=0.3182
bk0: 9495a 2953740i bk1: 9791a 2926589i bk2: 9302a 2994999i bk3: 9575a 2973097i bk4: 9951a 2908059i bk5: 9595a 2956229i bk6: 9391a 2977770i bk7: 9735a 2932010i bk8: 10110a 2878810i bk9: 10347a 2859161i bk10: 9666a 2945178i bk11: 9658a 2952343i bk12: 9072a 3016903i bk13: 9804a 2907831i bk14: 9513a 2964702i bk15: 9702a 2921690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.097265
Row_Buffer_Locality_read = 0.094288
Row_Buffer_Locality_write = 0.133459
Bank_Level_Parallism = 11.708027
Bank_Level_Parallism_Col = 2.466849
Bank_Level_Parallism_Ready = 1.153463
write_to_read_ratio_blp_rw_average = 0.151900
GrpLevelPara = 2.108689 

BW Util details:
bwutil = 0.154773 
total_CMD = 4431743 
util_bw = 685912 
Wasted_Col = 1273128 
Wasted_Row = 98087 
Idle = 2374616 

BW Util Bottlenecks: 
RCDc_limit = 2212298 
RCDWRc_limit = 93103 
WTRc_limit = 509080 
RTWc_limit = 543499 
CCDLc_limit = 147205 
rwq = 0 
CCDLc_limit_alone = 109757 
WTRc_limit_alone = 494951 
RTWc_limit_alone = 520180 

Commands details: 
total_CMD = 4431743 
n_nop = 4019904 
Read = 154707 
Write = 0 
L2_Alloc = 0 
L2_WB = 16771 
n_act = 151146 
n_pre = 151130 
n_ref = 0 
n_req = 167430 
total_req = 171478 

Dual Bus Interface Util: 
issued_total_row = 302276 
issued_total_col = 171478 
Row_Bus_Util =  0.068207 
CoL_Bus_Util = 0.038693 
Either_Row_CoL_Bus_Util = 0.092929 
Issued_on_Two_Bus_Simul_Util = 0.013971 
issued_two_Eff = 0.150338 
queue_avg = 20.769371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.7694
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4431743 n_nop=4028586 n_act=148293 n_pre=148277 n_ref_event=0 n_req=162202 n_rd=149768 n_rd_L2_A=0 n_write=0 n_wr_bk=16242 bw_util=0.1498
n_activity=2152421 dram_eff=0.3085
bk0: 10049a 2986292i bk1: 9477a 3046980i bk2: 9726a 3023125i bk3: 9402a 3051722i bk4: 9130a 3103484i bk5: 9327a 3069817i bk6: 8709a 3148434i bk7: 9259a 3089072i bk8: 9461a 3057203i bk9: 9343a 3054481i bk10: 9506a 3040814i bk11: 9615a 3042990i bk12: 9524a 3043772i bk13: 9164a 3084880i bk14: 9089a 3104301i bk15: 8987a 3107386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085751
Row_Buffer_Locality_read = 0.083416
Row_Buffer_Locality_write = 0.113881
Bank_Level_Parallism = 10.773491
Bank_Level_Parallism_Col = 2.392438
Bank_Level_Parallism_Ready = 1.143578
write_to_read_ratio_blp_rw_average = 0.142902
GrpLevelPara = 2.052419 

BW Util details:
bwutil = 0.149837 
total_CMD = 4431743 
util_bw = 664040 
Wasted_Col = 1277747 
Wasted_Row = 108196 
Idle = 2381760 

BW Util Bottlenecks: 
RCDc_limit = 2196207 
RCDWRc_limit = 94095 
WTRc_limit = 500929 
RTWc_limit = 489654 
CCDLc_limit = 140824 
rwq = 0 
CCDLc_limit_alone = 106508 
WTRc_limit_alone = 486999 
RTWc_limit_alone = 469268 

Commands details: 
total_CMD = 4431743 
n_nop = 4028586 
Read = 149768 
Write = 0 
L2_Alloc = 0 
L2_WB = 16242 
n_act = 148293 
n_pre = 148277 
n_ref = 0 
n_req = 162202 
total_req = 166010 

Dual Bus Interface Util: 
issued_total_row = 296570 
issued_total_col = 166010 
Row_Bus_Util =  0.066919 
CoL_Bus_Util = 0.037459 
Either_Row_CoL_Bus_Util = 0.090970 
Issued_on_Two_Bus_Simul_Util = 0.013408 
issued_two_Eff = 0.147394 
queue_avg = 16.442699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.4427
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4431743 n_nop=4017077 n_act=152626 n_pre=152610 n_ref_event=0 n_req=168769 n_rd=155984 n_rd_L2_A=0 n_write=0 n_wr_bk=16732 bw_util=0.1559
n_activity=2166514 dram_eff=0.3189
bk0: 9380a 2981827i bk1: 9797a 2920893i bk2: 9406a 2972297i bk3: 9925a 2911575i bk4: 9968a 2910861i bk5: 9097a 3018428i bk6: 9436a 2981535i bk7: 9446a 2963627i bk8: 10402a 2853281i bk9: 10245a 2861360i bk10: 9861a 2910226i bk11: 9986a 2905800i bk12: 10174a 2875093i bk13: 9901a 2906377i bk14: 9823a 2933146i bk15: 9137a 3007384i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.095651
Row_Buffer_Locality_read = 0.092561
Row_Buffer_Locality_write = 0.133359
Bank_Level_Parallism = 11.731420
Bank_Level_Parallism_Col = 2.457790
Bank_Level_Parallism_Ready = 1.153370
write_to_read_ratio_blp_rw_average = 0.147910
GrpLevelPara = 2.100893 

BW Util details:
bwutil = 0.155890 
total_CMD = 4431743 
util_bw = 690864 
Wasted_Col = 1278861 
Wasted_Row = 96712 
Idle = 2365306 

BW Util Bottlenecks: 
RCDc_limit = 2232764 
RCDWRc_limit = 93574 
WTRc_limit = 519147 
RTWc_limit = 527009 
CCDLc_limit = 148749 
rwq = 0 
CCDLc_limit_alone = 112087 
WTRc_limit_alone = 504847 
RTWc_limit_alone = 504647 

Commands details: 
total_CMD = 4431743 
n_nop = 4017077 
Read = 155984 
Write = 0 
L2_Alloc = 0 
L2_WB = 16732 
n_act = 152626 
n_pre = 152610 
n_ref = 0 
n_req = 168769 
total_req = 172716 

Dual Bus Interface Util: 
issued_total_row = 305236 
issued_total_col = 172716 
Row_Bus_Util =  0.068875 
CoL_Bus_Util = 0.038972 
Either_Row_CoL_Bus_Util = 0.093567 
Issued_on_Two_Bus_Simul_Util = 0.014280 
issued_two_Eff = 0.152619 
queue_avg = 20.719936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.7199

========= L2 cache stats =========
L2_cache_bank[0]: Access = 139720, Miss = 75982, Miss_rate = 0.544, Pending_hits = 602, Reservation_fails = 1535
L2_cache_bank[1]: Access = 140447, Miss = 79940, Miss_rate = 0.569, Pending_hits = 670, Reservation_fails = 7416
L2_cache_bank[2]: Access = 140260, Miss = 79480, Miss_rate = 0.567, Pending_hits = 916, Reservation_fails = 1326
L2_cache_bank[3]: Access = 140775, Miss = 78354, Miss_rate = 0.557, Pending_hits = 882, Reservation_fails = 5808
L2_cache_bank[4]: Access = 142017, Miss = 80346, Miss_rate = 0.566, Pending_hits = 999, Reservation_fails = 4338
L2_cache_bank[5]: Access = 148126, Miss = 81115, Miss_rate = 0.548, Pending_hits = 1033, Reservation_fails = 2989
L2_cache_bank[6]: Access = 139412, Miss = 78986, Miss_rate = 0.567, Pending_hits = 869, Reservation_fails = 1591
L2_cache_bank[7]: Access = 140579, Miss = 80627, Miss_rate = 0.574, Pending_hits = 995, Reservation_fails = 738
L2_cache_bank[8]: Access = 208309, Miss = 78964, Miss_rate = 0.379, Pending_hits = 811, Reservation_fails = 1987
L2_cache_bank[9]: Access = 139291, Miss = 79379, Miss_rate = 0.570, Pending_hits = 849, Reservation_fails = 2240
L2_cache_bank[10]: Access = 139629, Miss = 78153, Miss_rate = 0.560, Pending_hits = 687, Reservation_fails = 312
L2_cache_bank[11]: Access = 143851, Miss = 78633, Miss_rate = 0.547, Pending_hits = 754, Reservation_fails = 906
L2_cache_bank[12]: Access = 140933, Miss = 79544, Miss_rate = 0.564, Pending_hits = 788, Reservation_fails = 1509
L2_cache_bank[13]: Access = 137198, Miss = 77031, Miss_rate = 0.561, Pending_hits = 720, Reservation_fails = 1325
L2_cache_bank[14]: Access = 141763, Miss = 78067, Miss_rate = 0.551, Pending_hits = 717, Reservation_fails = 1949
L2_cache_bank[15]: Access = 141435, Miss = 78165, Miss_rate = 0.553, Pending_hits = 632, Reservation_fails = 6164
L2_cache_bank[16]: Access = 144754, Miss = 79488, Miss_rate = 0.549, Pending_hits = 1022, Reservation_fails = 2044
L2_cache_bank[17]: Access = 141708, Miss = 77818, Miss_rate = 0.549, Pending_hits = 862, Reservation_fails = 3244
L2_cache_bank[18]: Access = 140976, Miss = 77557, Miss_rate = 0.550, Pending_hits = 874, Reservation_fails = 2436
L2_cache_bank[19]: Access = 142694, Miss = 79267, Miss_rate = 0.556, Pending_hits = 905, Reservation_fails = 1462
L2_cache_bank[20]: Access = 276837, Miss = 76253, Miss_rate = 0.275, Pending_hits = 565, Reservation_fails = 2808
L2_cache_bank[21]: Access = 137862, Miss = 75630, Miss_rate = 0.549, Pending_hits = 583, Reservation_fails = 7486
L2_cache_bank[22]: Access = 143063, Miss = 79510, Miss_rate = 0.556, Pending_hits = 900, Reservation_fails = 2351
L2_cache_bank[23]: Access = 142106, Miss = 78598, Miss_rate = 0.553, Pending_hits = 779, Reservation_fails = 6450
L2_total_cache_accesses = 3593745
L2_total_cache_misses = 1886887
L2_total_cache_miss_rate = 0.5250
L2_total_cache_pending_hits = 19414
L2_total_cache_reservation_fails = 70414
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1586440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1560064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 70414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 301310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19414
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101004
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 19132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3467228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 126517
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 40916
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 29473
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=3593745
icnt_total_pkts_simt_to_mem=3593745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3593745
Req_Network_cycles = 1728142
Req_Network_injected_packets_per_cycle =       2.0795 
Req_Network_conflicts_per_cycle =       2.6882
Req_Network_conflicts_per_cycle_util =       5.2981
Req_Bank_Level_Parallism =       4.0984
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.7284
Req_Network_out_buffer_full_per_cycle =       0.0843
Req_Network_out_buffer_avg_util =      17.9765

Reply_Network_injected_packets_num = 3593745
Reply_Network_cycles = 1728142
Reply_Network_injected_packets_per_cycle =        2.0795
Reply_Network_conflicts_per_cycle =        0.6234
Reply_Network_conflicts_per_cycle_util =       1.2305
Reply_Bank_Level_Parallism =       4.1049
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1203
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0693
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 13 sec (6853 sec)
gpgpu_simulation_rate = 2183 (inst/sec)
gpgpu_simulation_rate = 252 (cycle/sec)
gpgpu_silicon_slowdown = 5416666x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (445,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 12: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 919345
gpu_sim_insn = 15931127
gpu_ipc =      17.3288
gpu_tot_sim_cycle = 2647487
gpu_tot_sim_insn = 30893118
gpu_tot_ipc =      11.6688
gpu_tot_issued_cta = 811
gpu_occupancy = 76.2215% 
gpu_tot_occupancy = 69.6018% 
max_total_param_size = 0
gpu_stall_dramfull = 8056557
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.0481
partiton_level_parallism_total  =       2.7631
partiton_level_parallism_util =       4.3686
partiton_level_parallism_util_total  =       4.3502
L2_BW  =     176.8231 GB/Sec
L2_BW_total  =     120.6941 GB/Sec
gpu_total_sim_rate=2406

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 228165, Miss = 199436, Miss_rate = 0.874, Pending_hits = 4593, Reservation_fails = 765600
	L1D_cache_core[1]: Access = 246492, Miss = 217265, Miss_rate = 0.881, Pending_hits = 5266, Reservation_fails = 844192
	L1D_cache_core[2]: Access = 246022, Miss = 216444, Miss_rate = 0.880, Pending_hits = 5115, Reservation_fails = 814248
	L1D_cache_core[3]: Access = 265144, Miss = 232790, Miss_rate = 0.878, Pending_hits = 5659, Reservation_fails = 933877
	L1D_cache_core[4]: Access = 239261, Miss = 207691, Miss_rate = 0.868, Pending_hits = 5035, Reservation_fails = 802560
	L1D_cache_core[5]: Access = 258715, Miss = 222848, Miss_rate = 0.861, Pending_hits = 5615, Reservation_fails = 856230
	L1D_cache_core[6]: Access = 251895, Miss = 218248, Miss_rate = 0.866, Pending_hits = 5567, Reservation_fails = 760472
	L1D_cache_core[7]: Access = 256768, Miss = 224327, Miss_rate = 0.874, Pending_hits = 5801, Reservation_fails = 924586
	L1D_cache_core[8]: Access = 274123, Miss = 238579, Miss_rate = 0.870, Pending_hits = 5840, Reservation_fails = 910999
	L1D_cache_core[9]: Access = 253808, Miss = 222142, Miss_rate = 0.875, Pending_hits = 5201, Reservation_fails = 838527
	L1D_cache_core[10]: Access = 269636, Miss = 235469, Miss_rate = 0.873, Pending_hits = 5927, Reservation_fails = 946563
	L1D_cache_core[11]: Access = 251139, Miss = 216360, Miss_rate = 0.862, Pending_hits = 5487, Reservation_fails = 903050
	L1D_cache_core[12]: Access = 269168, Miss = 235849, Miss_rate = 0.876, Pending_hits = 5644, Reservation_fails = 830698
	L1D_cache_core[13]: Access = 260131, Miss = 225576, Miss_rate = 0.867, Pending_hits = 5550, Reservation_fails = 847126
	L1D_cache_core[14]: Access = 274517, Miss = 241811, Miss_rate = 0.881, Pending_hits = 5713, Reservation_fails = 921248
	L1D_cache_core[15]: Access = 260151, Miss = 228862, Miss_rate = 0.880, Pending_hits = 5981, Reservation_fails = 868704
	L1D_cache_core[16]: Access = 246660, Miss = 213636, Miss_rate = 0.866, Pending_hits = 5468, Reservation_fails = 844836
	L1D_cache_core[17]: Access = 237691, Miss = 206267, Miss_rate = 0.868, Pending_hits = 5182, Reservation_fails = 832874
	L1D_cache_core[18]: Access = 236945, Miss = 207496, Miss_rate = 0.876, Pending_hits = 4836, Reservation_fails = 798661
	L1D_cache_core[19]: Access = 258048, Miss = 229192, Miss_rate = 0.888, Pending_hits = 5772, Reservation_fails = 861120
	L1D_cache_core[20]: Access = 241199, Miss = 211170, Miss_rate = 0.876, Pending_hits = 5115, Reservation_fails = 820608
	L1D_cache_core[21]: Access = 245371, Miss = 216936, Miss_rate = 0.884, Pending_hits = 5199, Reservation_fails = 831396
	L1D_cache_core[22]: Access = 245509, Miss = 217204, Miss_rate = 0.885, Pending_hits = 5114, Reservation_fails = 916987
	L1D_cache_core[23]: Access = 224491, Miss = 193992, Miss_rate = 0.864, Pending_hits = 4634, Reservation_fails = 760072
	L1D_cache_core[24]: Access = 245212, Miss = 215921, Miss_rate = 0.881, Pending_hits = 5235, Reservation_fails = 823831
	L1D_cache_core[25]: Access = 250813, Miss = 223147, Miss_rate = 0.890, Pending_hits = 5369, Reservation_fails = 834561
	L1D_cache_core[26]: Access = 247095, Miss = 217263, Miss_rate = 0.879, Pending_hits = 5297, Reservation_fails = 817735
	L1D_cache_core[27]: Access = 260072, Miss = 230242, Miss_rate = 0.885, Pending_hits = 5567, Reservation_fails = 1002242
	L1D_cache_core[28]: Access = 244008, Miss = 214631, Miss_rate = 0.880, Pending_hits = 4950, Reservation_fails = 828356
	L1D_cache_core[29]: Access = 254980, Miss = 224590, Miss_rate = 0.881, Pending_hits = 5509, Reservation_fails = 823979
	L1D_total_cache_accesses = 7543229
	L1D_total_cache_misses = 6605384
	L1D_total_cache_miss_rate = 0.8757
	L1D_total_cache_pending_hits = 161241
	L1D_total_cache_reservation_fails = 25565938
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.115
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 764847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6290426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25558687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 122225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 161241
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 122068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 70665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7338739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 204490

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 750415
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1193666
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 23614606
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 6417
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 834
ctas_completed 811, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5129, 5824, 5430, 3101, 2974, 4794, 3534, 4178, 4139, 3791, 4295, 3716, 4422, 3858, 4011, 4150, 3551, 5639, 4068, 3207, 3271, 4967, 5008, 3805, 3133, 3180, 2999, 2752, 2860, 3214, 2552, 2942, 
gpgpu_n_tot_thrd_icount = 124685376
gpgpu_n_tot_w_icount = 3896418
gpgpu_n_stall_shd_mem = 10897507
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7110899
gpgpu_n_mem_write_global = 204490
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8639932
gpgpu_n_store_insn = 347114
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1867264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10253813
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 643694
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10278140	W0_Idle:16331577	W0_Scoreboard:193453245	W1:1128280	W2:445723	W3:300831	W4:221569	W5:169804	W6:132875	W7:108430	W8:87089	W9:77157	W10:64660	W11:61295	W12:57889	W13:57747	W14:59225	W15:57006	W16:55138	W17:54659	W18:55211	W19:56699	W20:58113	W21:61669	W22:58597	W23:53552	W24:47107	W25:36928	W26:26215	W27:21227	W28:18265	W29:16506	W30:12189	W31:6715	W32:228048
single_issue_nums: WS0:988696	WS1:986600	WS2:951064	WS3:970058	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51301208 {8:6412651,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8179600 {40:204490,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 27929920 {40:698248,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 256506040 {40:6412651,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1635920 {8:204490,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 27929920 {40:698248,}
maxmflatency = 9309 
max_icnt2mem_latency = 6287 
maxmrqlatency = 4652 
max_icnt2sh_latency = 382 
averagemflatency = 1059 
avg_icnt2mem_latency = 326 
avg_mrq_latency = 195 
avg_icnt2sh_latency = 3 
mrq_lat_table:885182 	20336 	48910 	106634 	205338 	340881 	545542 	826816 	924062 	385170 	19159 	345 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2178613 	1573516 	1247778 	1019061 	1056025 	240383 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	404595 	82463 	29319 	15793 	4141885 	418794 	379601 	463259 	577056 	540206 	254959 	7459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6572461 	485498 	148396 	69091 	25205 	8603 	5086 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	732 	479 	625 	460 	293 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        45        42        44        64        64        48        48         9         6         6         5        20        20        47        64 
dram[1]:        53        44        43        48        64        64        48        48         9         7         7         6        19        16        50        40 
dram[2]:        64        64        43        48        64        64        48        48         8         8         5         5        17        20        56        64 
dram[3]:        64        64        44        44        64        64        48        48         8         8         6         7        20        20        54        57 
dram[4]:        64        64        48        40        64        64        33        48         8        12         6         6        20        20        59        53 
dram[5]:        64        64        47        48        33        49        48        48         8         8         7         7        20        20        64        43 
dram[6]:        64        64        40        47        64        51        48        48         8         7         6         6        24        24        61        64 
dram[7]:        38        56        40        30        64        64        48        48         8         8         7         7        24        20        42        59 
dram[8]:        64        64        48        48        64        64        48        48         8         8         6         6        24        24        59        51 
dram[9]:        64        64        44        48        64        64        48        49         8         8         7         5        24        25        56        64 
dram[10]:        64        64        45        48        64        64        48        48         8         8         6         6        24        25        47        64 
dram[11]:        36        45        42        40        64        64        44        44         8        10         6         8        24        23        37        64 
maximum service time to same row:
dram[0]:     54447     88512     43863     43877     37797     93159     40174     50274     63425     25995     87373     50835     62673     69942     59722     56322 
dram[1]:     58145     65044     29179     61120     54237    109928     62190     46336     28997     80005     43665     59822     95240     81022    101418     68413 
dram[2]:     39714     27747     26866     58802     84874     63948     77941     91392     78548     99192     69475    105969     62039     61106     30729     33537 
dram[3]:     33686     36833     37959     75295     42065     62081     62369     18658     70046     53752     60060     51252     39843     32784     54746     92487 
dram[4]:     81426     80494     44250     28073     90595     19582     77097     54781     57893     84721     83869     54727     60272     13101     76089     77430 
dram[5]:     58049     79521     57760     49406     85662     56513     29254     90838     53601     79521     19300     45541     44173     72825     50646     61590 
dram[6]:     34573     51747     67184     56732     63667     45106     79468     51528     93209     71577     59022     56279     42503     39639     66650     67443 
dram[7]:     36935     49589     21939     40370     37352     69276     31757     30079     63884     85813     34586     67842     36015     47312     72718     80524 
dram[8]:     37212     38158     35344     63200     31224     54748     16500    113739     30385     38216     39680     69297     71976     64559     84426     40302 
dram[9]:     86879     50908     53351     62995     59162     59720     56646     37324     36001     50274     23779     51056     89744     91836     43341     82492 
dram[10]:     39524     41890     25199     50892     88660     68488     40263     79900     83601     57480     87806     51445     53804     91192     99843     82589 
dram[11]:     43854     81802     94045     64973     69430    107967     73428     81207     51669     57834     59190    101365     88003     69559     62628     59655 
average row accesses per activate:
dram[0]:  1.103387  1.095524  1.099239  1.080968  1.096505  1.108125  1.083207  1.103095  1.094056  1.111154  1.104977  1.114673  1.100923  1.097505  1.088682  1.112842 
dram[1]:  1.089960  1.103588  1.088373  1.104717  1.095433  1.095131  1.086532  1.089337  1.125979  1.114730  1.112178  1.121753  1.096454  1.097965  1.103179  1.086906 
dram[2]:  1.089337  1.085216  1.082014  1.098381  1.090877  1.091463  1.100362  1.108723  1.097074  1.114576  1.102640  1.094114  1.112661  1.095709  1.095822  1.101236 
dram[3]:  1.103267  1.124692  1.106044  1.110240  1.088017  1.101625  1.103495  1.099799  1.108009  1.123882  1.122181  1.130155  1.110394  1.134721  1.102850  1.103016 
dram[4]:  1.082664  1.097851  1.082408  1.095024  1.104362  1.081250  1.085784  1.104822  1.117552  1.106050  1.094939  1.104407  1.093986  1.089989  1.097681  1.082707 
dram[5]:  1.097482  1.095915  1.091586  1.085433  1.088526  1.098049  1.085978  1.080335  1.090555  1.107450  1.133680  1.112721  1.090797  1.093468  1.083270  1.087742 
dram[6]:  1.092064  1.100370  1.100569  1.111095  1.097867  1.095572  1.117231  1.103542  1.136904  1.123527  1.090157  1.142830  1.108239  1.113344  1.102548  1.101734 
dram[7]:  1.083797  1.093595  1.095703  1.083749  1.100536  1.094600  1.083900  1.099096  1.097121  1.114942  1.129111  1.099971  1.093952  1.087245  1.083156  1.090493 
dram[8]:  1.103297  1.098504  1.107134  1.092191  1.089720  1.095676  1.095177  1.083913  1.121660  1.082991  1.120569  1.118050  1.092326  1.103766  1.092119  1.087766 
dram[9]:  1.095592  1.088618  1.093345  1.117102  1.118384  1.096198  1.097393  1.117605  1.116421  1.128353  1.108020  1.105964  1.095624  1.104323  1.107642  1.107549 
dram[10]:  1.100596  1.091513  1.101335  1.083518  1.080565  1.086766  1.074461  1.084086  1.101036  1.093382  1.104772  1.096327  1.086642  1.085870  1.085866  1.088121 
dram[11]:  1.088459  1.091868  1.086077  1.096762  1.098429  1.080055  1.093619  1.085149  1.120377  1.118516  1.107989  1.105805  1.109365  1.089540  1.095499  1.083892 
average row locality = 4308411/3917151 = 1.099884
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     21018     20802     20903     20246     20862     22117     20018     21208     20590     21726     21172     21798     21095     21488     19979     21798 
dram[1]:     20782     21597     20633     21183     20768     20832     19911     20424     22013     21437     21808     21913     20943     20994     20858     20290 
dram[2]:     20001     20968     19689     21418     20204     20549     20428     21456     20566     21968     20983     21034     21804     21210     20598     21156 
dram[3]:     21333     22216     20998     21922     20537     21415     21199     21017     21271     21976     22001     22674     21667     23068     21091     21176 
dram[4]:     19895     20821     20070     20872     20828     20325     20657     21212     21201     20822     20567     20987     20676     21004     20558     20141 
dram[5]:     20835     20902     20349     20473     19891     21275     20167     19911     20598     21565     22509     22093     20624     20889     19919     19870 
dram[6]:     20406     21493     21187     21896     20970     20801     21367     21250     22572     21652     20624     22628     21504     21712     21173     20828 
dram[7]:     20385     20570     20546     20170     21328     20512     19992     20824     20674     21928     22005     21056     20495     20269     20039     20691 
dram[8]:     21142     20786     21079     20493     20194     20708     20605     19938     22215     20154     21875     21268     20981     20991     20277     20250 
dram[9]:     20519     21116     20268     21397     21136     21230     20793     22020     21792     22387     21278     22003     20458     21066     21037     21485 
dram[10]:     21215     20748     21499     20120     19733     20800     19098     19999     20844     20497     21377     21020     20444     20361     19797     20159 
dram[11]:     20452     20823     19863     20946     20800     19697     20402     20088     21700     21585     21330     21173     21665     21022     20712     19953 
total dram reads = 4021715
bank skew: 23068/19098 = 1.21
chip skew: 345561/327711 = 1.05
number of total write accesses:
dram[0]:      1847      1725      1889      1758      1898      1866      1763      1915      1895      1930      1980      1981      1930      1966      1763      1896 
dram[1]:      1658      1836      1894      1899      1866      1883      1871      1835      2130      1954      1967      2073      1950      1942      1889      1769 
dram[2]:      1773      1697      1772      1868      1823      1850      1854      1925      1866      2081      1995      1875      1958      1881      1872      1884 
dram[3]:      1802      1861      1933      1824      1805      1857      1900      1780      2005      1873      1968      2026      1949      2007      1842      1839 
dram[4]:      1722      1722      1753      1911      1934      1831      1856      2006      2000      2012      1936      1923      1856      1868      1946      1845 
dram[5]:      1812      1808      1903      1756      1772      1923      1788      1816      1897      2018      2101      2058      1887      1921      1750      1854 
dram[6]:      1655      1747      1866      1932      1867      1778      1947      1842      2059      2025      1861      2070      1968      1957      1913      1806 
dram[7]:      1757      1725      1867      1759      1928      1961      1758      1944      1857      2028      2075      1916      1896      1920      1697      1895 
dram[8]:      1781      1831      1912      1919      1786      1887      1893      1745      2086      1833      1973      1992      1909      1895      1839      1830 
dram[9]:      1759      1734      1804      1910      1948      1797      1874      1930      1916      2043      2001      1881      1933      1948      1942      1922 
dram[10]:      1848      1786      1941      1785      1767      1939      1746      1760      1972      1893      2009      1913      1877      1927      1782      1819 
dram[11]:      1710      1728      1727      1951      1898      1809      1960      1902      2034      2085      1944      1982      1958      1957      1912      1782 
total dram writes = 361680
bank skew: 2130/1655 = 1.29
chip skew: 30416/29764 = 1.02
average mf latency per bank:
dram[0]:       1361      1361      1294      1325      1299      1387      1342      1368      1317      1418      1326      1390      1314      1351      1350      1385
dram[1]:       1757      1737      1727      1727      1708      1678      1658      1609      1724      1723      1748      1704      1753      1690      1730      1682
dram[2]:       1883      1818      1839      1828      1853      1892      1894      1886      1914      1909      1866      1874      1885      1967      1908      1833
dram[3]:       1684      3171      1692      3032      1653      3065      1668      3060      1694      3011      1802      3158      1698      3125      1686      2971
dram[4]:       1853      1659      1770      1655      1795      1585      5432      1574      1855      1685      1759      1645      1761      1574      1932      1527
dram[5]:       1376      1324      1406      1293      1365      1356      1341      1287      1326      1333      1463      1370      1332      1346      1330      1325
dram[6]:       2161      2561      2159      2610      2132      2541      2147      2595      2277      2625      2142      2782      2266      2647      2140      2582
dram[7]:       1495      1320      1483      1316      1579      1294      1463      1325      1505      1345      1579      1310      1488      1283      1485      1277
dram[8]:       2237      1385      2185      1318      2178      1325      2094      1287      2161      1303      2175      1385      2107      1362      2136      1372
dram[9]:       2103      2055      2068      2107      2175      2072      2077      2114      2170      2134      2052      2130      2140      2102      2093      2044
dram[10]:       1187      1208      2926      1180      1133      1230      1110      1187      1157      1209      1172      1234      1172      1202      1173      1197
dram[11]:       1752      1355      1750      1357      1828      1336      1770      1305      1825      1382      1762      1453      1809      1421      1793      1327
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       7045      6241      6788      8479      6891      6202      6732      6796      7088      6569      7215      6526      7110      6411      6709      6048
dram[2]:       6786      7354      6827      7450      6365      7601      7120      7910      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      6360      6698      6228      6840      5759      7234      5821      6699      6921      6718      6414      7113      6058      7126      6413
dram[5]:       5338      5693      5327      6302      5624      5749      5154      5597      5243      5788      5715      7034      5357      5546      5869      5901
dram[6]:       6370      6207      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6223      6209      6477      6406
dram[7]:       5808      6593      5760      5834      6214      5367      5729      5474      5445      5417      5745      6792      6288      6221      5749      6063
dram[8]:       8467      5505      8087      5978      8525      5734      7770      5380      7840      5146      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5694      6889      5774      6291      5892      6261      5446      5754      5937      7841      5897      5787      5887      6043      6488      5986
dram[11]:       5661      6319      5391      6291      6331      6893      6108      5891      6138      9309      7186      7099      5968      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6789373 n_nop=5908989 n_act=327849 n_pre=327833 n_ref_event=0 n_req=360584 n_rd=336820 n_rd_L2_A=0 n_write=0 n_wr_bk=30002 bw_util=0.2161
n_activity=4407959 dram_eff=0.3329
bk0: 21018a 3594977i bk1: 20802a 3630551i bk2: 20903a 3627794i bk3: 20246a 3700800i bk4: 20862a 3639457i bk5: 22117a 3472172i bk6: 20018a 3723191i bk7: 21208a 3585702i bk8: 20590a 3636208i bk9: 21726a 3493009i bk10: 21172a 3577212i bk11: 21798a 3504998i bk12: 21095a 3593680i bk13: 21488a 3533622i bk14: 19979a 3734129i bk15: 21798a 3521016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090789
Row_Buffer_Locality_read = 0.088237
Row_Buffer_Locality_write = 0.126957
Bank_Level_Parallism = 11.996963
Bank_Level_Parallism_Col = 2.453828
Bank_Level_Parallism_Ready = 1.134329
write_to_read_ratio_blp_rw_average = 0.140568
GrpLevelPara = 2.105643 

BW Util details:
bwutil = 0.216115 
total_CMD = 6789373 
util_bw = 1467288 
Wasted_Col = 2695735 
Wasted_Row = 130222 
Idle = 2496128 

BW Util Bottlenecks: 
RCDc_limit = 4834841 
RCDWRc_limit = 174249 
WTRc_limit = 1008920 
RTWc_limit = 1094150 
CCDLc_limit = 317296 
rwq = 0 
CCDLc_limit_alone = 242420 
WTRc_limit_alone = 981573 
RTWc_limit_alone = 1046621 

Commands details: 
total_CMD = 6789373 
n_nop = 5908989 
Read = 336820 
Write = 0 
L2_Alloc = 0 
L2_WB = 30002 
n_act = 327849 
n_pre = 327833 
n_ref = 0 
n_req = 360584 
total_req = 366822 

Dual Bus Interface Util: 
issued_total_row = 655682 
issued_total_col = 366822 
Row_Bus_Util =  0.096575 
CoL_Bus_Util = 0.054029 
Either_Row_CoL_Bus_Util = 0.129671 
Issued_on_Two_Bus_Simul_Util = 0.020933 
issued_two_Eff = 0.161430 
queue_avg = 27.225874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.2259
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6789373 n_nop=5908148 n_act=327520 n_pre=327504 n_ref_event=0 n_req=360586 n_rd=336386 n_rd_L2_A=0 n_write=0 n_wr_bk=30416 bw_util=0.2161
n_activity=4403759 dram_eff=0.3332
bk0: 20782a 3665144i bk1: 21597a 3544899i bk2: 20633a 3641683i bk3: 21183a 3587533i bk4: 20768a 3651119i bk5: 20832a 3626359i bk6: 19911a 3755883i bk7: 20424a 3685058i bk8: 22013a 3504203i bk9: 21437a 3536035i bk10: 21808a 3508176i bk11: 21913a 3510634i bk12: 20943a 3609570i bk13: 20994a 3599367i bk14: 20858a 3641784i bk15: 20290a 3695472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091701
Row_Buffer_Locality_read = 0.089222
Row_Buffer_Locality_write = 0.126157
Bank_Level_Parallism = 11.972436
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.136623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.216104 
total_CMD = 6789373 
util_bw = 1467208 
Wasted_Col = 2689706 
Wasted_Row = 128949 
Idle = 2503510 

BW Util Bottlenecks: 
RCDc_limit = 4820763 
RCDWRc_limit = 176871 
WTRc_limit = 1020336 
RTWc_limit = 1107503 
CCDLc_limit = 317687 
rwq = 0 
CCDLc_limit_alone = 242445 
WTRc_limit_alone = 993211 
RTWc_limit_alone = 1059386 

Commands details: 
total_CMD = 6789373 
n_nop = 5908148 
Read = 336386 
Write = 0 
L2_Alloc = 0 
L2_WB = 30416 
n_act = 327520 
n_pre = 327504 
n_ref = 0 
n_req = 360586 
total_req = 366802 

Dual Bus Interface Util: 
issued_total_row = 655024 
issued_total_col = 366802 
Row_Bus_Util =  0.096478 
CoL_Bus_Util = 0.054026 
Either_Row_CoL_Bus_Util = 0.129795 
Issued_on_Two_Bus_Simul_Util = 0.020709 
issued_two_Eff = 0.159552 
queue_avg = 26.550488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5505
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6789373 n_nop=5910618 n_act=325912 n_pre=325896 n_ref_event=0 n_req=357740 n_rd=334032 n_rd_L2_A=0 n_write=0 n_wr_bk=29974 bw_util=0.2145
n_activity=4403103 dram_eff=0.3307
bk0: 20001a 3790466i bk1: 20968a 3665958i bk2: 19689a 3832545i bk3: 21418a 3635177i bk4: 20204a 3778965i bk5: 20549a 3733324i bk6: 20428a 3743453i bk7: 21456a 3609919i bk8: 20566a 3705421i bk9: 21968a 3544431i bk10: 20983a 3648662i bk11: 21034a 3656860i bk12: 21804a 3565891i bk13: 21210a 3649437i bk14: 20598a 3714500i bk15: 21156a 3664281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088972
Row_Buffer_Locality_read = 0.086330
Row_Buffer_Locality_write = 0.126202
Bank_Level_Parallism = 11.698053
Bank_Level_Parallism_Col = 2.432654
Bank_Level_Parallism_Ready = 1.134169
write_to_read_ratio_blp_rw_average = 0.136446
GrpLevelPara = 2.092795 

BW Util details:
bwutil = 0.214456 
total_CMD = 6789373 
util_bw = 1456024 
Wasted_Col = 2694698 
Wasted_Row = 134152 
Idle = 2504499 

BW Util Bottlenecks: 
RCDc_limit = 4820642 
RCDWRc_limit = 173180 
WTRc_limit = 1008471 
RTWc_limit = 1049656 
CCDLc_limit = 309989 
rwq = 0 
CCDLc_limit_alone = 237760 
WTRc_limit_alone = 981547 
RTWc_limit_alone = 1004351 

Commands details: 
total_CMD = 6789373 
n_nop = 5910618 
Read = 334032 
Write = 0 
L2_Alloc = 0 
L2_WB = 29974 
n_act = 325912 
n_pre = 325896 
n_ref = 0 
n_req = 357740 
total_req = 364006 

Dual Bus Interface Util: 
issued_total_row = 651808 
issued_total_col = 364006 
Row_Bus_Util =  0.096004 
CoL_Bus_Util = 0.053614 
Either_Row_CoL_Bus_Util = 0.129431 
Issued_on_Two_Bus_Simul_Util = 0.020187 
issued_two_Eff = 0.155970 
queue_avg = 25.431061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4311
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6789373 n_nop=5895923 n_act=332760 n_pre=332744 n_ref_event=0 n_req=369695 n_rd=345561 n_rd_L2_A=0 n_write=0 n_wr_bk=30271 bw_util=0.2214
n_activity=4421241 dram_eff=0.34
bk0: 21333a 3405733i bk1: 22216a 3299210i bk2: 20998a 3471379i bk3: 21922a 3341716i bk4: 20537a 3521900i bk5: 21415a 3435752i bk6: 21199a 3423707i bk7: 21017a 3448329i bk8: 21271a 3400333i bk9: 21976a 3335541i bk10: 22001a 3335053i bk11: 22674a 3243723i bk12: 21667a 3357114i bk13: 23068a 3215603i bk14: 21091a 3433174i bk15: 21176a 3451908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.099907
Row_Buffer_Locality_read = 0.097060
Row_Buffer_Locality_write = 0.140673
Bank_Level_Parallism = 12.768398
Bank_Level_Parallism_Col = 2.510955
Bank_Level_Parallism_Ready = 1.141838
write_to_read_ratio_blp_rw_average = 0.147190
GrpLevelPara = 2.147297 

BW Util details:
bwutil = 0.221424 
total_CMD = 6789373 
util_bw = 1503328 
Wasted_Col = 2687312 
Wasted_Row = 115197 
Idle = 2483536 

BW Util Bottlenecks: 
RCDc_limit = 4863804 
RCDWRc_limit = 171868 
WTRc_limit = 1011793 
RTWc_limit = 1176756 
CCDLc_limit = 329198 
rwq = 0 
CCDLc_limit_alone = 249135 
WTRc_limit_alone = 984237 
RTWc_limit_alone = 1124249 

Commands details: 
total_CMD = 6789373 
n_nop = 5895923 
Read = 345561 
Write = 0 
L2_Alloc = 0 
L2_WB = 30271 
n_act = 332760 
n_pre = 332744 
n_ref = 0 
n_req = 369695 
total_req = 375832 

Dual Bus Interface Util: 
issued_total_row = 665504 
issued_total_col = 375832 
Row_Bus_Util =  0.098021 
CoL_Bus_Util = 0.055356 
Either_Row_CoL_Bus_Util = 0.131595 
Issued_on_Two_Bus_Simul_Util = 0.021782 
issued_two_Eff = 0.165522 
queue_avg = 32.508141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5081
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6789373 n_nop=5917325 n_act=323686 n_pre=323670 n_ref_event=0 n_req=354489 n_rd=330636 n_rd_L2_A=0 n_write=0 n_wr_bk=30121 bw_util=0.2125
n_activity=4395263 dram_eff=0.3283
bk0: 19895a 3840680i bk1: 20821a 3736619i bk2: 20070a 3813144i bk3: 20872a 3717612i bk4: 20828a 3736466i bk5: 20325a 3785711i bk6: 20657a 3757205i bk7: 21212a 3668696i bk8: 21201a 3672628i bk9: 20822a 3717532i bk10: 20567a 3751735i bk11: 20987a 3709792i bk12: 20676a 3729231i bk13: 21004a 3712246i bk14: 20558a 3776951i bk15: 20141a 3818483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086894
Row_Buffer_Locality_read = 0.084477
Row_Buffer_Locality_write = 0.120404
Bank_Level_Parallism = 11.485635
Bank_Level_Parallism_Col = 2.425957
Bank_Level_Parallism_Ready = 1.133148
write_to_read_ratio_blp_rw_average = 0.137951
GrpLevelPara = 2.085672 

BW Util details:
bwutil = 0.212542 
total_CMD = 6789373 
util_bw = 1443028 
Wasted_Col = 2691409 
Wasted_Row = 141912 
Idle = 2513024 

BW Util Bottlenecks: 
RCDc_limit = 4794195 
RCDWRc_limit = 176306 
WTRc_limit = 1009223 
RTWc_limit = 1047862 
CCDLc_limit = 306691 
rwq = 0 
CCDLc_limit_alone = 235255 
WTRc_limit_alone = 982555 
RTWc_limit_alone = 1003094 

Commands details: 
total_CMD = 6789373 
n_nop = 5917325 
Read = 330636 
Write = 0 
L2_Alloc = 0 
L2_WB = 30121 
n_act = 323686 
n_pre = 323670 
n_ref = 0 
n_req = 354489 
total_req = 360757 

Dual Bus Interface Util: 
issued_total_row = 647356 
issued_total_col = 360757 
Row_Bus_Util =  0.095348 
CoL_Bus_Util = 0.053136 
Either_Row_CoL_Bus_Util = 0.128443 
Issued_on_Two_Bus_Simul_Util = 0.020041 
issued_two_Eff = 0.156029 
queue_avg = 24.280090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2801
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6789373 n_nop=5912544 n_act=324678 n_pre=324662 n_ref_event=0 n_req=355683 n_rd=331870 n_rd_L2_A=0 n_write=0 n_wr_bk=30064 bw_util=0.2132
n_activity=4403106 dram_eff=0.3288
bk0: 20835a 3733396i bk1: 20902a 3746211i bk2: 20349a 3786170i bk3: 20473a 3778368i bk4: 19891a 3846772i bk5: 21275a 3689643i bk6: 20167a 3812725i bk7: 19911a 3839287i bk8: 20598a 3737246i bk9: 21565a 3628861i bk10: 22509a 3541746i bk11: 22093a 3595684i bk12: 20624a 3758666i bk13: 20889a 3721813i bk14: 19919a 3857108i bk15: 19870a 3865436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087170
Row_Buffer_Locality_read = 0.084810
Row_Buffer_Locality_write = 0.120060
Bank_Level_Parallism = 11.464931
Bank_Level_Parallism_Col = 2.412698
Bank_Level_Parallism_Ready = 1.132795
write_to_read_ratio_blp_rw_average = 0.133747
GrpLevelPara = 2.079206 

BW Util details:
bwutil = 0.213236 
total_CMD = 6789373 
util_bw = 1447736 
Wasted_Col = 2697822 
Wasted_Row = 138957 
Idle = 2504858 

BW Util Bottlenecks: 
RCDc_limit = 4810237 
RCDWRc_limit = 175987 
WTRc_limit = 1013999 
RTWc_limit = 1014836 
CCDLc_limit = 305766 
rwq = 0 
CCDLc_limit_alone = 235905 
WTRc_limit_alone = 987162 
RTWc_limit_alone = 971812 

Commands details: 
total_CMD = 6789373 
n_nop = 5912544 
Read = 331870 
Write = 0 
L2_Alloc = 0 
L2_WB = 30064 
n_act = 324678 
n_pre = 324662 
n_ref = 0 
n_req = 355683 
total_req = 361934 

Dual Bus Interface Util: 
issued_total_row = 649340 
issued_total_col = 361934 
Row_Bus_Util =  0.095641 
CoL_Bus_Util = 0.053309 
Either_Row_CoL_Bus_Util = 0.129147 
Issued_on_Two_Bus_Simul_Util = 0.019802 
issued_two_Eff = 0.153331 
queue_avg = 23.997433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=23.9974
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6789373 n_nop=5900399 n_act=330147 n_pre=330131 n_ref_event=0 n_req=366068 n_rd=342063 n_rd_L2_A=0 n_write=0 n_wr_bk=30293 bw_util=0.2194
n_activity=4411136 dram_eff=0.3377
bk0: 20406a 3553688i bk1: 21493a 3405776i bk2: 21187a 3465122i bk3: 21896a 3351892i bk4: 20970a 3474365i bk5: 20801a 3490628i bk6: 21367a 3439459i bk7: 21250a 3413624i bk8: 22572a 3286274i bk9: 21652a 3392306i bk10: 20624a 3547210i bk11: 22628a 3283672i bk12: 21504a 3401876i bk13: 21712a 3399046i bk14: 21173a 3446805i bk15: 20828a 3512850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.098132
Row_Buffer_Locality_read = 0.095512
Row_Buffer_Locality_write = 0.135472
Bank_Level_Parallism = 12.622454
Bank_Level_Parallism_Col = 2.495887
Bank_Level_Parallism_Ready = 1.138976
write_to_read_ratio_blp_rw_average = 0.145480
GrpLevelPara = 2.135810 

BW Util details:
bwutil = 0.219376 
total_CMD = 6789373 
util_bw = 1489424 
Wasted_Col = 2682484 
Wasted_Row = 124274 
Idle = 2493191 

BW Util Bottlenecks: 
RCDc_limit = 4836527 
RCDWRc_limit = 172375 
WTRc_limit = 1013824 
RTWc_limit = 1158724 
CCDLc_limit = 324720 
rwq = 0 
CCDLc_limit_alone = 246251 
WTRc_limit_alone = 986629 
RTWc_limit_alone = 1107450 

Commands details: 
total_CMD = 6789373 
n_nop = 5900399 
Read = 342063 
Write = 0 
L2_Alloc = 0 
L2_WB = 30293 
n_act = 330147 
n_pre = 330131 
n_ref = 0 
n_req = 366068 
total_req = 372356 

Dual Bus Interface Util: 
issued_total_row = 660278 
issued_total_col = 372356 
Row_Bus_Util =  0.097252 
CoL_Bus_Util = 0.054844 
Either_Row_CoL_Bus_Util = 0.130936 
Issued_on_Two_Bus_Simul_Util = 0.021160 
issued_two_Eff = 0.161602 
queue_avg = 31.864786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.8648
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6789373 n_nop=5916512 n_act=324124 n_pre=324108 n_ref_event=0 n_req=355203 n_rd=331484 n_rd_L2_A=0 n_write=0 n_wr_bk=29983 bw_util=0.213
n_activity=4400606 dram_eff=0.3286
bk0: 20385a 3785079i bk1: 20570a 3742031i bk2: 20546a 3758614i bk3: 20170a 3805877i bk4: 21328a 3671504i bk5: 20512a 3755458i bk6: 19992a 3819481i bk7: 20824a 3716712i bk8: 20674a 3733026i bk9: 21928a 3601578i bk10: 22005a 3587650i bk11: 21056a 3678567i bk12: 20495a 3770963i bk13: 20269a 3800314i bk14: 20039a 3830043i bk15: 20691a 3755248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087496
Row_Buffer_Locality_read = 0.085256
Row_Buffer_Locality_write = 0.118808
Bank_Level_Parallism = 11.506018
Bank_Level_Parallism_Col = 2.427099
Bank_Level_Parallism_Ready = 1.133371
write_to_read_ratio_blp_rw_average = 0.138219
GrpLevelPara = 2.084764 

BW Util details:
bwutil = 0.212960 
total_CMD = 6789373 
util_bw = 1445868 
Wasted_Col = 2694392 
Wasted_Row = 139989 
Idle = 2509124 

BW Util Bottlenecks: 
RCDc_limit = 4800427 
RCDWRc_limit = 175881 
WTRc_limit = 1010282 
RTWc_limit = 1051796 
CCDLc_limit = 309706 
rwq = 0 
CCDLc_limit_alone = 237385 
WTRc_limit_alone = 983369 
RTWc_limit_alone = 1006388 

Commands details: 
total_CMD = 6789373 
n_nop = 5916512 
Read = 331484 
Write = 0 
L2_Alloc = 0 
L2_WB = 29983 
n_act = 324124 
n_pre = 324108 
n_ref = 0 
n_req = 355203 
total_req = 361467 

Dual Bus Interface Util: 
issued_total_row = 648232 
issued_total_col = 361467 
Row_Bus_Util =  0.095477 
CoL_Bus_Util = 0.053240 
Either_Row_CoL_Bus_Util = 0.128563 
Issued_on_Two_Bus_Simul_Util = 0.020155 
issued_two_Eff = 0.156770 
queue_avg = 24.534883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5349
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6789373 n_nop=5913700 n_act=324605 n_pre=324589 n_ref_event=0 n_req=356825 n_rd=332956 n_rd_L2_A=0 n_write=0 n_wr_bk=30111 bw_util=0.2139
n_activity=4398573 dram_eff=0.3302
bk0: 21142a 3658240i bk1: 20786a 3681317i bk2: 21079a 3651958i bk3: 20493a 3725762i bk4: 20194a 3767488i bk5: 20708a 3713841i bk6: 20605a 3707365i bk7: 19938a 3788620i bk8: 22215a 3531622i bk9: 20154a 3746586i bk10: 21875a 3561611i bk11: 21268a 3620398i bk12: 20981a 3660316i bk13: 20991a 3644638i bk14: 20277a 3730129i bk15: 20250a 3747623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090296
Row_Buffer_Locality_read = 0.087708
Row_Buffer_Locality_write = 0.126398
Bank_Level_Parallism = 11.727594
Bank_Level_Parallism_Col = 2.451959
Bank_Level_Parallism_Ready = 1.136822
write_to_read_ratio_blp_rw_average = 0.141537
GrpLevelPara = 2.102723 

BW Util details:
bwutil = 0.213903 
total_CMD = 6789373 
util_bw = 1452268 
Wasted_Col = 2684097 
Wasted_Row = 138510 
Idle = 2514498 

BW Util Bottlenecks: 
RCDc_limit = 4794473 
RCDWRc_limit = 175149 
WTRc_limit = 1013884 
RTWc_limit = 1090046 
CCDLc_limit = 312662 
rwq = 0 
CCDLc_limit_alone = 238037 
WTRc_limit_alone = 986913 
RTWc_limit_alone = 1042392 

Commands details: 
total_CMD = 6789373 
n_nop = 5913700 
Read = 332956 
Write = 0 
L2_Alloc = 0 
L2_WB = 30111 
n_act = 324605 
n_pre = 324589 
n_ref = 0 
n_req = 356825 
total_req = 363067 

Dual Bus Interface Util: 
issued_total_row = 649194 
issued_total_col = 363067 
Row_Bus_Util =  0.095619 
CoL_Bus_Util = 0.053476 
Either_Row_CoL_Bus_Util = 0.128977 
Issued_on_Two_Bus_Simul_Util = 0.020118 
issued_two_Eff = 0.155981 
queue_avg = 25.680178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6802
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6789373 n_nop=5905275 n_act=329028 n_pre=329012 n_ref_event=0 n_req=363988 n_rd=339985 n_rd_L2_A=0 n_write=0 n_wr_bk=30342 bw_util=0.2182
n_activity=4397178 dram_eff=0.3369
bk0: 20519a 3594022i bk1: 21116a 3529489i bk2: 20268a 3659245i bk3: 21397a 3536615i bk4: 21136a 3527976i bk5: 21230a 3519718i bk6: 20793a 3554074i bk7: 22020a 3413972i bk8: 21792a 3444263i bk9: 22387a 3363589i bk10: 21278a 3501135i bk11: 22003a 3426724i bk12: 20458a 3625575i bk13: 21066a 3545456i bk14: 21037a 3566673i bk15: 21485a 3479150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.096050
Row_Buffer_Locality_read = 0.093222
Row_Buffer_Locality_write = 0.136108
Bank_Level_Parallism = 12.322035
Bank_Level_Parallism_Col = 2.482741
Bank_Level_Parallism_Ready = 1.138765
write_to_read_ratio_blp_rw_average = 0.144243
GrpLevelPara = 2.127454 

BW Util details:
bwutil = 0.218180 
total_CMD = 6789373 
util_bw = 1481308 
Wasted_Col = 2681516 
Wasted_Row = 121604 
Idle = 2504945 

BW Util Bottlenecks: 
RCDc_limit = 4827633 
RCDWRc_limit = 172629 
WTRc_limit = 1010009 
RTWc_limit = 1133110 
CCDLc_limit = 323351 
rwq = 0 
CCDLc_limit_alone = 246396 
WTRc_limit_alone = 982820 
RTWc_limit_alone = 1083344 

Commands details: 
total_CMD = 6789373 
n_nop = 5905275 
Read = 339985 
Write = 0 
L2_Alloc = 0 
L2_WB = 30342 
n_act = 329028 
n_pre = 329012 
n_ref = 0 
n_req = 363988 
total_req = 370327 

Dual Bus Interface Util: 
issued_total_row = 658040 
issued_total_col = 370327 
Row_Bus_Util =  0.096922 
CoL_Bus_Util = 0.054545 
Either_Row_CoL_Bus_Util = 0.130218 
Issued_on_Two_Bus_Simul_Util = 0.021249 
issued_two_Eff = 0.163182 
queue_avg = 29.371326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.3713
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6789373 n_nop=5923037 n_act=322164 n_pre=322148 n_ref_event=0 n_req=351314 n_rd=327711 n_rd_L2_A=0 n_write=0 n_wr_bk=29764 bw_util=0.2106
n_activity=4393293 dram_eff=0.3255
bk0: 21215a 3752571i bk1: 20748a 3783808i bk2: 21499a 3691106i bk3: 20120a 3858400i bk4: 19733a 3931224i bk5: 20800a 3769949i bk6: 19098a 3975691i bk7: 19999a 3875476i bk8: 20844a 3765562i bk9: 20497a 3786468i bk10: 21377a 3688063i bk11: 21020a 3732965i bk12: 20444a 3797801i bk13: 20361a 3829205i bk14: 19797a 3913399i bk15: 20159a 3867212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082974
Row_Buffer_Locality_read = 0.080751
Row_Buffer_Locality_write = 0.113841
Bank_Level_Parallism = 11.247323
Bank_Level_Parallism_Col = 2.402461
Bank_Level_Parallism_Ready = 1.129630
write_to_read_ratio_blp_rw_average = 0.133901
GrpLevelPara = 2.066404 

BW Util details:
bwutil = 0.210609 
total_CMD = 6789373 
util_bw = 1429900 
Wasted_Col = 2695502 
Wasted_Row = 145500 
Idle = 2518471 

BW Util Bottlenecks: 
RCDc_limit = 4788602 
RCDWRc_limit = 176257 
WTRc_limit = 1001949 
RTWc_limit = 1010864 
CCDLc_limit = 305240 
rwq = 0 
CCDLc_limit_alone = 235458 
WTRc_limit_alone = 975126 
RTWc_limit_alone = 967905 

Commands details: 
total_CMD = 6789373 
n_nop = 5923037 
Read = 327711 
Write = 0 
L2_Alloc = 0 
L2_WB = 29764 
n_act = 322164 
n_pre = 322148 
n_ref = 0 
n_req = 351314 
total_req = 357475 

Dual Bus Interface Util: 
issued_total_row = 644312 
issued_total_col = 357475 
Row_Bus_Util =  0.094900 
CoL_Bus_Util = 0.052652 
Either_Row_CoL_Bus_Util = 0.127602 
Issued_on_Two_Bus_Simul_Util = 0.019950 
issued_two_Eff = 0.156349 
queue_avg = 22.103088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.1031
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6789373 n_nop=5912809 n_act=324684 n_pre=324668 n_ref_event=0 n_req=356236 n_rd=332211 n_rd_L2_A=0 n_write=0 n_wr_bk=30339 bw_util=0.2136
n_activity=4405612 dram_eff=0.3292
bk0: 20452a 3761473i bk1: 20823a 3724550i bk2: 19863a 3841320i bk3: 20946a 3705592i bk4: 20800a 3717312i bk5: 19697a 3852413i bk6: 20402a 3760199i bk7: 20088a 3787394i bk8: 21700a 3611207i bk9: 21585a 3582691i bk10: 21330a 3628498i bk11: 21173a 3662694i bk12: 21665a 3609645i bk13: 21022a 3669458i bk14: 20712a 3742747i bk15: 19953a 3823146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088570
Row_Buffer_Locality_read = 0.086114
Row_Buffer_Locality_write = 0.122539
Bank_Level_Parallism = 11.573910
Bank_Level_Parallism_Col = 2.431791
Bank_Level_Parallism_Ready = 1.135790
write_to_read_ratio_blp_rw_average = 0.138404
GrpLevelPara = 2.089263 

BW Util details:
bwutil = 0.213599 
total_CMD = 6789373 
util_bw = 1450200 
Wasted_Col = 2694248 
Wasted_Row = 139722 
Idle = 2505203 

BW Util Bottlenecks: 
RCDc_limit = 4802584 
RCDWRc_limit = 177153 
WTRc_limit = 1020093 
RTWc_limit = 1055884 
CCDLc_limit = 310356 
rwq = 0 
CCDLc_limit_alone = 237875 
WTRc_limit_alone = 992963 
RTWc_limit_alone = 1010533 

Commands details: 
total_CMD = 6789373 
n_nop = 5912809 
Read = 332211 
Write = 0 
L2_Alloc = 0 
L2_WB = 30339 
n_act = 324684 
n_pre = 324668 
n_ref = 0 
n_req = 356236 
total_req = 362550 

Dual Bus Interface Util: 
issued_total_row = 649352 
issued_total_col = 362550 
Row_Bus_Util =  0.095642 
CoL_Bus_Util = 0.053400 
Either_Row_CoL_Bus_Util = 0.129108 
Issued_on_Two_Bus_Simul_Util = 0.019934 
issued_two_Eff = 0.154396 
queue_avg = 24.843792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8438

========= L2 cache stats =========
L2_cache_bank[0]: Access = 289221, Miss = 167437, Miss_rate = 0.579, Pending_hits = 1271, Reservation_fails = 1559
L2_cache_bank[1]: Access = 290449, Miss = 172983, Miss_rate = 0.596, Pending_hits = 1375, Reservation_fails = 7416
L2_cache_bank[2]: Access = 287306, Miss = 169516, Miss_rate = 0.590, Pending_hits = 1564, Reservation_fails = 1326
L2_cache_bank[3]: Access = 291019, Miss = 170470, Miss_rate = 0.586, Pending_hits = 1580, Reservation_fails = 6119
L2_cache_bank[4]: Access = 286778, Miss = 166069, Miss_rate = 0.579, Pending_hits = 1510, Reservation_fails = 4338
L2_cache_bank[5]: Access = 300536, Miss = 171554, Miss_rate = 0.571, Pending_hits = 1605, Reservation_fails = 3001
L2_cache_bank[6]: Access = 289362, Miss = 171889, Miss_rate = 0.594, Pending_hits = 1698, Reservation_fails = 2022
L2_cache_bank[7]: Access = 290988, Miss = 177260, Miss_rate = 0.609, Pending_hits = 2148, Reservation_fails = 738
L2_cache_bank[8]: Access = 497295, Miss = 166244, Miss_rate = 0.334, Pending_hits = 1321, Reservation_fails = 2692
L2_cache_bank[9]: Access = 285562, Miss = 167980, Miss_rate = 0.588, Pending_hits = 1367, Reservation_fails = 2509
L2_cache_bank[10]: Access = 287547, Miss = 166700, Miss_rate = 0.580, Pending_hits = 1369, Reservation_fails = 454
L2_cache_bank[11]: Access = 293456, Miss = 168786, Miss_rate = 0.575, Pending_hits = 1377, Reservation_fails = 906
L2_cache_bank[12]: Access = 291648, Miss = 171611, Miss_rate = 0.588, Pending_hits = 1909, Reservation_fails = 2596
L2_cache_bank[13]: Access = 287084, Miss = 174068, Miss_rate = 0.606, Pending_hits = 1977, Reservation_fails = 1325
L2_cache_bank[14]: Access = 292440, Miss = 167265, Miss_rate = 0.572, Pending_hits = 1394, Reservation_fails = 2027
L2_cache_bank[15]: Access = 289247, Miss = 167824, Miss_rate = 0.580, Pending_hits = 1303, Reservation_fails = 6164
L2_cache_bank[16]: Access = 296859, Miss = 170169, Miss_rate = 0.573, Pending_hits = 1756, Reservation_fails = 2280
L2_cache_bank[17]: Access = 289014, Miss = 166387, Miss_rate = 0.576, Pending_hits = 1432, Reservation_fails = 3244
L2_cache_bank[18]: Access = 291312, Miss = 169070, Miss_rate = 0.580, Pending_hits = 1650, Reservation_fails = 2436
L2_cache_bank[19]: Access = 295536, Miss = 174496, Miss_rate = 0.590, Pending_hits = 1735, Reservation_fails = 1631
L2_cache_bank[20]: Access = 425029, Miss = 165798, Miss_rate = 0.390, Pending_hits = 1061, Reservation_fails = 2808
L2_cache_bank[21]: Access = 286414, Miss = 165492, Miss_rate = 0.578, Pending_hits = 1125, Reservation_fails = 7584
L2_cache_bank[22]: Access = 292521, Miss = 168720, Miss_rate = 0.577, Pending_hits = 1559, Reservation_fails = 2491
L2_cache_bank[23]: Access = 288766, Miss = 167087, Miss_rate = 0.579, Pending_hits = 1314, Reservation_fails = 6450
L2_total_cache_accesses = 7315389
L2_total_cache_misses = 4064875
L2_total_cache_miss_rate = 0.5557
L2_total_cache_pending_hits = 36400
L2_total_cache_reservation_fails = 74116
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3052784
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3404502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 74116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 617213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36400
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10793
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 32367
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7110899
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 204490
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 41433
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32658
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.063

icnt_total_pkts_mem_to_simt=7315389
icnt_total_pkts_simt_to_mem=7315389
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7315389
Req_Network_cycles = 2647487
Req_Network_injected_packets_per_cycle =       2.7631 
Req_Network_conflicts_per_cycle =       2.3652
Req_Network_conflicts_per_cycle_util =       3.5843
Req_Bank_Level_Parallism =       4.1873
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.3969
Req_Network_out_buffer_full_per_cycle =       0.0814
Req_Network_out_buffer_avg_util =      22.0141

Reply_Network_injected_packets_num = 7315389
Reply_Network_cycles = 2647487
Reply_Network_injected_packets_per_cycle =        2.7631
Reply_Network_conflicts_per_cycle =        0.7274
Reply_Network_conflicts_per_cycle_util =       1.1034
Reply_Bank_Level_Parallism =       4.1915
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1216
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0921
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 34 min, 0 sec (12840 sec)
gpgpu_simulation_rate = 2406 (inst/sec)
gpgpu_simulation_rate = 206 (cycle/sec)
gpgpu_silicon_slowdown = 6626213x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (552,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 13: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 1025814
gpu_sim_insn = 17697780
gpu_ipc =      17.2524
gpu_tot_sim_cycle = 3673301
gpu_tot_sim_insn = 48590898
gpu_tot_ipc =      13.2281
gpu_tot_issued_cta = 1363
gpu_occupancy = 77.5336% 
gpu_tot_occupancy = 72.2141% 
max_total_param_size = 0
gpu_stall_dramfull = 11809852
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.8197
partiton_level_parallism_total  =       3.0582
partiton_level_parallism_util =       4.5031
partiton_level_parallism_util_total  =       4.4023
L2_BW  =     166.8434 GB/Sec
L2_BW_total  =     133.5819 GB/Sec
gpu_total_sim_rate=2541

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 363216, Miss = 320071, Miss_rate = 0.881, Pending_hits = 8349, Reservation_fails = 1071104
	L1D_cache_core[1]: Access = 380634, Miss = 338355, Miss_rate = 0.889, Pending_hits = 8900, Reservation_fails = 1120117
	L1D_cache_core[2]: Access = 384058, Miss = 339388, Miss_rate = 0.884, Pending_hits = 8846, Reservation_fails = 1166425
	L1D_cache_core[3]: Access = 400622, Miss = 353866, Miss_rate = 0.883, Pending_hits = 9130, Reservation_fails = 1269928
	L1D_cache_core[4]: Access = 380215, Miss = 333232, Miss_rate = 0.876, Pending_hits = 8770, Reservation_fails = 1167066
	L1D_cache_core[5]: Access = 405987, Miss = 354634, Miss_rate = 0.874, Pending_hits = 9676, Reservation_fails = 1231462
	L1D_cache_core[6]: Access = 391508, Miss = 342455, Miss_rate = 0.875, Pending_hits = 9071, Reservation_fails = 1102455
	L1D_cache_core[7]: Access = 396896, Miss = 349008, Miss_rate = 0.879, Pending_hits = 9646, Reservation_fails = 1221182
	L1D_cache_core[8]: Access = 414632, Miss = 364486, Miss_rate = 0.879, Pending_hits = 9582, Reservation_fails = 1207516
	L1D_cache_core[9]: Access = 388045, Miss = 340693, Miss_rate = 0.878, Pending_hits = 8767, Reservation_fails = 1117613
	L1D_cache_core[10]: Access = 396158, Miss = 348109, Miss_rate = 0.879, Pending_hits = 9551, Reservation_fails = 1221885
	L1D_cache_core[11]: Access = 395419, Miss = 346875, Miss_rate = 0.877, Pending_hits = 9320, Reservation_fails = 1189527
	L1D_cache_core[12]: Access = 408768, Miss = 361712, Miss_rate = 0.885, Pending_hits = 9402, Reservation_fails = 1096865
	L1D_cache_core[13]: Access = 397897, Miss = 349257, Miss_rate = 0.878, Pending_hits = 9002, Reservation_fails = 1168156
	L1D_cache_core[14]: Access = 406792, Miss = 358092, Miss_rate = 0.880, Pending_hits = 9377, Reservation_fails = 1170780
	L1D_cache_core[15]: Access = 389763, Miss = 343404, Miss_rate = 0.881, Pending_hits = 9293, Reservation_fails = 1133061
	L1D_cache_core[16]: Access = 376183, Miss = 328589, Miss_rate = 0.873, Pending_hits = 8971, Reservation_fails = 1166740
	L1D_cache_core[17]: Access = 376876, Miss = 331250, Miss_rate = 0.879, Pending_hits = 9044, Reservation_fails = 1102965
	L1D_cache_core[18]: Access = 387168, Miss = 343143, Miss_rate = 0.886, Pending_hits = 8699, Reservation_fails = 1091883
	L1D_cache_core[19]: Access = 407350, Miss = 363348, Miss_rate = 0.892, Pending_hits = 9538, Reservation_fails = 1171110
	L1D_cache_core[20]: Access = 370175, Miss = 327875, Miss_rate = 0.886, Pending_hits = 8770, Reservation_fails = 1088106
	L1D_cache_core[21]: Access = 382521, Miss = 339344, Miss_rate = 0.887, Pending_hits = 8627, Reservation_fails = 1096784
	L1D_cache_core[22]: Access = 381451, Miss = 338381, Miss_rate = 0.887, Pending_hits = 8704, Reservation_fails = 1189925
	L1D_cache_core[23]: Access = 360616, Miss = 314055, Miss_rate = 0.871, Pending_hits = 8413, Reservation_fails = 1059546
	L1D_cache_core[24]: Access = 369982, Miss = 326445, Miss_rate = 0.882, Pending_hits = 8643, Reservation_fails = 1124882
	L1D_cache_core[25]: Access = 371851, Miss = 327335, Miss_rate = 0.880, Pending_hits = 8611, Reservation_fails = 1107437
	L1D_cache_core[26]: Access = 389023, Miss = 344215, Miss_rate = 0.885, Pending_hits = 9273, Reservation_fails = 1131278
	L1D_cache_core[27]: Access = 408515, Miss = 364393, Miss_rate = 0.892, Pending_hits = 9585, Reservation_fails = 1310531
	L1D_cache_core[28]: Access = 376332, Miss = 331318, Miss_rate = 0.880, Pending_hits = 8331, Reservation_fails = 1089873
	L1D_cache_core[29]: Access = 395659, Miss = 352223, Miss_rate = 0.890, Pending_hits = 8964, Reservation_fails = 1117634
	L1D_total_cache_accesses = 11654312
	L1D_total_cache_misses = 10275551
	L1D_total_cache_miss_rate = 0.8817
	L1D_total_cache_pending_hits = 270855
	L1D_total_cache_reservation_fails = 34503836
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.120
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1090915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 270855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9824049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 34496074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 189652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 270855
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 171611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 90239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11375471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 278841

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 883724
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1811632
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 31800718
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 6846
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 916
ctas_completed 1363, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7094, 8063, 8020, 5360, 5023, 7013, 5909, 6166, 6149, 6643, 6405, 5908, 6823, 5993, 6801, 7603, 5260, 8096, 5498, 4857, 4930, 6720, 7272, 6055, 4965, 5575, 4874, 4361, 4591, 6150, 4262, 4633, 
gpgpu_n_tot_thrd_icount = 190511872
gpgpu_n_tot_w_icount = 5953496
gpgpu_n_stall_shd_mem = 14894355
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10954824
gpgpu_n_mem_write_global = 278841
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13240859
gpgpu_n_store_insn = 468054
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14018307
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 876048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14314515	W0_Idle:18377507	W0_Scoreboard:295294830	W1:1665996	W2:693349	W3:454250	W4:329433	W5:246944	W6:194114	W7:160395	W8:134057	W9:120144	W10:104148	W11:101355	W12:98343	W13:95311	W14:95020	W15:93486	W16:91084	W17:92074	W18:90215	W19:96474	W20:95424	W21:92554	W22:86779	W23:75729	W24:64045	W25:52021	W26:39075	W27:32493	W28:28350	W29:23670	W30:16149	W31:8179	W32:382836
single_issue_nums: WS0:1500637	WS1:1500243	WS2:1471658	WS3:1480958	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 80109608 {8:10013701,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11153640 {40:278841,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 37644920 {40:941123,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 400548040 {40:10013701,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2230728 {8:278841,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 37644920 {40:941123,}
maxmflatency = 9309 
max_icnt2mem_latency = 6287 
maxmrqlatency = 4978 
max_icnt2sh_latency = 382 
averagemflatency = 1027 
avg_icnt2mem_latency = 302 
avg_mrq_latency = 196 
avg_icnt2sh_latency = 2 
mrq_lat_table:1357751 	31540 	76727 	167554 	323059 	538952 	856315 	1280531 	1419715 	604915 	33477 	435 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3386723 	2393217 	1991564 	1598800 	1538830 	324512 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	569632 	106475 	33078 	16957 	6753509 	595505 	539131 	670815 	821374 	764082 	352811 	10296 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10193498 	717895 	193432 	82372 	30204 	9978 	5237 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	746 	742 	1025 	699 	398 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        34        45        44        44        64        64        48        48         9         8         6         5        20        20        47        64 
dram[1]:        53        44        48        48        64        64        48        48         9         8         9         6        19        16        50        40 
dram[2]:        64        64        47        48        64        64        48        48         8         8         6         5        17        20        56        64 
dram[3]:        64        64        44        48        64        64        48        48         8         8         6         7        20        20        54        57 
dram[4]:        64        64        48        41        64        64        48        48         8        12         6         6        20        20        59        53 
dram[5]:        64        64        47        48        64        64        48        48        12         8        11         7        20        20        64        43 
dram[6]:        64        64        45        47        64        64        48        48         8         8         6         6        24        24        61        64 
dram[7]:        38        56        48        44        64        64        48        48         8         8         7         7        24        20        42        59 
dram[8]:        64        64        48        48        64        64        48        48         8         8         6         7        24        24        59        51 
dram[9]:        64        64        48        48        64        64        48        49         8         8         7         5        24        25        56        64 
dram[10]:        64        64        48        48        64        64        48        48         8         8         6         6        24        25        47        64 
dram[11]:        36        45        52        48        64        64        44        44         8        10         6         8        24        23        37        64 
maximum service time to same row:
dram[0]:     54447     88512     45526     53862     37797     93159     57434     52997     63425     25995     87373     50835     62673     69942     59722     56322 
dram[1]:     58145     65044     53863     61120     54237    109928    112022     46336     28997     80005     43665     59822     95240     81022    101418     68413 
dram[2]:     61734     27747     41867     58802     84874     63948     77941     91392     78548     99192     74098    105969     74565     61106     30729     34990 
dram[3]:     37256     36833     37959     75295     42065     62081     62369     46493     70046     53752     60060     51252     39843     32784     54746     92487 
dram[4]:     81426     89516     75001     28073     90595     42138     77097     54781     57893     84721     83869     79182     60272     19655     76089     77430 
dram[5]:     58049     79521     87910     61637     85662     56513     49925     90838     53601     79521     70933     45541    111543     72825     50646     61590 
dram[6]:     58133     91639     67184     56732     63667     46233     79468     51528     93209     71577     59022     56279     42503     39639     66650     67443 
dram[7]:     36935     49589     21939     58121     37352     80652     54708     61342     63884     85813     62995     73986     41229     47312     98437     80524 
dram[8]:     42251     38158     35344     63200     31224     54748     16500    113739     30385     38216     94859     69297     71976     64559     84426     40302 
dram[9]:     86879     50908     53351     62995     59162     59720     56646     83260     50418     50274     23779     51056     89744     91836     43341     82492 
dram[10]:     77581     41890     25199     50892     88660     68488     40263     79900     83601     57480     87806     51445     53804     91192     99843     82589 
dram[11]:     43854     81802     94045     64973     89651    107967     73428     81207     51669     57834     75668    101365     88003     69559     62628     59655 
average row accesses per activate:
dram[0]:  1.098566  1.090106  1.094516  1.084632  1.092227  1.101859  1.079512  1.099632  1.094391  1.105336  1.098538  1.104295  1.097201  1.096520  1.082075  1.099192 
dram[1]:  1.085978  1.099406  1.096153  1.103254  1.097041  1.094291  1.086477  1.089598  1.124507  1.111038  1.119045  1.116068  1.098111  1.102361  1.102688  1.085561 
dram[2]:  1.087560  1.083260  1.084446  1.096932  1.088541  1.091484  1.097878  1.105307  1.093498  1.110301  1.098951  1.092132  1.100696  1.090355  1.091496  1.093646 
dram[3]:  1.101330  1.113688  1.101579  1.105612  1.087538  1.098432  1.100596  1.096582  1.108791  1.114121  1.114524  1.123481  1.103839  1.121396  1.096127  1.094239 
dram[4]:  1.083515  1.091604  1.085168  1.095958  1.106513  1.083421  1.088655  1.106933  1.119833  1.114560  1.100578  1.102372  1.099773  1.089540  1.093525  1.084156 
dram[5]:  1.096847  1.089304  1.092261  1.083405  1.087164  1.094408  1.086068  1.086075  1.091447  1.104727  1.126089  1.109957  1.089755  1.092713  1.079592  1.082987 
dram[6]:  1.088104  1.092995  1.097810  1.108333  1.093689  1.092671  1.107405  1.098905  1.122958  1.115206  1.093817  1.127128  1.102313  1.106263  1.097383  1.094956 
dram[7]:  1.086510  1.093583  1.095384  1.086274  1.096373  1.096084  1.085543  1.098946  1.097515  1.117231  1.119063  1.094581  1.092351  1.088799  1.083586  1.087119 
dram[8]:  1.107807  1.101234  1.106997  1.103969  1.090366  1.106001  1.100957  1.088620  1.124115  1.098847  1.116748  1.124181  1.093333  1.104386  1.092572  1.091455 
dram[9]:  1.091053  1.087243  1.091569  1.107585  1.108472  1.092613  1.093720  1.109167  1.109686  1.118209  1.099729  1.103040  1.092276  1.097213  1.098551  1.099704 
dram[10]:  1.099079  1.086933  1.100025  1.084197  1.083115  1.084792  1.075647  1.083750  1.105689  1.092362  1.102593  1.095184  1.088695  1.090431  1.087205  1.086012 
dram[11]:  1.087641  1.094353  1.086362  1.098376  1.101411  1.089090  1.099103  1.090718  1.115386  1.120591  1.104490  1.102008  1.103983  1.097543  1.098138  1.084908 
average row locality = 6691031/6093713 = 1.098022
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     32478     32540     32340     31844     32456     34055     30586     33190     31909     33552     32736     33923     32962     33317     30648     33334 
dram[1]:     32465     33235     32974     33180     32914     32285     31860     31782     34694     33103     34730     34167     32994     33435     33246     31530 
dram[2]:     31786     32296     31381     33254     31883     32312     32316     33572     32367     34005     32638     32693     33380     32961     32135     32396 
dram[3]:     33346     34011     32845     33798     32129     33110     32855     32361     33204     33700     34182     35026     33387     35200     32222     32763 
dram[4]:     31850     32729     31495     32796     33209     32087     32670     33216     33687     33555     33022     33197     33203     32899     32092     31866 
dram[5]:     32845     32228     32217     32262     31548     33234     31416     31770     32458     33758     34647     34469     32099     32911     30925     31276 
dram[6]:     31865     32787     33105     33958     32554     32034     32938     32603     34316     33487     32549     34803     33558     33437     32772     32182 
dram[7]:     32053     32238     32303     31918     32539     32261     31510     32729     32675     34377     34051     33127     31916     32228     31280     32305 
dram[8]:     33299     33042     33192     33012     31782     33401     32680     31793     34986     32808     34024     34100     32602     32998     31753     32178 
dram[9]:     31664     32662     31787     33269     32648     32640     32342     33846     33589     34157     33122     33800     32142     32782     32278     32777 
dram[10]:     33063     32202     33406     31366     31092     31976     30281     31001     32988     32034     33385     32701     32184     32416     31464     31553 
dram[11]:     31874     32733     31373     33034     32876     31697     32801     32177     33779     34320     33218     33102     33292     33407     32712     31552 
total dram reads = 6288286
bank skew: 35200/30281 = 1.16
chip skew: 534139/513112 = 1.04
number of total write accesses:
dram[0]:      2524      2418      2532      2439      2567      2536      2431      2592      2679      2683      2715      2705      2666      2701      2466      2581 
dram[1]:      2331      2534      2538      2621      2541      2541      2509      2562      2885      2730      2669      2799      2660      2732      2614      2513 
dram[2]:      2441      2389      2434      2533      2472      2542      2509      2604      2604      2819      2735      2629      2673      2582      2598      2587 
dram[3]:      2498      2499      2627      2508      2485      2564      2588      2466      2813      2652      2708      2756      2680      2756      2572      2542 
dram[4]:      2372      2361      2448      2583      2636      2504      2545      2640      2757      2818      2689      2651      2628      2581      2651      2576 
dram[5]:      2476      2476      2571      2406      2398      2547      2456      2495      2686      2762      2818      2806      2645      2632      2474      2599 
dram[6]:      2346      2420      2529      2597      2553      2425      2594      2503      2795      2784      2595      2762      2703      2718      2668      2572 
dram[7]:      2455      2454      2525      2386      2603      2619      2408      2604      2591      2782      2775      2644      2650      2657      2469      2637 
dram[8]:      2472      2506      2515      2589      2471      2555      2582      2456      2852      2652      2720      2780      2673      2613      2567      2567 
dram[9]:      2445      2411      2529      2549      2636      2490      2525      2613      2692      2785      2714      2670      2630      2671      2606      2657 
dram[10]:      2468      2447      2643      2458      2466      2593      2464      2431      2784      2684      2740      2688      2588      2720      2544      2532 
dram[11]:      2388      2420      2396      2592      2561      2470      2639      2578      2750      2853      2687      2717      2666      2672      2660      2505 
total dram writes = 497386
bank skew: 2885/2331 = 1.24
chip skew: 41779/41151 = 1.02
average mf latency per bank:
dram[0]:       1253      1218      1189      1202      1188      1250      1216      1241      1218      1276      1218      1246      1220      1236      1229      1239
dram[1]:       1897      1626      1910      1619      1862      1590      1802      1538      1902      1640      1939      1630      1936      1607      1937      1592
dram[2]:       1605      1572      1585      1592      1583      1635      1642      1626      1630      1650      1610      1607      1622      1678      1638      1597
dram[3]:       1595      2544      1575      2425      1567      2439      1563      2434      1594      2417      1675      2541      1611      2511      1591      2386
dram[4]:       1921      1899      1851      1910      1889      1846      4194      1849      1943      1982      1863      1912      1870      1824      1979      1808
dram[5]:       1524      1413      1577      1385      1533      1465      1476      1434      1476      1431      1578      1504      1491      1473      1488      1474
dram[6]:       1883      2103      1899      2143      1858      2097      1886      2128      2005      2156      1922      2265      1992      2192      1896      2125
dram[7]:       1532      1429      1510      1442      1579      1416      1492      1441      1520      1485      1597      1427      1525      1424      1501      1423
dram[8]:       2153      2012      2138      2022      2063      2013      2057      1954      2099      2020      2080      2075      2045      2031      2073      2070
dram[9]:       1709      1682      1678      1725      1758      1703      1685      1733      1772      1755      1675      1756      1735      1726      1710      1687
dram[10]:       1272      1140      3894      1125      1212      1170      1175      1137      1231      1154      1251      1179      1276      1175      1265      1158
dram[11]:       1607      1476      1606      1460      1663      1464      1630      1437      1672      1525      1627      1543      1657      1532      1641      1450
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6526      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      6365      7601      7120      7910      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7234      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      6207      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      6406
dram[7]:       5808      6593      5760      5834      6214      5606      5729      5521      5445      5591      5745      6792      6288      6221      5749      6063
dram[8]:       8467      5874      8087      6080      8525      5734      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5694      6889      5945      6291      6092      6261      5446      5754      5937      7841      5897      5787      5887      6043      6488      5986
dram[11]:       5661      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      5968      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9420039 n_nop=8065120 n_act=507041 n_pre=507025 n_ref_event=0 n_req=555242 n_rd=521870 n_rd_L2_A=0 n_write=0 n_wr_bk=41235 bw_util=0.2391
n_activity=6715453 dram_eff=0.3354
bk0: 32478a 4566244i bk1: 32540a 4567714i bk2: 32340a 4613753i bk3: 31844a 4674361i bk4: 32456a 4622058i bk5: 34055a 4397947i bk6: 30586a 4831677i bk7: 33190a 4513886i bk8: 31909a 4617172i bk9: 33552a 4426145i bk10: 32736a 4538807i bk11: 33923a 4398995i bk12: 32962a 4514530i bk13: 33317a 4465629i bk14: 30648a 4797273i bk15: 33334a 4486701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086814
Row_Buffer_Locality_read = 0.084607
Row_Buffer_Locality_write = 0.121329
Bank_Level_Parallism = 11.898462
Bank_Level_Parallism_Col = 2.422233
Bank_Level_Parallism_Ready = 1.121644
write_to_read_ratio_blp_rw_average = 0.132012
GrpLevelPara = 2.087879 

BW Util details:
bwutil = 0.239109 
total_CMD = 9420039 
util_bw = 2252420 
Wasted_Col = 4163336 
Wasted_Row = 166987 
Idle = 2837296 

BW Util Bottlenecks: 
RCDc_limit = 7541530 
RCDWRc_limit = 245610 
WTRc_limit = 1451652 
RTWc_limit = 1590709 
CCDLc_limit = 483974 
rwq = 0 
CCDLc_limit_alone = 376300 
WTRc_limit_alone = 1413418 
RTWc_limit_alone = 1521269 

Commands details: 
total_CMD = 9420039 
n_nop = 8065120 
Read = 521870 
Write = 0 
L2_Alloc = 0 
L2_WB = 41235 
n_act = 507041 
n_pre = 507025 
n_ref = 0 
n_req = 555242 
total_req = 563105 

Dual Bus Interface Util: 
issued_total_row = 1014066 
issued_total_col = 563105 
Row_Bus_Util =  0.107650 
CoL_Bus_Util = 0.059777 
Either_Row_CoL_Bus_Util = 0.143834 
Issued_on_Two_Bus_Simul_Util = 0.023594 
issued_two_Eff = 0.164033 
queue_avg = 28.573032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.573
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9420039 n_nop=8054792 n_act=510972 n_pre=510956 n_ref_event=0 n_req=562537 n_rd=528594 n_rd_L2_A=0 n_write=0 n_wr_bk=41779 bw_util=0.2422
n_activity=6708568 dram_eff=0.3401
bk0: 32465a 4519442i bk1: 33235a 4411500i bk2: 32974a 4411692i bk3: 33180a 4397320i bk4: 32914a 4451172i bk5: 32285a 4509269i bk6: 31860a 4580326i bk7: 31782a 4570273i bk8: 34694a 4228800i bk9: 33103a 4376370i bk10: 34730a 4208854i bk11: 34167a 4268597i bk12: 32994a 4402507i bk13: 33435a 4335282i bk14: 33246a 4411418i bk15: 31530a 4601537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091665
Row_Buffer_Locality_read = 0.089345
Row_Buffer_Locality_write = 0.127802
Bank_Level_Parallism = 12.263473
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.125975
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.242196 
total_CMD = 9420039 
util_bw = 2281492 
Wasted_Col = 4147981 
Wasted_Row = 149760 
Idle = 2840806 

BW Util Bottlenecks: 
RCDc_limit = 7555524 
RCDWRc_limit = 245225 
WTRc_limit = 1468926 
RTWc_limit = 1668476 
CCDLc_limit = 496702 
rwq = 0 
CCDLc_limit_alone = 384279 
WTRc_limit_alone = 1430473 
RTWc_limit_alone = 1594506 

Commands details: 
total_CMD = 9420039 
n_nop = 8054792 
Read = 528594 
Write = 0 
L2_Alloc = 0 
L2_WB = 41779 
n_act = 510972 
n_pre = 510956 
n_ref = 0 
n_req = 562537 
total_req = 570373 

Dual Bus Interface Util: 
issued_total_row = 1021928 
issued_total_col = 570373 
Row_Bus_Util =  0.108484 
CoL_Bus_Util = 0.060549 
Either_Row_CoL_Bus_Util = 0.144930 
Issued_on_Two_Bus_Simul_Util = 0.024103 
issued_two_Eff = 0.166310 
queue_avg = 30.933435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.9334
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9420039 n_nop=8064739 n_act=506825 n_pre=506809 n_ref_event=0 n_req=554587 n_rd=521375 n_rd_L2_A=0 n_write=0 n_wr_bk=41151 bw_util=0.2389
n_activity=6710370 dram_eff=0.3353
bk0: 31786a 4714685i bk1: 32296a 4625627i bk2: 31381a 4760747i bk3: 33254a 4549762i bk4: 31883a 4716451i bk5: 32312a 4656641i bk6: 32316a 4641771i bk7: 33572a 4499882i bk8: 32367a 4624001i bk9: 34005a 4450649i bk10: 32638a 4583651i bk11: 32693a 4593903i bk12: 33380a 4493380i bk13: 32961a 4544942i bk14: 32135a 4663320i bk15: 32396a 4659412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086124
Row_Buffer_Locality_read = 0.083932
Row_Buffer_Locality_write = 0.120529
Bank_Level_Parallism = 11.794965
Bank_Level_Parallism_Col = 2.411410
Bank_Level_Parallism_Ready = 1.121150
write_to_read_ratio_blp_rw_average = 0.128738
GrpLevelPara = 2.081877 

BW Util details:
bwutil = 0.238864 
total_CMD = 9420039 
util_bw = 2250104 
Wasted_Col = 4161534 
Wasted_Row = 164907 
Idle = 2843494 

BW Util Bottlenecks: 
RCDc_limit = 7544040 
RCDWRc_limit = 243793 
WTRc_limit = 1450413 
RTWc_limit = 1544329 
CCDLc_limit = 479758 
rwq = 0 
CCDLc_limit_alone = 374662 
WTRc_limit_alone = 1412623 
RTWc_limit_alone = 1477023 

Commands details: 
total_CMD = 9420039 
n_nop = 8064739 
Read = 521375 
Write = 0 
L2_Alloc = 0 
L2_WB = 41151 
n_act = 506825 
n_pre = 506809 
n_ref = 0 
n_req = 554587 
total_req = 562526 

Dual Bus Interface Util: 
issued_total_row = 1013634 
issued_total_col = 562526 
Row_Bus_Util =  0.107604 
CoL_Bus_Util = 0.059716 
Either_Row_CoL_Bus_Util = 0.143874 
Issued_on_Two_Bus_Simul_Util = 0.023446 
issued_two_Eff = 0.162960 
queue_avg = 27.743052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.7431
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9420039 n_nop=8047556 n_act=513964 n_pre=513948 n_ref_event=0 n_req=568073 n_rd=534139 n_rd_L2_A=0 n_write=0 n_wr_bk=41714 bw_util=0.2445
n_activity=6730537 dram_eff=0.3422
bk0: 33346a 4245749i bk1: 34011a 4173547i bk2: 32845a 4339350i bk3: 33798a 4204123i bk4: 32129a 4412735i bk5: 33110a 4307777i bk6: 32855a 4314540i bk7: 32361a 4389535i bk8: 33204a 4245248i bk9: 33700a 4196150i bk10: 34182a 4126558i bk11: 35026a 4025317i bk12: 33387a 4214270i bk13: 35200a 4034529i bk14: 32222a 4376730i bk15: 32763a 4343944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.095250
Row_Buffer_Locality_read = 0.092691
Row_Buffer_Locality_write = 0.135528
Bank_Level_Parallism = 12.643904
Bank_Level_Parallism_Col = 2.475730
Bank_Level_Parallism_Ready = 1.128784
write_to_read_ratio_blp_rw_average = 0.138306
GrpLevelPara = 2.127553 

BW Util details:
bwutil = 0.244523 
total_CMD = 9420039 
util_bw = 2303412 
Wasted_Col = 4149098 
Wasted_Row = 146591 
Idle = 2820938 

BW Util Bottlenecks: 
RCDc_limit = 7579133 
RCDWRc_limit = 243083 
WTRc_limit = 1461141 
RTWc_limit = 1711019 
CCDLc_limit = 501469 
rwq = 0 
CCDLc_limit_alone = 386445 
WTRc_limit_alone = 1422393 
RTWc_limit_alone = 1634743 

Commands details: 
total_CMD = 9420039 
n_nop = 8047556 
Read = 534139 
Write = 0 
L2_Alloc = 0 
L2_WB = 41714 
n_act = 513964 
n_pre = 513948 
n_ref = 0 
n_req = 568073 
total_req = 575853 

Dual Bus Interface Util: 
issued_total_row = 1027912 
issued_total_col = 575853 
Row_Bus_Util =  0.109120 
CoL_Bus_Util = 0.061131 
Either_Row_CoL_Bus_Util = 0.145698 
Issued_on_Two_Bus_Simul_Util = 0.024552 
issued_two_Eff = 0.168514 
queue_avg = 34.324543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.3245
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9420039 n_nop=8063822 n_act=508003 n_pre=507987 n_ref_event=0 n_req=557139 n_rd=523573 n_rd_L2_A=0 n_write=0 n_wr_bk=41440 bw_util=0.2399
n_activity=6700843 dram_eff=0.3373
bk0: 31850a 4617376i bk1: 32729a 4527811i bk2: 31495a 4671550i bk3: 32796a 4517604i bk4: 33209a 4487048i bk5: 32087a 4594395i bk6: 32670a 4532724i bk7: 33216a 4444101i bk8: 33687a 4381410i bk9: 33555a 4395667i bk10: 33022a 4446032i bk11: 33197a 4437527i bk12: 33203a 4430125i bk13: 32899a 4503758i bk14: 32092a 4637563i bk15: 31866a 4640216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088193
Row_Buffer_Locality_read = 0.085925
Row_Buffer_Locality_write = 0.123577
Bank_Level_Parallism = 12.038015
Bank_Level_Parallism_Col = 2.439173
Bank_Level_Parallism_Ready = 1.124002
write_to_read_ratio_blp_rw_average = 0.134363
GrpLevelPara = 2.099662 

BW Util details:
bwutil = 0.239920 
total_CMD = 9420039 
util_bw = 2260052 
Wasted_Col = 4149733 
Wasted_Row = 160703 
Idle = 2849551 

BW Util Bottlenecks: 
RCDc_limit = 7537804 
RCDWRc_limit = 244704 
WTRc_limit = 1459041 
RTWc_limit = 1623987 
CCDLc_limit = 485986 
rwq = 0 
CCDLc_limit_alone = 376856 
WTRc_limit_alone = 1421068 
RTWc_limit_alone = 1552830 

Commands details: 
total_CMD = 9420039 
n_nop = 8063822 
Read = 523573 
Write = 0 
L2_Alloc = 0 
L2_WB = 41440 
n_act = 508003 
n_pre = 507987 
n_ref = 0 
n_req = 557139 
total_req = 565013 

Dual Bus Interface Util: 
issued_total_row = 1015990 
issued_total_col = 565013 
Row_Bus_Util =  0.107854 
CoL_Bus_Util = 0.059980 
Either_Row_CoL_Bus_Util = 0.143971 
Issued_on_Two_Bus_Simul_Util = 0.023863 
issued_two_Eff = 0.165745 
queue_avg = 29.723114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.7231
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9420039 n_nop=8064608 n_act=506075 n_pre=506059 n_ref_event=0 n_req=553410 n_rd=520063 n_rd_L2_A=0 n_write=0 n_wr_bk=41247 bw_util=0.2383
n_activity=6711357 dram_eff=0.3345
bk0: 32845a 4629966i bk1: 32228a 4728546i bk2: 32217a 4700252i bk3: 32262a 4685706i bk4: 31548a 4759972i bk5: 33234a 4588382i bk6: 31416a 4774767i bk7: 31770a 4734830i bk8: 32458a 4616244i bk9: 33758a 4484663i bk10: 34647a 4402944i bk11: 34469a 4417930i bk12: 32099a 4713297i bk13: 32911a 4594258i bk14: 30925a 4864879i bk15: 31276a 4802775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085533
Row_Buffer_Locality_read = 0.083336
Row_Buffer_Locality_write = 0.119801
Bank_Level_Parallism = 11.685681
Bank_Level_Parallism_Col = 2.408880
Bank_Level_Parallism_Ready = 1.121182
write_to_read_ratio_blp_rw_average = 0.129291
GrpLevelPara = 2.080408 

BW Util details:
bwutil = 0.238347 
total_CMD = 9420039 
util_bw = 2245240 
Wasted_Col = 4163258 
Wasted_Row = 168001 
Idle = 2843540 

BW Util Bottlenecks: 
RCDc_limit = 7538364 
RCDWRc_limit = 245241 
WTRc_limit = 1449755 
RTWc_limit = 1544773 
CCDLc_limit = 478527 
rwq = 0 
CCDLc_limit_alone = 374191 
WTRc_limit_alone = 1412132 
RTWc_limit_alone = 1478060 

Commands details: 
total_CMD = 9420039 
n_nop = 8064608 
Read = 520063 
Write = 0 
L2_Alloc = 0 
L2_WB = 41247 
n_act = 506075 
n_pre = 506059 
n_ref = 0 
n_req = 553410 
total_req = 561310 

Dual Bus Interface Util: 
issued_total_row = 1012134 
issued_total_col = 561310 
Row_Bus_Util =  0.107445 
CoL_Bus_Util = 0.059587 
Either_Row_CoL_Bus_Util = 0.143888 
Issued_on_Two_Bus_Simul_Util = 0.023144 
issued_two_Eff = 0.160844 
queue_avg = 27.122461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.1225
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9420039 n_nop=8054232 n_act=510250 n_pre=510234 n_ref_event=0 n_req=562620 n_rd=528948 n_rd_L2_A=0 n_write=0 n_wr_bk=41564 bw_util=0.2423
n_activity=6719176 dram_eff=0.3396
bk0: 31865a 4490689i bk1: 32787a 4379422i bk2: 33105a 4357541i bk3: 33958a 4232834i bk4: 32554a 4416739i bk5: 32034a 4465098i bk6: 32938a 4379324i bk7: 32603a 4373508i bk8: 34316a 4181359i bk9: 33487a 4287872i bk10: 32549a 4419204i bk11: 34803a 4165819i bk12: 33558a 4274944i bk13: 33437a 4323772i bk14: 32772a 4373621i bk15: 32182a 4465232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093086
Row_Buffer_Locality_read = 0.090809
Row_Buffer_Locality_write = 0.128861
Bank_Level_Parallism = 12.418238
Bank_Level_Parallism_Col = 2.461487
Bank_Level_Parallism_Ready = 1.125663
write_to_read_ratio_blp_rw_average = 0.137173
GrpLevelPara = 2.115774 

BW Util details:
bwutil = 0.242255 
total_CMD = 9420039 
util_bw = 2282048 
Wasted_Col = 4145815 
Wasted_Row = 158649 
Idle = 2833527 

BW Util Bottlenecks: 
RCDc_limit = 7545855 
RCDWRc_limit = 243272 
WTRc_limit = 1458772 
RTWc_limit = 1687840 
CCDLc_limit = 495620 
rwq = 0 
CCDLc_limit_alone = 382552 
WTRc_limit_alone = 1420402 
RTWc_limit_alone = 1613142 

Commands details: 
total_CMD = 9420039 
n_nop = 8054232 
Read = 528948 
Write = 0 
L2_Alloc = 0 
L2_WB = 41564 
n_act = 510250 
n_pre = 510234 
n_ref = 0 
n_req = 562620 
total_req = 570512 

Dual Bus Interface Util: 
issued_total_row = 1020484 
issued_total_col = 570512 
Row_Bus_Util =  0.108331 
CoL_Bus_Util = 0.060564 
Either_Row_CoL_Bus_Util = 0.144990 
Issued_on_Two_Bus_Simul_Util = 0.023905 
issued_two_Eff = 0.164876 
queue_avg = 32.857430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.8574
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9420039 n_nop=8068509 n_act=504849 n_pre=504833 n_ref_event=0 n_req=552848 n_rd=519510 n_rd_L2_A=0 n_write=0 n_wr_bk=41259 bw_util=0.2381
n_activity=6706412 dram_eff=0.3345
bk0: 32053a 4679947i bk1: 32238a 4632410i bk2: 32303a 4645007i bk3: 31918a 4699374i bk4: 32539a 4635916i bk5: 32261a 4670767i bk6: 31510a 4762040i bk7: 32729a 4589318i bk8: 32675a 4587899i bk9: 34377a 4406595i bk10: 34051a 4442714i bk11: 33127a 4509206i bk12: 31916a 4682152i bk13: 32228a 4648921i bk14: 31280a 4773460i bk15: 32305a 4651640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086821
Row_Buffer_Locality_read = 0.084741
Row_Buffer_Locality_write = 0.119233
Bank_Level_Parallism = 11.768900
Bank_Level_Parallism_Col = 2.418019
Bank_Level_Parallism_Ready = 1.122492
write_to_read_ratio_blp_rw_average = 0.132159
GrpLevelPara = 2.085687 

BW Util details:
bwutil = 0.238117 
total_CMD = 9420039 
util_bw = 2243076 
Wasted_Col = 4156817 
Wasted_Row = 171110 
Idle = 2849036 

BW Util Bottlenecks: 
RCDc_limit = 7515501 
RCDWRc_limit = 245511 
WTRc_limit = 1456466 
RTWc_limit = 1578725 
CCDLc_limit = 481482 
rwq = 0 
CCDLc_limit_alone = 374265 
WTRc_limit_alone = 1418472 
RTWc_limit_alone = 1509502 

Commands details: 
total_CMD = 9420039 
n_nop = 8068509 
Read = 519510 
Write = 0 
L2_Alloc = 0 
L2_WB = 41259 
n_act = 504849 
n_pre = 504833 
n_ref = 0 
n_req = 552848 
total_req = 560769 

Dual Bus Interface Util: 
issued_total_row = 1009682 
issued_total_col = 560769 
Row_Bus_Util =  0.107184 
CoL_Bus_Util = 0.059529 
Either_Row_CoL_Bus_Util = 0.143474 
Issued_on_Two_Bus_Simul_Util = 0.023240 
issued_two_Eff = 0.161980 
queue_avg = 28.217609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2176
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9420039 n_nop=8061322 n_act=508696 n_pre=508680 n_ref_event=0 n_req=561293 n_rd=527650 n_rd_L2_A=0 n_write=0 n_wr_bk=41570 bw_util=0.2417
n_activity=6706482 dram_eff=0.3395
bk0: 33299a 4375681i bk1: 33042a 4363818i bk2: 33192a 4369664i bk3: 33012a 4381494i bk4: 31782a 4525713i bk5: 33401a 4341820i bk6: 32680a 4405292i bk7: 31793a 4520034i bk8: 34986a 4163847i bk9: 32808a 4357084i bk10: 34024a 4259000i bk11: 34100a 4235996i bk12: 32602a 4417784i bk13: 32998a 4376769i bk14: 31753a 4505467i bk15: 32178a 4470068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093707
Row_Buffer_Locality_read = 0.091199
Row_Buffer_Locality_write = 0.133044
Bank_Level_Parallism = 12.377325
Bank_Level_Parallism_Col = 2.469746
Bank_Level_Parallism_Ready = 1.127750
write_to_read_ratio_blp_rw_average = 0.139359
GrpLevelPara = 2.120120 

BW Util details:
bwutil = 0.241706 
total_CMD = 9420039 
util_bw = 2276880 
Wasted_Col = 4132464 
Wasted_Row = 160037 
Idle = 2850658 

BW Util Bottlenecks: 
RCDc_limit = 7518861 
RCDWRc_limit = 242653 
WTRc_limit = 1456485 
RTWc_limit = 1706207 
CCDLc_limit = 498181 
rwq = 0 
CCDLc_limit_alone = 383546 
WTRc_limit_alone = 1418194 
RTWc_limit_alone = 1629863 

Commands details: 
total_CMD = 9420039 
n_nop = 8061322 
Read = 527650 
Write = 0 
L2_Alloc = 0 
L2_WB = 41570 
n_act = 508696 
n_pre = 508680 
n_ref = 0 
n_req = 561293 
total_req = 569220 

Dual Bus Interface Util: 
issued_total_row = 1017376 
issued_total_col = 569220 
Row_Bus_Util =  0.108001 
CoL_Bus_Util = 0.060426 
Either_Row_CoL_Bus_Util = 0.144237 
Issued_on_Two_Bus_Simul_Util = 0.024191 
issued_two_Eff = 0.167716 
queue_avg = 32.572704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5727
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9420039 n_nop=8062268 n_act=508284 n_pre=508268 n_ref_event=0 n_req=559150 n_rd=525505 n_rd_L2_A=0 n_write=0 n_wr_bk=41623 bw_util=0.2408
n_activity=6702421 dram_eff=0.3385
bk0: 31664a 4596472i bk1: 32662a 4474140i bk2: 31787a 4612891i bk3: 33269a 4473072i bk4: 32648a 4502877i bk5: 32640a 4482246i bk6: 32342a 4529352i bk7: 33846a 4337747i bk8: 33589a 4367511i bk9: 34157a 4309779i bk10: 33122a 4419511i bk11: 33800a 4359969i bk12: 32142a 4560832i bk13: 32782a 4480377i bk14: 32278a 4566685i bk15: 32777a 4462361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090972
Row_Buffer_Locality_read = 0.088536
Row_Buffer_Locality_write = 0.129024
Bank_Level_Parallism = 12.146541
Bank_Level_Parallism_Col = 2.444198
Bank_Level_Parallism_Ready = 1.125259
write_to_read_ratio_blp_rw_average = 0.134530
GrpLevelPara = 2.103689 

BW Util details:
bwutil = 0.240818 
total_CMD = 9420039 
util_bw = 2268512 
Wasted_Col = 4145355 
Wasted_Row = 158219 
Idle = 2847953 

BW Util Bottlenecks: 
RCDc_limit = 7530018 
RCDWRc_limit = 243850 
WTRc_limit = 1454112 
RTWc_limit = 1635233 
CCDLc_limit = 491742 
rwq = 0 
CCDLc_limit_alone = 381667 
WTRc_limit_alone = 1415983 
RTWc_limit_alone = 1563287 

Commands details: 
total_CMD = 9420039 
n_nop = 8062268 
Read = 525505 
Write = 0 
L2_Alloc = 0 
L2_WB = 41623 
n_act = 508284 
n_pre = 508268 
n_ref = 0 
n_req = 559150 
total_req = 567128 

Dual Bus Interface Util: 
issued_total_row = 1016552 
issued_total_col = 567128 
Row_Bus_Util =  0.107914 
CoL_Bus_Util = 0.060204 
Either_Row_CoL_Bus_Util = 0.144136 
Issued_on_Two_Bus_Simul_Util = 0.023982 
issued_two_Eff = 0.166382 
queue_avg = 30.305553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3056
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9420039 n_nop=8079164 n_act=501223 n_pre=501207 n_ref_event=0 n_req=546587 n_rd=513112 n_rd_L2_A=0 n_write=0 n_wr_bk=41250 bw_util=0.2354
n_activity=6696702 dram_eff=0.3311
bk0: 33063a 4705209i bk1: 32202a 4759670i bk2: 33406a 4606482i bk3: 31366a 4834531i bk4: 31092a 4902059i bk5: 31976a 4774051i bk6: 30281a 4964266i bk7: 31001a 4883285i bk8: 32988a 4624633i bk9: 32034a 4715806i bk10: 33385a 4558895i bk11: 32701a 4644387i bk12: 32184a 4697280i bk13: 32416a 4696873i bk14: 31464a 4842042i bk15: 31553a 4838845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082995
Row_Buffer_Locality_read = 0.080932
Row_Buffer_Locality_write = 0.114623
Bank_Level_Parallism = 11.484954
Bank_Level_Parallism_Col = 2.398542
Bank_Level_Parallism_Ready = 1.120346
write_to_read_ratio_blp_rw_average = 0.129294
GrpLevelPara = 2.070325 

BW Util details:
bwutil = 0.235397 
total_CMD = 9420039 
util_bw = 2217448 
Wasted_Col = 4156073 
Wasted_Row = 182521 
Idle = 2863997 

BW Util Bottlenecks: 
RCDc_limit = 7483107 
RCDWRc_limit = 248572 
WTRc_limit = 1453289 
RTWc_limit = 1533656 
CCDLc_limit = 473838 
rwq = 0 
CCDLc_limit_alone = 369877 
WTRc_limit_alone = 1415361 
RTWc_limit_alone = 1467623 

Commands details: 
total_CMD = 9420039 
n_nop = 8079164 
Read = 513112 
Write = 0 
L2_Alloc = 0 
L2_WB = 41250 
n_act = 501223 
n_pre = 501207 
n_ref = 0 
n_req = 546587 
total_req = 554362 

Dual Bus Interface Util: 
issued_total_row = 1002430 
issued_total_col = 554362 
Row_Bus_Util =  0.106415 
CoL_Bus_Util = 0.058849 
Either_Row_CoL_Bus_Util = 0.142343 
Issued_on_Two_Bus_Simul_Util = 0.022921 
issued_two_Eff = 0.161027 
queue_avg = 25.654669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6547
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9420039 n_nop=8061860 n_act=507537 n_pre=507521 n_ref_event=0 n_req=557545 n_rd=523947 n_rd_L2_A=0 n_write=0 n_wr_bk=41554 bw_util=0.2401
n_activity=6712008 dram_eff=0.337
bk0: 31874a 4634772i bk1: 32733a 4537498i bk2: 31373a 4695028i bk3: 33034a 4505780i bk4: 32876a 4509331i bk5: 31697a 4645667i bk6: 32801a 4506221i bk7: 32177a 4555874i bk8: 33779a 4397929i bk9: 34320a 4274166i bk10: 33218a 4424265i bk11: 33102a 4465937i bk12: 33292a 4444039i bk13: 33407a 4430811i bk14: 32712a 4552181i bk15: 31552a 4684630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089693
Row_Buffer_Locality_read = 0.087492
Row_Buffer_Locality_write = 0.124025
Bank_Level_Parallism = 12.027665
Bank_Level_Parallism_Col = 2.433396
Bank_Level_Parallism_Ready = 1.124304
write_to_read_ratio_blp_rw_average = 0.133365
GrpLevelPara = 2.096498 

BW Util details:
bwutil = 0.240127 
total_CMD = 9420039 
util_bw = 2262004 
Wasted_Col = 4150043 
Wasted_Row = 164358 
Idle = 2843634 

BW Util Bottlenecks: 
RCDc_limit = 7528957 
RCDWRc_limit = 245470 
WTRc_limit = 1459711 
RTWc_limit = 1607356 
CCDLc_limit = 487520 
rwq = 0 
CCDLc_limit_alone = 379135 
WTRc_limit_alone = 1421563 
RTWc_limit_alone = 1537119 

Commands details: 
total_CMD = 9420039 
n_nop = 8061860 
Read = 523947 
Write = 0 
L2_Alloc = 0 
L2_WB = 41554 
n_act = 507537 
n_pre = 507521 
n_ref = 0 
n_req = 557545 
total_req = 565501 

Dual Bus Interface Util: 
issued_total_row = 1015058 
issued_total_col = 565501 
Row_Bus_Util =  0.107755 
CoL_Bus_Util = 0.060032 
Either_Row_CoL_Bus_Util = 0.144180 
Issued_on_Two_Bus_Simul_Util = 0.023607 
issued_two_Eff = 0.163734 
queue_avg = 29.758348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.7583

========= L2 cache stats =========
L2_cache_bank[0]: Access = 443846, Miss = 258543, Miss_rate = 0.583, Pending_hits = 1834, Reservation_fails = 1559
L2_cache_bank[1]: Access = 449113, Miss = 268183, Miss_rate = 0.597, Pending_hits = 1980, Reservation_fails = 7416
L2_cache_bank[2]: Access = 447141, Miss = 268305, Miss_rate = 0.600, Pending_hits = 2564, Reservation_fails = 1565
L2_cache_bank[3]: Access = 449284, Miss = 265145, Miss_rate = 0.590, Pending_hits = 2473, Reservation_fails = 7030
L2_cache_bank[4]: Access = 443814, Miss = 260310, Miss_rate = 0.587, Pending_hits = 2211, Reservation_fails = 4384
L2_cache_bank[5]: Access = 460526, Miss = 265912, Miss_rate = 0.577, Pending_hits = 2307, Reservation_fails = 3053
L2_cache_bank[6]: Access = 446026, Miss = 266590, Miss_rate = 0.598, Pending_hits = 2543, Reservation_fails = 2022
L2_cache_bank[7]: Access = 447615, Miss = 272393, Miss_rate = 0.609, Pending_hits = 2932, Reservation_fails = 738
L2_cache_bank[8]: Access = 656894, Miss = 263648, Miss_rate = 0.401, Pending_hits = 2324, Reservation_fails = 3509
L2_cache_bank[9]: Access = 444506, Miss = 264769, Miss_rate = 0.596, Pending_hits = 2293, Reservation_fails = 2907
L2_cache_bank[10]: Access = 444970, Miss = 260595, Miss_rate = 0.586, Pending_hits = 2132, Reservation_fails = 454
L2_cache_bank[11]: Access = 452097, Miss = 264348, Miss_rate = 0.585, Pending_hits = 2130, Reservation_fails = 1815
L2_cache_bank[12]: Access = 449082, Miss = 266097, Miss_rate = 0.593, Pending_hits = 2586, Reservation_fails = 3306
L2_cache_bank[13]: Access = 443240, Miss = 267731, Miss_rate = 0.604, Pending_hits = 2672, Reservation_fails = 1478
L2_cache_bank[14]: Access = 451521, Miss = 260760, Miss_rate = 0.578, Pending_hits = 2189, Reservation_fails = 2027
L2_cache_bank[15]: Access = 448199, Miss = 263619, Miss_rate = 0.588, Pending_hits = 2193, Reservation_fails = 6458
L2_cache_bank[16]: Access = 459145, Miss = 266751, Miss_rate = 0.581, Pending_hits = 2876, Reservation_fails = 2280
L2_cache_bank[17]: Access = 447364, Miss = 265763, Miss_rate = 0.594, Pending_hits = 2686, Reservation_fails = 3592
L2_cache_bank[18]: Access = 447890, Miss = 261993, Miss_rate = 0.585, Pending_hits = 2235, Reservation_fails = 3622
L2_cache_bank[19]: Access = 454530, Miss = 268357, Miss_rate = 0.590, Pending_hits = 2360, Reservation_fails = 2020
L2_cache_bank[20]: Access = 703115, Miss = 260286, Miss_rate = 0.370, Pending_hits = 1779, Reservation_fails = 4110
L2_cache_bank[21]: Access = 443032, Miss = 257667, Miss_rate = 0.582, Pending_hits = 1753, Reservation_fails = 8259
L2_cache_bank[22]: Access = 453003, Miss = 264349, Miss_rate = 0.584, Pending_hits = 2363, Reservation_fails = 2491
L2_cache_bank[23]: Access = 447712, Miss = 264450, Miss_rate = 0.591, Pending_hits = 2236, Reservation_fails = 6450
L2_total_cache_accesses = 11233665
L2_total_cache_misses = 6346564
L2_total_cache_miss_rate = 0.5650
L2_total_cache_pending_hits = 55651
L2_total_cache_reservation_fails = 82545
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4610887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5360348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 82545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 927938
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 55651
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 220563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14573
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 43705
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10954824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 278841
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 41788
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40732
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.071

icnt_total_pkts_mem_to_simt=11233665
icnt_total_pkts_simt_to_mem=11233665
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 11233665
Req_Network_cycles = 3673301
Req_Network_injected_packets_per_cycle =       3.0582 
Req_Network_conflicts_per_cycle =       2.2683
Req_Network_conflicts_per_cycle_util =       3.1546
Req_Bank_Level_Parallism =       4.2531
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.9954
Req_Network_out_buffer_full_per_cycle =       0.0808
Req_Network_out_buffer_avg_util =      23.2586

Reply_Network_injected_packets_num = 11233665
Reply_Network_cycles = 3673301
Reply_Network_injected_packets_per_cycle =        3.0582
Reply_Network_conflicts_per_cycle =        0.7548
Reply_Network_conflicts_per_cycle_util =       1.0507
Reply_Bank_Level_Parallism =       4.2568
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1105
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1019
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 18 min, 42 sec (19122 sec)
gpgpu_simulation_rate = 2541 (inst/sec)
gpgpu_simulation_rate = 192 (cycle/sec)
gpgpu_silicon_slowdown = 7109375x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (473,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 14: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 792890
gpu_sim_insn = 13540034
gpu_ipc =      17.0768
gpu_tot_sim_cycle = 4466191
gpu_tot_sim_insn = 62130932
gpu_tot_ipc =      13.9114
gpu_tot_issued_cta = 1836
gpu_occupancy = 79.8179% 
gpu_tot_occupancy = 73.6447% 
max_total_param_size = 0
gpu_stall_dramfull = 15076983
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.5120
partiton_level_parallism_total  =       3.1388
partiton_level_parallism_util =       4.4785
partiton_level_parallism_util_total  =       4.4173
L2_BW  =     153.4054 GB/Sec
L2_BW_total  =     137.1012 GB/Sec
gpu_total_sim_rate=2629

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 464527, Miss = 409221, Miss_rate = 0.881, Pending_hits = 11699, Reservation_fails = 1332823
	L1D_cache_core[1]: Access = 481150, Miss = 426505, Miss_rate = 0.886, Pending_hits = 11954, Reservation_fails = 1411476
	L1D_cache_core[2]: Access = 482556, Miss = 425936, Miss_rate = 0.883, Pending_hits = 11853, Reservation_fails = 1492460
	L1D_cache_core[3]: Access = 495972, Miss = 437582, Miss_rate = 0.882, Pending_hits = 12307, Reservation_fails = 1564751
	L1D_cache_core[4]: Access = 475792, Miss = 417023, Miss_rate = 0.876, Pending_hits = 11683, Reservation_fails = 1466509
	L1D_cache_core[5]: Access = 510580, Miss = 446800, Miss_rate = 0.875, Pending_hits = 12922, Reservation_fails = 1486798
	L1D_cache_core[6]: Access = 486325, Miss = 425336, Miss_rate = 0.875, Pending_hits = 12156, Reservation_fails = 1393361
	L1D_cache_core[7]: Access = 488736, Miss = 428939, Miss_rate = 0.878, Pending_hits = 12498, Reservation_fails = 1455649
	L1D_cache_core[8]: Access = 504680, Miss = 443474, Miss_rate = 0.879, Pending_hits = 12414, Reservation_fails = 1452313
	L1D_cache_core[9]: Access = 489265, Miss = 430666, Miss_rate = 0.880, Pending_hits = 12001, Reservation_fails = 1377052
	L1D_cache_core[10]: Access = 495854, Miss = 436022, Miss_rate = 0.879, Pending_hits = 12696, Reservation_fails = 1527102
	L1D_cache_core[11]: Access = 504879, Miss = 443749, Miss_rate = 0.879, Pending_hits = 12722, Reservation_fails = 1488211
	L1D_cache_core[12]: Access = 512388, Miss = 453318, Miss_rate = 0.885, Pending_hits = 12639, Reservation_fails = 1425420
	L1D_cache_core[13]: Access = 494105, Miss = 434742, Miss_rate = 0.880, Pending_hits = 11670, Reservation_fails = 1403899
	L1D_cache_core[14]: Access = 499860, Miss = 439548, Miss_rate = 0.879, Pending_hits = 12461, Reservation_fails = 1411174
	L1D_cache_core[15]: Access = 483999, Miss = 426361, Miss_rate = 0.881, Pending_hits = 12397, Reservation_fails = 1407641
	L1D_cache_core[16]: Access = 473866, Miss = 414119, Miss_rate = 0.874, Pending_hits = 11891, Reservation_fails = 1449555
	L1D_cache_core[17]: Access = 479006, Miss = 420911, Miss_rate = 0.879, Pending_hits = 12098, Reservation_fails = 1454255
	L1D_cache_core[18]: Access = 489747, Miss = 433771, Miss_rate = 0.886, Pending_hits = 12015, Reservation_fails = 1343220
	L1D_cache_core[19]: Access = 509639, Miss = 453268, Miss_rate = 0.889, Pending_hits = 12732, Reservation_fails = 1467543
	L1D_cache_core[20]: Access = 477925, Miss = 423774, Miss_rate = 0.887, Pending_hits = 12073, Reservation_fails = 1409200
	L1D_cache_core[21]: Access = 479792, Miss = 425491, Miss_rate = 0.887, Pending_hits = 11797, Reservation_fails = 1371345
	L1D_cache_core[22]: Access = 484528, Miss = 428641, Miss_rate = 0.885, Pending_hits = 11940, Reservation_fails = 1482084
	L1D_cache_core[23]: Access = 461654, Miss = 402440, Miss_rate = 0.872, Pending_hits = 11591, Reservation_fails = 1334197
	L1D_cache_core[24]: Access = 466554, Miss = 411306, Miss_rate = 0.882, Pending_hits = 11634, Reservation_fails = 1401356
	L1D_cache_core[25]: Access = 473754, Miss = 416911, Miss_rate = 0.880, Pending_hits = 11844, Reservation_fails = 1369123
	L1D_cache_core[26]: Access = 492612, Miss = 436036, Miss_rate = 0.885, Pending_hits = 12418, Reservation_fails = 1431513
	L1D_cache_core[27]: Access = 515958, Miss = 458383, Miss_rate = 0.888, Pending_hits = 13095, Reservation_fails = 1595879
	L1D_cache_core[28]: Access = 484134, Miss = 427487, Miss_rate = 0.883, Pending_hits = 11720, Reservation_fails = 1344887
	L1D_cache_core[29]: Access = 495412, Miss = 440563, Miss_rate = 0.889, Pending_hits = 12132, Reservation_fails = 1372779
	L1D_total_cache_accesses = 14655249
	L1D_total_cache_misses = 12918323
	L1D_total_cache_miss_rate = 0.8815
	L1D_total_cache_pending_hits = 365052
	L1D_total_cache_reservation_fails = 42923575
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.123
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1351045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 365052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12370196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42915451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 244405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 365052
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 101805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14330698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 324551

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 995730
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2191880
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 39727841
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7182
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 942
ctas_completed 1836, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9032, 10193, 10260, 7205, 6666, 8789, 7389, 7773, 8150, 8009, 7896, 7482, 8759, 7632, 8485, 9134, 6818, 9693, 7281, 6762, 6479, 8490, 8772, 7637, 6608, 7398, 6615, 5861, 6544, 7772, 5663, 6100, 
gpgpu_n_tot_thrd_icount = 240004864
gpgpu_n_tot_w_icount = 7500152
gpgpu_n_stall_shd_mem = 18339960
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13693767
gpgpu_n_mem_write_global = 324551
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16587006
gpgpu_n_store_insn = 536685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4228864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17327059
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1012901
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18271986	W0_Idle:20213303	W0_Scoreboard:365344071	W1:2074170	W2:871634	W3:561215	W4:401996	W5:303731	W6:240353	W7:202466	W8:171296	W9:153508	W10:138381	W11:134882	W12:130748	W13:126938	W14:126723	W15:125131	W16:120949	W17:120923	W18:117817	W19:121365	W20:117810	W21:113742	W22:103849	W23:90071	W24:76556	W25:62816	W26:48712	W27:40348	W28:33945	W29:26685	W30:17577	W31:8575	W32:515240
single_issue_nums: WS0:1889543	WS1:1886999	WS2:1860036	WS3:1863574	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 100916808 {8:12614601,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12982040 {40:324551,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 43166640 {40:1079166,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 504584040 {40:12614601,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2596408 {8:324551,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 43166640 {40:1079166,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1027 
avg_icnt2mem_latency = 293 
avg_mrq_latency = 196 
avg_icnt2sh_latency = 2 
mrq_lat_table:1710764 	39417 	96948 	211843 	405980 	673096 	1063049 	1574421 	1746781 	762373 	46694 	523 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4265663 	2955473 	2411000 	2035219 	1969975 	380952 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	661561 	119045 	34532 	17482 	8595011 	724349 	664453 	830012 	1016024 	936733 	408441 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12743977 	891924 	231856 	96967 	35357 	11459 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	845 	929 	1235 	894 	495 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        44        44        64        64        48        48         9         8         6         5        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9         8         9         6        22        21        58        64 
dram[2]:        64        64        47        48        64        64        48        48         8         8         6         5        20        20        64        64 
dram[3]:        64        64        44        48        64        64        48        48         8         8         6         8        20        20        64        64 
dram[4]:        64        64        48        41        64        64        48        48         8        12         6         6        20        20        59        60 
dram[5]:        64        64        47        48        64        64        48        48        12         8        11         7        25        25        64        64 
dram[6]:        64        64        45        47        64        64        48        48         8         8         6         6        24        24        64        64 
dram[7]:        59        64        48        44        64        64        48        48         8         8         7         7        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         6         7        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49         8         8         7         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48         8         8         6         6        24        25        63        64 
dram[11]:        64        64        52        48        64        64        44        44         8        10         6         8        24        24        64        64 
maximum service time to same row:
dram[0]:    133648     88512     45526     53862     37797     93159     57434     52997     63425     37417     87373     50835     62673     69942     59722    121425 
dram[1]:     58145     65044     56093     61120     54557    109928    112022     53727    144420     82786     43665     59822     95240     81022    101418     68413 
dram[2]:     61734     60787     41867    142539     93324     63948     77941     91392     78548     99192    105632    105969     74565     61106     81431    104524 
dram[3]:    116045     76279     37959     75295     42065     63254     62369     53886     70046     53752     67083     51252     39843    100964     83686    119178 
dram[4]:     81426     89516     75001     28073     90595     42138     77097     54781     57893     84721     83869     79182    105117     54753     87590     77430 
dram[5]:     58049    142674     87910     61637     85662     56513     49925     90838     53601     79521     70933     45541    111543    115518     53401     61822 
dram[6]:    109120     95594     92368     56732     63667     49483     79468     51528     93209     71577     59022     79933    124876     51237     66650     67443 
dram[7]:     90111     51246     21939     63876     37352     80652     54708     61342     63884     85813    122689     73986     80410     47312     98437    112757 
dram[8]:     76778     38158     35344     63200     31224     54748     16500    113739     42063     38216     94859     69297     85407     64559     84426     40302 
dram[9]:     86879     50908     57519     62995    107760     59720    124139     83260     50418     50274    135888     51056    107667     91836     43341     82492 
dram[10]:     77581     41890     25199     52712     88660    104667     43623    140640     83601     57480     87806     91150     97272     91192     99843     82589 
dram[11]:     43854     81802     94045     64973    100652    107967     73428     85983     51669     90897     75668    101365     88003     69559     62628    138368 
average row accesses per activate:
dram[0]:  1.099587  1.089510  1.093556  1.084069  1.089025  1.097510  1.078581  1.095941  1.096407  1.105730  1.099225  1.099506  1.096357  1.094783  1.085031  1.095316 
dram[1]:  1.086409  1.099605  1.094020  1.101791  1.093683  1.094642  1.085007  1.090650  1.121184  1.109124  1.112364  1.111337  1.095828  1.099304  1.101801  1.086594 
dram[2]:  1.088453  1.084396  1.081894  1.095552  1.086699  1.091830  1.093997  1.102192  1.097178  1.109610  1.096063  1.095918  1.099626  1.090506  1.091002  1.092770 
dram[3]:  1.098175  1.108930  1.097971  1.100212  1.087874  1.095386  1.098241  1.094057  1.106100  1.112233  1.109685  1.120286  1.101535  1.114819  1.096259  1.091970 
dram[4]:  1.084832  1.091435  1.085642  1.093850  1.104932  1.082826  1.087263  1.101663  1.114139  1.113170  1.098144  1.098756  1.096243  1.087034  1.093213  1.083622 
dram[5]:  1.094458  1.089827  1.089459  1.084979  1.084390  1.090859  1.086323  1.082652  1.090955  1.102053  1.118345  1.107518  1.087522  1.089796  1.082038  1.083437 
dram[6]:  1.087562  1.092621  1.094500  1.104726  1.092876  1.089873  1.102721  1.096869  1.118263  1.111885  1.092956  1.119444  1.102077  1.104285  1.095349  1.094884 
dram[7]:  1.091178  1.098882  1.093327  1.086882  1.097497  1.094519  1.087408  1.099267  1.100558  1.118082  1.116829  1.096198  1.095613  1.089676  1.091010  1.091347 
dram[8]:  1.105367  1.098888  1.100906  1.103629  1.089240  1.102328  1.098521  1.090714  1.120025  1.098432  1.111571  1.121406  1.091355  1.100133  1.089355  1.091132 
dram[9]:  1.088965  1.087018  1.091984  1.101687  1.103805  1.090360  1.088380  1.103445  1.111964  1.110941  1.097172  1.100973  1.094842  1.094520  1.096353  1.096399 
dram[10]:  1.098340  1.092171  1.100282  1.085557  1.092788  1.087483  1.084799  1.088026  1.109340  1.097673  1.109884  1.098945  1.088268  1.092177  1.092154  1.086895 
dram[11]:  1.087325  1.093082  1.085242  1.096912  1.095640  1.088810  1.094965  1.090140  1.112040  1.115242  1.100855  1.104559  1.099680  1.095745  1.096606  1.084809 
average row locality = 8332004/7596529 = 1.096817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     40716     40445     40642     39695     40588     41778     38593     41009     40457     42001     41364     41944     41127     41561     38809     41206 
dram[1]:     40465     41601     41395     41506     41194     40329     39902     40142     43594     41486     43100     42762     41179     41848     41417     39691 
dram[2]:     39724     40408     39070     41519     39767     40843     39925     41664     40811     42547     40403     41526     41278     41307     40232     40506 
dram[3]:     41241     41980     41034     41636     40090     41231     40923     40361     41410     42279     42299     43475     41394     43208     40121     40672 
dram[4]:     39981     40711     39876     40879     41598     39971     40703     41229     42084     42076     41373     41370     41391     40886     40293     39563 
dram[5]:     40702     40198     40144     40363     39349     41079     39213     39398     40453     42146     42721     42855     40103     40905     38810     39522 
dram[6]:     39681     40592     41199     41993     40500     40043     40791     40781     42582     42085     40767     43193     42246     41605     40841     40115 
dram[7]:     40778     40866     40675     40067     41266     40166     40049     41078     41342     43064     42775     41344     40651     40439     40085     40439 
dram[8]:     41354     41142     40890     41488     39793     41359     40720     39890     43302     41168     42212     42805     40642     41303     39525     40404 
dram[9]:     39781     40241     40197     41667     40410     40259     40208     41778     42373     42289     41567     42246     40640     40838     40500     40637 
dram[10]:     41570     40780     42061     39489     40155     40258     39238     39515     41962     40763     42543     41594     40521     40821     40144     39814 
dram[11]:     39886     40908     39143     41036     40599     39913     40689     40335     41962     42649     41322     41742     41159     41676     40851     39472 
total dram reads = 7862671
bank skew: 43594/38593 = 1.13
chip skew: 663354/647961 = 1.02
number of total write accesses:
dram[0]:      2869      2762      2957      2832      2968      2955      2851      2994      3136      3137      3156      3140      3049      3100      2833      2886 
dram[1]:      2703      2848      2904      2991      2946      2992      2910      2971      3291      3196      3106      3247      3053      3105      2962      2900 
dram[2]:      2784      2767      2827      2908      2916      2935      2921      3022      3066      3271      3158      3113      3075      2984      2929      2928 
dram[3]:      2872      2861      2988      2929      2917      2967      2995      2892      3258      3128      3122      3154      3074      3138      2924      2904 
dram[4]:      2750      2727      2863      2962      3040      2912      2920      3056      3196      3217      3151      3076      3026      2961      2969      2899 
dram[5]:      2820      2858      2946      2812      2831      2945      2870      2875      3134      3166      3224      3247      3040      3003      2858      2934 
dram[6]:      2738      2801      2928      2977      2943      2874      2997      2948      3203      3239      3041      3182      3087      3117      3010      2941 
dram[7]:      2824      2812      2914      2787      3007      3018      2881      3013      3066      3208      3194      3104      3058      3071      2810      2984 
dram[8]:      2849      2835      2912      2978      2887      2981      2961      2870      3290      3117      3174      3248      3084      2998      2892      2899 
dram[9]:      2821      2782      2928      2954      3006      2907      2919      3017      3169      3223      3146      3123      3010      3085      2962      2996 
dram[10]:      2821      2815      3022      2871      2901      2999      2877      2864      3232      3131      3223      3137      2984      3102      2884      2863 
dram[11]:      2757      2791      2796      2977      2955      2882      3040      2995      3218      3289      3152      3165      3053      3080      3005      2852 
total dram writes = 574298
bank skew: 3291/2703 = 1.22
chip skew: 48125/47563 = 1.01
average mf latency per bank:
dram[0]:       1357      1206      1301      1195      1290      1234      1321      1233      1337      1274      1325      1225      1332      1229      1343      1216
dram[1]:       1900      1681      1933      1687      1886      1670      1844      1605      1930      1710      1943      1674      1950      1658      1946      1654
dram[2]:       1537      1548      1519      1585      1519      1618      1572      1617      1572      1646      1546      1603      1562      1654      1572      1584
dram[3]:       1520      2332      1502      2232      1502      2238      1503      2236      1523      2229      1595      2341      1538      2315      1514      2189
dram[4]:       1877      1747      1810      1756      1860      1708      4542      1710      1902      1834      1819      1757      1835      1681      1926      1668
dram[5]:       1436      1383      1491      1368      1439      1416      1404      1398      1400      1400      1489      1470      1405      1427      1399      1435
dram[6]:       1800      1973      1821      2018      1793      1962      1816      1996      1941      2024      1850      2114      1913      2062      1817      2004
dram[7]:       1848      1686      1794      1681      1886      1655      1799      1691      1809      1748      1866      1662      1830      1658      1792      1678
dram[8]:       1999      1913      1991      1926      1922      1914      1925      1878      1969      1930      1933      1986      1912      1928      1927      1961
dram[9]:       1676      1582      1671      1618      1749      1602      1666      1629      1778      1645      1660      1657      1733      1621      1680      1585
dram[10]:       1735      1429      3873      1413      1759      1447      1744      1428      1724      1460      1755      1457      1766      1443      1718      1444
dram[11]:       1533      1456      1539      1454      1586      1467      1563      1433      1601      1511      1551      1549      1583      1518      1570      1435
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      6365      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7234      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      6207      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      5734      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5881      6889      6357      6526      6193      6907      6593      6588      6138      7841      6039      6411      6052      6694      6488      6407
dram[11]:       5661      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      5968      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11453379 n_nop=9772533 n_act=631554 n_pre=631538 n_ref_event=0 n_req=690832 n_rd=651935 n_rd_L2_A=0 n_write=0 n_wr_bk=47625 bw_util=0.2443
n_activity=8329142 dram_eff=0.336
bk0: 40716a 5430989i bk1: 40445a 5470489i bk2: 40642a 5454408i bk3: 39695a 5571393i bk4: 40588a 5483410i bk5: 41778a 5299640i bk6: 38593a 5697270i bk7: 41009a 5412002i bk8: 40457a 5413947i bk9: 42001a 5246360i bk10: 41364a 5330658i bk11: 41944a 5275432i bk12: 41127a 5371468i bk13: 41561a 5312311i bk14: 38809a 5654744i bk15: 41206a 5400323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085810
Row_Buffer_Locality_read = 0.083763
Row_Buffer_Locality_write = 0.120112
Bank_Level_Parallism = 11.880095
Bank_Level_Parallism_Col = 2.402599
Bank_Level_Parallism_Ready = 1.114487
write_to_read_ratio_blp_rw_average = 0.126725
GrpLevelPara = 2.075649 

BW Util details:
bwutil = 0.244316 
total_CMD = 11453379 
util_bw = 2798240 
Wasted_Col = 5187773 
Wasted_Row = 196059 
Idle = 3271307 

BW Util Bottlenecks: 
RCDc_limit = 9440920 
RCDWRc_limit = 286496 
WTRc_limit = 1706152 
RTWc_limit = 1904944 
CCDLc_limit = 601726 
rwq = 0 
CCDLc_limit_alone = 473747 
WTRc_limit_alone = 1661723 
RTWc_limit_alone = 1821394 

Commands details: 
total_CMD = 11453379 
n_nop = 9772533 
Read = 651935 
Write = 0 
L2_Alloc = 0 
L2_WB = 47625 
n_act = 631554 
n_pre = 631538 
n_ref = 0 
n_req = 690832 
total_req = 699560 

Dual Bus Interface Util: 
issued_total_row = 1263092 
issued_total_col = 699560 
Row_Bus_Util =  0.110281 
CoL_Bus_Util = 0.061079 
Either_Row_CoL_Bus_Util = 0.146755 
Issued_on_Two_Bus_Simul_Util = 0.024605 
issued_two_Eff = 0.167657 
queue_avg = 29.214624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2146
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11453379 n_nop=9758088 n_act=637841 n_pre=637825 n_ref_event=0 n_req=701064 n_rd=661611 n_rd_L2_A=0 n_write=0 n_wr_bk=48125 bw_util=0.2479
n_activity=8327727 dram_eff=0.3409
bk0: 40465a 5370671i bk1: 41601a 5231728i bk2: 41395a 5208733i bk3: 41506a 5208096i bk4: 41194a 5259837i bk5: 40329a 5334050i bk6: 39902a 5419663i bk7: 40142a 5373478i bk8: 43594a 4973393i bk9: 41486a 5166126i bk10: 43100a 5016087i bk11: 42762a 5032491i bk12: 41179a 5243083i bk13: 41848a 5141532i bk14: 41417a 5255111i bk15: 39691a 5412816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090181
Row_Buffer_Locality_read = 0.088103
Row_Buffer_Locality_write = 0.125035
Bank_Level_Parallism = 12.265926
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.117683
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.247870 
total_CMD = 11453379 
util_bw = 2838944 
Wasted_Col = 5173805 
Wasted_Row = 172289 
Idle = 3268341 

BW Util Bottlenecks: 
RCDc_limit = 9478258 
RCDWRc_limit = 285665 
WTRc_limit = 1726201 
RTWc_limit = 1988356 
CCDLc_limit = 617923 
rwq = 0 
CCDLc_limit_alone = 484579 
WTRc_limit_alone = 1681381 
RTWc_limit_alone = 1899832 

Commands details: 
total_CMD = 11453379 
n_nop = 9758088 
Read = 661611 
Write = 0 
L2_Alloc = 0 
L2_WB = 48125 
n_act = 637841 
n_pre = 637825 
n_ref = 0 
n_req = 701064 
total_req = 709736 

Dual Bus Interface Util: 
issued_total_row = 1275666 
issued_total_col = 709736 
Row_Bus_Util =  0.111379 
CoL_Bus_Util = 0.061967 
Either_Row_CoL_Bus_Util = 0.148017 
Issued_on_Two_Bus_Simul_Util = 0.025330 
issued_two_Eff = 0.171128 
queue_avg = 31.562374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5624
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11453379 n_nop=9770777 n_act=631189 n_pre=631173 n_ref_event=0 n_req=690323 n_rd=651530 n_rd_L2_A=0 n_write=0 n_wr_bk=47604 bw_util=0.2442
n_activity=8325171 dram_eff=0.3359
bk0: 39724a 5600582i bk1: 40408a 5499989i bk2: 39070a 5677001i bk3: 41519a 5395531i bk4: 39767a 5589775i bk5: 40843a 5469920i bk6: 39925a 5567698i bk7: 41664a 5354632i bk8: 40811a 5430452i bk9: 42547a 5252249i bk10: 40403a 5480372i bk11: 41526a 5374191i bk12: 41278a 5387176i bk13: 41307a 5371000i bk14: 40232a 5533334i bk15: 40506a 5531488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085663
Row_Buffer_Locality_read = 0.083721
Row_Buffer_Locality_write = 0.118269
Bank_Level_Parallism = 11.802773
Bank_Level_Parallism_Col = 2.395403
Bank_Level_Parallism_Ready = 1.113701
write_to_read_ratio_blp_rw_average = 0.124589
GrpLevelPara = 2.072560 

BW Util details:
bwutil = 0.244167 
total_CMD = 11453379 
util_bw = 2796536 
Wasted_Col = 5185200 
Wasted_Row = 194814 
Idle = 3276829 

BW Util Bottlenecks: 
RCDc_limit = 9438873 
RCDWRc_limit = 285091 
WTRc_limit = 1710125 
RTWc_limit = 1868090 
CCDLc_limit = 596804 
rwq = 0 
CCDLc_limit_alone = 471001 
WTRc_limit_alone = 1666096 
RTWc_limit_alone = 1786316 

Commands details: 
total_CMD = 11453379 
n_nop = 9770777 
Read = 651530 
Write = 0 
L2_Alloc = 0 
L2_WB = 47604 
n_act = 631189 
n_pre = 631173 
n_ref = 0 
n_req = 690323 
total_req = 699134 

Dual Bus Interface Util: 
issued_total_row = 1262362 
issued_total_col = 699134 
Row_Bus_Util =  0.110217 
CoL_Bus_Util = 0.061042 
Either_Row_CoL_Bus_Util = 0.146909 
Issued_on_Two_Bus_Simul_Util = 0.024350 
issued_two_Eff = 0.165752 
queue_avg = 28.671118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6711
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11453379 n_nop=9754280 n_act=637624 n_pre=637608 n_ref_event=0 n_req=702811 n_rd=663354 n_rd_L2_A=0 n_write=0 n_wr_bk=48123 bw_util=0.2485
n_activity=8344316 dram_eff=0.3411
bk0: 41241a 5155895i bk1: 41980a 5082246i bk2: 41034a 5209433i bk3: 41636a 5113065i bk4: 40090a 5304274i bk5: 41231a 5194213i bk6: 40923a 5185843i bk7: 40361a 5272988i bk8: 41410a 5109009i bk9: 42279a 5004345i bk10: 42299a 4995351i bk11: 43475a 4868178i bk12: 41394a 5104423i bk13: 43208a 4921037i bk14: 40121a 5280724i bk15: 40672a 5248946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092752
Row_Buffer_Locality_read = 0.090415
Row_Buffer_Locality_write = 0.132042
Bank_Level_Parallism = 12.444191
Bank_Level_Parallism_Col = 2.448466
Bank_Level_Parallism_Ready = 1.120452
write_to_read_ratio_blp_rw_average = 0.132616
GrpLevelPara = 2.110084 

BW Util details:
bwutil = 0.248478 
total_CMD = 11453379 
util_bw = 2845908 
Wasted_Col = 5172361 
Wasted_Row = 179063 
Idle = 3256047 

BW Util Bottlenecks: 
RCDc_limit = 9469245 
RCDWRc_limit = 284099 
WTRc_limit = 1718790 
RTWc_limit = 2042861 
CCDLc_limit = 616893 
rwq = 0 
CCDLc_limit_alone = 480293 
WTRc_limit_alone = 1673824 
RTWc_limit_alone = 1951227 

Commands details: 
total_CMD = 11453379 
n_nop = 9754280 
Read = 663354 
Write = 0 
L2_Alloc = 0 
L2_WB = 48123 
n_act = 637624 
n_pre = 637608 
n_ref = 0 
n_req = 702811 
total_req = 711477 

Dual Bus Interface Util: 
issued_total_row = 1275232 
issued_total_col = 711477 
Row_Bus_Util =  0.111341 
CoL_Bus_Util = 0.062119 
Either_Row_CoL_Bus_Util = 0.148349 
Issued_on_Two_Bus_Simul_Util = 0.025111 
issued_two_Eff = 0.169272 
queue_avg = 33.853546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.8535
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11453379 n_nop=9768613 n_act=632958 n_pre=632942 n_ref_event=0 n_req=693016 n_rd=653984 n_rd_L2_A=0 n_write=0 n_wr_bk=47725 bw_util=0.2451
n_activity=8316699 dram_eff=0.3375
bk0: 39981a 5494171i bk1: 40711a 5427701i bk2: 39876a 5515975i bk3: 40879a 5388707i bk4: 41598a 5334908i bk5: 39971a 5492977i bk6: 40703a 5414067i bk7: 41229a 5317529i bk8: 42084a 5200193i bk9: 42076a 5227397i bk10: 41373a 5279022i bk11: 41370a 5295195i bk12: 41391a 5280431i bk13: 40886a 5395576i bk14: 40293a 5507426i bk15: 39563a 5588013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086662
Row_Buffer_Locality_read = 0.084634
Row_Buffer_Locality_write = 0.120645
Bank_Level_Parallism = 11.976407
Bank_Level_Parallism_Col = 2.415216
Bank_Level_Parallism_Ready = 1.115863
write_to_read_ratio_blp_rw_average = 0.128489
GrpLevelPara = 2.085436 

BW Util details:
bwutil = 0.245066 
total_CMD = 11453379 
util_bw = 2806836 
Wasted_Col = 5176879 
Wasted_Row = 188315 
Idle = 3281349 

BW Util Bottlenecks: 
RCDc_limit = 9445625 
RCDWRc_limit = 285418 
WTRc_limit = 1715068 
RTWc_limit = 1938599 
CCDLc_limit = 602033 
rwq = 0 
CCDLc_limit_alone = 472443 
WTRc_limit_alone = 1670856 
RTWc_limit_alone = 1853221 

Commands details: 
total_CMD = 11453379 
n_nop = 9768613 
Read = 653984 
Write = 0 
L2_Alloc = 0 
L2_WB = 47725 
n_act = 632958 
n_pre = 632942 
n_ref = 0 
n_req = 693016 
total_req = 701709 

Dual Bus Interface Util: 
issued_total_row = 1265900 
issued_total_col = 701709 
Row_Bus_Util =  0.110526 
CoL_Bus_Util = 0.061267 
Either_Row_CoL_Bus_Util = 0.147098 
Issued_on_Two_Bus_Simul_Util = 0.024695 
issued_two_Eff = 0.167883 
queue_avg = 29.963366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.9634
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11453379 n_nop=9772797 n_act=629108 n_pre=629092 n_ref_event=0 n_req=686808 n_rd=647961 n_rd_L2_A=0 n_write=0 n_wr_bk=47563 bw_util=0.2429
n_activity=8327306 dram_eff=0.3341
bk0: 40702a 5576598i bk1: 40198a 5660850i bk2: 40144a 5627802i bk3: 40363a 5592363i bk4: 39349a 5700573i bk5: 41079a 5550253i bk6: 39213a 5727803i bk7: 39398a 5697495i bk8: 40453a 5530427i bk9: 42146a 5372414i bk10: 42721a 5318974i bk11: 42855a 5303293i bk12: 40103a 5638544i bk13: 40905a 5520772i bk14: 38810a 5810246i bk15: 39522a 5707504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084012
Row_Buffer_Locality_read = 0.082051
Row_Buffer_Locality_write = 0.116714
Bank_Level_Parallism = 11.581432
Bank_Level_Parallism_Col = 2.387488
Bank_Level_Parallism_Ready = 1.113691
write_to_read_ratio_blp_rw_average = 0.124313
GrpLevelPara = 2.066793 

BW Util details:
bwutil = 0.242906 
total_CMD = 11453379 
util_bw = 2782096 
Wasted_Col = 5189906 
Wasted_Row = 203306 
Idle = 3278071 

BW Util Bottlenecks: 
RCDc_limit = 9427192 
RCDWRc_limit = 286627 
WTRc_limit = 1706895 
RTWc_limit = 1852952 
CCDLc_limit = 591628 
rwq = 0 
CCDLc_limit_alone = 467194 
WTRc_limit_alone = 1662916 
RTWc_limit_alone = 1772497 

Commands details: 
total_CMD = 11453379 
n_nop = 9772797 
Read = 647961 
Write = 0 
L2_Alloc = 0 
L2_WB = 47563 
n_act = 629108 
n_pre = 629092 
n_ref = 0 
n_req = 686808 
total_req = 695524 

Dual Bus Interface Util: 
issued_total_row = 1258200 
issued_total_col = 695524 
Row_Bus_Util =  0.109854 
CoL_Bus_Util = 0.060727 
Either_Row_CoL_Bus_Util = 0.146732 
Issued_on_Two_Bus_Simul_Util = 0.023848 
issued_two_Eff = 0.162528 
queue_avg = 27.256361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.2564
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11453379 n_nop=9761974 n_act=634694 n_pre=634678 n_ref_event=0 n_req=698278 n_rd=659014 n_rd_L2_A=0 n_write=0 n_wr_bk=48026 bw_util=0.2469
n_activity=8333850 dram_eff=0.3394
bk0: 39681a 5398861i bk1: 40592a 5299272i bk2: 41199a 5237463i bk3: 41993a 5116441i bk4: 40500a 5299038i bk5: 40043a 5333596i bk6: 40791a 5281489i bk7: 40781a 5211143i bk8: 42582a 5026012i bk9: 42085a 5082691i bk10: 40767a 5264830i bk11: 43193a 4998147i bk12: 42246a 5075024i bk13: 41605a 5183306i bk14: 40841a 5259143i bk15: 40115a 5361983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091061
Row_Buffer_Locality_read = 0.088971
Row_Buffer_Locality_write = 0.126146
Bank_Level_Parallism = 12.291721
Bank_Level_Parallism_Col = 2.437542
Bank_Level_Parallism_Ready = 1.117890
write_to_read_ratio_blp_rw_average = 0.131778
GrpLevelPara = 2.099891 

BW Util details:
bwutil = 0.246928 
total_CMD = 11453379 
util_bw = 2828160 
Wasted_Col = 5169445 
Wasted_Row = 188614 
Idle = 3267160 

BW Util Bottlenecks: 
RCDc_limit = 9441326 
RCDWRc_limit = 284761 
WTRc_limit = 1715954 
RTWc_limit = 2020028 
CCDLc_limit = 614274 
rwq = 0 
CCDLc_limit_alone = 479641 
WTRc_limit_alone = 1671120 
RTWc_limit_alone = 1930229 

Commands details: 
total_CMD = 11453379 
n_nop = 9761974 
Read = 659014 
Write = 0 
L2_Alloc = 0 
L2_WB = 48026 
n_act = 634694 
n_pre = 634678 
n_ref = 0 
n_req = 698278 
total_req = 707040 

Dual Bus Interface Util: 
issued_total_row = 1269372 
issued_total_col = 707040 
Row_Bus_Util =  0.110829 
CoL_Bus_Util = 0.061732 
Either_Row_CoL_Bus_Util = 0.147677 
Issued_on_Two_Bus_Simul_Util = 0.024884 
issued_two_Eff = 0.168503 
queue_avg = 32.789673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.7897
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11453379 n_nop=9767349 n_act=632735 n_pre=632719 n_ref_event=0 n_req=694033 n_rd=655084 n_rd_L2_A=0 n_write=0 n_wr_bk=47751 bw_util=0.2455
n_activity=8321507 dram_eff=0.3378
bk0: 40778a 5367341i bk1: 40866a 5325892i bk2: 40675a 5346898i bk3: 40067a 5437908i bk4: 41266a 5306354i bk5: 40166a 5446299i bk6: 40049a 5443334i bk7: 41078a 5295559i bk8: 41342a 5247986i bk9: 43064a 5082848i bk10: 42775a 5110892i bk11: 41344a 5224604i bk12: 40651a 5354133i bk13: 40439a 5381966i bk14: 40085a 5448140i bk15: 40439a 5407816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088321
Row_Buffer_Locality_read = 0.086404
Row_Buffer_Locality_write = 0.120568
Bank_Level_Parallism = 12.089577
Bank_Level_Parallism_Col = 2.420429
Bank_Level_Parallism_Ready = 1.115966
write_to_read_ratio_blp_rw_average = 0.129888
GrpLevelPara = 2.091263 

BW Util details:
bwutil = 0.245459 
total_CMD = 11453379 
util_bw = 2811340 
Wasted_Col = 5172224 
Wasted_Row = 189526 
Idle = 3280289 

BW Util Bottlenecks: 
RCDc_limit = 9435263 
RCDWRc_limit = 284977 
WTRc_limit = 1715186 
RTWc_limit = 1961511 
CCDLc_limit = 606240 
rwq = 0 
CCDLc_limit_alone = 474429 
WTRc_limit_alone = 1670910 
RTWc_limit_alone = 1873976 

Commands details: 
total_CMD = 11453379 
n_nop = 9767349 
Read = 655084 
Write = 0 
L2_Alloc = 0 
L2_WB = 47751 
n_act = 632735 
n_pre = 632719 
n_ref = 0 
n_req = 694033 
total_req = 702835 

Dual Bus Interface Util: 
issued_total_row = 1265454 
issued_total_col = 702835 
Row_Bus_Util =  0.110487 
CoL_Bus_Util = 0.061365 
Either_Row_CoL_Bus_Util = 0.147208 
Issued_on_Two_Bus_Simul_Util = 0.024644 
issued_two_Eff = 0.167410 
queue_avg = 31.293037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.293
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11453379 n_nop=9767990 n_act=633228 n_pre=633212 n_ref_event=0 n_req=697159 n_rd=657997 n_rd_L2_A=0 n_write=0 n_wr_bk=47975 bw_util=0.2466
n_activity=8321593 dram_eff=0.3393
bk0: 41354a 5280435i bk1: 41142a 5248414i bk2: 40890a 5297586i bk3: 41488a 5220061i bk4: 39793a 5401432i bk5: 41359a 5240583i bk6: 40720a 5298642i bk7: 39890a 5397246i bk8: 43302a 5012472i bk9: 41168a 5182113i bk10: 42212a 5125453i bk11: 42805a 5033533i bk12: 40642a 5287704i bk13: 41303a 5239809i bk14: 39525a 5444907i bk15: 40404a 5353296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091702
Row_Buffer_Locality_read = 0.089475
Row_Buffer_Locality_write = 0.129130
Bank_Level_Parallism = 12.238906
Bank_Level_Parallism_Col = 2.442383
Bank_Level_Parallism_Ready = 1.119272
write_to_read_ratio_blp_rw_average = 0.133000
GrpLevelPara = 2.103282 

BW Util details:
bwutil = 0.246555 
total_CMD = 11453379 
util_bw = 2823888 
Wasted_Col = 5156339 
Wasted_Row = 189395 
Idle = 3283757 

BW Util Bottlenecks: 
RCDc_limit = 9416161 
RCDWRc_limit = 283387 
WTRc_limit = 1714279 
RTWc_limit = 2030105 
CCDLc_limit = 616837 
rwq = 0 
CCDLc_limit_alone = 481120 
WTRc_limit_alone = 1669678 
RTWc_limit_alone = 1938989 

Commands details: 
total_CMD = 11453379 
n_nop = 9767990 
Read = 657997 
Write = 0 
L2_Alloc = 0 
L2_WB = 47975 
n_act = 633228 
n_pre = 633212 
n_ref = 0 
n_req = 697159 
total_req = 705972 

Dual Bus Interface Util: 
issued_total_row = 1266440 
issued_total_col = 705972 
Row_Bus_Util =  0.110573 
CoL_Bus_Util = 0.061639 
Either_Row_CoL_Bus_Util = 0.147152 
Issued_on_Two_Bus_Simul_Util = 0.025060 
issued_two_Eff = 0.170301 
queue_avg = 32.429417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.4294
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11453379 n_nop=9766897 n_act=633099 n_pre=633083 n_ref_event=0 n_req=694829 n_rd=655631 n_rd_L2_A=0 n_write=0 n_wr_bk=48048 bw_util=0.2458
n_activity=8318279 dram_eff=0.3384
bk0: 39781a 5482613i bk1: 40241a 5441996i bk2: 40197a 5463030i bk3: 41667a 5310898i bk4: 40410a 5437629i bk5: 40259a 5425404i bk6: 40208a 5430897i bk7: 41778a 5241798i bk8: 42373a 5168636i bk9: 42289a 5181138i bk10: 41567a 5251058i bk11: 42246a 5192771i bk12: 40640a 5408188i bk13: 40838a 5375241i bk14: 40500a 5438833i bk15: 40637a 5385905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088843
Row_Buffer_Locality_read = 0.086649
Row_Buffer_Locality_write = 0.125542
Bank_Level_Parallism = 12.038049
Bank_Level_Parallism_Col = 2.423641
Bank_Level_Parallism_Ready = 1.117414
write_to_read_ratio_blp_rw_average = 0.129668
GrpLevelPara = 2.091354 

BW Util details:
bwutil = 0.245754 
total_CMD = 11453379 
util_bw = 2814716 
Wasted_Col = 5171258 
Wasted_Row = 187895 
Idle = 3279510 

BW Util Bottlenecks: 
RCDc_limit = 9435510 
RCDWRc_limit = 285007 
WTRc_limit = 1711022 
RTWc_limit = 1967998 
CCDLc_limit = 609122 
rwq = 0 
CCDLc_limit_alone = 477669 
WTRc_limit_alone = 1666617 
RTWc_limit_alone = 1880950 

Commands details: 
total_CMD = 11453379 
n_nop = 9766897 
Read = 655631 
Write = 0 
L2_Alloc = 0 
L2_WB = 48048 
n_act = 633099 
n_pre = 633083 
n_ref = 0 
n_req = 694829 
total_req = 703679 

Dual Bus Interface Util: 
issued_total_row = 1266182 
issued_total_col = 703679 
Row_Bus_Util =  0.110551 
CoL_Bus_Util = 0.061439 
Either_Row_CoL_Bus_Util = 0.147248 
Issued_on_Two_Bus_Simul_Util = 0.024742 
issued_two_Eff = 0.168030 
queue_avg = 30.279028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.279
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11453379 n_nop=9777986 n_act=630897 n_pre=630881 n_ref_event=0 n_req=690308 n_rd=651228 n_rd_L2_A=0 n_write=0 n_wr_bk=47726 bw_util=0.2441
n_activity=8315396 dram_eff=0.3362
bk0: 41570a 5375251i bk1: 40780a 5422286i bk2: 42061a 5251734i bk3: 39489a 5549500i bk4: 40155a 5485048i bk5: 40258a 5457155i bk6: 39238a 5561780i bk7: 39515a 5538556i bk8: 41962a 5238017i bk9: 40763a 5345108i bk10: 42543a 5129410i bk11: 41594a 5257759i bk12: 40521a 5400826i bk13: 40821a 5391658i bk14: 40144a 5506774i bk15: 39814a 5556198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086064
Row_Buffer_Locality_read = 0.084207
Row_Buffer_Locality_write = 0.117016
Bank_Level_Parallism = 11.951744
Bank_Level_Parallism_Col = 2.404754
Bank_Level_Parallism_Ready = 1.115128
write_to_read_ratio_blp_rw_average = 0.126371
GrpLevelPara = 2.078705 

BW Util details:
bwutil = 0.244104 
total_CMD = 11453379 
util_bw = 2795816 
Wasted_Col = 5171447 
Wasted_Row = 196158 
Idle = 3289958 

BW Util Bottlenecks: 
RCDc_limit = 9416136 
RCDWRc_limit = 287614 
WTRc_limit = 1715631 
RTWc_limit = 1896117 
CCDLc_limit = 603309 
rwq = 0 
CCDLc_limit_alone = 475806 
WTRc_limit_alone = 1671204 
RTWc_limit_alone = 1813041 

Commands details: 
total_CMD = 11453379 
n_nop = 9777986 
Read = 651228 
Write = 0 
L2_Alloc = 0 
L2_WB = 47726 
n_act = 630897 
n_pre = 630881 
n_ref = 0 
n_req = 690308 
total_req = 698954 

Dual Bus Interface Util: 
issued_total_row = 1261778 
issued_total_col = 698954 
Row_Bus_Util =  0.110166 
CoL_Bus_Util = 0.061026 
Either_Row_CoL_Bus_Util = 0.146279 
Issued_on_Two_Bus_Simul_Util = 0.024913 
issued_two_Eff = 0.170312 
queue_avg = 29.703810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.7038
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11453379 n_nop=9768658 n_act=631608 n_pre=631592 n_ref_event=0 n_req=692543 n_rd=653342 n_rd_L2_A=0 n_write=0 n_wr_bk=48007 bw_util=0.2449
n_activity=8325627 dram_eff=0.337
bk0: 39886a 5540846i bk1: 40908a 5424410i bk2: 39143a 5622896i bk3: 41036a 5396210i bk4: 40599a 5439074i bk5: 39913a 5515848i bk6: 40689a 5407901i bk7: 40335a 5422480i bk8: 41962a 5271212i bk9: 42649a 5132729i bk10: 41322a 5310496i bk11: 41742a 5287698i bk12: 41159a 5361270i bk13: 41676a 5289138i bk14: 40851a 5428961i bk15: 39472a 5605845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087987
Row_Buffer_Locality_read = 0.086025
Row_Buffer_Locality_write = 0.120686
Bank_Level_Parallism = 11.934896
Bank_Level_Parallism_Col = 2.409430
Bank_Level_Parallism_Ready = 1.116229
write_to_read_ratio_blp_rw_average = 0.127518
GrpLevelPara = 2.082026 

BW Util details:
bwutil = 0.244940 
total_CMD = 11453379 
util_bw = 2805396 
Wasted_Col = 5175068 
Wasted_Row = 195076 
Idle = 3277839 

BW Util Bottlenecks: 
RCDc_limit = 9423441 
RCDWRc_limit = 287340 
WTRc_limit = 1718687 
RTWc_limit = 1919291 
CCDLc_limit = 602196 
rwq = 0 
CCDLc_limit_alone = 473829 
WTRc_limit_alone = 1674353 
RTWc_limit_alone = 1835258 

Commands details: 
total_CMD = 11453379 
n_nop = 9768658 
Read = 653342 
Write = 0 
L2_Alloc = 0 
L2_WB = 48007 
n_act = 631608 
n_pre = 631592 
n_ref = 0 
n_req = 692543 
total_req = 701349 

Dual Bus Interface Util: 
issued_total_row = 1263200 
issued_total_col = 701349 
Row_Bus_Util =  0.110291 
CoL_Bus_Util = 0.061235 
Either_Row_CoL_Bus_Util = 0.147094 
Issued_on_Two_Bus_Simul_Util = 0.024432 
issued_two_Eff = 0.166098 
queue_avg = 30.014772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.0148

========= L2 cache stats =========
L2_cache_bank[0]: Access = 557751, Miss = 325084, Miss_rate = 0.583, Pending_hits = 2502, Reservation_fails = 1559
L2_cache_bank[1]: Access = 560744, Miss = 332427, Miss_rate = 0.593, Pending_hits = 2484, Reservation_fails = 7501
L2_cache_bank[2]: Access = 559383, Miss = 335034, Miss_rate = 0.599, Pending_hits = 3218, Reservation_fails = 1819
L2_cache_bank[3]: Access = 563568, Miss = 332153, Miss_rate = 0.589, Pending_hits = 3175, Reservation_fails = 8194
L2_cache_bank[4]: Access = 555357, Miss = 323994, Miss_rate = 0.583, Pending_hits = 2753, Reservation_fails = 5039
L2_cache_bank[5]: Access = 576499, Miss = 333103, Miss_rate = 0.578, Pending_hits = 2929, Reservation_fails = 3221
L2_cache_bank[6]: Access = 558425, Miss = 331291, Miss_rate = 0.593, Pending_hits = 3090, Reservation_fails = 3427
L2_cache_bank[7]: Access = 559329, Miss = 337622, Miss_rate = 0.604, Pending_hits = 3495, Reservation_fails = 1380
L2_cache_bank[8]: Access = 838511, Miss = 330075, Miss_rate = 0.394, Pending_hits = 2912, Reservation_fails = 4661
L2_cache_bank[9]: Access = 555512, Miss = 329465, Miss_rate = 0.593, Pending_hits = 2728, Reservation_fails = 2907
L2_cache_bank[10]: Access = 556604, Miss = 324291, Miss_rate = 0.583, Pending_hits = 2605, Reservation_fails = 997
L2_cache_bank[11]: Access = 563688, Miss = 329262, Miss_rate = 0.584, Pending_hits = 2617, Reservation_fails = 1815
L2_cache_bank[12]: Access = 561953, Miss = 331403, Miss_rate = 0.590, Pending_hits = 3195, Reservation_fails = 4656
L2_cache_bank[13]: Access = 554860, Miss = 333203, Miss_rate = 0.601, Pending_hits = 3244, Reservation_fails = 1478
L2_cache_bank[14]: Access = 569708, Miss = 330410, Miss_rate = 0.580, Pending_hits = 3244, Reservation_fails = 2982
L2_cache_bank[15]: Access = 562385, Miss = 330255, Miss_rate = 0.587, Pending_hits = 3097, Reservation_fails = 8811
L2_cache_bank[16]: Access = 571931, Miss = 331227, Miss_rate = 0.579, Pending_hits = 3418, Reservation_fails = 2532
L2_cache_bank[17]: Access = 561008, Miss = 332346, Miss_rate = 0.592, Pending_hits = 3316, Reservation_fails = 4915
L2_cache_bank[18]: Access = 561281, Miss = 328453, Miss_rate = 0.585, Pending_hits = 2833, Reservation_fails = 4334
L2_cache_bank[19]: Access = 566534, Miss = 332735, Miss_rate = 0.587, Pending_hits = 2830, Reservation_fails = 2287
L2_cache_bank[20]: Access = 818642, Miss = 330973, Miss_rate = 0.404, Pending_hits = 2951, Reservation_fails = 4131
L2_cache_bank[21]: Access = 558410, Miss = 325809, Miss_rate = 0.583, Pending_hits = 2742, Reservation_fails = 8570
L2_cache_bank[22]: Access = 565601, Miss = 328395, Miss_rate = 0.581, Pending_hits = 2927, Reservation_fails = 2799
L2_cache_bank[23]: Access = 560634, Miss = 330521, Miss_rate = 0.590, Pending_hits = 2883, Reservation_fails = 9958
L2_total_cache_accesses = 14018318
L2_total_cache_misses = 7929531
L2_total_cache_miss_rate = 0.5657
L2_total_cache_pending_hits = 71188
L2_total_cache_reservation_fails = 99973
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5759908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71188
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6722123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 99973
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1140548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 71188
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 257691
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 50140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13693767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 324551
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 48456
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 51492
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.073

icnt_total_pkts_mem_to_simt=14018318
icnt_total_pkts_simt_to_mem=14018318
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14018318
Req_Network_cycles = 4466191
Req_Network_injected_packets_per_cycle =       3.1388 
Req_Network_conflicts_per_cycle =       1.9944
Req_Network_conflicts_per_cycle_util =       2.7263
Req_Bank_Level_Parallism =       4.2907
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.3740
Req_Network_out_buffer_full_per_cycle =       0.0698
Req_Network_out_buffer_avg_util =      23.5558

Reply_Network_injected_packets_num = 14018318
Reply_Network_cycles = 4466191
Reply_Network_injected_packets_per_cycle =        3.1388
Reply_Network_conflicts_per_cycle =        0.7676
Reply_Network_conflicts_per_cycle_util =       1.0496
Reply_Bank_Level_Parallism =       4.2921
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1076
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1046
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 33 min, 51 sec (23631 sec)
gpgpu_simulation_rate = 2629 (inst/sec)
gpgpu_simulation_rate = 188 (cycle/sec)
gpgpu_silicon_slowdown = 7260638x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (269,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 15: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 15 
gpu_sim_cycle = 583261
gpu_sim_insn = 7047176
gpu_ipc =      12.0824
gpu_tot_sim_cycle = 5049452
gpu_tot_sim_insn = 69178108
gpu_tot_ipc =      13.7001
gpu_tot_issued_cta = 2105
gpu_occupancy = 75.8125% 
gpu_tot_occupancy = 73.8365% 
max_total_param_size = 0
gpu_stall_dramfull = 17245193
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3044
partiton_level_parallism_total  =       3.0424
partiton_level_parallism_util =       4.5020
partiton_level_parallism_util_total  =       4.4245
L2_BW  =     100.6572 GB/Sec
L2_BW_total  =     132.8916 GB/Sec
gpu_total_sim_rate=2655

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 508819, Miss = 447821, Miss_rate = 0.880, Pending_hits = 13274, Reservation_fails = 1585484
	L1D_cache_core[1]: Access = 525650, Miss = 465131, Miss_rate = 0.885, Pending_hits = 13482, Reservation_fails = 1627039
	L1D_cache_core[2]: Access = 534905, Miss = 470424, Miss_rate = 0.879, Pending_hits = 13656, Reservation_fails = 1732234
	L1D_cache_core[3]: Access = 550557, Miss = 484905, Miss_rate = 0.881, Pending_hits = 14325, Reservation_fails = 1783822
	L1D_cache_core[4]: Access = 531720, Miss = 465377, Miss_rate = 0.875, Pending_hits = 13722, Reservation_fails = 1732772
	L1D_cache_core[5]: Access = 560707, Miss = 489513, Miss_rate = 0.873, Pending_hits = 14658, Reservation_fails = 1739721
	L1D_cache_core[6]: Access = 530300, Miss = 461170, Miss_rate = 0.870, Pending_hits = 13613, Reservation_fails = 1637200
	L1D_cache_core[7]: Access = 547574, Miss = 479481, Miss_rate = 0.876, Pending_hits = 14283, Reservation_fails = 1704599
	L1D_cache_core[8]: Access = 553036, Miss = 484802, Miss_rate = 0.877, Pending_hits = 14185, Reservation_fails = 1697563
	L1D_cache_core[9]: Access = 538156, Miss = 471599, Miss_rate = 0.876, Pending_hits = 13841, Reservation_fails = 1613829
	L1D_cache_core[10]: Access = 545545, Miss = 477554, Miss_rate = 0.875, Pending_hits = 14266, Reservation_fails = 1780930
	L1D_cache_core[11]: Access = 552277, Miss = 482221, Miss_rate = 0.873, Pending_hits = 14340, Reservation_fails = 1720588
	L1D_cache_core[12]: Access = 563108, Miss = 495664, Miss_rate = 0.880, Pending_hits = 14236, Reservation_fails = 1654481
	L1D_cache_core[13]: Access = 544227, Miss = 476743, Miss_rate = 0.876, Pending_hits = 13290, Reservation_fails = 1642550
	L1D_cache_core[14]: Access = 553419, Miss = 486155, Miss_rate = 0.878, Pending_hits = 14455, Reservation_fails = 1681189
	L1D_cache_core[15]: Access = 533501, Miss = 467544, Miss_rate = 0.876, Pending_hits = 14150, Reservation_fails = 1631225
	L1D_cache_core[16]: Access = 527488, Miss = 460256, Miss_rate = 0.873, Pending_hits = 13779, Reservation_fails = 1681721
	L1D_cache_core[17]: Access = 522327, Miss = 458332, Miss_rate = 0.877, Pending_hits = 13699, Reservation_fails = 1683534
	L1D_cache_core[18]: Access = 537154, Miss = 472358, Miss_rate = 0.879, Pending_hits = 13774, Reservation_fails = 1575635
	L1D_cache_core[19]: Access = 560703, Miss = 495894, Miss_rate = 0.884, Pending_hits = 14262, Reservation_fails = 1714728
	L1D_cache_core[20]: Access = 524991, Miss = 464944, Miss_rate = 0.886, Pending_hits = 13701, Reservation_fails = 1663557
	L1D_cache_core[21]: Access = 525081, Miss = 465274, Miss_rate = 0.886, Pending_hits = 13277, Reservation_fails = 1591225
	L1D_cache_core[22]: Access = 534614, Miss = 471212, Miss_rate = 0.881, Pending_hits = 13546, Reservation_fails = 1707726
	L1D_cache_core[23]: Access = 515273, Miss = 448490, Miss_rate = 0.870, Pending_hits = 13565, Reservation_fails = 1589847
	L1D_cache_core[24]: Access = 523203, Miss = 460648, Miss_rate = 0.880, Pending_hits = 13677, Reservation_fails = 1664191
	L1D_cache_core[25]: Access = 518230, Miss = 455465, Miss_rate = 0.879, Pending_hits = 13182, Reservation_fails = 1589240
	L1D_cache_core[26]: Access = 548059, Miss = 484297, Miss_rate = 0.884, Pending_hits = 14202, Reservation_fails = 1691450
	L1D_cache_core[27]: Access = 571247, Miss = 506435, Miss_rate = 0.887, Pending_hits = 15129, Reservation_fails = 1855244
	L1D_cache_core[28]: Access = 525102, Miss = 462148, Miss_rate = 0.880, Pending_hits = 13135, Reservation_fails = 1569163
	L1D_cache_core[29]: Access = 541290, Miss = 480733, Miss_rate = 0.888, Pending_hits = 13744, Reservation_fails = 1618967
	L1D_total_cache_accesses = 16148263
	L1D_total_cache_misses = 14192590
	L1D_total_cache_miss_rate = 0.8789
	L1D_total_cache_pending_hits = 416448
	L1D_total_cache_reservation_fails = 50161454
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.123
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1516067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13592565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 50153329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 275442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 416448
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 107841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15800522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347741

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1001226
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2329888
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 46822215
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7182
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 943
ctas_completed 2105, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9656, 10917, 11003, 7930, 7461, 9606, 8421, 8517, 8894, 8733, 8723, 8367, 9513, 8354, 9260, 9818, 7511, 10276, 8293, 7476, 7021, 9173, 9425, 8431, 7354, 8092, 7268, 6746, 7138, 8579, 6548, 6893, 
gpgpu_n_tot_thrd_icount = 266807104
gpgpu_n_tot_w_icount = 8337722
gpgpu_n_stall_shd_mem = 21108166
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15014657
gpgpu_n_mem_write_global = 347741
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18264712
gpgpu_n_store_insn = 569998
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4848640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20033396
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1074770
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21825428	W0_Idle:23808256	W0_Scoreboard:397298898	W1:2307381	W2:964957	W3:617980	W4:442520	W5:335585	W6:266925	W7:224612	W8:193370	W9:174330	W10:159618	W11:155074	W12:150367	W13:145118	W14:144064	W15:141191	W16:134416	W17:132371	W18:129042	W19:131617	W20:127310	W21:122306	W22:112785	W23:97719	W24:83309	W25:67979	W26:52878	W27:42871	W28:35496	W29:27579	W30:17793	W31:8683	W32:590476
single_issue_nums: WS0:2100897	WS1:2093746	WS2:2076174	WS3:2066905	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 110944056 {8:13868007,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13909640 {40:347741,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 45866000 {40:1146650,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 554720280 {40:13868007,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2781928 {8:347741,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 45866000 {40:1146650,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1041 
avg_icnt2mem_latency = 293 
avg_mrq_latency = 198 
avg_icnt2sh_latency = 2 
mrq_lat_table:1863831 	42618 	105556 	230541 	440438 	731280 	1155677 	1717119 	1918641 	847571 	52268 	537 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4677546 	3172724 	2566320 	2276420 	2269026 	400326 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	702998 	124934 	35463 	17844 	9377009 	793448 	737955 	927026 	1154192 	1055241 	425613 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13938392 	994409 	264116 	109218 	37947 	11538 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1042 	1078 	1294 	978 	585 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        58        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        20        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        20        20        59        60 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        24        24        64        64 
dram[7]:        59        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        63        64 
dram[11]:        64        64        52        48        64        64        44        44         8        10         6         8        24        24        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     62673    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     54557    109928    112022    193556    195689     82786     80576    152323     99741    169384    101418    118049 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     73739    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910     81791    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     71577    123364     79933    149815    109480    179603     67443 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683     63884     85813    122689     73986     80410     47312     98437    112757 
dram[8]:     76778     72380     76180    108323     79075    112668    135624    113739    172390     49129     94859     69297    113526    119690     84426     57624 
dram[9]:     86879    219910    108313    198888    107760     59720    162088     83260     83364    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     41890    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    100654    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.097510  1.089676  1.095634  1.085736  1.089849  1.098983  1.079589  1.096909  1.098358  1.105721  1.099938  1.098812  1.096524  1.095732  1.084647  1.093951 
dram[1]:  1.086087  1.098012  1.093665  1.099993  1.094135  1.097816  1.087413  1.091957  1.120085  1.109648  1.111849  1.114234  1.095674  1.100449  1.099372  1.088973 
dram[2]:  1.088251  1.083855  1.083615  1.095179  1.087780  1.092860  1.095409  1.102336  1.097980  1.111069  1.095765  1.098750  1.098331  1.089598  1.090922  1.091689 
dram[3]:  1.096763  1.107069  1.098318  1.101596  1.089633  1.096925  1.100542  1.094351  1.106650  1.111116  1.108668  1.119430  1.101959  1.113956  1.096336  1.092807 
dram[4]:  1.084284  1.091900  1.087471  1.094482  1.104309  1.083887  1.087618  1.101435  1.113801  1.111857  1.098782  1.100851  1.095659  1.087607  1.091885  1.083314 
dram[5]:  1.093730  1.091223  1.091372  1.085744  1.086709  1.092454  1.086563  1.082972  1.092495  1.103128  1.116541  1.107552  1.089807  1.090244  1.082389  1.083617 
dram[6]:  1.088696  1.093623  1.094776  1.104835  1.093212  1.091709  1.102778  1.097921  1.117981  1.112428  1.093308  1.118041  1.102217  1.104332  1.093869  1.095225 
dram[7]:  1.090418  1.099101  1.093622  1.088519  1.098575  1.097294  1.089744  1.099148  1.103732  1.118895  1.117707  1.099936  1.097086  1.092682  1.090999  1.092682 
dram[8]:  1.104378  1.098038  1.101478  1.103245  1.090603  1.103100  1.097938  1.091482  1.120477  1.100385  1.113365  1.122637  1.094207  1.104580  1.089929  1.091385 
dram[9]:  1.089916  1.087105  1.091403  1.102343  1.103840  1.092367  1.089615  1.103503  1.114448  1.111151  1.098320  1.100990  1.095581  1.095074  1.095979  1.095387 
dram[10]:  1.097219  1.091460  1.101567  1.086491  1.093704  1.088848  1.086900  1.089298  1.108406  1.098708  1.111279  1.104243  1.090112  1.093438  1.091275  1.086235 
dram[11]:  1.086098  1.091915  1.089362  1.096968  1.095382  1.088902  1.095995  1.093469  1.113024  1.114752  1.102003  1.106191  1.100689  1.096806  1.094906  1.084966 
average row locality = 9106192/8298174 = 1.097373
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     44560     44164     44630     43488     44309     45623     42491     44809     44639     45789     45347     45524     45105     45398     42503     44701 
dram[1]:     43993     45302     45141     45118     45034     44470     43885     43851     47435     45579     46980     46970     45040     45845     44873     43616 
dram[2]:     43615     43968     42839     45165     43700     44573     43764     45519     44595     46622     44261     45624     45150     45020     43951     44155 
dram[3]:     44917     45804     44912     45508     43965     45167     44990     44158     45266     46053     46256     47184     45271     46913     43923     44379 
dram[4]:     43597     44561     43641     44562     45400     43791     44444     45024     45910     45907     45305     45514     45231     44812     43940     43338 
dram[5]:     44622     43975     44108     43970     43370     45026     42994     43027     44390     46065     46599     46818     44136     44773     42774     43276 
dram[6]:     43559     44534     45049     45887     44324     43905     44515     44687     46403     45979     44553     47068     45966     45491     44444     43939 
dram[7]:     44520     44671     44584     43902     45006     44325     43901     44980     45377     47192     46844     45582     44584     44577     43848     44529 
dram[8]:     45132     44966     44913     45434     43827     45305     44410     43692     47317     45276     46314     46975     44711     45722     43375     44351 
dram[9]:     43699     44009     43847     45617     44279     44178     44011     45785     46551     46336     45438     46211     44507     44733     44189     44310 
dram[10]:     45180     44518     46033     43245     43951     44049     43259     43391     45769     44765     46534     45851     44505     44854     43865     43529 
dram[11]:     43653     44742     43146     45005     44283     43603     44565     44416     46015     46620     45170     45962     45106     45757     44474     43206 
total dram reads = 8605465
bank skew: 47435/42491 = 1.12
chip skew: 724666/709923 = 1.02
number of total write accesses:
dram[0]:      3102      2989      3123      2987      3125      3126      3025      3167      3326      3349      3335      3337      3268      3337      3086      3130 
dram[1]:      2939      3059      3073      3134      3108      3160      3063      3145      3454      3382      3283      3437      3245      3315      3186      3136 
dram[2]:      3012      2983      2987      3066      3094      3092      3091      3155      3272      3438      3334      3305      3275      3212      3171      3170 
dram[3]:      3073      3065      3141      3114      3071      3130      3156      3045      3434      3312      3300      3351      3284      3355      3169      3149 
dram[4]:      2993      2995      3047      3148      3201      3069      3074      3229      3365      3386      3343      3263      3231      3170      3187      3105 
dram[5]:      3042      3076      3127      3001      3010      3101      3033      3041      3335      3348      3392      3430      3268      3237      3072      3161 
dram[6]:      2956      3025      3110      3156      3067      3040      3156      3104      3388      3427      3226      3376      3303      3314      3209      3164 
dram[7]:      3053      3046      3075      2961      3163      3173      3039      3194      3248      3374      3371      3281      3259      3282      3051      3210 
dram[8]:      3079      3041      3052      3132      3071      3147      3119      3037      3469      3308      3335      3437      3308      3200      3129      3141 
dram[9]:      3061      2988      3080      3114      3190      3059      3095      3173      3354      3386      3324      3296      3215      3294      3186      3217 
dram[10]:      3040      3033      3180      3027      3067      3150      3035      3040      3396      3322      3420      3345      3215      3309      3112      3111 
dram[11]:      2965      3013      2963      3122      3110      3044      3207      3157      3412      3462      3340      3359      3276      3286      3228      3079 
total dram writes = 610880
bank skew: 3469/2939 = 1.18
chip skew: 51149/50657 = 1.01
average mf latency per bank:
dram[0]:       1400      1241      1350      1234      1338      1272      1369      1276      1391      1304      1372      1251      1383      1264      1389      1248
dram[1]:       1874      1705      1901      1707      1856      1707      1822      1633      1900      1743      1909      1725      1915      1692      1915      1698
dram[2]:       1567      1549      1565      1582      1551      1616      1602      1616      1596      1655      1576      1609      1591      1641      1605      1587
dram[3]:       1523      2303      1497      2212      1498      2213      1499      2210      1518      2205      1585      2315      1534      2289      1509      2180
dram[4]:       1834      1728      1773      1737      1821      1691      4284      1692      1867      1813      1783      1743      1801      1666      1890      1653
dram[5]:       1470      1436      1525      1409      1487      1461      1435      1429      1439      1448      1521      1509      1452      1470      1440      1482
dram[6]:       1770      1977      1783      2020      1755      1967      1781      1997      1899      2026      1814      2106      1870      2060      1782      2013
dram[7]:       1861      1809      1806      1804      1895      1797      1821      1799      1834      1872      1887      1801      1849      1807      1802      1817
dram[8]:       2089      1988      2084      1991      2011      1978      2014      1941      2053      2011      2032      2060      2013      2020      2019      2043
dram[9]:       1706      1632      1692      1665      1774      1660      1695      1675      1814      1696      1693      1710      1765      1675      1711      1636
dram[10]:       1768      1501      4098      1479      1786      1512      1781      1505      1758      1533      1791      1548      1796      1518      1753      1517
dram[11]:       1597      1517      1613      1507      1632      1518      1620      1502      1663      1564      1610      1613      1642      1582      1633      1504
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      6365      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7234      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      6207      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      5734      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5881      6889      6357      6526      6193      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5661      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      5968      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12949132 n_nop=11114631 n_act=689671 n_pre=689655 n_ref_event=0 n_req=754719 n_rd=713080 n_rd_L2_A=0 n_write=0 n_wr_bk=50812 bw_util=0.236
n_activity=9102495 dram_eff=0.3357
bk0: 44560a 6353095i bk1: 44164a 6403975i bk2: 44630a 6370114i bk3: 43488a 6516381i bk4: 44309a 6434643i bk5: 45623a 6234789i bk6: 42491a 6616333i bk7: 44809a 6352059i bk8: 44639a 6307828i bk9: 45789a 6187666i bk10: 45347a 6251828i bk11: 45524a 6246692i bk12: 45105a 6288348i bk13: 45398a 6251664i bk14: 42503a 6610851i bk15: 44701a 6377767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086191
Row_Buffer_Locality_read = 0.084268
Row_Buffer_Locality_write = 0.119119
Bank_Level_Parallism = 11.881029
Bank_Level_Parallism_Col = 2.395063
Bank_Level_Parallism_Ready = 1.112753
write_to_read_ratio_blp_rw_average = 0.124771
GrpLevelPara = 2.071121 

BW Util details:
bwutil = 0.235967 
total_CMD = 12949132 
util_bw = 3055568 
Wasted_Col = 5669649 
Wasted_Row = 215917 
Idle = 4007998 

BW Util Bottlenecks: 
RCDc_limit = 10324967 
RCDWRc_limit = 306788 
WTRc_limit = 1830529 
RTWc_limit = 2047648 
CCDLc_limit = 655594 
rwq = 0 
CCDLc_limit_alone = 518305 
WTRc_limit_alone = 1783104 
RTWc_limit_alone = 1957784 

Commands details: 
total_CMD = 12949132 
n_nop = 11114631 
Read = 713080 
Write = 0 
L2_Alloc = 0 
L2_WB = 50812 
n_act = 689671 
n_pre = 689655 
n_ref = 0 
n_req = 754719 
total_req = 763892 

Dual Bus Interface Util: 
issued_total_row = 1379326 
issued_total_col = 763892 
Row_Bus_Util =  0.106519 
CoL_Bus_Util = 0.058992 
Either_Row_CoL_Bus_Util = 0.141670 
Issued_on_Two_Bus_Simul_Util = 0.023841 
issued_two_Eff = 0.168284 
queue_avg = 28.403952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.404
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12949132 n_nop=11101192 n_act=695928 n_pre=695912 n_ref_event=0 n_req=765161 n_rd=723132 n_rd_L2_A=0 n_write=0 n_wr_bk=51119 bw_util=0.2392
n_activity=9099728 dram_eff=0.3403
bk0: 43993a 6354160i bk1: 45302a 6186528i bk2: 45141a 6161772i bk3: 45118a 6176795i bk4: 45034a 6200453i bk5: 44470a 6244876i bk6: 43885a 6343068i bk7: 43851a 6335405i bk8: 47435a 5921093i bk9: 45579a 6076993i bk10: 46980a 5950449i bk11: 46970a 5937279i bk12: 45040a 6181980i bk13: 45845a 6067580i bk14: 44873a 6237858i bk15: 43616a 6341980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090482
Row_Buffer_Locality_read = 0.088526
Row_Buffer_Locality_write = 0.124129
Bank_Level_Parallism = 12.224771
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.115343
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.239167 
total_CMD = 12949132 
util_bw = 3097004 
Wasted_Col = 5654165 
Wasted_Row = 192182 
Idle = 4005781 

BW Util Bottlenecks: 
RCDc_limit = 10361656 
RCDWRc_limit = 304621 
WTRc_limit = 1845071 
RTWc_limit = 2123651 
CCDLc_limit = 673148 
rwq = 0 
CCDLc_limit_alone = 530709 
WTRc_limit_alone = 1797239 
RTWc_limit_alone = 2029044 

Commands details: 
total_CMD = 12949132 
n_nop = 11101192 
Read = 723132 
Write = 0 
L2_Alloc = 0 
L2_WB = 51119 
n_act = 695928 
n_pre = 695912 
n_ref = 0 
n_req = 765161 
total_req = 774251 

Dual Bus Interface Util: 
issued_total_row = 1391840 
issued_total_col = 774251 
Row_Bus_Util =  0.107485 
CoL_Bus_Util = 0.059792 
Either_Row_CoL_Bus_Util = 0.142708 
Issued_on_Two_Bus_Simul_Util = 0.024569 
issued_two_Eff = 0.172165 
queue_avg = 30.491211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4912
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12949132 n_nop=11113137 n_act=689126 n_pre=689110 n_ref_event=0 n_req=753933 n_rd=712521 n_rd_L2_A=0 n_write=0 n_wr_bk=50657 bw_util=0.2357
n_activity=9097324 dram_eff=0.3356
bk0: 43615a 6540616i bk1: 43968a 6491353i bk2: 42839a 6639283i bk3: 45165a 6376736i bk4: 43700a 6542099i bk5: 44573a 6439437i bk6: 43764a 6515582i bk7: 45519a 6306402i bk8: 44595a 6382916i bk9: 46622a 6179314i bk10: 44261a 6429006i bk11: 45624a 6299920i bk12: 45150a 6334550i bk13: 45020a 6340944i bk14: 43951a 6501656i bk15: 44155a 6496890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085960
Row_Buffer_Locality_read = 0.084169
Row_Buffer_Locality_write = 0.116778
Bank_Level_Parallism = 11.774315
Bank_Level_Parallism_Col = 2.387984
Bank_Level_Parallism_Ready = 1.111269
write_to_read_ratio_blp_rw_average = 0.122889
GrpLevelPara = 2.068109 

BW Util details:
bwutil = 0.235746 
total_CMD = 12949132 
util_bw = 3052712 
Wasted_Col = 5667401 
Wasted_Row = 215214 
Idle = 4013805 

BW Util Bottlenecks: 
RCDc_limit = 10323261 
RCDWRc_limit = 304748 
WTRc_limit = 1827172 
RTWc_limit = 2013525 
CCDLc_limit = 651036 
rwq = 0 
CCDLc_limit_alone = 515980 
WTRc_limit_alone = 1780393 
RTWc_limit_alone = 1925248 

Commands details: 
total_CMD = 12949132 
n_nop = 11113137 
Read = 712521 
Write = 0 
L2_Alloc = 0 
L2_WB = 50657 
n_act = 689126 
n_pre = 689110 
n_ref = 0 
n_req = 753933 
total_req = 763178 

Dual Bus Interface Util: 
issued_total_row = 1378236 
issued_total_col = 763178 
Row_Bus_Util =  0.106435 
CoL_Bus_Util = 0.058937 
Either_Row_CoL_Bus_Util = 0.141785 
Issued_on_Two_Bus_Simul_Util = 0.023586 
issued_two_Eff = 0.166351 
queue_avg = 27.720488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.7205
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12949132 n_nop=11096748 n_act=695527 n_pre=695511 n_ref_event=0 n_req=766722 n_rd=724666 n_rd_L2_A=0 n_write=0 n_wr_bk=51149 bw_util=0.2397
n_activity=9115167 dram_eff=0.3405
bk0: 44917a 6109697i bk1: 45804a 6007199i bk2: 44912a 6143108i bk3: 45508a 6047708i bk4: 43965a 6240137i bk5: 45167a 6126578i bk6: 44990a 6105163i bk7: 44158a 6220587i bk8: 45266a 6045848i bk9: 46053a 5949493i bk10: 46256a 5918503i bk11: 47184a 5819714i bk12: 45271a 6033832i bk13: 46913a 5868323i bk14: 43923a 6220871i bk15: 44379a 6184996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092856
Row_Buffer_Locality_read = 0.090683
Row_Buffer_Locality_write = 0.130302
Bank_Level_Parallism = 12.397616
Bank_Level_Parallism_Col = 2.436245
Bank_Level_Parallism_Ready = 1.117663
write_to_read_ratio_blp_rw_average = 0.130008
GrpLevelPara = 2.102645 

BW Util details:
bwutil = 0.239650 
total_CMD = 12949132 
util_bw = 3103260 
Wasted_Col = 5653119 
Wasted_Row = 198661 
Idle = 3994092 

BW Util Bottlenecks: 
RCDc_limit = 10351047 
RCDWRc_limit = 303346 
WTRc_limit = 1834686 
RTWc_limit = 2184540 
CCDLc_limit = 670865 
rwq = 0 
CCDLc_limit_alone = 524965 
WTRc_limit_alone = 1786924 
RTWc_limit_alone = 2086402 

Commands details: 
total_CMD = 12949132 
n_nop = 11096748 
Read = 724666 
Write = 0 
L2_Alloc = 0 
L2_WB = 51149 
n_act = 695527 
n_pre = 695511 
n_ref = 0 
n_req = 766722 
total_req = 775815 

Dual Bus Interface Util: 
issued_total_row = 1391038 
issued_total_col = 775815 
Row_Bus_Util =  0.107423 
CoL_Bus_Util = 0.059913 
Either_Row_CoL_Bus_Util = 0.143051 
Issued_on_Two_Bus_Simul_Util = 0.024285 
issued_two_Eff = 0.169764 
queue_avg = 32.526840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.5268
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12949132 n_nop=11112262 n_act=690995 n_pre=690979 n_ref_event=0 n_req=756659 n_rd=714977 n_rd_L2_A=0 n_write=0 n_wr_bk=50806 bw_util=0.2366
n_activity=9089014 dram_eff=0.337
bk0: 43597a 6467954i bk1: 44561a 6370677i bk2: 43641a 6480477i bk3: 44562a 6358914i bk4: 45400a 6291043i bk5: 43791a 6441524i bk6: 44444a 6376949i bk7: 45024a 6267667i bk8: 45910a 6145379i bk9: 45907a 6167889i bk10: 45305a 6214068i bk11: 45514a 6205348i bk12: 45231a 6224166i bk13: 44812a 6339233i bk14: 43940a 6474279i bk15: 43338a 6543617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086781
Row_Buffer_Locality_read = 0.084880
Row_Buffer_Locality_write = 0.119404
Bank_Level_Parallism = 11.942774
Bank_Level_Parallism_Col = 2.405685
Bank_Level_Parallism_Ready = 1.113554
write_to_read_ratio_blp_rw_average = 0.126135
GrpLevelPara = 2.078776 

BW Util details:
bwutil = 0.236551 
total_CMD = 12949132 
util_bw = 3063132 
Wasted_Col = 5660050 
Wasted_Row = 208069 
Idle = 4017881 

BW Util Bottlenecks: 
RCDc_limit = 10330845 
RCDWRc_limit = 305307 
WTRc_limit = 1834044 
RTWc_limit = 2080776 
CCDLc_limit = 657239 
rwq = 0 
CCDLc_limit_alone = 518363 
WTRc_limit_alone = 1786956 
RTWc_limit_alone = 1988988 

Commands details: 
total_CMD = 12949132 
n_nop = 11112262 
Read = 714977 
Write = 0 
L2_Alloc = 0 
L2_WB = 50806 
n_act = 690995 
n_pre = 690979 
n_ref = 0 
n_req = 756659 
total_req = 765783 

Dual Bus Interface Util: 
issued_total_row = 1381974 
issued_total_col = 765783 
Row_Bus_Util =  0.106723 
CoL_Bus_Util = 0.059138 
Either_Row_CoL_Bus_Util = 0.141853 
Issued_on_Two_Bus_Simul_Util = 0.024008 
issued_two_Eff = 0.169248 
queue_avg = 28.934532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9345
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12949132 n_nop=11114149 n_act=687839 n_pre=687823 n_ref_event=0 n_req=751427 n_rd=709923 n_rd_L2_A=0 n_write=0 n_wr_bk=50674 bw_util=0.2349
n_activity=9101105 dram_eff=0.3343
bk0: 44622a 6486947i bk1: 43975a 6599240i bk2: 44108a 6544886i bk3: 43970a 6549072i bk4: 43370a 6604152i bk5: 45026a 6467952i bk6: 42994a 6668337i bk7: 43027a 6655699i bk8: 44390a 6435862i bk9: 46065a 6285425i bk10: 46599a 6243959i bk11: 46818a 6205635i bk12: 44136a 6530507i bk13: 44773a 6425198i bk14: 42774a 6715533i bk15: 43276a 6636435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084623
Row_Buffer_Locality_read = 0.082789
Row_Buffer_Locality_write = 0.115989
Bank_Level_Parallism = 11.635080
Bank_Level_Parallism_Col = 2.381933
Bank_Level_Parallism_Ready = 1.111638
write_to_read_ratio_blp_rw_average = 0.122382
GrpLevelPara = 2.063591 

BW Util details:
bwutil = 0.234949 
total_CMD = 12949132 
util_bw = 3042388 
Wasted_Col = 5671708 
Wasted_Row = 221803 
Idle = 4013233 

BW Util Bottlenecks: 
RCDc_limit = 10317913 
RCDWRc_limit = 306332 
WTRc_limit = 1827056 
RTWc_limit = 1995308 
CCDLc_limit = 646629 
rwq = 0 
CCDLc_limit_alone = 512849 
WTRc_limit_alone = 1780201 
RTWc_limit_alone = 1908383 

Commands details: 
total_CMD = 12949132 
n_nop = 11114149 
Read = 709923 
Write = 0 
L2_Alloc = 0 
L2_WB = 50674 
n_act = 687839 
n_pre = 687823 
n_ref = 0 
n_req = 751427 
total_req = 760597 

Dual Bus Interface Util: 
issued_total_row = 1375662 
issued_total_col = 760597 
Row_Bus_Util =  0.106236 
CoL_Bus_Util = 0.058737 
Either_Row_CoL_Bus_Util = 0.141707 
Issued_on_Two_Bus_Simul_Util = 0.023266 
issued_two_Eff = 0.164185 
queue_avg = 26.824333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8243
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12949132 n_nop=11103392 n_act=692573 n_pre=692557 n_ref_event=0 n_req=762119 n_rd=720303 n_rd_L2_A=0 n_write=0 n_wr_bk=51021 bw_util=0.2383
n_activity=9107232 dram_eff=0.3388
bk0: 43559a 6316757i bk1: 44534a 6209985i bk2: 45049a 6164336i bk3: 45887a 6040240i bk4: 44324a 6248554i bk5: 43905a 6260839i bk6: 44515a 6224402i bk7: 44687a 6132051i bk8: 46403a 5961460i bk9: 45979a 6005848i bk10: 44553a 6202490i bk11: 47068a 5920136i bk12: 45966a 6017925i bk13: 45491a 6105707i bk14: 44444a 6215592i bk15: 43939a 6290719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091256
Row_Buffer_Locality_read = 0.089272
Row_Buffer_Locality_write = 0.125430
Bank_Level_Parallism = 12.269113
Bank_Level_Parallism_Col = 2.429577
Bank_Level_Parallism_Ready = 1.115682
write_to_read_ratio_blp_rw_average = 0.129892
GrpLevelPara = 2.095112 

BW Util details:
bwutil = 0.238263 
total_CMD = 12949132 
util_bw = 3085296 
Wasted_Col = 5649644 
Wasted_Row = 209596 
Idle = 4004596 

BW Util Bottlenecks: 
RCDc_limit = 10324860 
RCDWRc_limit = 303533 
WTRc_limit = 1828816 
RTWc_limit = 2175126 
CCDLc_limit = 667384 
rwq = 0 
CCDLc_limit_alone = 522949 
WTRc_limit_alone = 1781233 
RTWc_limit_alone = 2078274 

Commands details: 
total_CMD = 12949132 
n_nop = 11103392 
Read = 720303 
Write = 0 
L2_Alloc = 0 
L2_WB = 51021 
n_act = 692573 
n_pre = 692557 
n_ref = 0 
n_req = 762119 
total_req = 771324 

Dual Bus Interface Util: 
issued_total_row = 1385130 
issued_total_col = 771324 
Row_Bus_Util =  0.106967 
CoL_Bus_Util = 0.059566 
Either_Row_CoL_Bus_Util = 0.142538 
Issued_on_Two_Bus_Simul_Util = 0.023995 
issued_two_Eff = 0.168341 
queue_avg = 31.725443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7254
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12949132 n_nop=11107813 n_act=692006 n_pre=691990 n_ref_event=0 n_req=759990 n_rd=718422 n_rd_L2_A=0 n_write=0 n_wr_bk=50780 bw_util=0.2376
n_activity=9093446 dram_eff=0.3384
bk0: 44520a 6277723i bk1: 44671a 6233892i bk2: 44584a 6259688i bk3: 43902a 6342466i bk4: 45006a 6231146i bk5: 44325a 6315611i bk6: 43901a 6344676i bk7: 44980a 6193628i bk8: 45377a 6123872i bk9: 47192a 5950774i bk10: 46844a 5979707i bk11: 45582a 6080505i bk12: 44584a 6250881i bk13: 44577a 6245036i bk14: 43848a 6364316i bk15: 44529a 6287516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089454
Row_Buffer_Locality_read = 0.087617
Row_Buffer_Locality_write = 0.121199
Bank_Level_Parallism = 12.154323
Bank_Level_Parallism_Col = 2.418523
Bank_Level_Parallism_Ready = 1.113944
write_to_read_ratio_blp_rw_average = 0.128616
GrpLevelPara = 2.090426 

BW Util details:
bwutil = 0.237607 
total_CMD = 12949132 
util_bw = 3076808 
Wasted_Col = 5649731 
Wasted_Row = 205644 
Idle = 4016949 

BW Util Bottlenecks: 
RCDc_limit = 10325953 
RCDWRc_limit = 303556 
WTRc_limit = 1833654 
RTWc_limit = 2130192 
CCDLc_limit = 665246 
rwq = 0 
CCDLc_limit_alone = 522709 
WTRc_limit_alone = 1786386 
RTWc_limit_alone = 2034923 

Commands details: 
total_CMD = 12949132 
n_nop = 11107813 
Read = 718422 
Write = 0 
L2_Alloc = 0 
L2_WB = 50780 
n_act = 692006 
n_pre = 691990 
n_ref = 0 
n_req = 759990 
total_req = 769202 

Dual Bus Interface Util: 
issued_total_row = 1383996 
issued_total_col = 769202 
Row_Bus_Util =  0.106879 
CoL_Bus_Util = 0.059402 
Either_Row_CoL_Bus_Util = 0.142196 
Issued_on_Two_Bus_Simul_Util = 0.024085 
issued_two_Eff = 0.169378 
queue_avg = 30.855707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8557
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12949132 n_nop=11108021 n_act=692907 n_pre=692891 n_ref_event=0 n_req=763476 n_rd=721720 n_rd_L2_A=0 n_write=0 n_wr_bk=51005 bw_util=0.2387
n_activity=9095237 dram_eff=0.3398
bk0: 45132a 6182301i bk1: 44966a 6143113i bk2: 44913a 6166505i bk3: 45434a 6101636i bk4: 43827a 6272953i bk5: 45305a 6123747i bk6: 44410a 6227820i bk7: 43692a 6298871i bk8: 47317a 5878366i bk9: 45276a 6030531i bk10: 46314a 5985371i bk11: 46975a 5890177i bk12: 44711a 6153469i bk13: 45722a 6065376i bk14: 43375a 6333036i bk15: 44351a 6232089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092431
Row_Buffer_Locality_read = 0.090327
Row_Buffer_Locality_write = 0.128796
Bank_Level_Parallism = 12.315346
Bank_Level_Parallism_Col = 2.437919
Bank_Level_Parallism_Ready = 1.117432
write_to_read_ratio_blp_rw_average = 0.131111
GrpLevelPara = 2.102006 

BW Util details:
bwutil = 0.238696 
total_CMD = 12949132 
util_bw = 3090900 
Wasted_Col = 5634345 
Wasted_Row = 204767 
Idle = 4019120 

BW Util Bottlenecks: 
RCDc_limit = 10312356 
RCDWRc_limit = 302011 
WTRc_limit = 1831502 
RTWc_limit = 2191531 
CCDLc_limit = 674423 
rwq = 0 
CCDLc_limit_alone = 528323 
WTRc_limit_alone = 1783903 
RTWc_limit_alone = 2093030 

Commands details: 
total_CMD = 12949132 
n_nop = 11108021 
Read = 721720 
Write = 0 
L2_Alloc = 0 
L2_WB = 51005 
n_act = 692907 
n_pre = 692891 
n_ref = 0 
n_req = 763476 
total_req = 772725 

Dual Bus Interface Util: 
issued_total_row = 1385798 
issued_total_col = 772725 
Row_Bus_Util =  0.107019 
CoL_Bus_Util = 0.059674 
Either_Row_CoL_Bus_Util = 0.142180 
Issued_on_Two_Bus_Simul_Util = 0.024512 
issued_two_Eff = 0.172402 
queue_avg = 31.998045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.998
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12949132 n_nop=11108843 n_act=691666 n_pre=691650 n_ref_event=0 n_req=759466 n_rd=717700 n_rd_L2_A=0 n_write=0 n_wr_bk=51032 bw_util=0.2375
n_activity=9092637 dram_eff=0.3382
bk0: 43699a 6385057i bk1: 44009a 6366607i bk2: 43847a 6416370i bk3: 45617a 6218091i bk4: 44279a 6352619i bk5: 44178a 6336921i bk6: 44011a 6354290i bk7: 45785a 6142576i bk8: 46551a 6054760i bk9: 46336a 6088091i bk10: 45438a 6171494i bk11: 46211a 6106135i bk12: 44507a 6326738i bk13: 44733a 6284208i bk14: 44189a 6378657i bk15: 44310a 6334795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089275
Row_Buffer_Locality_read = 0.087216
Row_Buffer_Locality_write = 0.124647
Bank_Level_Parallism = 12.057034
Bank_Level_Parallism_Col = 2.418406
Bank_Level_Parallism_Ready = 1.115142
write_to_read_ratio_blp_rw_average = 0.128162
GrpLevelPara = 2.088163 

BW Util details:
bwutil = 0.237462 
total_CMD = 12949132 
util_bw = 3074928 
Wasted_Col = 5652757 
Wasted_Row = 206736 
Idle = 4014711 

BW Util Bottlenecks: 
RCDc_limit = 10325092 
RCDWRc_limit = 303832 
WTRc_limit = 1825637 
RTWc_limit = 2130091 
CCDLc_limit = 665265 
rwq = 0 
CCDLc_limit_alone = 523548 
WTRc_limit_alone = 1778451 
RTWc_limit_alone = 2035560 

Commands details: 
total_CMD = 12949132 
n_nop = 11108843 
Read = 717700 
Write = 0 
L2_Alloc = 0 
L2_WB = 51032 
n_act = 691666 
n_pre = 691650 
n_ref = 0 
n_req = 759466 
total_req = 768732 

Dual Bus Interface Util: 
issued_total_row = 1383316 
issued_total_col = 768732 
Row_Bus_Util =  0.106827 
CoL_Bus_Util = 0.059366 
Either_Row_CoL_Bus_Util = 0.142117 
Issued_on_Two_Bus_Simul_Util = 0.024076 
issued_two_Eff = 0.169408 
queue_avg = 29.634151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.6342
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12949132 n_nop=11120139 n_act=689479 n_pre=689463 n_ref_event=0 n_req=755025 n_rd=713298 n_rd_L2_A=0 n_write=0 n_wr_bk=50802 bw_util=0.236
n_activity=9088960 dram_eff=0.3363
bk0: 45180a 6327146i bk1: 44518a 6348547i bk2: 46033a 6157533i bk3: 43245a 6483657i bk4: 43951a 6410002i bk5: 44049a 6392138i bk6: 43259a 6452463i bk7: 43391a 6449463i bk8: 45769a 6158887i bk9: 44765a 6236407i bk10: 46534a 6022755i bk11: 45851a 6132849i bk12: 44505a 6303798i bk13: 44854a 6295817i bk14: 43865a 6440103i bk15: 43529a 6486217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086813
Row_Buffer_Locality_read = 0.085064
Row_Buffer_Locality_write = 0.116711
Bank_Level_Parallism = 11.985257
Bank_Level_Parallism_Col = 2.400199
Bank_Level_Parallism_Ready = 1.112996
write_to_read_ratio_blp_rw_average = 0.124961
GrpLevelPara = 2.076371 

BW Util details:
bwutil = 0.236031 
total_CMD = 12949132 
util_bw = 3056400 
Wasted_Col = 5651571 
Wasted_Row = 214986 
Idle = 4026175 

BW Util Bottlenecks: 
RCDc_limit = 10302715 
RCDWRc_limit = 307131 
WTRc_limit = 1832252 
RTWc_limit = 2053269 
CCDLc_limit = 659541 
rwq = 0 
CCDLc_limit_alone = 522005 
WTRc_limit_alone = 1785003 
RTWc_limit_alone = 1962982 

Commands details: 
total_CMD = 12949132 
n_nop = 11120139 
Read = 713298 
Write = 0 
L2_Alloc = 0 
L2_WB = 50802 
n_act = 689479 
n_pre = 689463 
n_ref = 0 
n_req = 755025 
total_req = 764100 

Dual Bus Interface Util: 
issued_total_row = 1378942 
issued_total_col = 764100 
Row_Bus_Util =  0.106489 
CoL_Bus_Util = 0.059008 
Either_Row_CoL_Bus_Util = 0.141244 
Issued_on_Two_Bus_Simul_Util = 0.024253 
issued_two_Eff = 0.171706 
queue_avg = 29.143261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.1433
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12949132 n_nop=11110693 n_act=690463 n_pre=690447 n_ref_event=0 n_req=757495 n_rd=715723 n_rd_L2_A=0 n_write=0 n_wr_bk=51023 bw_util=0.2368
n_activity=9096253 dram_eff=0.3372
bk0: 43653a 6468961i bk1: 44742a 6356325i bk2: 43146a 6539204i bk3: 45005a 6312212i bk4: 44283a 6391082i bk5: 43603a 6469197i bk6: 44565a 6322412i bk7: 44416a 6313036i bk8: 46015a 6157821i bk9: 46620a 6046081i bk10: 45170a 6241952i bk11: 45962a 6159978i bk12: 45106a 6271017i bk13: 45757a 6185208i bk14: 44474a 6376367i bk15: 43206a 6543405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088492
Row_Buffer_Locality_read = 0.086633
Row_Buffer_Locality_write = 0.120344
Bank_Level_Parallism = 11.963758
Bank_Level_Parallism_Col = 2.405441
Bank_Level_Parallism_Ready = 1.114056
write_to_read_ratio_blp_rw_average = 0.125986
GrpLevelPara = 2.079119 

BW Util details:
bwutil = 0.236849 
total_CMD = 12949132 
util_bw = 3066984 
Wasted_Col = 5654947 
Wasted_Row = 211890 
Idle = 4015311 

BW Util Bottlenecks: 
RCDc_limit = 10314579 
RCDWRc_limit = 305929 
WTRc_limit = 1834000 
RTWc_limit = 2075871 
CCDLc_limit = 659706 
rwq = 0 
CCDLc_limit_alone = 521222 
WTRc_limit_alone = 1786781 
RTWc_limit_alone = 1984606 

Commands details: 
total_CMD = 12949132 
n_nop = 11110693 
Read = 715723 
Write = 0 
L2_Alloc = 0 
L2_WB = 51023 
n_act = 690463 
n_pre = 690447 
n_ref = 0 
n_req = 757495 
total_req = 766746 

Dual Bus Interface Util: 
issued_total_row = 1380910 
issued_total_col = 766746 
Row_Bus_Util =  0.106641 
CoL_Bus_Util = 0.059212 
Either_Row_CoL_Bus_Util = 0.141974 
Issued_on_Two_Bus_Simul_Util = 0.023879 
issued_two_Eff = 0.168195 
queue_avg = 29.290928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2909

========= L2 cache stats =========
L2_cache_bank[0]: Access = 613232, Miss = 356544, Miss_rate = 0.581, Pending_hits = 2897, Reservation_fails = 3178
L2_cache_bank[1]: Access = 614875, Miss = 362456, Miss_rate = 0.589, Pending_hits = 2814, Reservation_fails = 8314
L2_cache_bank[2]: Access = 612316, Miss = 365341, Miss_rate = 0.597, Pending_hits = 3570, Reservation_fails = 2408
L2_cache_bank[3]: Access = 619206, Miss = 363711, Miss_rate = 0.587, Pending_hits = 3593, Reservation_fails = 9793
L2_cache_bank[4]: Access = 609402, Miss = 354831, Miss_rate = 0.582, Pending_hits = 3096, Reservation_fails = 5673
L2_cache_bank[5]: Access = 631464, Miss = 363601, Miss_rate = 0.576, Pending_hits = 3269, Reservation_fails = 3835
L2_cache_bank[6]: Access = 613203, Miss = 362451, Miss_rate = 0.591, Pending_hits = 3433, Reservation_fails = 4435
L2_cache_bank[7]: Access = 612593, Miss = 368118, Miss_rate = 0.601, Pending_hits = 3858, Reservation_fails = 1672
L2_cache_bank[8]: Access = 892240, Miss = 360416, Miss_rate = 0.404, Pending_hits = 3206, Reservation_fails = 4661
L2_cache_bank[9]: Access = 609607, Miss = 360461, Miss_rate = 0.591, Pending_hits = 3017, Reservation_fails = 2999
L2_cache_bank[10]: Access = 612428, Miss = 355965, Miss_rate = 0.581, Pending_hits = 2960, Reservation_fails = 1240
L2_cache_bank[11]: Access = 617307, Miss = 359902, Miss_rate = 0.583, Pending_hits = 2970, Reservation_fails = 1815
L2_cache_bank[12]: Access = 616515, Miss = 361785, Miss_rate = 0.587, Pending_hits = 3507, Reservation_fails = 5012
L2_cache_bank[13]: Access = 608759, Miss = 364462, Miss_rate = 0.599, Pending_hits = 3607, Reservation_fails = 2401
L2_cache_bank[14]: Access = 625966, Miss = 361629, Miss_rate = 0.578, Pending_hits = 3672, Reservation_fails = 4503
L2_cache_bank[15]: Access = 618358, Miss = 362726, Miss_rate = 0.587, Pending_hits = 3612, Reservation_fails = 9473
L2_cache_bank[16]: Access = 627027, Miss = 362964, Miss_rate = 0.579, Pending_hits = 3867, Reservation_fails = 2898
L2_cache_bank[17]: Access = 616210, Miss = 364684, Miss_rate = 0.592, Pending_hits = 3878, Reservation_fails = 9397
L2_cache_bank[18]: Access = 615745, Miss = 359474, Miss_rate = 0.584, Pending_hits = 3221, Reservation_fails = 5638
L2_cache_bank[19]: Access = 621388, Miss = 364132, Miss_rate = 0.586, Pending_hits = 3202, Reservation_fails = 2390
L2_cache_bank[20]: Access = 905743, Miss = 362047, Miss_rate = 0.400, Pending_hits = 3333, Reservation_fails = 5468
L2_cache_bank[21]: Access = 612996, Miss = 357149, Miss_rate = 0.583, Pending_hits = 3125, Reservation_fails = 9680
L2_cache_bank[22]: Access = 620336, Miss = 359368, Miss_rate = 0.579, Pending_hits = 3353, Reservation_fails = 4402
L2_cache_bank[23]: Access = 615482, Miss = 362273, Miss_rate = 0.589, Pending_hits = 3228, Reservation_fails = 10178
L2_total_cache_accesses = 15362398
L2_total_cache_misses = 8676490
L2_total_cache_miss_rate = 0.5648
L2_total_cache_pending_hits = 80288
L2_total_cache_reservation_fails = 121463
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6328904
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 80288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7354425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 121463
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1251040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 80288
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 276716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17762
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 53263
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15014657
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347741
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 51569
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 69869
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.071

icnt_total_pkts_mem_to_simt=15362398
icnt_total_pkts_simt_to_mem=15362398
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15362398
Req_Network_cycles = 5049452
Req_Network_injected_packets_per_cycle =       3.0424 
Req_Network_conflicts_per_cycle =       1.7991
Req_Network_conflicts_per_cycle_util =       2.5465
Req_Bank_Level_Parallism =       4.3062
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.9931
Req_Network_out_buffer_full_per_cycle =       0.0619
Req_Network_out_buffer_avg_util =      22.8310

Reply_Network_injected_packets_num = 15362398
Reply_Network_cycles = 5049452
Reply_Network_injected_packets_per_cycle =        3.0424
Reply_Network_conflicts_per_cycle =        0.7509
Reply_Network_conflicts_per_cycle_util =       1.0631
Reply_Bank_Level_Parallism =       4.3069
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1038
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 14 min, 13 sec (26053 sec)
gpgpu_simulation_rate = 2655 (inst/sec)
gpgpu_simulation_rate = 193 (cycle/sec)
gpgpu_silicon_slowdown = 7072538x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (131,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 16: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 277342
gpu_sim_insn = 3300701
gpu_ipc =      11.9012
gpu_tot_sim_cycle = 5326794
gpu_tot_sim_insn = 72478809
gpu_tot_ipc =      13.6065
gpu_tot_issued_cta = 2236
gpu_occupancy = 82.7149% 
gpu_tot_occupancy = 74.1901% 
max_total_param_size = 0
gpu_stall_dramfull = 18660680
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.2130
partiton_level_parallism_total  =       2.9992
partiton_level_parallism_util =       4.2814
partiton_level_parallism_util_total  =       4.4189
L2_BW  =      96.6621 GB/Sec
L2_BW_total  =     131.0053 GB/Sec
gpu_total_sim_rate=2660

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 534022, Miss = 467624, Miss_rate = 0.876, Pending_hits = 14162, Reservation_fails = 1714726
	L1D_cache_core[1]: Access = 546510, Miss = 483301, Miss_rate = 0.884, Pending_hits = 14158, Reservation_fails = 1774713
	L1D_cache_core[2]: Access = 556655, Miss = 488515, Miss_rate = 0.878, Pending_hits = 14487, Reservation_fails = 1881288
	L1D_cache_core[3]: Access = 576304, Miss = 506105, Miss_rate = 0.878, Pending_hits = 15227, Reservation_fails = 1932586
	L1D_cache_core[4]: Access = 553752, Miss = 484699, Miss_rate = 0.875, Pending_hits = 14494, Reservation_fails = 1892266
	L1D_cache_core[5]: Access = 581517, Miss = 507635, Miss_rate = 0.873, Pending_hits = 15348, Reservation_fails = 1874688
	L1D_cache_core[6]: Access = 550904, Miss = 478762, Miss_rate = 0.869, Pending_hits = 14382, Reservation_fails = 1766798
	L1D_cache_core[7]: Access = 570371, Miss = 499411, Miss_rate = 0.876, Pending_hits = 15083, Reservation_fails = 1874423
	L1D_cache_core[8]: Access = 574826, Miss = 503710, Miss_rate = 0.876, Pending_hits = 15007, Reservation_fails = 1854958
	L1D_cache_core[9]: Access = 560449, Miss = 491264, Miss_rate = 0.877, Pending_hits = 14625, Reservation_fails = 1780996
	L1D_cache_core[10]: Access = 577662, Miss = 504452, Miss_rate = 0.873, Pending_hits = 15393, Reservation_fails = 1938074
	L1D_cache_core[11]: Access = 578840, Miss = 504910, Miss_rate = 0.872, Pending_hits = 15104, Reservation_fails = 1901763
	L1D_cache_core[12]: Access = 586113, Miss = 515771, Miss_rate = 0.880, Pending_hits = 15007, Reservation_fails = 1834790
	L1D_cache_core[13]: Access = 574789, Miss = 501614, Miss_rate = 0.873, Pending_hits = 14418, Reservation_fails = 1784027
	L1D_cache_core[14]: Access = 576039, Miss = 505941, Miss_rate = 0.878, Pending_hits = 15248, Reservation_fails = 1859157
	L1D_cache_core[15]: Access = 556084, Miss = 487104, Miss_rate = 0.876, Pending_hits = 14907, Reservation_fails = 1787432
	L1D_cache_core[16]: Access = 548098, Miss = 478201, Miss_rate = 0.872, Pending_hits = 14542, Reservation_fails = 1829699
	L1D_cache_core[17]: Access = 544778, Miss = 478004, Miss_rate = 0.877, Pending_hits = 14493, Reservation_fails = 1844175
	L1D_cache_core[18]: Access = 558498, Miss = 490901, Miss_rate = 0.879, Pending_hits = 14468, Reservation_fails = 1725566
	L1D_cache_core[19]: Access = 581171, Miss = 513554, Miss_rate = 0.884, Pending_hits = 15015, Reservation_fails = 1859642
	L1D_cache_core[20]: Access = 545460, Miss = 482172, Miss_rate = 0.884, Pending_hits = 14504, Reservation_fails = 1791102
	L1D_cache_core[21]: Access = 544300, Miss = 481204, Miss_rate = 0.884, Pending_hits = 14027, Reservation_fails = 1707271
	L1D_cache_core[22]: Access = 554080, Miss = 487569, Miss_rate = 0.880, Pending_hits = 14328, Reservation_fails = 1826759
	L1D_cache_core[23]: Access = 539371, Miss = 467949, Miss_rate = 0.868, Pending_hits = 14511, Reservation_fails = 1709045
	L1D_cache_core[24]: Access = 551201, Miss = 483895, Miss_rate = 0.878, Pending_hits = 14719, Reservation_fails = 1784084
	L1D_cache_core[25]: Access = 536992, Miss = 471682, Miss_rate = 0.878, Pending_hits = 13805, Reservation_fails = 1705991
	L1D_cache_core[26]: Access = 570573, Miss = 502482, Miss_rate = 0.881, Pending_hits = 14898, Reservation_fails = 1790958
	L1D_cache_core[27]: Access = 596826, Miss = 527375, Miss_rate = 0.884, Pending_hits = 15791, Reservation_fails = 2002173
	L1D_cache_core[28]: Access = 544536, Miss = 478944, Miss_rate = 0.880, Pending_hits = 13714, Reservation_fails = 1698554
	L1D_cache_core[29]: Access = 560839, Miss = 497491, Miss_rate = 0.887, Pending_hits = 14391, Reservation_fails = 1755646
	L1D_total_cache_accesses = 16831560
	L1D_total_cache_misses = 14772241
	L1D_total_cache_miss_rate = 0.8777
	L1D_total_cache_pending_hits = 440256
	L1D_total_cache_reservation_fails = 54483350
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.123
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1594835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 440256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14146801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 54475199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 290335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 440256
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 224164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16472227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 359333

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2382272
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 51084700
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 944
ctas_completed 2236, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9911, 11254, 11400, 8307, 7818, 10063, 8808, 8813, 9230, 9049, 9233, 8683, 9855, 8741, 9627, 10158, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 279419840
gpgpu_n_tot_w_icount = 8731870
gpgpu_n_stall_shd_mem = 22638007
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15616812
gpgpu_n_mem_write_global = 359333
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19039451
gpgpu_n_store_insn = 586292
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5150464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21533869
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1104138
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24895730	W0_Idle:25440563	W0_Scoreboard:410916809	W1:2415303	W2:1012396	W3:645103	W4:461919	W5:350298	W6:279150	W7:234996	W8:204307	W9:183401	W10:169428	W11:164686	W12:160222	W13:152582	W14:151129	W15:148228	W16:140863	W17:138489	W18:134489	W19:136366	W20:132324	W21:126230	W22:116626	W23:101042	W24:85789	W25:69966	W26:54619	W27:43678	W28:36144	W29:27675	W30:17829	W31:8731	W32:627862
single_issue_nums: WS0:2197684	WS1:2192530	WS2:2175451	WS3:2166205	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115497088 {8:14437136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14373320 {40:359333,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 47187040 {40:1179676,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 577485440 {40:14437136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2874664 {8:359333,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 47187040 {40:1179676,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1057 
avg_icnt2mem_latency = 296 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1924504 	43740 	108982 	238209 	454520 	756151 	1199240 	1789834 	2007871 	890353 	55067 	675 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4841384 	3243741 	2623400 	2388819 	2469244 	409521 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	719967 	127895 	36203 	18213 	9656611 	828960 	784022 	991240 	1244297 	1126621 	431441 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14497059 	1037685 	274376 	110631 	38077 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1118 	1165 	1305 	1022 	640 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        20        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        24        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        48        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     62673    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     80576    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     73739    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     71577    123364     79933    149815    109480    179603     67443 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     49129     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     59720    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     41890    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098378  1.090678  1.097209  1.087318  1.089527  1.099768  1.080802  1.097924  1.099935  1.105608  1.100473  1.101692  1.097242  1.096390  1.086900  1.094614 
dram[1]:  1.088372  1.099228  1.095881  1.099560  1.094244  1.098111  1.088754  1.092301  1.119117  1.108970  1.112210  1.113717  1.097005  1.101063  1.101034  1.092063 
dram[2]:  1.089941  1.087426  1.085135  1.096454  1.088419  1.092894  1.095999  1.101795  1.100943  1.110505  1.096604  1.099094  1.098929  1.089931  1.091839  1.093702 
dram[3]:  1.097741  1.107814  1.098237  1.103564  1.090113  1.097525  1.100936  1.094798  1.108240  1.111968  1.109097  1.120434  1.102100  1.114750  1.097337  1.094332 
dram[4]:  1.086827  1.093698  1.088503  1.095873  1.103725  1.084001  1.090022  1.100884  1.113791  1.111685  1.100026  1.100506  1.096656  1.088305  1.093930  1.084663 
dram[5]:  1.094393  1.092907  1.092328  1.087327  1.087889  1.093106  1.087179  1.083560  1.094422  1.102641  1.116175  1.106206  1.092658  1.092267  1.084242  1.087101 
dram[6]:  1.089970  1.096797  1.098028  1.105828  1.093459  1.092585  1.102511  1.098181  1.117648  1.112843  1.093221  1.117470  1.101852  1.103922  1.095928  1.096975 
dram[7]:  1.092392  1.100426  1.095067  1.089325  1.099188  1.097118  1.090094  1.099717  1.104494  1.118306  1.117895  1.099222  1.097946  1.093447  1.093667  1.093481 
dram[8]:  1.104866  1.098816  1.101039  1.103882  1.091555  1.103315  1.098610  1.092841  1.120202  1.100903  1.114249  1.121089  1.094626  1.105099  1.092479  1.092974 
dram[9]:  1.092208  1.088628  1.092090  1.102129  1.103646  1.092744  1.089862  1.103209  1.114361  1.111951  1.099315  1.102848  1.096459  1.095493  1.096896  1.096308 
dram[10]:  1.100210  1.092496  1.101111  1.086889  1.095268  1.089657  1.087537  1.091577  1.108150  1.099448  1.112196  1.104420  1.092342  1.094240  1.092713  1.087617 
dram[11]:  1.087268  1.093939  1.089974  1.096649  1.094582  1.090391  1.095655  1.093843  1.114076  1.116192  1.101855  1.105784  1.101751  1.097332  1.096077  1.085966 
average row locality = 9469265/8622501 = 1.098204
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     46415     45863     46544     45295     46019     47519     44355     46664     46520     47605     47164     47580     46963     47195     44446     46432 
dram[1]:     45914     47098     47108     46844     46745     46343     45745     45602     49247     47249     48917     48726     46828     47634     46778     45463 
dram[2]:     45273     45935     44639     46943     45428     46394     45574     47338     46483     48413     46058     47416     46915     46828     45750     46080 
dram[3]:     46757     47561     46673     47508     45803     46965     46798     45855     47228     47942     48064     49196     47121     48831     45642     46196 
dram[4]:     45528     46358     45480     46388     47106     45424     46344     46630     47760     47709     47232     47282     47120     46510     45867     45013 
dram[5]:     46278     45732     45900     45746     45208     46782     44767     44895     46363     47806     48455     48389     46128     46666     44490     45272 
dram[6]:     45278     46431     46971     47778     45993     45802     46297     46419     48181     47871     46250     48981     47668     47247     46316     45830 
dram[7]:     46340     46428     46407     45628     46803     46059     45609     46716     47218     49026     48782     47329     46493     46351     45776     46280 
dram[8]:     46874     46686     46570     47134     45663     47160     46182     45481     49116     47052     48250     48720     46429     47499     45312     46183 
dram[9]:     45563     45746     45577     47320     46032     46064     45639     47559     48353     48220     47232     48144     46350     46522     45927     46021 
dram[10]:     47203     46314     47749     45021     45898     45967     44965     45308     47648     46602     48566     47624     46428     46709     45667     45285 
dram[11]:     45301     46583     44846     46682     46000     45446     46239     46125     47899     48558     46875     47846     46904     47486     46271     44938 
total dram reads = 8953146
bank skew: 49247/44355 = 1.11
chip skew: 754140/738877 = 1.02
number of total write accesses:
dram[0]:      3175      3097      3264      3133      3207      3233      3107      3270      3413      3443      3416      3419      3363      3416      3163      3207 
dram[1]:      3023      3136      3225      3275      3215      3259      3138      3221      3542      3461      3370      3524      3374      3394      3255      3216 
dram[2]:      3096      3064      3122      3212      3197      3182      3185      3227      3378      3529      3425      3385      3352      3298      3256      3240 
dram[3]:      3152      3144      3294      3270      3164      3236      3228      3128      3509      3401      3399      3430      3368      3432      3240      3241 
dram[4]:      3088      3084      3190      3296      3289      3165      3153      3295      3452      3472      3426      3338      3324      3259      3275      3180 
dram[5]:      3133      3161      3274      3159      3110      3208      3116      3113      3417      3443      3473      3515      3352      3320      3160      3236 
dram[6]:      3044      3100      3260      3303      3152      3130      3221      3176      3479      3520      3322      3464      3388      3401      3298      3238 
dram[7]:      3141      3119      3219      3117      3253      3276      3124      3282      3342      3452      3456      3362      3343      3359      3144      3283 
dram[8]:      3162      3129      3205      3285      3172      3238      3208      3117      3551      3389      3426      3515      3391      3293      3224      3222 
dram[9]:      3131      3064      3226      3261      3279      3150      3173      3235      3442      3476      3409      3398      3305      3385      3266      3283 
dram[10]:      3131      3098      3318      3177      3163      3244      3127      3117      3472      3402      3514      3442      3305      3387      3212      3182 
dram[11]:      3035      3086      3134      3279      3195      3136      3279      3237      3493      3567      3445      3436      3355      3361      3309      3163 
total dram writes = 628793
bank skew: 3567/3023 = 1.18
chip skew: 52636/52148 = 1.01
average mf latency per bank:
dram[0]:       1465      1283      1429      1285      1405      1324      1446      1333      1464      1349      1442      1315      1456      1310      1462      1290
dram[1]:       1898      1701      1932      1704      1879      1704      1849      1635      1923      1736      1933      1724      1932      1689      1935      1698
dram[2]:       1607      1599      1623      1627      1602      1653      1650      1651      1655      1692      1629      1646      1640      1676      1651      1628
dram[3]:       1561      2301      1534      2226      1539      2222      1540      2216      1568      2215      1628      2325      1569      2296      1547      2188
dram[4]:       1863      1716      1809      1729      1851      1683      4461      1684      1897      1805      1814      1734      1830      1660      1918      1642
dram[5]:       1505      1447      1569      1426      1533      1475      1472      1443      1491      1460      1557      1514      1498      1484      1478      1498
dram[6]:       1783      2021      1812      2063      1775      2008      1799      2036      1917      2062      1830      2140      1883      2091      1801      2052
dram[7]:       1890      1806      1847      1800      1925      1797      1856      1798      1870      1870      1922      1797      1883      1805      1835      1814
dram[8]:       2086      1981      2080      1989      2017      1977      2017      1941      2058      2010      2042      2051      2013      2017      2023      2036
dram[9]:       1717      1653      1701      1688      1782      1689      1704      1700      1822      1726      1702      1743      1773      1702      1719      1662
dram[10]:       1844      1540      4083      1528      1859      1566      1851      1559      1826      1582      1865      1594      1868      1563      1822      1564
dram[11]:       1609      1536      1623      1525      1644      1547      1634      1524      1679      1593      1624      1632      1656      1604      1643      1523
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      6365      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      5734      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6193      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5661      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      5968      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13660365 n_nop=11753409 n_act=717120 n_pre=717104 n_ref_event=0 n_req=785510 n_rd=742579 n_rd_L2_A=0 n_write=0 n_wr_bk=52326 bw_util=0.2328
n_activity=9471817 dram_eff=0.3357
bk0: 46415a 6781580i bk1: 45863a 6845048i bk2: 46544a 6780115i bk3: 45295a 6946856i bk4: 46019a 6870112i bk5: 47519a 6644323i bk6: 44355a 7027799i bk7: 46664a 6764115i bk8: 46520a 6722734i bk9: 47605a 6614844i bk10: 47164a 6673073i bk11: 47580a 6650321i bk12: 46963a 6706525i bk13: 47195a 6682779i bk14: 44446a 7031160i bk15: 46432a 6825930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087067
Row_Buffer_Locality_read = 0.085212
Row_Buffer_Locality_write = 0.119145
Bank_Level_Parallism = 11.925014
Bank_Level_Parallism_Col = 2.393906
Bank_Level_Parallism_Ready = 1.112496
write_to_read_ratio_blp_rw_average = 0.124108
GrpLevelPara = 2.070970 

BW Util details:
bwutil = 0.232762 
total_CMD = 13660365 
util_bw = 3179620 
Wasted_Col = 5892200 
Wasted_Row = 226967 
Idle = 4361578 

BW Util Bottlenecks: 
RCDc_limit = 10735916 
RCDWRc_limit = 316126 
WTRc_limit = 1884772 
RTWc_limit = 2118211 
CCDLc_limit = 682002 
rwq = 0 
CCDLc_limit_alone = 540203 
WTRc_limit_alone = 1836039 
RTWc_limit_alone = 2025145 

Commands details: 
total_CMD = 13660365 
n_nop = 11753409 
Read = 742579 
Write = 0 
L2_Alloc = 0 
L2_WB = 52326 
n_act = 717120 
n_pre = 717104 
n_ref = 0 
n_req = 785510 
total_req = 794905 

Dual Bus Interface Util: 
issued_total_row = 1434224 
issued_total_col = 794905 
Row_Bus_Util =  0.104992 
CoL_Bus_Util = 0.058191 
Either_Row_CoL_Bus_Util = 0.139598 
Issued_on_Two_Bus_Simul_Util = 0.023585 
issued_two_Eff = 0.168946 
queue_avg = 28.374578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.3746
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13660365 n_nop=11741154 n_act=723100 n_pre=723084 n_ref_event=0 n_req=795579 n_rd=752241 n_rd_L2_A=0 n_write=0 n_wr_bk=52628 bw_util=0.2357
n_activity=9470029 dram_eff=0.34
bk0: 45914a 6783781i bk1: 47098a 6629669i bk2: 47108a 6577071i bk3: 46844a 6616224i bk4: 46745a 6646751i bk5: 46343a 6668179i bk6: 45745a 6772323i bk7: 45602a 6776339i bk8: 49247a 6352233i bk9: 47249a 6535394i bk10: 48917a 6363753i bk11: 48726a 6380957i bk12: 46828a 6615957i bk13: 47634a 6505620i bk14: 46778a 6664836i bk15: 45463a 6774310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091102
Row_Buffer_Locality_read = 0.089217
Row_Buffer_Locality_write = 0.123817
Bank_Level_Parallism = 12.235468
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114811
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.235680 
total_CMD = 13660365 
util_bw = 3219476 
Wasted_Col = 5877458 
Wasted_Row = 204398 
Idle = 4359033 

BW Util Bottlenecks: 
RCDc_limit = 10769973 
RCDWRc_limit = 314182 
WTRc_limit = 1900013 
RTWc_limit = 2199737 
CCDLc_limit = 700387 
rwq = 0 
CCDLc_limit_alone = 553072 
WTRc_limit_alone = 1850759 
RTWc_limit_alone = 2101676 

Commands details: 
total_CMD = 13660365 
n_nop = 11741154 
Read = 752241 
Write = 0 
L2_Alloc = 0 
L2_WB = 52628 
n_act = 723100 
n_pre = 723084 
n_ref = 0 
n_req = 795579 
total_req = 804869 

Dual Bus Interface Util: 
issued_total_row = 1446184 
issued_total_col = 804869 
Row_Bus_Util =  0.105867 
CoL_Bus_Util = 0.058920 
Either_Row_CoL_Bus_Util = 0.140495 
Issued_on_Two_Bus_Simul_Util = 0.024292 
issued_two_Eff = 0.172905 
queue_avg = 30.219755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.2198
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13660365 n_nop=11753927 n_act=716090 n_pre=716074 n_ref_event=0 n_req=784152 n_rd=741467 n_rd_L2_A=0 n_write=0 n_wr_bk=52148 bw_util=0.2324
n_activity=9466723 dram_eff=0.3353
bk0: 45273a 7004543i bk1: 45935a 6916264i bk2: 44639a 7073408i bk3: 46943a 6817760i bk4: 45428a 6985784i bk5: 46394a 6871629i bk6: 45574a 6946058i bk7: 47338a 6742177i bk8: 46483a 6812599i bk9: 48413a 6614263i bk10: 46058a 6857164i bk11: 47416a 6740210i bk12: 46915a 6777831i bk13: 46828a 6783458i bk14: 45750a 6946846i bk15: 46080a 6934278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086798
Row_Buffer_Locality_read = 0.085085
Row_Buffer_Locality_write = 0.116551
Bank_Level_Parallism = 11.796756
Bank_Level_Parallism_Col = 2.386863
Bank_Level_Parallism_Ready = 1.110744
write_to_read_ratio_blp_rw_average = 0.122487
GrpLevelPara = 2.067380 

BW Util details:
bwutil = 0.232385 
total_CMD = 13660365 
util_bw = 3174460 
Wasted_Col = 5889766 
Wasted_Row = 228154 
Idle = 4367985 

BW Util Bottlenecks: 
RCDc_limit = 10728764 
RCDWRc_limit = 314183 
WTRc_limit = 1880578 
RTWc_limit = 2087399 
CCDLc_limit = 677974 
rwq = 0 
CCDLc_limit_alone = 538237 
WTRc_limit_alone = 1832491 
RTWc_limit_alone = 1995749 

Commands details: 
total_CMD = 13660365 
n_nop = 11753927 
Read = 741467 
Write = 0 
L2_Alloc = 0 
L2_WB = 52148 
n_act = 716090 
n_pre = 716074 
n_ref = 0 
n_req = 784152 
total_req = 793615 

Dual Bus Interface Util: 
issued_total_row = 1432164 
issued_total_col = 793615 
Row_Bus_Util =  0.104841 
CoL_Bus_Util = 0.058096 
Either_Row_CoL_Bus_Util = 0.139560 
Issued_on_Two_Bus_Simul_Util = 0.023377 
issued_two_Eff = 0.167507 
queue_avg = 27.603891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.6039
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13660365 n_nop=11736700 n_act=722889 n_pre=722873 n_ref_event=0 n_req=797468 n_rd=754140 n_rd_L2_A=0 n_write=0 n_wr_bk=52636 bw_util=0.2362
n_activity=9483684 dram_eff=0.3403
bk0: 46757a 6536983i bk1: 47561a 6445616i bk2: 46673a 6570180i bk3: 47508a 6447144i bk4: 45803a 6656655i bk5: 46965a 6551684i bk6: 46798a 6528333i bk7: 45855a 6661910i bk8: 47228a 6448757i bk9: 47942a 6361497i bk10: 48064a 6342003i bk11: 49196a 6231466i bk12: 47121a 6454835i bk13: 48831a 6285143i bk14: 45642a 6668272i bk15: 46196a 6615654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093520
Row_Buffer_Locality_read = 0.091447
Row_Buffer_Locality_write = 0.129593
Bank_Level_Parallism = 12.422949
Bank_Level_Parallism_Col = 2.434905
Bank_Level_Parallism_Ready = 1.116991
write_to_read_ratio_blp_rw_average = 0.129463
GrpLevelPara = 2.101623 

BW Util details:
bwutil = 0.236238 
total_CMD = 13660365 
util_bw = 3227104 
Wasted_Col = 5874822 
Wasted_Row = 209749 
Idle = 4348690 

BW Util Bottlenecks: 
RCDc_limit = 10759919 
RCDWRc_limit = 312660 
WTRc_limit = 1890092 
RTWc_limit = 2262005 
CCDLc_limit = 698409 
rwq = 0 
CCDLc_limit_alone = 547567 
WTRc_limit_alone = 1840895 
RTWc_limit_alone = 2160360 

Commands details: 
total_CMD = 13660365 
n_nop = 11736700 
Read = 754140 
Write = 0 
L2_Alloc = 0 
L2_WB = 52636 
n_act = 722889 
n_pre = 722873 
n_ref = 0 
n_req = 797468 
total_req = 806776 

Dual Bus Interface Util: 
issued_total_row = 1445762 
issued_total_col = 806776 
Row_Bus_Util =  0.105836 
CoL_Bus_Util = 0.059060 
Either_Row_CoL_Bus_Util = 0.140821 
Issued_on_Two_Bus_Simul_Util = 0.024075 
issued_two_Eff = 0.170962 
queue_avg = 32.273853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.2739
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13660365 n_nop=11750978 n_act=717861 n_pre=717845 n_ref_event=0 n_req=786700 n_rd=743751 n_rd_L2_A=0 n_write=0 n_wr_bk=52286 bw_util=0.2331
n_activity=9457043 dram_eff=0.3367
bk0: 45528a 6901323i bk1: 46358a 6822249i bk2: 45480a 6916100i bk3: 46388a 6798772i bk4: 47106a 6741433i bk5: 45424a 6910880i bk6: 46344a 6801124i bk7: 46630a 6740568i bk8: 47760a 6579380i bk9: 47709a 6606267i bk10: 47232a 6641124i bk11: 47282a 6654797i bk12: 47120a 6658613i bk13: 46510a 6797906i bk14: 45867a 6906021i bk15: 45013a 7013928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087503
Row_Buffer_Locality_read = 0.085694
Row_Buffer_Locality_write = 0.118839
Bank_Level_Parallism = 11.946895
Bank_Level_Parallism_Col = 2.402656
Bank_Level_Parallism_Ready = 1.113142
write_to_read_ratio_blp_rw_average = 0.125388
GrpLevelPara = 2.077434 

BW Util details:
bwutil = 0.233094 
total_CMD = 13660365 
util_bw = 3184148 
Wasted_Col = 5882994 
Wasted_Row = 220761 
Idle = 4372462 

BW Util Bottlenecks: 
RCDc_limit = 10737811 
RCDWRc_limit = 314657 
WTRc_limit = 1889285 
RTWc_limit = 2149057 
CCDLc_limit = 681725 
rwq = 0 
CCDLc_limit_alone = 538426 
WTRc_limit_alone = 1840814 
RTWc_limit_alone = 2054229 

Commands details: 
total_CMD = 13660365 
n_nop = 11750978 
Read = 743751 
Write = 0 
L2_Alloc = 0 
L2_WB = 52286 
n_act = 717861 
n_pre = 717845 
n_ref = 0 
n_req = 786700 
total_req = 796037 

Dual Bus Interface Util: 
issued_total_row = 1435706 
issued_total_col = 796037 
Row_Bus_Util =  0.105100 
CoL_Bus_Util = 0.058273 
Either_Row_CoL_Bus_Util = 0.139776 
Issued_on_Two_Bus_Simul_Util = 0.023598 
issued_two_Eff = 0.168827 
queue_avg = 28.705170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.7052
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13660365 n_nop=11754564 n_act=714831 n_pre=714815 n_ref_event=0 n_req=781697 n_rd=738877 n_rd_L2_A=0 n_write=0 n_wr_bk=52190 bw_util=0.2316
n_activity=9470288 dram_eff=0.3341
bk0: 46278a 6954607i bk1: 45732a 7051018i bk2: 45900a 6978327i bk3: 45746a 6986162i bk4: 45208a 7035995i bk5: 46782a 6909365i bk6: 44767a 7110566i bk7: 44895a 7085190i bk8: 46363a 6860554i bk9: 47806a 6730246i bk10: 48455a 6678225i bk11: 48389a 6674774i bk12: 46128a 6954269i bk13: 46666a 6858406i bk14: 44490a 7178273i bk15: 45272a 7062035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085540
Row_Buffer_Locality_read = 0.083785
Row_Buffer_Locality_write = 0.115810
Bank_Level_Parallism = 11.657299
Bank_Level_Parallism_Col = 2.382240
Bank_Level_Parallism_Ready = 1.111293
write_to_read_ratio_blp_rw_average = 0.122274
GrpLevelPara = 2.063568 

BW Util details:
bwutil = 0.231639 
total_CMD = 13660365 
util_bw = 3164268 
Wasted_Col = 5894482 
Wasted_Row = 234689 
Idle = 4366926 

BW Util Bottlenecks: 
RCDc_limit = 10723373 
RCDWRc_limit = 316167 
WTRc_limit = 1882815 
RTWc_limit = 2074431 
CCDLc_limit = 673461 
rwq = 0 
CCDLc_limit_alone = 534789 
WTRc_limit_alone = 1834647 
RTWc_limit_alone = 1983927 

Commands details: 
total_CMD = 13660365 
n_nop = 11754564 
Read = 738877 
Write = 0 
L2_Alloc = 0 
L2_WB = 52190 
n_act = 714831 
n_pre = 714815 
n_ref = 0 
n_req = 781697 
total_req = 791067 

Dual Bus Interface Util: 
issued_total_row = 1429646 
issued_total_col = 791067 
Row_Bus_Util =  0.104657 
CoL_Bus_Util = 0.057910 
Either_Row_CoL_Bus_Util = 0.139513 
Issued_on_Two_Bus_Simul_Util = 0.023053 
issued_two_Eff = 0.165239 
queue_avg = 26.726486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7265
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13660365 n_nop=11743271 n_act=719588 n_pre=719572 n_ref_event=0 n_req=792395 n_rd=749313 n_rd_L2_A=0 n_write=0 n_wr_bk=52496 bw_util=0.2348
n_activity=9473626 dram_eff=0.3385
bk0: 45278a 6766335i bk1: 46431a 6642673i bk2: 46971a 6588611i bk3: 47778a 6467934i bk4: 45993a 6705369i bk5: 45802a 6683011i bk6: 46297a 6664695i bk7: 46419a 6577616i bk8: 48181a 6402260i bk9: 47871a 6430839i bk10: 46250a 6655501i bk11: 48981a 6338327i bk12: 47668a 6471547i bk13: 47247a 6547673i bk14: 46316a 6642747i bk15: 45830a 6720157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091885
Row_Buffer_Locality_read = 0.089984
Row_Buffer_Locality_write = 0.124948
Bank_Level_Parallism = 12.278022
Bank_Level_Parallism_Col = 2.427164
Bank_Level_Parallism_Ready = 1.114991
write_to_read_ratio_blp_rw_average = 0.129246
GrpLevelPara = 2.093625 

BW Util details:
bwutil = 0.234784 
total_CMD = 13660365 
util_bw = 3207236 
Wasted_Col = 5870923 
Wasted_Row = 220817 
Idle = 4361389 

BW Util Bottlenecks: 
RCDc_limit = 10730955 
RCDWRc_limit = 312801 
WTRc_limit = 1883280 
RTWc_limit = 2247807 
CCDLc_limit = 693393 
rwq = 0 
CCDLc_limit_alone = 544277 
WTRc_limit_alone = 1834390 
RTWc_limit_alone = 2147581 

Commands details: 
total_CMD = 13660365 
n_nop = 11743271 
Read = 749313 
Write = 0 
L2_Alloc = 0 
L2_WB = 52496 
n_act = 719588 
n_pre = 719572 
n_ref = 0 
n_req = 792395 
total_req = 801809 

Dual Bus Interface Util: 
issued_total_row = 1439160 
issued_total_col = 801809 
Row_Bus_Util =  0.105353 
CoL_Bus_Util = 0.058696 
Either_Row_CoL_Bus_Util = 0.140340 
Issued_on_Two_Bus_Simul_Util = 0.023709 
issued_two_Eff = 0.168941 
queue_avg = 31.415493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4155
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13660365 n_nop=11748101 n_act=718933 n_pre=718917 n_ref_event=0 n_req=790082 n_rd=747245 n_rd_L2_A=0 n_write=0 n_wr_bk=52272 bw_util=0.2341
n_activity=9461006 dram_eff=0.338
bk0: 46340a 6716195i bk1: 46428a 6683171i bk2: 46407a 6691998i bk3: 45628a 6789400i bk4: 46803a 6667658i bk5: 46059a 6761182i bk6: 45609a 6793518i bk7: 46716a 6636972i bk8: 47218a 6550549i bk9: 49026a 6384403i bk10: 48782a 6403992i bk11: 47329a 6527565i bk12: 46493a 6677192i bk13: 46351a 6691274i bk14: 45776a 6795288i bk15: 46280a 6740025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090053
Row_Buffer_Locality_read = 0.088294
Row_Buffer_Locality_write = 0.120737
Bank_Level_Parallism = 12.160675
Bank_Level_Parallism_Col = 2.413632
Bank_Level_Parallism_Ready = 1.113240
write_to_read_ratio_blp_rw_average = 0.127413
GrpLevelPara = 2.087509 

BW Util details:
bwutil = 0.234113 
total_CMD = 13660365 
util_bw = 3198068 
Wasted_Col = 5872658 
Wasted_Row = 217783 
Idle = 4371856 

BW Util Bottlenecks: 
RCDc_limit = 10731981 
RCDWRc_limit = 313081 
WTRc_limit = 1888708 
RTWc_limit = 2189452 
CCDLc_limit = 690544 
rwq = 0 
CCDLc_limit_alone = 544126 
WTRc_limit_alone = 1840121 
RTWc_limit_alone = 2091621 

Commands details: 
total_CMD = 13660365 
n_nop = 11748101 
Read = 747245 
Write = 0 
L2_Alloc = 0 
L2_WB = 52272 
n_act = 718933 
n_pre = 718917 
n_ref = 0 
n_req = 790082 
total_req = 799517 

Dual Bus Interface Util: 
issued_total_row = 1437850 
issued_total_col = 799517 
Row_Bus_Util =  0.105257 
CoL_Bus_Util = 0.058528 
Either_Row_CoL_Bus_Util = 0.139986 
Issued_on_Two_Bus_Simul_Util = 0.023799 
issued_two_Eff = 0.170009 
queue_avg = 30.527653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.5277
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13660365 n_nop=11748472 n_act=719681 n_pre=719665 n_ref_event=0 n_req=793386 n_rd=750311 n_rd_L2_A=0 n_write=0 n_wr_bk=52527 bw_util=0.2351
n_activity=9464157 dram_eff=0.3393
bk0: 46874a 6642795i bk1: 46686a 6608324i bk2: 46570a 6628338i bk3: 47134a 6555123i bk4: 45663a 6708114i bk5: 47160a 6562788i bk6: 46182a 6677191i bk7: 45481a 6750645i bk8: 49116a 6318714i bk9: 47052a 6479424i bk10: 48250a 6413669i bk11: 48720a 6341104i bk12: 46429a 6610998i bk13: 47499a 6512375i bk14: 45312a 6764434i bk15: 46183a 6679132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092899
Row_Buffer_Locality_read = 0.090893
Row_Buffer_Locality_write = 0.127847
Bank_Level_Parallism = 12.300606
Bank_Level_Parallism_Col = 2.433136
Bank_Level_Parallism_Ready = 1.116881
write_to_read_ratio_blp_rw_average = 0.129997
GrpLevelPara = 2.098803 

BW Util details:
bwutil = 0.235085 
total_CMD = 13660365 
util_bw = 3211352 
Wasted_Col = 5856921 
Wasted_Row = 218109 
Idle = 4373983 

BW Util Bottlenecks: 
RCDc_limit = 10716476 
RCDWRc_limit = 311683 
WTRc_limit = 1888635 
RTWc_limit = 2256092 
CCDLc_limit = 699889 
rwq = 0 
CCDLc_limit_alone = 549680 
WTRc_limit_alone = 1839659 
RTWc_limit_alone = 2154859 

Commands details: 
total_CMD = 13660365 
n_nop = 11748472 
Read = 750311 
Write = 0 
L2_Alloc = 0 
L2_WB = 52527 
n_act = 719681 
n_pre = 719665 
n_ref = 0 
n_req = 793386 
total_req = 802838 

Dual Bus Interface Util: 
issued_total_row = 1439346 
issued_total_col = 802838 
Row_Bus_Util =  0.105367 
CoL_Bus_Util = 0.058771 
Either_Row_CoL_Bus_Util = 0.139959 
Issued_on_Two_Bus_Simul_Util = 0.024179 
issued_two_Eff = 0.172756 
queue_avg = 31.548645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5486
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13660365 n_nop=11748389 n_act=718364 n_pre=718348 n_ref_event=0 n_req=789280 n_rd=746269 n_rd_L2_A=0 n_write=0 n_wr_bk=52483 bw_util=0.2339
n_activity=9460380 dram_eff=0.3377
bk0: 45563a 6826142i bk1: 45746a 6820235i bk2: 45577a 6864538i bk3: 47320a 6666740i bk4: 46032a 6789055i bk5: 46064a 6759120i bk6: 45639a 6818677i bk7: 47559a 6586385i bk8: 48353a 6489269i bk9: 48220a 6518945i bk10: 47232a 6608975i bk11: 48144a 6529868i bk12: 46350a 6763408i bk13: 46522a 6729609i bk14: 45927a 6832980i bk15: 46021a 6790488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089850
Row_Buffer_Locality_read = 0.087897
Row_Buffer_Locality_write = 0.123736
Bank_Level_Parallism = 12.063502
Bank_Level_Parallism_Col = 2.414607
Bank_Level_Parallism_Ready = 1.114490
write_to_read_ratio_blp_rw_average = 0.127120
GrpLevelPara = 2.086041 

BW Util details:
bwutil = 0.233889 
total_CMD = 13660365 
util_bw = 3195008 
Wasted_Col = 5874865 
Wasted_Row = 219752 
Idle = 4370740 

BW Util Bottlenecks: 
RCDc_limit = 10729650 
RCDWRc_limit = 313168 
WTRc_limit = 1880544 
RTWc_limit = 2195688 
CCDLc_limit = 689638 
rwq = 0 
CCDLc_limit_alone = 543606 
WTRc_limit_alone = 1832059 
RTWc_limit_alone = 2098141 

Commands details: 
total_CMD = 13660365 
n_nop = 11748389 
Read = 746269 
Write = 0 
L2_Alloc = 0 
L2_WB = 52483 
n_act = 718364 
n_pre = 718348 
n_ref = 0 
n_req = 789280 
total_req = 798752 

Dual Bus Interface Util: 
issued_total_row = 1436712 
issued_total_col = 798752 
Row_Bus_Util =  0.105174 
CoL_Bus_Util = 0.058472 
Either_Row_CoL_Bus_Util = 0.139965 
Issued_on_Two_Bus_Simul_Util = 0.023681 
issued_two_Eff = 0.169190 
queue_avg = 29.375124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.3751
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13660365 n_nop=11759884 n_act=717051 n_pre=717035 n_ref_event=0 n_req=785963 n_rd=742954 n_rd_L2_A=0 n_write=0 n_wr_bk=52291 bw_util=0.2329
n_activity=9456734 dram_eff=0.3364
bk0: 47203a 6729624i bk1: 46314a 6780098i bk2: 47749a 6596025i bk3: 45021a 6906276i bk4: 45898a 6818909i bk5: 45967a 6796533i bk6: 44965a 6890074i bk7: 45308a 6863370i bk8: 47648a 6568580i bk9: 46602a 6656772i bk10: 48566a 6420461i bk11: 47624a 6559694i bk12: 46428a 6722203i bk13: 46709a 6715413i bk14: 45667a 6866739i bk15: 45285a 6925395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087678
Row_Buffer_Locality_read = 0.085981
Row_Buffer_Locality_write = 0.116999
Bank_Level_Parallism = 12.031193
Bank_Level_Parallism_Col = 2.399288
Bank_Level_Parallism_Ready = 1.112578
write_to_read_ratio_blp_rw_average = 0.124451
GrpLevelPara = 2.076350 

BW Util details:
bwutil = 0.232862 
total_CMD = 13660365 
util_bw = 3180980 
Wasted_Col = 5873655 
Wasted_Row = 225093 
Idle = 4380637 

BW Util Bottlenecks: 
RCDc_limit = 10714260 
RCDWRc_limit = 316280 
WTRc_limit = 1887441 
RTWc_limit = 2126067 
CCDLc_limit = 687052 
rwq = 0 
CCDLc_limit_alone = 544761 
WTRc_limit_alone = 1838843 
RTWc_limit_alone = 2032374 

Commands details: 
total_CMD = 13660365 
n_nop = 11759884 
Read = 742954 
Write = 0 
L2_Alloc = 0 
L2_WB = 52291 
n_act = 717051 
n_pre = 717035 
n_ref = 0 
n_req = 785963 
total_req = 795245 

Dual Bus Interface Util: 
issued_total_row = 1434086 
issued_total_col = 795245 
Row_Bus_Util =  0.104982 
CoL_Bus_Util = 0.058216 
Either_Row_CoL_Bus_Util = 0.139124 
Issued_on_Two_Bus_Simul_Util = 0.024073 
issued_two_Eff = 0.173035 
queue_avg = 29.095119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0951
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13660365 n_nop=11751615 n_act=716999 n_pre=716983 n_ref_event=0 n_req=787053 n_rd=743999 n_rd_L2_A=0 n_write=0 n_wr_bk=52510 bw_util=0.2332
n_activity=9463998 dram_eff=0.3366
bk0: 45301a 6952024i bk1: 46583a 6815264i bk2: 44846a 6995591i bk3: 46682a 6776334i bk4: 46000a 6847431i bk5: 45446a 6913972i bk6: 46239a 6783565i bk7: 46125a 6775789i bk8: 47899a 6594100i bk9: 48558a 6478629i bk10: 46875a 6694169i bk11: 47846a 6601634i bk12: 46904a 6722892i bk13: 47486a 6646527i bk14: 46271a 6837664i bk15: 44938a 7006408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089008
Row_Buffer_Locality_read = 0.087230
Row_Buffer_Locality_write = 0.119733
Bank_Level_Parallism = 11.950507
Bank_Level_Parallism_Col = 2.400761
Bank_Level_Parallism_Ready = 1.113391
write_to_read_ratio_blp_rw_average = 0.124998
GrpLevelPara = 2.076059 

BW Util details:
bwutil = 0.233232 
total_CMD = 13660365 
util_bw = 3186036 
Wasted_Col = 5877873 
Wasted_Row = 225482 
Idle = 4370974 

BW Util Bottlenecks: 
RCDc_limit = 10717511 
RCDWRc_limit = 315623 
WTRc_limit = 1887113 
RTWc_limit = 2137890 
CCDLc_limit = 684910 
rwq = 0 
CCDLc_limit_alone = 542417 
WTRc_limit_alone = 1838659 
RTWc_limit_alone = 2043851 

Commands details: 
total_CMD = 13660365 
n_nop = 11751615 
Read = 743999 
Write = 0 
L2_Alloc = 0 
L2_WB = 52510 
n_act = 716999 
n_pre = 716983 
n_ref = 0 
n_req = 787053 
total_req = 796509 

Dual Bus Interface Util: 
issued_total_row = 1433982 
issued_total_col = 796509 
Row_Bus_Util =  0.104974 
CoL_Bus_Util = 0.058308 
Either_Row_CoL_Bus_Util = 0.139729 
Issued_on_Two_Bus_Simul_Util = 0.023553 
issued_two_Eff = 0.168561 
queue_avg = 28.929106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9291

========= L2 cache stats =========
L2_cache_bank[0]: Access = 638265, Miss = 371474, Miss_rate = 0.582, Pending_hits = 3176, Reservation_fails = 4517
L2_cache_bank[1]: Access = 640330, Miss = 377201, Miss_rate = 0.589, Pending_hits = 3082, Reservation_fails = 8474
L2_cache_bank[2]: Access = 637511, Miss = 380330, Miss_rate = 0.597, Pending_hits = 3808, Reservation_fails = 3388
L2_cache_bank[3]: Access = 643990, Miss = 378004, Miss_rate = 0.587, Pending_hits = 3784, Reservation_fails = 10428
L2_cache_bank[4]: Access = 633773, Miss = 369160, Miss_rate = 0.582, Pending_hits = 3404, Reservation_fails = 13087
L2_cache_bank[5]: Access = 656922, Miss = 378386, Miss_rate = 0.576, Pending_hits = 3593, Reservation_fails = 9241
L2_cache_bank[6]: Access = 637994, Miss = 377121, Miss_rate = 0.591, Pending_hits = 3687, Reservation_fails = 5564
L2_cache_bank[7]: Access = 637651, Miss = 383090, Miss_rate = 0.601, Pending_hits = 4130, Reservation_fails = 2164
L2_cache_bank[8]: Access = 934060, Miss = 375469, Miss_rate = 0.402, Pending_hits = 3472, Reservation_fails = 15713
L2_cache_bank[9]: Access = 634065, Miss = 374350, Miss_rate = 0.590, Pending_hits = 3200, Reservation_fails = 3683
L2_cache_bank[10]: Access = 637214, Miss = 370645, Miss_rate = 0.582, Pending_hits = 3234, Reservation_fails = 1635
L2_cache_bank[11]: Access = 642023, Miss = 374344, Miss_rate = 0.583, Pending_hits = 3188, Reservation_fails = 2298
L2_cache_bank[12]: Access = 641512, Miss = 376010, Miss_rate = 0.586, Pending_hits = 3783, Reservation_fails = 6024
L2_cache_bank[13]: Access = 633674, Miss = 379415, Miss_rate = 0.599, Pending_hits = 3861, Reservation_fails = 3939
L2_cache_bank[14]: Access = 651554, Miss = 376477, Miss_rate = 0.578, Pending_hits = 3916, Reservation_fails = 4543
L2_cache_bank[15]: Access = 643136, Miss = 376869, Miss_rate = 0.586, Pending_hits = 3792, Reservation_fails = 10230
L2_cache_bank[16]: Access = 651965, Miss = 377445, Miss_rate = 0.579, Pending_hits = 4095, Reservation_fails = 3213
L2_cache_bank[17]: Access = 640964, Miss = 378962, Miss_rate = 0.591, Pending_hits = 4091, Reservation_fails = 9397
L2_cache_bank[18]: Access = 639891, Miss = 373710, Miss_rate = 0.584, Pending_hits = 3443, Reservation_fails = 5768
L2_cache_bank[19]: Access = 646048, Miss = 378633, Miss_rate = 0.586, Pending_hits = 3439, Reservation_fails = 2390
L2_cache_bank[20]: Access = 931027, Miss = 377159, Miss_rate = 0.405, Pending_hits = 3709, Reservation_fails = 13090
L2_cache_bank[21]: Access = 637857, Miss = 371861, Miss_rate = 0.583, Pending_hits = 3468, Reservation_fails = 11349
L2_cache_bank[22]: Access = 644978, Miss = 373379, Miss_rate = 0.579, Pending_hits = 3652, Reservation_fails = 7220
L2_cache_bank[23]: Access = 639741, Miss = 376714, Miss_rate = 0.589, Pending_hits = 3495, Reservation_fails = 18274
L2_total_cache_accesses = 15976145
L2_total_cache_misses = 9026208
L2_total_cache_miss_rate = 0.5650
L2_total_cache_pending_hits = 86502
L2_total_cache_reservation_fails = 175629
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6577164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 86502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7648005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 175629
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1305141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 86502
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286271
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 54790
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15616812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 359333
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 90212
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 85392
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.070

icnt_total_pkts_mem_to_simt=15976145
icnt_total_pkts_simt_to_mem=15976145
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15976145
Req_Network_cycles = 5326794
Req_Network_injected_packets_per_cycle =       2.9992 
Req_Network_conflicts_per_cycle =       1.7253
Req_Network_conflicts_per_cycle_util =       2.4757
Req_Bank_Level_Parallism =       4.3038
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.8493
Req_Network_out_buffer_full_per_cycle =       0.0587
Req_Network_out_buffer_avg_util =      22.7527

Reply_Network_injected_packets_num = 15976145
Reply_Network_cycles = 5326794
Reply_Network_injected_packets_per_cycle =        2.9992
Reply_Network_conflicts_per_cycle =        0.7391
Reply_Network_conflicts_per_cycle_util =       1.0606
Reply_Bank_Level_Parallism =       4.3043
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 34 min, 2 sec (27242 sec)
gpgpu_simulation_rate = 2660 (inst/sec)
gpgpu_simulation_rate = 195 (cycle/sec)
gpgpu_silicon_slowdown = 7000000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (64,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 17: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 89558
gpu_sim_insn = 1578885
gpu_ipc =      17.6297
gpu_tot_sim_cycle = 5416352
gpu_tot_sim_insn = 74057694
gpu_tot_ipc =      13.6730
gpu_tot_issued_cta = 2300
gpu_occupancy = 43.1649% 
gpu_tot_occupancy = 73.7340% 
max_total_param_size = 0
gpu_stall_dramfull = 18927264
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9587
partiton_level_parallism_total  =       2.9985
partiton_level_parallism_util =       5.5549
partiton_level_parallism_util_total  =       4.4337
L2_BW  =     129.2374 GB/Sec
L2_BW_total  =     130.9760 GB/Sec
gpu_total_sim_rate=2680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 545485, Miss = 476392, Miss_rate = 0.873, Pending_hits = 14614, Reservation_fails = 1745610
	L1D_cache_core[1]: Access = 557426, Miss = 491312, Miss_rate = 0.881, Pending_hits = 14536, Reservation_fails = 1807657
	L1D_cache_core[2]: Access = 567491, Miss = 496723, Miss_rate = 0.875, Pending_hits = 14895, Reservation_fails = 1910978
	L1D_cache_core[3]: Access = 589946, Miss = 517337, Miss_rate = 0.877, Pending_hits = 15721, Reservation_fails = 1978314
	L1D_cache_core[4]: Access = 567285, Miss = 495605, Miss_rate = 0.874, Pending_hits = 15090, Reservation_fails = 1935552
	L1D_cache_core[5]: Access = 597758, Miss = 520703, Miss_rate = 0.871, Pending_hits = 15966, Reservation_fails = 1919475
	L1D_cache_core[6]: Access = 565289, Miss = 490733, Miss_rate = 0.868, Pending_hits = 14926, Reservation_fails = 1813226
	L1D_cache_core[7]: Access = 578652, Miss = 505475, Miss_rate = 0.874, Pending_hits = 15490, Reservation_fails = 1903150
	L1D_cache_core[8]: Access = 583050, Miss = 509825, Miss_rate = 0.874, Pending_hits = 15413, Reservation_fails = 1882745
	L1D_cache_core[9]: Access = 568540, Miss = 497126, Miss_rate = 0.874, Pending_hits = 15015, Reservation_fails = 1811863
	L1D_cache_core[10]: Access = 586103, Miss = 510762, Miss_rate = 0.871, Pending_hits = 15772, Reservation_fails = 1969018
	L1D_cache_core[11]: Access = 587368, Miss = 511120, Miss_rate = 0.870, Pending_hits = 15482, Reservation_fails = 1930648
	L1D_cache_core[12]: Access = 595400, Miss = 522833, Miss_rate = 0.878, Pending_hits = 15411, Reservation_fails = 1866783
	L1D_cache_core[13]: Access = 584427, Miss = 508733, Miss_rate = 0.870, Pending_hits = 14829, Reservation_fails = 1817376
	L1D_cache_core[14]: Access = 585319, Miss = 512865, Miss_rate = 0.876, Pending_hits = 15658, Reservation_fails = 1890736
	L1D_cache_core[15]: Access = 566116, Miss = 494770, Miss_rate = 0.874, Pending_hits = 15321, Reservation_fails = 1821048
	L1D_cache_core[16]: Access = 557729, Miss = 485654, Miss_rate = 0.871, Pending_hits = 14938, Reservation_fails = 1862750
	L1D_cache_core[17]: Access = 555083, Miss = 486089, Miss_rate = 0.876, Pending_hits = 14895, Reservation_fails = 1875792
	L1D_cache_core[18]: Access = 569564, Miss = 499789, Miss_rate = 0.877, Pending_hits = 14859, Reservation_fails = 1760222
	L1D_cache_core[19]: Access = 591941, Miss = 522025, Miss_rate = 0.882, Pending_hits = 15426, Reservation_fails = 1892398
	L1D_cache_core[20]: Access = 555901, Miss = 490404, Miss_rate = 0.882, Pending_hits = 14879, Reservation_fails = 1822552
	L1D_cache_core[21]: Access = 554902, Miss = 489512, Miss_rate = 0.882, Pending_hits = 14429, Reservation_fails = 1735855
	L1D_cache_core[22]: Access = 565525, Miss = 496418, Miss_rate = 0.878, Pending_hits = 14754, Reservation_fails = 1857932
	L1D_cache_core[23]: Access = 549961, Miss = 476216, Miss_rate = 0.866, Pending_hits = 14938, Reservation_fails = 1739579
	L1D_cache_core[24]: Access = 562275, Miss = 492536, Miss_rate = 0.876, Pending_hits = 15124, Reservation_fails = 1815166
	L1D_cache_core[25]: Access = 548143, Miss = 480418, Miss_rate = 0.876, Pending_hits = 14189, Reservation_fails = 1737079
	L1D_cache_core[26]: Access = 581992, Miss = 511553, Miss_rate = 0.879, Pending_hits = 15341, Reservation_fails = 1819534
	L1D_cache_core[27]: Access = 607159, Miss = 535127, Miss_rate = 0.881, Pending_hits = 16205, Reservation_fails = 2031784
	L1D_cache_core[28]: Access = 555538, Miss = 487622, Miss_rate = 0.878, Pending_hits = 14128, Reservation_fails = 1727338
	L1D_cache_core[29]: Access = 571789, Miss = 505785, Miss_rate = 0.885, Pending_hits = 14825, Reservation_fails = 1783307
	L1D_total_cache_accesses = 17153157
	L1D_total_cache_misses = 15021462
	L1D_total_cache_miss_rate = 0.8757
	L1D_total_cache_pending_hits = 453069
	L1D_total_cache_reservation_fails = 55465467
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.123
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1653964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 453069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14382532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55457316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 298901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 453069
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16788466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364691

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2425363
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52023726
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 944
ctas_completed 2300, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10257, 11549, 11848, 8674, 8175, 10409, 9093, 9130, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 285390656
gpgpu_n_tot_w_icount = 8918458
gpgpu_n_stall_shd_mem = 23083199
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15876432
gpgpu_n_mem_write_global = 364691
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19405261
gpgpu_n_store_insn = 593829
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5297920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21965014
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1118185
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25110665	W0_Idle:26206821	W0_Scoreboard:416760964	W1:2464393	W2:1035408	W3:658872	W4:471228	W5:357002	W6:284921	W7:239865	W8:209160	W9:188115	W10:173953	W11:169249	W12:164410	W13:156542	W14:155210	W15:152050	W16:143090	W17:141720	W18:136436	W19:139266	W20:134502	W21:128103	W22:118211	W23:102360	W24:87037	W25:71010	W26:55252	W27:44242	W28:36372	W29:27894	W30:17918	W31:8805	W32:645862
single_issue_nums: WS0:2244006	WS1:2240501	WS2:2222306	WS3:2211645	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117451464 {8:14681433,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14587640 {40:364691,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 47799960 {40:1194999,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 587257320 {40:14681433,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2917528 {8:364691,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 47799960 {40:1194999,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1053 
avg_icnt2mem_latency = 294 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1953333 	44256 	110324 	241102 	460044 	764522 	1211732 	1809072 	2030348 	899979 	55514 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4976860 	3298553 	2642967 	2402517 	2507460 	412730 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	730804 	130786 	37226 	18533 	9848763 	843837 	794400 	1001259 	1256311 	1135836 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14690221 	1084312 	293824 	115768 	38681 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1124 	1222 	1310 	1024 	655 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        20        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        24        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     62673    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     80576    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     73739    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     71577    123364     79933    149815    109480    179603     67443 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     49129     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     59720    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     41890    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098259  1.091261  1.098338  1.088522  1.090254  1.100291  1.081610  1.098446  1.100084  1.105580  1.100794  1.101855  1.097154  1.096613  1.087213  1.094568 
dram[1]:  1.088652  1.098898  1.097034  1.100977  1.094529  1.099009  1.089060  1.092439  1.118986  1.109040  1.112011  1.113817  1.097302  1.101010  1.100817  1.091996 
dram[2]:  1.089907  1.087965  1.086336  1.097428  1.089815  1.093698  1.096426  1.101558  1.101049  1.110654  1.096651  1.098983  1.098948  1.089798  1.092455  1.093693 
dram[3]:  1.097626  1.107664  1.099227  1.104498  1.090553  1.098101  1.100863  1.094862  1.108049  1.112363  1.109366  1.120162  1.101765  1.114163  1.097382  1.094481 
dram[4]:  1.087121  1.094157  1.089558  1.096905  1.104564  1.084480  1.090170  1.100851  1.113693  1.111819  1.099844  1.100422  1.096606  1.088921  1.093996  1.084708 
dram[5]:  1.094644  1.092932  1.093602  1.088376  1.088739  1.094122  1.087001  1.083745  1.094717  1.102497  1.115962  1.106712  1.092955  1.092361  1.084349  1.086996 
dram[6]:  1.090643  1.097149  1.099057  1.107274  1.094628  1.093159  1.102728  1.097934  1.117578  1.112976  1.093368  1.117521  1.102037  1.103957  1.096806  1.097181 
dram[7]:  1.092534  1.100290  1.096255  1.090808  1.099670  1.098356  1.089851  1.099554  1.105036  1.118312  1.118106  1.099664  1.098203  1.093667  1.093670  1.093650 
dram[8]:  1.104971  1.098846  1.101882  1.104778  1.092054  1.104885  1.098807  1.093418  1.120036  1.100762  1.114108  1.120641  1.094338  1.104842  1.092672  1.093182 
dram[9]:  1.092270  1.088908  1.093020  1.103435  1.103947  1.093729  1.090485  1.102927  1.114158  1.111742  1.099195  1.103062  1.096083  1.095392  1.097318  1.096229 
dram[10]:  1.100267  1.092734  1.101931  1.088483  1.096569  1.089975  1.087643  1.092003  1.108245  1.099490  1.111811  1.104443  1.092500  1.094205  1.092571  1.088032 
dram[11]:  1.087549  1.094141  1.091460  1.097879  1.095206  1.091044  1.095853  1.094141  1.114082  1.116097  1.102190  1.105788  1.101616  1.097147  1.096020  1.086425 
average row locality = 9581067/8721909 = 1.098506
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     46921     46466     47112     45839     46530     48059     44907     47263     47070     48159     47732     48157     47494     47779     45006     46978 
dram[1]:     46411     47628     47713     47464     47258     46864     46332     46086     49816     47771     49438     49253     47411     48148     47223     45931 
dram[2]:     45790     46510     45221     47469     46047     46938     46164     47833     47031     49001     46671     47938     47433     47350     46350     46639 
dram[3]:     47246     48091     47259     48087     46337     47481     47341     46391     47755     48507     48614     49789     47626     49365     46198     46702 
dram[4]:     46030     46891     46061     47007     47632     45942     46868     47082     48298     48255     47788     47794     47603     47072     46349     45528 
dram[5]:     46809     46244     46538     46277     45733     47288     45301     45437     46990     48354     48946     48963     46690     47218     45026     45774 
dram[6]:     45882     47000     47570     48395     46581     46350     46870     46938     48705     48398     46827     49578     48250     47737     46923     46351 
dram[7]:     46864     47025     46980     46266     47295     46711     46122     47282     47762     49654     49331     47919     47054     46949     46256     46862 
dram[8]:     47463     47192     47140     47641     46220     47766     46761     46059     49663     47603     48824     49240     46991     48078     45822     46736 
dram[9]:     46126     46295     46088     47889     46549     46582     46221     48058     48863     48795     47810     48689     46876     47041     46475     46539 
dram[10]:     47700     46862     48276     45683     46519     46559     45481     45892     48179     47159     49093     48169     46945     47270     46177     45842 
dram[11]:     45849     47059     45475     47242     46541     45963     46783     46660     48455     48998     47442     48355     47442     47968     46781     45459 
total dram reads = 9058241
bank skew: 49816/44907 = 1.11
chip skew: 762789/747588 = 1.02
number of total write accesses:
dram[0]:      3206      3133      3290      3161      3261      3300      3148      3304      3448      3480      3448      3468      3419      3471      3197      3251 
dram[1]:      3062      3174      3261      3315      3267      3319      3174      3253      3572      3505      3400      3564      3438      3450      3294      3246 
dram[2]:      3131      3095      3156      3255      3258      3236      3223      3251      3408      3564      3465      3415      3407      3342      3298      3271 
dram[3]:      3188      3174      3325      3300      3214      3296      3254      3168      3548      3439      3439      3466      3413      3482      3274      3282 
dram[4]:      3125      3131      3226      3323      3336      3223      3188      3329      3498      3512      3452      3384      3367      3318      3312      3224 
dram[5]:      3167      3192      3306      3200      3164      3249      3150      3163      3463      3478      3515      3556      3422      3395      3190      3266 
dram[6]:      3079      3130      3292      3343      3196      3184      3255      3223      3528      3565      3367      3506      3447      3451      3329      3268 
dram[7]:      3178      3157      3244      3154      3310      3331      3176      3324      3388      3488      3502      3415      3398      3410      3181      3322 
dram[8]:      3206      3156      3243      3325      3222      3303      3246      3167      3595      3427      3467      3550      3457      3352      3249      3253 
dram[9]:      3167      3102      3265      3298      3335      3211      3220      3257      3487      3516      3442      3436      3354      3437      3308      3314 
dram[10]:      3161      3146      3356      3216      3223      3301      3156      3168      3510      3437      3537      3483      3354      3454      3245      3225 
dram[11]:      3069      3122      3175      3299      3252      3195      3310      3275      3537      3590      3489      3473      3419      3420      3344      3206 
total dram writes = 636795
bank skew: 3595/3062 = 1.17
chip skew: 53294/52775 = 1.01
average mf latency per bank:
dram[0]:       1468      1292      1434      1289      1408      1330      1452      1342      1468      1354      1447      1322      1460      1316      1468      1297
dram[1]:       1896      1701      1927      1704      1876      1706      1849      1636      1922      1736      1931      1725      1931      1692      1933      1698
dram[2]:       1615      1606      1629      1630      1611      1658      1658      1656      1662      1698      1637      1650      1646      1682      1659      1635
dram[3]:       1563      2295      1535      2220      1541      2216      1541      2209      1568      2211      1629      2319      1569      2289      1548      2184
dram[4]:       1860      1717      1805      1727      1849      1683      4429      1683      1895      1805      1812      1733      1828      1661      1916      1642
dram[5]:       1509      1449      1573      1427      1539      1477      1475      1446      1496      1463      1560      1516      1502      1487      1482      1500
dram[6]:       1784      2019      1809      2061      1773      2006      1796      2032      1914      2059      1827      2137      1880      2089      1801      2051
dram[7]:       1888      1808      1845      1802      1922      1801      1853      1800      1869      1872      1921      1800      1883      1807      1835      1818
dram[8]:       2084      1984      2078      1989      2016      1983      2019      1946      2057      2014      2042      2051      2013      2017      2026      2040
dram[9]:       1718      1656      1700      1690      1781      1693      1706      1703      1822      1727      1703      1747      1773      1704      1721      1664
dram[10]:       1844      1542      4087      1531      1859      1567      1851      1562      1826      1584      1865      1595      1867      1565      1823      1568
dram[11]:       1615      1540      1630      1528      1648      1550      1641      1527      1683      1595      1631      1633      1662      1606      1649      1529
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13890032 n_nop=11959897 n_act=725485 n_pre=725469 n_ref_event=0 n_req=794960 n_rd=751472 n_rd_L2_A=0 n_write=0 n_wr_bk=52985 bw_util=0.2317
n_activity=9599041 dram_eff=0.3352
bk0: 46921a 6939815i bk1: 46466a 6991628i bk2: 47112a 6935512i bk3: 45839a 7106922i bk4: 46530a 7028321i bk5: 48059a 6799020i bk6: 44907a 7176680i bk7: 47263a 6910966i bk8: 47070a 6872636i bk9: 48159a 6765943i bk10: 47732a 6820754i bk11: 48157a 6796340i bk12: 47494a 6855368i bk13: 47779a 6828474i bk14: 45006a 7179577i bk15: 46978a 6974608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087397
Row_Buffer_Locality_read = 0.085569
Row_Buffer_Locality_write = 0.118975
Bank_Level_Parallism = 11.908748
Bank_Level_Parallism_Col = 2.393758
Bank_Level_Parallism_Ready = 1.112672
write_to_read_ratio_blp_rw_average = 0.124339
GrpLevelPara = 2.070737 

BW Util details:
bwutil = 0.231665 
total_CMD = 13890032 
util_bw = 3217828 
Wasted_Col = 5965669 
Wasted_Row = 235108 
Idle = 4471427 

BW Util Bottlenecks: 
RCDc_limit = 10862169 
RCDWRc_limit = 320382 
WTRc_limit = 1906093 
RTWc_limit = 2147603 
CCDLc_limit = 690008 
rwq = 0 
CCDLc_limit_alone = 546303 
WTRc_limit_alone = 1856827 
RTWc_limit_alone = 2053164 

Commands details: 
total_CMD = 13890032 
n_nop = 11959897 
Read = 751472 
Write = 0 
L2_Alloc = 0 
L2_WB = 52985 
n_act = 725485 
n_pre = 725469 
n_ref = 0 
n_req = 794960 
total_req = 804457 

Dual Bus Interface Util: 
issued_total_row = 1450954 
issued_total_col = 804457 
Row_Bus_Util =  0.104460 
CoL_Bus_Util = 0.057916 
Either_Row_CoL_Bus_Util = 0.138958 
Issued_on_Two_Bus_Simul_Util = 0.023418 
issued_two_Eff = 0.168525 
queue_avg = 28.248634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2486
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13890032 n_nop=11948523 n_act=731174 n_pre=731158 n_ref_event=0 n_req=804641 n_rd=760747 n_rd_L2_A=0 n_write=0 n_wr_bk=53294 bw_util=0.2344
n_activity=9595094 dram_eff=0.3394
bk0: 46411a 6946153i bk1: 47628a 6789047i bk2: 47713a 6735124i bk3: 47464a 6772084i bk4: 47258a 6808390i bk5: 46864a 6830099i bk6: 46332a 6925710i bk7: 46086a 6943110i bk8: 49816a 6508953i bk9: 47771a 6697363i bk10: 49438a 6528442i bk11: 49253a 6543082i bk12: 47411a 6769039i bk13: 48148a 6665704i bk14: 47223a 6836092i bk15: 45931a 6944044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091304
Row_Buffer_Locality_read = 0.089459
Row_Buffer_Locality_write = 0.123274
Bank_Level_Parallism = 12.198982
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114828
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.234425 
total_CMD = 13890032 
util_bw = 3256164 
Wasted_Col = 5950981 
Wasted_Row = 212933 
Idle = 4469954 

BW Util Bottlenecks: 
RCDc_limit = 10893344 
RCDWRc_limit = 318504 
WTRc_limit = 1921646 
RTWc_limit = 2218533 
CCDLc_limit = 707841 
rwq = 0 
CCDLc_limit_alone = 559237 
WTRc_limit_alone = 1871912 
RTWc_limit_alone = 2119663 

Commands details: 
total_CMD = 13890032 
n_nop = 11948523 
Read = 760747 
Write = 0 
L2_Alloc = 0 
L2_WB = 53294 
n_act = 731174 
n_pre = 731158 
n_ref = 0 
n_req = 804641 
total_req = 814041 

Dual Bus Interface Util: 
issued_total_row = 1462332 
issued_total_col = 814041 
Row_Bus_Util =  0.105279 
CoL_Bus_Util = 0.058606 
Either_Row_CoL_Bus_Util = 0.139777 
Issued_on_Two_Bus_Simul_Util = 0.024108 
issued_two_Eff = 0.172476 
queue_avg = 29.983767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.9838
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13890032 n_nop=11960528 n_act=724485 n_pre=724469 n_ref_event=0 n_req=793602 n_rd=750385 n_rd_L2_A=0 n_write=0 n_wr_bk=52775 bw_util=0.2313
n_activity=9592633 dram_eff=0.3349
bk0: 45790a 7156176i bk1: 46510a 7065204i bk2: 45221a 7224294i bk3: 47469a 6978058i bk4: 46047a 7130372i bk5: 46938a 7024042i bk6: 46164a 7093297i bk7: 47833a 6901855i bk8: 47031a 6967214i bk9: 49001a 6760419i bk10: 46671a 6999847i bk11: 47938a 6897397i bk12: 47433a 6932601i bk13: 47350a 6937472i bk14: 46350a 7091486i bk15: 46639a 7083521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087094
Row_Buffer_Locality_read = 0.085425
Row_Buffer_Locality_write = 0.116065
Bank_Level_Parallism = 11.782938
Bank_Level_Parallism_Col = 2.384907
Bank_Level_Parallism_Ready = 1.110805
write_to_read_ratio_blp_rw_average = 0.122252
GrpLevelPara = 2.066200 

BW Util details:
bwutil = 0.231291 
total_CMD = 13890032 
util_bw = 3212640 
Wasted_Col = 5963097 
Wasted_Row = 235394 
Idle = 4478901 

BW Util Bottlenecks: 
RCDc_limit = 10855421 
RCDWRc_limit = 318444 
WTRc_limit = 1902156 
RTWc_limit = 2106593 
CCDLc_limit = 685647 
rwq = 0 
CCDLc_limit_alone = 544659 
WTRc_limit_alone = 1853579 
RTWc_limit_alone = 2014182 

Commands details: 
total_CMD = 13890032 
n_nop = 11960528 
Read = 750385 
Write = 0 
L2_Alloc = 0 
L2_WB = 52775 
n_act = 724485 
n_pre = 724469 
n_ref = 0 
n_req = 793602 
total_req = 803160 

Dual Bus Interface Util: 
issued_total_row = 1448954 
issued_total_col = 803160 
Row_Bus_Util =  0.104316 
CoL_Bus_Util = 0.057823 
Either_Row_CoL_Bus_Util = 0.138913 
Issued_on_Two_Bus_Simul_Util = 0.023226 
issued_two_Eff = 0.167198 
queue_avg = 27.479889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.4799
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13890032 n_nop=11943543 n_act=731132 n_pre=731116 n_ref_event=0 n_req=806659 n_rd=762789 n_rd_L2_A=0 n_write=0 n_wr_bk=53262 bw_util=0.235
n_activity=9610513 dram_eff=0.3396
bk0: 47246a 6697854i bk1: 48091a 6601710i bk2: 47259a 6723276i bk3: 48087a 6600826i bk4: 46337a 6811308i bk5: 47481a 6707452i bk6: 47341a 6682788i bk7: 46391a 6814176i bk8: 47755a 6599623i bk9: 48507a 6510285i bk10: 48614a 6492849i bk11: 49789a 6378117i bk12: 47626a 6610080i bk13: 49365a 6439289i bk14: 46198a 6819301i bk15: 46702a 6773103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093629
Row_Buffer_Locality_read = 0.091592
Row_Buffer_Locality_write = 0.129063
Bank_Level_Parallism = 12.396688
Bank_Level_Parallism_Col = 2.432589
Bank_Level_Parallism_Ready = 1.117054
write_to_read_ratio_blp_rw_average = 0.129176
GrpLevelPara = 2.100181 

BW Util details:
bwutil = 0.235003 
total_CMD = 13890032 
util_bw = 3264204 
Wasted_Col = 5948249 
Wasted_Row = 218545 
Idle = 4459034 

BW Util Bottlenecks: 
RCDc_limit = 10885591 
RCDWRc_limit = 316930 
WTRc_limit = 1912451 
RTWc_limit = 2281679 
CCDLc_limit = 705278 
rwq = 0 
CCDLc_limit_alone = 553077 
WTRc_limit_alone = 1862703 
RTWc_limit_alone = 2179226 

Commands details: 
total_CMD = 13890032 
n_nop = 11943543 
Read = 762789 
Write = 0 
L2_Alloc = 0 
L2_WB = 53262 
n_act = 731132 
n_pre = 731116 
n_ref = 0 
n_req = 806659 
total_req = 816051 

Dual Bus Interface Util: 
issued_total_row = 1462248 
issued_total_col = 816051 
Row_Bus_Util =  0.105273 
CoL_Bus_Util = 0.058751 
Either_Row_CoL_Bus_Util = 0.140136 
Issued_on_Two_Bus_Simul_Util = 0.023888 
issued_two_Eff = 0.170466 
queue_avg = 32.042736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=32.0427
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13890032 n_nop=11958436 n_act=725876 n_pre=725860 n_ref_event=0 n_req=795696 n_rd=752200 n_rd_L2_A=0 n_write=0 n_wr_bk=52948 bw_util=0.2319
n_activity=9584117 dram_eff=0.336
bk0: 46030a 7066598i bk1: 46891a 6981688i bk2: 46061a 7074742i bk3: 47007a 6956186i bk4: 47632a 6902295i bk5: 45942a 7073213i bk6: 46868a 6964473i bk7: 47082a 6910692i bk8: 48298a 6736951i bk9: 48255a 6766087i bk10: 47788a 6800586i bk11: 47794a 6816880i bk12: 47603a 6822663i bk13: 47072a 6954865i bk14: 46349a 7074571i bk15: 45528a 7174657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087747
Row_Buffer_Locality_read = 0.085973
Row_Buffer_Locality_write = 0.118425
Bank_Level_Parallism = 11.911855
Bank_Level_Parallism_Col = 2.400229
Bank_Level_Parallism_Ready = 1.113214
write_to_read_ratio_blp_rw_average = 0.125196
GrpLevelPara = 2.075505 

BW Util details:
bwutil = 0.231864 
total_CMD = 13890032 
util_bw = 3220592 
Wasted_Col = 5956772 
Wasted_Row = 230437 
Idle = 4482231 

BW Util Bottlenecks: 
RCDc_limit = 10860831 
RCDWRc_limit = 318945 
WTRc_limit = 1910649 
RTWc_limit = 2168535 
CCDLc_limit = 689139 
rwq = 0 
CCDLc_limit_alone = 544540 
WTRc_limit_alone = 1861667 
RTWc_limit_alone = 2072918 

Commands details: 
total_CMD = 13890032 
n_nop = 11958436 
Read = 752200 
Write = 0 
L2_Alloc = 0 
L2_WB = 52948 
n_act = 725876 
n_pre = 725860 
n_ref = 0 
n_req = 795696 
total_req = 805148 

Dual Bus Interface Util: 
issued_total_row = 1451736 
issued_total_col = 805148 
Row_Bus_Util =  0.104516 
CoL_Bus_Util = 0.057966 
Either_Row_CoL_Bus_Util = 0.139063 
Issued_on_Two_Bus_Simul_Util = 0.023419 
issued_two_Eff = 0.168404 
queue_avg = 28.491571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.4916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13890032 n_nop=11961263 n_act=723100 n_pre=723084 n_ref_event=0 n_req=790978 n_rd=747588 n_rd_L2_A=0 n_write=0 n_wr_bk=52876 bw_util=0.2305
n_activity=9597797 dram_eff=0.3336
bk0: 46809a 7112979i bk1: 46244a 7210446i bk2: 46538a 7126371i bk3: 46277a 7143950i bk4: 45733a 7193545i bk5: 47288a 7075652i bk6: 45301a 7264298i bk7: 45437a 7238479i bk8: 46990a 7006023i bk9: 48354a 6883628i bk10: 48946a 6842832i bk11: 48963a 6825647i bk12: 46690a 7104390i bk13: 47218a 7012205i bk14: 45026a 7336628i bk15: 45774a 7224834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085815
Row_Buffer_Locality_read = 0.084093
Row_Buffer_Locality_write = 0.115487
Bank_Level_Parallism = 11.636003
Bank_Level_Parallism_Col = 2.380779
Bank_Level_Parallism_Ready = 1.111428
write_to_read_ratio_blp_rw_average = 0.122277
GrpLevelPara = 2.062601 

BW Util details:
bwutil = 0.230515 
total_CMD = 13890032 
util_bw = 3201856 
Wasted_Col = 5968617 
Wasted_Row = 242777 
Idle = 4476782 

BW Util Bottlenecks: 
RCDc_limit = 10848936 
RCDWRc_limit = 320655 
WTRc_limit = 1905245 
RTWc_limit = 2097774 
CCDLc_limit = 681013 
rwq = 0 
CCDLc_limit_alone = 540914 
WTRc_limit_alone = 1856566 
RTWc_limit_alone = 2006354 

Commands details: 
total_CMD = 13890032 
n_nop = 11961263 
Read = 747588 
Write = 0 
L2_Alloc = 0 
L2_WB = 52876 
n_act = 723100 
n_pre = 723084 
n_ref = 0 
n_req = 790978 
total_req = 800464 

Dual Bus Interface Util: 
issued_total_row = 1446184 
issued_total_col = 800464 
Row_Bus_Util =  0.104117 
CoL_Bus_Util = 0.057629 
Either_Row_CoL_Bus_Util = 0.138860 
Issued_on_Two_Bus_Simul_Util = 0.022885 
issued_two_Eff = 0.164809 
queue_avg = 26.579256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5793
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13890032 n_nop=11949536 n_act=728036 n_pre=728020 n_ref_event=0 n_req=802004 n_rd=758355 n_rd_L2_A=0 n_write=0 n_wr_bk=53163 bw_util=0.2337
n_activity=9600759 dram_eff=0.3381
bk0: 45882a 6911926i bk1: 47000a 6794005i bk2: 47570a 6737968i bk3: 48395a 6612284i bk4: 46581a 6853266i bk5: 46350a 6835194i bk6: 46870a 6812510i bk7: 46938a 6728623i bk8: 48705a 6553595i bk9: 48398a 6585666i bk10: 46827a 6802227i bk11: 49578a 6483423i bk12: 48250a 6614866i bk13: 47737a 6703531i bk14: 46923a 6787696i bk15: 46351a 6871250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092231
Row_Buffer_Locality_read = 0.090359
Row_Buffer_Locality_write = 0.124768
Bank_Level_Parallism = 12.260982
Bank_Level_Parallism_Col = 2.426833
Bank_Level_Parallism_Ready = 1.115134
write_to_read_ratio_blp_rw_average = 0.129413
GrpLevelPara = 2.093370 

BW Util details:
bwutil = 0.233698 
total_CMD = 13890032 
util_bw = 3246072 
Wasted_Col = 5943846 
Wasted_Row = 228683 
Idle = 4471431 

BW Util Bottlenecks: 
RCDc_limit = 10857312 
RCDWRc_limit = 317028 
WTRc_limit = 1905321 
RTWc_limit = 2277045 
CCDLc_limit = 701612 
rwq = 0 
CCDLc_limit_alone = 550575 
WTRc_limit_alone = 1855871 
RTWc_limit_alone = 2175458 

Commands details: 
total_CMD = 13890032 
n_nop = 11949536 
Read = 758355 
Write = 0 
L2_Alloc = 0 
L2_WB = 53163 
n_act = 728036 
n_pre = 728020 
n_ref = 0 
n_req = 802004 
total_req = 811518 

Dual Bus Interface Util: 
issued_total_row = 1456056 
issued_total_col = 811518 
Row_Bus_Util =  0.104827 
CoL_Bus_Util = 0.058424 
Either_Row_CoL_Bus_Util = 0.139704 
Issued_on_Two_Bus_Simul_Util = 0.023548 
issued_two_Eff = 0.168554 
queue_avg = 31.260832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.2608
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13890032 n_nop=11954437 n_act=727496 n_pre=727480 n_ref_event=0 n_req=799757 n_rd=756332 n_rd_L2_A=0 n_write=0 n_wr_bk=52978 bw_util=0.2331
n_activity=9587678 dram_eff=0.3376
bk0: 46864a 6867095i bk1: 47025a 6827280i bk2: 46980a 6847859i bk3: 46266a 6936107i bk4: 47295a 6825234i bk5: 46711a 6899818i bk6: 46122a 6944324i bk7: 47282a 6782304i bk8: 47762a 6699928i bk9: 49654a 6522976i bk10: 49331a 6550810i bk11: 47919a 6668297i bk12: 47054a 6823005i bk13: 46949a 6834752i bk14: 46256a 6951096i bk15: 46862a 6882457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090354
Row_Buffer_Locality_read = 0.088625
Row_Buffer_Locality_write = 0.120461
Bank_Level_Parallism = 12.147275
Bank_Level_Parallism_Col = 2.412369
Bank_Level_Parallism_Ready = 1.113275
write_to_read_ratio_blp_rw_average = 0.127367
GrpLevelPara = 2.086540 

BW Util details:
bwutil = 0.233062 
total_CMD = 13890032 
util_bw = 3237240 
Wasted_Col = 5946717 
Wasted_Row = 224867 
Idle = 4481208 

BW Util Bottlenecks: 
RCDc_limit = 10859724 
RCDWRc_limit = 317517 
WTRc_limit = 1912829 
RTWc_limit = 2213396 
CCDLc_limit = 698884 
rwq = 0 
CCDLc_limit_alone = 550888 
WTRc_limit_alone = 1863664 
RTWc_limit_alone = 2114565 

Commands details: 
total_CMD = 13890032 
n_nop = 11954437 
Read = 756332 
Write = 0 
L2_Alloc = 0 
L2_WB = 52978 
n_act = 727496 
n_pre = 727480 
n_ref = 0 
n_req = 799757 
total_req = 809310 

Dual Bus Interface Util: 
issued_total_row = 1454976 
issued_total_col = 809310 
Row_Bus_Util =  0.104750 
CoL_Bus_Util = 0.058266 
Either_Row_CoL_Bus_Util = 0.139351 
Issued_on_Two_Bus_Simul_Util = 0.023664 
issued_two_Eff = 0.169814 
queue_avg = 30.404789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4048
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13890032 n_nop=11955120 n_act=728117 n_pre=728101 n_ref_event=0 n_req=802850 n_rd=759199 n_rd_L2_A=0 n_write=0 n_wr_bk=53218 bw_util=0.234
n_activity=9590195 dram_eff=0.3389
bk0: 47463a 6787841i bk1: 47192a 6763208i bk2: 47140a 6782211i bk3: 47641a 6716032i bk4: 46220a 6859928i bk5: 47766a 6707820i bk6: 46761a 6824188i bk7: 46059a 6898844i bk8: 49663a 6471609i bk9: 47603a 6629158i bk10: 48824a 6560699i bk11: 49240a 6494668i bk12: 46991a 6757148i bk13: 48078a 6660589i bk14: 45822a 6920194i bk15: 46736a 6833483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093085
Row_Buffer_Locality_read = 0.091124
Row_Buffer_Locality_write = 0.127191
Bank_Level_Parallism = 12.280267
Bank_Level_Parallism_Col = 2.432694
Bank_Level_Parallism_Ready = 1.116980
write_to_read_ratio_blp_rw_average = 0.130197
GrpLevelPara = 2.098377 

BW Util details:
bwutil = 0.233957 
total_CMD = 13890032 
util_bw = 3249668 
Wasted_Col = 5930396 
Wasted_Row = 225559 
Idle = 4484409 

BW Util Bottlenecks: 
RCDc_limit = 10842946 
RCDWRc_limit = 316242 
WTRc_limit = 1910928 
RTWc_limit = 2286607 
CCDLc_limit = 708241 
rwq = 0 
CCDLc_limit_alone = 556189 
WTRc_limit_alone = 1861459 
RTWc_limit_alone = 2184024 

Commands details: 
total_CMD = 13890032 
n_nop = 11955120 
Read = 759199 
Write = 0 
L2_Alloc = 0 
L2_WB = 53218 
n_act = 728117 
n_pre = 728101 
n_ref = 0 
n_req = 802850 
total_req = 812417 

Dual Bus Interface Util: 
issued_total_row = 1456218 
issued_total_col = 812417 
Row_Bus_Util =  0.104839 
CoL_Bus_Util = 0.058489 
Either_Row_CoL_Bus_Util = 0.139302 
Issued_on_Two_Bus_Simul_Util = 0.024026 
issued_two_Eff = 0.172475 
queue_avg = 31.378429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.3784
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13890032 n_nop=11955369 n_act=726570 n_pre=726554 n_ref_event=0 n_req=798464 n_rd=754896 n_rd_L2_A=0 n_write=0 n_wr_bk=53149 bw_util=0.2327
n_activity=9586796 dram_eff=0.3371
bk0: 46126a 6978636i bk1: 46295a 6974973i bk2: 46088a 7029017i bk3: 47889a 6826383i bk4: 46549a 6949929i bk5: 46582a 6913575i bk6: 46221a 6970796i bk7: 48058a 6747051i bk8: 48863a 6650603i bk9: 48795a 6671931i bk10: 47810a 6761853i bk11: 48689a 6686286i bk12: 46876a 6919880i bk13: 47041a 6889201i bk14: 46475a 6987996i bk15: 46539a 6949758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090042
Row_Buffer_Locality_read = 0.088131
Row_Buffer_Locality_write = 0.123141
Bank_Level_Parallism = 12.035048
Bank_Level_Parallism_Col = 2.412637
Bank_Level_Parallism_Ready = 1.114435
write_to_read_ratio_blp_rw_average = 0.127065
GrpLevelPara = 2.084690 

BW Util details:
bwutil = 0.232698 
total_CMD = 13890032 
util_bw = 3232180 
Wasted_Col = 5948931 
Wasted_Row = 228195 
Idle = 4480726 

BW Util Bottlenecks: 
RCDc_limit = 10854818 
RCDWRc_limit = 317637 
WTRc_limit = 1902577 
RTWc_limit = 2218408 
CCDLc_limit = 696881 
rwq = 0 
CCDLc_limit_alone = 549334 
WTRc_limit_alone = 1853537 
RTWc_limit_alone = 2119901 

Commands details: 
total_CMD = 13890032 
n_nop = 11955369 
Read = 754896 
Write = 0 
L2_Alloc = 0 
L2_WB = 53149 
n_act = 726570 
n_pre = 726554 
n_ref = 0 
n_req = 798464 
total_req = 808045 

Dual Bus Interface Util: 
issued_total_row = 1453124 
issued_total_col = 808045 
Row_Bus_Util =  0.104616 
CoL_Bus_Util = 0.058174 
Either_Row_CoL_Bus_Util = 0.139284 
Issued_on_Two_Bus_Simul_Util = 0.023506 
issued_two_Eff = 0.168766 
queue_avg = 29.186539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.1865
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13890032 n_nop=11966870 n_act=725438 n_pre=725422 n_ref_event=0 n_req=795379 n_rd=751806 n_rd_L2_A=0 n_write=0 n_wr_bk=52972 bw_util=0.2318
n_activity=9582904 dram_eff=0.3359
bk0: 47700a 6894286i bk1: 46862a 6931792i bk2: 48276a 6760036i bk3: 45683a 7051768i bk4: 46519a 6961180i bk5: 46559a 6942864i bk6: 45481a 7046330i bk7: 45892a 7010545i bk8: 48179a 6723589i bk9: 47159a 6809897i bk10: 49093a 6578907i bk11: 48169a 6717400i bk12: 46945a 6880276i bk13: 47270a 6865714i bk14: 46177a 7024249i bk15: 45842a 7078580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087934
Row_Buffer_Locality_read = 0.086259
Row_Buffer_Locality_write = 0.116838
Bank_Level_Parallism = 12.009059
Bank_Level_Parallism_Col = 2.398691
Bank_Level_Parallism_Ready = 1.112677
write_to_read_ratio_blp_rw_average = 0.124559
GrpLevelPara = 2.075613 

BW Util details:
bwutil = 0.231757 
total_CMD = 13890032 
util_bw = 3219112 
Wasted_Col = 5947271 
Wasted_Row = 232742 
Idle = 4490907 

BW Util Bottlenecks: 
RCDc_limit = 10840796 
RCDWRc_limit = 320379 
WTRc_limit = 1909745 
RTWc_limit = 2152678 
CCDLc_limit = 695357 
rwq = 0 
CCDLc_limit_alone = 551398 
WTRc_limit_alone = 1860585 
RTWc_limit_alone = 2057879 

Commands details: 
total_CMD = 13890032 
n_nop = 11966870 
Read = 751806 
Write = 0 
L2_Alloc = 0 
L2_WB = 52972 
n_act = 725438 
n_pre = 725422 
n_ref = 0 
n_req = 795379 
total_req = 804778 

Dual Bus Interface Util: 
issued_total_row = 1450860 
issued_total_col = 804778 
Row_Bus_Util =  0.104453 
CoL_Bus_Util = 0.057939 
Either_Row_CoL_Bus_Util = 0.138456 
Issued_on_Two_Bus_Simul_Util = 0.023936 
issued_two_Eff = 0.172880 
queue_avg = 28.921160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9212
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13890032 n_nop=11959158 n_act=725006 n_pre=724990 n_ref_event=0 n_req=796077 n_rd=752472 n_rd_L2_A=0 n_write=0 n_wr_bk=53175 bw_util=0.232
n_activity=9588833 dram_eff=0.3361
bk0: 45849a 7110308i bk1: 47059a 6978210i bk2: 45475a 7144871i bk3: 47242a 6937142i bk4: 46541a 7004050i bk5: 45963a 7072347i bk6: 46783a 6938995i bk7: 46660a 6933434i bk8: 48455a 6748501i bk9: 48998a 6648223i bk10: 47442a 6846375i bk11: 48355a 6758003i bk12: 47442a 6876665i bk13: 47968a 6806957i bk14: 46781a 7000128i bk15: 45459a 7162732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089277
Row_Buffer_Locality_read = 0.087529
Row_Buffer_Locality_write = 0.119436
Bank_Level_Parallism = 11.924392
Bank_Level_Parallism_Col = 2.398366
Bank_Level_Parallism_Ready = 1.113321
write_to_read_ratio_blp_rw_average = 0.124780
GrpLevelPara = 2.074315 

BW Util details:
bwutil = 0.232007 
total_CMD = 13890032 
util_bw = 3222588 
Wasted_Col = 5950632 
Wasted_Row = 234141 
Idle = 4482671 

BW Util Bottlenecks: 
RCDc_limit = 10839526 
RCDWRc_limit = 319894 
WTRc_limit = 1908188 
RTWc_limit = 2156808 
CCDLc_limit = 692213 
rwq = 0 
CCDLc_limit_alone = 548424 
WTRc_limit_alone = 1859192 
RTWc_limit_alone = 2062015 

Commands details: 
total_CMD = 13890032 
n_nop = 11959158 
Read = 752472 
Write = 0 
L2_Alloc = 0 
L2_WB = 53175 
n_act = 725006 
n_pre = 724990 
n_ref = 0 
n_req = 796077 
total_req = 805647 

Dual Bus Interface Util: 
issued_total_row = 1449996 
issued_total_col = 805647 
Row_Bus_Util =  0.104391 
CoL_Bus_Util = 0.058002 
Either_Row_CoL_Bus_Util = 0.139011 
Issued_on_Two_Bus_Simul_Util = 0.023381 
issued_two_Eff = 0.168198 
queue_avg = 28.746197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.7462

========= L2 cache stats =========
L2_cache_bank[0]: Access = 648819, Miss = 375860, Miss_rate = 0.579, Pending_hits = 3258, Reservation_fails = 5685
L2_cache_bank[1]: Access = 651435, Miss = 381788, Miss_rate = 0.586, Pending_hits = 3199, Reservation_fails = 10062
L2_cache_bank[2]: Access = 648164, Miss = 384690, Miss_rate = 0.594, Pending_hits = 3898, Reservation_fails = 3817
L2_cache_bank[3]: Access = 654646, Miss = 382230, Miss_rate = 0.584, Pending_hits = 3856, Reservation_fails = 10428
L2_cache_bank[4]: Access = 644667, Miss = 373787, Miss_rate = 0.580, Pending_hits = 3532, Reservation_fails = 15224
L2_cache_bank[5]: Access = 667592, Miss = 382756, Miss_rate = 0.573, Pending_hits = 3695, Reservation_fails = 10104
L2_cache_bank[6]: Access = 648677, Miss = 381447, Miss_rate = 0.588, Pending_hits = 3768, Reservation_fails = 5564
L2_cache_bank[7]: Access = 647994, Miss = 387485, Miss_rate = 0.598, Pending_hits = 4185, Reservation_fails = 3183
L2_cache_bank[8]: Access = 944655, Miss = 379697, Miss_rate = 0.402, Pending_hits = 3550, Reservation_fails = 17360
L2_cache_bank[9]: Access = 644641, Miss = 378643, Miss_rate = 0.587, Pending_hits = 3264, Reservation_fails = 4046
L2_cache_bank[10]: Access = 647932, Miss = 375129, Miss_rate = 0.579, Pending_hits = 3317, Reservation_fails = 3273
L2_cache_bank[11]: Access = 652502, Miss = 378651, Miss_rate = 0.580, Pending_hits = 3273, Reservation_fails = 3162
L2_cache_bank[12]: Access = 652612, Miss = 380704, Miss_rate = 0.583, Pending_hits = 3892, Reservation_fails = 6066
L2_cache_bank[13]: Access = 644418, Miss = 383843, Miss_rate = 0.596, Pending_hits = 3967, Reservation_fails = 4975
L2_cache_bank[14]: Access = 662364, Miss = 380753, Miss_rate = 0.575, Pending_hits = 3998, Reservation_fails = 4759
L2_cache_bank[15]: Access = 654077, Miss = 381760, Miss_rate = 0.584, Pending_hits = 3937, Reservation_fails = 11773
L2_cache_bank[16]: Access = 662899, Miss = 381973, Miss_rate = 0.576, Pending_hits = 4210, Reservation_fails = 3711
L2_cache_bank[17]: Access = 651672, Miss = 383402, Miss_rate = 0.588, Pending_hits = 4216, Reservation_fails = 10384
L2_cache_bank[18]: Access = 650467, Miss = 378085, Miss_rate = 0.581, Pending_hits = 3517, Reservation_fails = 7219
L2_cache_bank[19]: Access = 656905, Miss = 382965, Miss_rate = 0.583, Pending_hits = 3536, Reservation_fails = 3752
L2_cache_bank[20]: Access = 949266, Miss = 381445, Miss_rate = 0.402, Pending_hits = 3822, Reservation_fails = 14320
L2_cache_bank[21]: Access = 648823, Miss = 376507, Miss_rate = 0.580, Pending_hits = 3565, Reservation_fails = 12470
L2_cache_bank[22]: Access = 656135, Miss = 377852, Miss_rate = 0.576, Pending_hits = 3752, Reservation_fails = 8496
L2_cache_bank[23]: Access = 649761, Miss = 380794, Miss_rate = 0.586, Pending_hits = 3572, Reservation_fails = 18775
L2_total_cache_accesses = 16241123
L2_total_cache_misses = 9132246
L2_total_cache_miss_rate = 0.5623
L2_total_cache_pending_hits = 88779
L2_total_cache_reservation_fails = 198608
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6729412
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88779
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7729770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 198608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1328471
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 88779
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 290686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55497
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15876432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 364691
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 105595
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.070

icnt_total_pkts_mem_to_simt=16241123
icnt_total_pkts_simt_to_mem=16241123
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16241123
Req_Network_cycles = 5416352
Req_Network_injected_packets_per_cycle =       2.9985 
Req_Network_conflicts_per_cycle =       1.7084
Req_Network_conflicts_per_cycle_util =       2.4606
Req_Bank_Level_Parallism =       4.3187
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.8085
Req_Network_out_buffer_full_per_cycle =       0.0577
Req_Network_out_buffer_avg_util =      22.4892

Reply_Network_injected_packets_num = 16241123
Reply_Network_cycles = 5416352
Reply_Network_injected_packets_per_cycle =        2.9985
Reply_Network_conflicts_per_cycle =        0.7493
Reply_Network_conflicts_per_cycle_util =       1.0793
Reply_Bank_Level_Parallism =       4.3188
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1026
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 40 min, 26 sec (27626 sec)
gpgpu_simulation_rate = 2680 (inst/sec)
gpgpu_simulation_rate = 196 (cycle/sec)
gpgpu_silicon_slowdown = 6964285x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (30,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 18: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 18 
gpu_sim_cycle = 112900
gpu_sim_insn = 709790
gpu_ipc =       6.2869
gpu_tot_sim_cycle = 5529252
gpu_tot_sim_insn = 74767484
gpu_tot_ipc =      13.5222
gpu_tot_issued_cta = 2330
gpu_occupancy = 17.7020% 
gpu_tot_occupancy = 73.1871% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6990
partiton_level_parallism_total  =       2.9516
partiton_level_parallism_util =       3.1566
partiton_level_parallism_util_total  =       4.4250
L2_BW  =      30.5307 GB/Sec
L2_BW_total  =     128.9251 GB/Sec
gpu_total_sim_rate=2682

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 551949, Miss = 480004, Miss_rate = 0.870, Pending_hits = 14826, Reservation_fails = 1747851
	L1D_cache_core[1]: Access = 563386, Miss = 494516, Miss_rate = 0.878, Pending_hits = 14747, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 573688, Miss = 499809, Miss_rate = 0.871, Pending_hits = 15108, Reservation_fails = 1912962
	L1D_cache_core[3]: Access = 596579, Miss = 520548, Miss_rate = 0.873, Pending_hits = 15960, Reservation_fails = 1979909
	L1D_cache_core[4]: Access = 574306, Miss = 499592, Miss_rate = 0.870, Pending_hits = 15347, Reservation_fails = 1937216
	L1D_cache_core[5]: Access = 603383, Miss = 522822, Miss_rate = 0.866, Pending_hits = 16224, Reservation_fails = 1921004
	L1D_cache_core[6]: Access = 566844, Miss = 491407, Miss_rate = 0.867, Pending_hits = 15037, Reservation_fails = 1813325
	L1D_cache_core[7]: Access = 582233, Miss = 507333, Miss_rate = 0.871, Pending_hits = 15701, Reservation_fails = 1906984
	L1D_cache_core[8]: Access = 586431, Miss = 511623, Miss_rate = 0.872, Pending_hits = 15618, Reservation_fails = 1886520
	L1D_cache_core[9]: Access = 571995, Miss = 498927, Miss_rate = 0.872, Pending_hits = 15223, Reservation_fails = 1815584
	L1D_cache_core[10]: Access = 590194, Miss = 512782, Miss_rate = 0.869, Pending_hits = 15984, Reservation_fails = 1971873
	L1D_cache_core[11]: Access = 590629, Miss = 512900, Miss_rate = 0.868, Pending_hits = 15687, Reservation_fails = 1932857
	L1D_cache_core[12]: Access = 599718, Miss = 525050, Miss_rate = 0.875, Pending_hits = 15605, Reservation_fails = 1870871
	L1D_cache_core[13]: Access = 588450, Miss = 510751, Miss_rate = 0.868, Pending_hits = 15036, Reservation_fails = 1821726
	L1D_cache_core[14]: Access = 589365, Miss = 515017, Miss_rate = 0.874, Pending_hits = 15874, Reservation_fails = 1894349
	L1D_cache_core[15]: Access = 570417, Miss = 497110, Miss_rate = 0.871, Pending_hits = 15532, Reservation_fails = 1824675
	L1D_cache_core[16]: Access = 561935, Miss = 487838, Miss_rate = 0.868, Pending_hits = 15156, Reservation_fails = 1866725
	L1D_cache_core[17]: Access = 559727, Miss = 488271, Miss_rate = 0.872, Pending_hits = 15109, Reservation_fails = 1877011
	L1D_cache_core[18]: Access = 574680, Miss = 502421, Miss_rate = 0.874, Pending_hits = 15073, Reservation_fails = 1762028
	L1D_cache_core[19]: Access = 596687, Miss = 524497, Miss_rate = 0.879, Pending_hits = 15629, Reservation_fails = 1894313
	L1D_cache_core[20]: Access = 560217, Miss = 492626, Miss_rate = 0.879, Pending_hits = 15080, Reservation_fails = 1824415
	L1D_cache_core[21]: Access = 559105, Miss = 491569, Miss_rate = 0.879, Pending_hits = 14619, Reservation_fails = 1739015
	L1D_cache_core[22]: Access = 570029, Miss = 498587, Miss_rate = 0.875, Pending_hits = 14966, Reservation_fails = 1859538
	L1D_cache_core[23]: Access = 554824, Miss = 478683, Miss_rate = 0.863, Pending_hits = 15149, Reservation_fails = 1741614
	L1D_cache_core[24]: Access = 566760, Miss = 494686, Miss_rate = 0.873, Pending_hits = 15321, Reservation_fails = 1817334
	L1D_cache_core[25]: Access = 553078, Miss = 482742, Miss_rate = 0.873, Pending_hits = 14400, Reservation_fails = 1738735
	L1D_cache_core[26]: Access = 586818, Miss = 513924, Miss_rate = 0.876, Pending_hits = 15532, Reservation_fails = 1821678
	L1D_cache_core[27]: Access = 611930, Miss = 537390, Miss_rate = 0.878, Pending_hits = 16415, Reservation_fails = 2034167
	L1D_cache_core[28]: Access = 561191, Miss = 490860, Miss_rate = 0.875, Pending_hits = 14350, Reservation_fails = 1728737
	L1D_cache_core[29]: Access = 577353, Miss = 508702, Miss_rate = 0.881, Pending_hits = 15038, Reservation_fails = 1784708
	L1D_total_cache_accesses = 17293901
	L1D_total_cache_misses = 15092987
	L1D_total_cache_miss_rate = 0.8727
	L1D_total_cache_pending_hits = 459346
	L1D_total_cache_reservation_fails = 55537090
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1716738
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 459346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14445354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55528937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 305143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 459346
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16926581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 367320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2438822
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52081888
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2330, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10715, 11866, 12237, 9051, 8532, 10828, 9611, 9447, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 288154336
gpgpu_n_tot_w_icount = 9004823
gpgpu_n_stall_shd_mem = 23148845
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15952716
gpgpu_n_mem_write_global = 367320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19566343
gpgpu_n_store_insn = 597388
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5367040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22024006
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1124839
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25117201	W0_Idle:27400032	W0_Scoreboard:420176272	W1:2490110	W2:1045458	W3:664024	W4:475475	W5:359760	W6:287688	W7:242043	W8:211502	W9:190660	W10:176171	W11:171397	W12:166590	W13:158159	W14:156662	W15:153544	W16:143863	W17:142694	W18:137606	W19:140091	W20:135670	W21:128992	W22:119174	W23:103174	W24:87622	W25:71403	W26:55630	W27:44338	W28:36456	W29:27918	W30:17930	W31:8817	W32:654202
single_issue_nums: WS0:2268255	WS1:2261398	WS2:2243120	WS3:2232050	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118003976 {8:14750497,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14692800 {40:367320,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48088760 {40:1202219,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590019880 {40:14750497,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2938560 {8:367320,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48088760 {40:1202219,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1051 
avg_icnt2mem_latency = 293 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1968777 	44473 	110760 	242134 	461651 	766472 	1215042 	1815298 	2038080 	902618 	55550 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5014522 	3316532 	2646624 	2415145 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	736863 	131284 	37352 	18667 	9909397 	848082 	799076 	1002361 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14764662 	1088475 	294129 	115772 	38681 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1144 	1301 	1312 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     62673    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     80576    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     73739    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     71577    123364     79933    149815    109480    179603     67443 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     49129     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     41890    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098312  1.091470  1.098251  1.088888  1.090291  1.100179  1.081687  1.098502  1.100235  1.105711  1.100763  1.101780  1.097840  1.097189  1.087364  1.094541 
dram[1]:  1.089048  1.099062  1.097112  1.101380  1.094924  1.099116  1.088845  1.092410  1.118825  1.109319  1.111963  1.113816  1.097589  1.101218  1.101189  1.092479 
dram[2]:  1.089940  1.088044  1.086403  1.097561  1.090464  1.093821  1.096489  1.101678  1.101089  1.110538  1.097261  1.098982  1.099503  1.090169  1.092803  1.093970 
dram[3]:  1.097617  1.107548  1.099730  1.104805  1.090959  1.098257  1.100976  1.094849  1.107929  1.112286  1.109394  1.120138  1.101966  1.114590  1.097519  1.094676 
dram[4]:  1.087167  1.094252  1.089675  1.097180  1.104635  1.084719  1.090073  1.100882  1.113858  1.111717  1.099799  1.100522  1.096796  1.089540  1.094420  1.084949 
dram[5]:  1.094486  1.093080  1.094209  1.088706  1.088824  1.094259  1.087196  1.083828  1.095004  1.102719  1.115866  1.106919  1.093166  1.092843  1.084594  1.087211 
dram[6]:  1.090721  1.097272  1.099189  1.107387  1.094660  1.093138  1.102614  1.098179  1.117567  1.113093  1.093309  1.117799  1.102539  1.104560  1.096871  1.097334 
dram[7]:  1.092789  1.100395  1.096648  1.091069  1.099531  1.098462  1.090104  1.099579  1.105232  1.118412  1.118022  1.099653  1.098812  1.094053  1.093942  1.093692 
dram[8]:  1.104975  1.099066  1.102053  1.104940  1.092330  1.105037  1.098838  1.093408  1.120086  1.100832  1.113966  1.120650  1.094764  1.105275  1.092609  1.093357 
dram[9]:  1.092171  1.089301  1.092968  1.103615  1.103914  1.093757  1.090507  1.102943  1.114151  1.111875  1.099460  1.103121  1.096304  1.096114  1.097306  1.096188 
dram[10]:  1.100240  1.093113  1.102045  1.088704  1.096776  1.090075  1.087779  1.092294  1.108388  1.099484  1.111984  1.104677  1.092932  1.094660  1.092506  1.088191 
dram[11]:  1.087464  1.094288  1.091606  1.098017  1.095494  1.091410  1.096019  1.094272  1.114341  1.116216  1.102179  1.105924  1.102694  1.097509  1.096186  1.086673 
average row locality = 9621696/8757599 = 1.098668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47116     46664     47304     46041     46719     48271     45101     47436     47284     48379     47930     48360     47713     48016     45211     47160 
dram[1]:     46592     47832     47868     47679     47473     47106     46501     46283     50009     47968     49644     49471     47610     48376     47420     46155 
dram[2]:     45989     46716     45413     47640     46283     47119     46369     48021     47210     49178     46874     48122     47635     47560     46558     46814 
dram[3]:     47440     48289     47471     48264     46551     47665     47518     46566     47958     48696     48810     49997     47829     49571     46372     46879 
dram[4]:     46197     47089     46228     47225     47850     46145     47037     47284     48505     48440     47986     48009     47783     47300     46560     45748 
dram[5]:     46991     46419     46764     46465     45935     47482     45493     45643     47175     48550     49143     49146     46899     47428     45216     45948 
dram[6]:     46050     47189     47765     48593     46757     46535     47036     47143     48879     48581     46989     49784     48465     47939     47095     46527 
dram[7]:     47052     47198     47180     46457     47478     46895     46314     47456     47973     49846     49547     48121     47270     47166     46468     47061 
dram[8]:     47675     47399     47330     47863     46428     47987     46932     46238     49866     47797     49005     49430     47228     48291     45999     46928 
dram[9]:     46318     46502     46289     48105     46725     46750     46388     48247     49047     48993     48015     48898     47074     47279     46647     46704 
dram[10]:     47885     47065     48448     45891     46719     46738     45668     46091     48359     47373     49276     48353     47133     47486     46343     46015 
dram[11]:     46040     47251     45676     47430     46726     46136     46999     46867     48666     49181     47624     48578     47696     48175     46976     45674 
total dram reads = 9095876
bank skew: 50009/45101 = 1.11
chip skew: 765876/750697 = 1.02
number of total write accesses:
dram[0]:      3222      3156      3307      3181      3271      3316      3165      3318      3464      3497      3461      3484      3443      3495      3232      3280 
dram[1]:      3074      3196      3272      3332      3291      3341      3188      3273      3585      3526      3414      3584      3455      3481      3324      3289 
dram[2]:      3147      3108      3171      3270      3281      3252      3240      3271      3429      3578      3488      3433      3427      3357      3339      3302 
dram[3]:      3201      3182      3338      3316      3231      3308      3267      3186      3560      3451      3455      3483      3441      3505      3294      3311 
dram[4]:      3134      3145      3245      3339      3352      3240      3204      3342      3519      3528      3473      3397      3383      3336      3338      3259 
dram[5]:      3176      3205      3325      3213      3180      3269      3171      3185      3488      3496      3532      3577      3443      3410      3231      3295 
dram[6]:      3090      3143      3304      3354      3216      3199      3272      3241      3540      3581      3387      3524      3458      3477      3355      3290 
dram[7]:      3197      3167      3257      3173      3324      3344      3185      3337      3407      3503      3519      3429      3419      3427      3210      3350 
dram[8]:      3225      3171      3260      3339      3237      3323      3263      3182      3617      3441      3481      3571      3485      3374      3280      3278 
dram[9]:      3180      3112      3277      3312      3344      3229      3235      3275      3501      3534      3457      3458      3378      3453      3334      3336 
dram[10]:      3175      3159      3370      3229      3234      3314      3174      3185      3525      3447      3561      3503      3369      3474      3278      3255 
dram[11]:      3084      3139      3192      3316      3278      3214      3326      3285      3553      3610      3506      3495      3444      3439      3365      3237 
total dram writes = 640325
bank skew: 3617/3074 = 1.18
chip skew: 53625/53093 = 1.01
average mf latency per bank:
dram[0]:       1467      1293      1434      1290      1408      1330      1451      1343      1467      1354      1447      1322      1458      1316      1466      1297
dram[1]:       1894      1700      1926      1705      1874      1706      1847      1636      1920      1737      1929      1725      1927      1690      1930      1698
dram[2]:       1613      1604      1628      1629      1610      1656      1656      1653      1661      1696      1636      1649      1644      1679      1658      1633
dram[3]:       1562      2290      1535      2217      1540      2212      1540      2206      1566      2207      1628      2315      1567      2284      1546      2180
dram[4]:       1858      1716      1805      1727      1846      1682      4431      1682      1892      1804      1809      1731      1825      1660      1914      1640
dram[5]:       1508      1448      1573      1427      1538      1476      1474      1444      1495      1463      1559      1515      1500      1485      1482      1498
dram[6]:       1781      2015      1807      2058      1770      2003      1793      2028      1911      2056      1824      2133      1875      2085      1798      2047
dram[7]:       1886      1807      1844      1800      1919      1799      1852      1798      1867      1871      1918      1797      1880      1803      1832      1815
dram[8]:       2081      1982      2075      1987      2014      1981      2017      1943      2055      2012      2040      2049      2010      2013      2023      2037
dram[9]:       1716      1654      1698      1689      1779      1692      1705      1702      1820      1725      1701      1745      1769      1702      1718      1663
dram[10]:       1841      1541      4077      1530      1857      1566      1848      1561      1824      1583      1863      1594      1863      1563      1820      1567
dram[11]:       1614      1539      1629      1528      1648      1549      1640      1527      1682      1595      1631      1632      1661      1604      1648      1528
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14179558 n_nop=12240575 n_act=728580 n_pre=728564 n_ref_event=0 n_req=798450 n_rd=754705 n_rd_L2_A=0 n_write=0 n_wr_bk=53292 bw_util=0.2279
n_activity=9666579 dram_eff=0.3343
bk0: 47116a 7207592i bk1: 46664a 7256098i bk2: 47304a 7199812i bk3: 46041a 7370608i bk4: 46719a 7295037i bk5: 48271a 7063408i bk6: 45101a 7441437i bk7: 47436a 7177817i bk8: 47284a 7136778i bk9: 48379a 7029470i bk10: 47930a 7086902i bk11: 48360a 7061667i bk12: 47713a 7120187i bk13: 48016a 7091400i bk14: 45211a 7443621i bk15: 47160a 7239214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087510
Row_Buffer_Locality_read = 0.085688
Row_Buffer_Locality_write = 0.118939
Bank_Level_Parallism = 11.879091
Bank_Level_Parallism_Col = 2.391943
Bank_Level_Parallism_Ready = 1.112735
write_to_read_ratio_blp_rw_average = 0.124263
GrpLevelPara = 2.069248 

BW Util details:
bwutil = 0.227933 
total_CMD = 14179558 
util_bw = 3231988 
Wasted_Col = 5999109 
Wasted_Row = 245220 
Idle = 4703241 

BW Util Bottlenecks: 
RCDc_limit = 10911584 
RCDWRc_limit = 322361 
WTRc_limit = 1915522 
RTWc_limit = 2156097 
CCDLc_limit = 692781 
rwq = 0 
CCDLc_limit_alone = 548468 
WTRc_limit_alone = 1866008 
RTWc_limit_alone = 2061298 

Commands details: 
total_CMD = 14179558 
n_nop = 12240575 
Read = 754705 
Write = 0 
L2_Alloc = 0 
L2_WB = 53292 
n_act = 728580 
n_pre = 728564 
n_ref = 0 
n_req = 798450 
total_req = 807997 

Dual Bus Interface Util: 
issued_total_row = 1457144 
issued_total_col = 807997 
Row_Bus_Util =  0.102764 
CoL_Bus_Util = 0.056983 
Either_Row_CoL_Bus_Util = 0.136745 
Issued_on_Two_Bus_Simul_Util = 0.023002 
issued_two_Eff = 0.168211 
queue_avg = 27.765577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.7656
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14179558 n_nop=12229136 n_act=734259 n_pre=734243 n_ref_event=0 n_req=808160 n_rd=763987 n_rd_L2_A=0 n_write=0 n_wr_bk=53625 bw_util=0.2306
n_activity=9660995 dram_eff=0.3385
bk0: 46592a 7213221i bk1: 47832a 7053962i bk2: 47868a 7004368i bk3: 47679a 7036882i bk4: 47473a 7072120i bk5: 47106a 7090635i bk6: 46501a 7194627i bk7: 46283a 7208246i bk8: 50009a 6775370i bk9: 47968a 6960741i bk10: 49644a 6792467i bk11: 49471a 6805942i bk12: 47610a 7035905i bk13: 48376a 6928482i bk14: 47420a 7102123i bk15: 46155a 7205878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091444
Row_Buffer_Locality_read = 0.089609
Row_Buffer_Locality_write = 0.123175
Bank_Level_Parallism = 12.168963
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.230645 
total_CMD = 14179558 
util_bw = 3270448 
Wasted_Col = 5983736 
Wasted_Row = 222473 
Idle = 4702901 

BW Util Bottlenecks: 
RCDc_limit = 10942045 
RCDWRc_limit = 320610 
WTRc_limit = 1931214 
RTWc_limit = 2227915 
CCDLc_limit = 710453 
rwq = 0 
CCDLc_limit_alone = 561212 
WTRc_limit_alone = 1881235 
RTWc_limit_alone = 2128653 

Commands details: 
total_CMD = 14179558 
n_nop = 12229136 
Read = 763987 
Write = 0 
L2_Alloc = 0 
L2_WB = 53625 
n_act = 734259 
n_pre = 734243 
n_ref = 0 
n_req = 808160 
total_req = 817612 

Dual Bus Interface Util: 
issued_total_row = 1468502 
issued_total_col = 817612 
Row_Bus_Util =  0.103565 
CoL_Bus_Util = 0.057661 
Either_Row_CoL_Bus_Util = 0.137552 
Issued_on_Two_Bus_Simul_Util = 0.023674 
issued_two_Eff = 0.172112 
queue_avg = 29.470686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.4707
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14179558 n_nop=12241421 n_act=727438 n_pre=727422 n_ref_event=0 n_req=796988 n_rd=753501 n_rd_L2_A=0 n_write=0 n_wr_bk=53093 bw_util=0.2275
n_activity=9659961 dram_eff=0.334
bk0: 45989a 7421390i bk1: 46716a 7329895i bk2: 45413a 7491691i bk3: 47640a 7246222i bk4: 46283a 7393739i bk5: 47119a 7290709i bk6: 46369a 7359728i bk7: 48021a 7168841i bk8: 47210a 7232501i bk9: 49178a 7028089i bk10: 46874a 7266421i bk11: 48122a 7163093i bk12: 47635a 7198737i bk13: 47560a 7205206i bk14: 46558a 7355716i bk15: 46814a 7351752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087267
Row_Buffer_Locality_read = 0.085619
Row_Buffer_Locality_write = 0.115828
Bank_Level_Parallism = 11.753551
Bank_Level_Parallism_Col = 2.383381
Bank_Level_Parallism_Ready = 1.110998
write_to_read_ratio_blp_rw_average = 0.122230
GrpLevelPara = 2.064922 

BW Util details:
bwutil = 0.227537 
total_CMD = 14179558 
util_bw = 3226376 
Wasted_Col = 5995599 
Wasted_Row = 245406 
Idle = 4712177 

BW Util Bottlenecks: 
RCDc_limit = 10902191 
RCDWRc_limit = 320600 
WTRc_limit = 1911969 
RTWc_limit = 2115810 
CCDLc_limit = 688157 
rwq = 0 
CCDLc_limit_alone = 546504 
WTRc_limit_alone = 1863110 
RTWc_limit_alone = 2023016 

Commands details: 
total_CMD = 14179558 
n_nop = 12241421 
Read = 753501 
Write = 0 
L2_Alloc = 0 
L2_WB = 53093 
n_act = 727438 
n_pre = 727422 
n_ref = 0 
n_req = 796988 
total_req = 806594 

Dual Bus Interface Util: 
issued_total_row = 1454860 
issued_total_col = 806594 
Row_Bus_Util =  0.102603 
CoL_Bus_Util = 0.056884 
Either_Row_CoL_Bus_Util = 0.136685 
Issued_on_Two_Bus_Simul_Util = 0.022802 
issued_two_Eff = 0.166818 
queue_avg = 27.012127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.0121
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14179558 n_nop=12224591 n_act=734045 n_pre=734029 n_ref_event=0 n_req=809970 n_rd=765876 n_rd_L2_A=0 n_write=0 n_wr_bk=53529 bw_util=0.2312
n_activity=9676096 dram_eff=0.3387
bk0: 47440a 6963888i bk1: 48289a 6868419i bk2: 47471a 6988309i bk3: 48264a 6868278i bk4: 46551a 7076635i bk5: 47665a 6974920i bk6: 47518a 6951527i bk7: 46566a 7079926i bk8: 47958a 6865178i bk9: 48696a 6776208i bk10: 48810a 6759135i bk11: 49997a 6642794i bk12: 47829a 6875613i bk13: 49571a 6706585i bk14: 46372a 7089489i bk15: 46879a 7040763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093738
Row_Buffer_Locality_read = 0.091717
Row_Buffer_Locality_write = 0.128838
Bank_Level_Parallism = 12.363795
Bank_Level_Parallism_Col = 2.430826
Bank_Level_Parallism_Ready = 1.117086
write_to_read_ratio_blp_rw_average = 0.129101
GrpLevelPara = 2.098752 

BW Util details:
bwutil = 0.231151 
total_CMD = 14179558 
util_bw = 3277620 
Wasted_Col = 5980418 
Wasted_Row = 228731 
Idle = 4692789 

BW Util Bottlenecks: 
RCDc_limit = 10932598 
RCDWRc_limit = 318699 
WTRc_limit = 1920323 
RTWc_limit = 2290858 
CCDLc_limit = 707685 
rwq = 0 
CCDLc_limit_alone = 554902 
WTRc_limit_alone = 1870431 
RTWc_limit_alone = 2187967 

Commands details: 
total_CMD = 14179558 
n_nop = 12224591 
Read = 765876 
Write = 0 
L2_Alloc = 0 
L2_WB = 53529 
n_act = 734045 
n_pre = 734029 
n_ref = 0 
n_req = 809970 
total_req = 819405 

Dual Bus Interface Util: 
issued_total_row = 1468074 
issued_total_col = 819405 
Row_Bus_Util =  0.103535 
CoL_Bus_Util = 0.057788 
Either_Row_CoL_Bus_Util = 0.137872 
Issued_on_Two_Bus_Simul_Util = 0.023450 
issued_two_Eff = 0.170086 
queue_avg = 31.477079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.4771
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14179558 n_nop=12239264 n_act=728913 n_pre=728897 n_ref_event=0 n_req=799133 n_rd=755386 n_rd_L2_A=0 n_write=0 n_wr_bk=53234 bw_util=0.2281
n_activity=9650925 dram_eff=0.3351
bk0: 46197a 7334334i bk1: 47089a 7245956i bk2: 46228a 7340180i bk3: 47225a 7219416i bk4: 47850a 7165322i bk5: 46145a 7338388i bk6: 47037a 7235150i bk7: 47284a 7177557i bk8: 48505a 7002757i bk9: 48440a 7032734i bk10: 47986a 7063758i bk11: 48009a 7081318i bk12: 47783a 7090343i bk13: 47300a 7218500i bk14: 46560a 7338502i bk15: 45748a 7435511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087870
Row_Buffer_Locality_read = 0.086108
Row_Buffer_Locality_write = 0.118294
Bank_Level_Parallism = 11.882701
Bank_Level_Parallism_Col = 2.398786
Bank_Level_Parallism_Ready = 1.113267
write_to_read_ratio_blp_rw_average = 0.125187
GrpLevelPara = 2.074348 

BW Util details:
bwutil = 0.228109 
total_CMD = 14179558 
util_bw = 3234480 
Wasted_Col = 5989827 
Wasted_Row = 240426 
Idle = 4714825 

BW Util Bottlenecks: 
RCDc_limit = 10909498 
RCDWRc_limit = 320911 
WTRc_limit = 1919524 
RTWc_limit = 2179106 
CCDLc_limit = 691689 
rwq = 0 
CCDLc_limit_alone = 546399 
WTRc_limit_alone = 1870308 
RTWc_limit_alone = 2083032 

Commands details: 
total_CMD = 14179558 
n_nop = 12239264 
Read = 755386 
Write = 0 
L2_Alloc = 0 
L2_WB = 53234 
n_act = 728913 
n_pre = 728897 
n_ref = 0 
n_req = 799133 
total_req = 808620 

Dual Bus Interface Util: 
issued_total_row = 1457810 
issued_total_col = 808620 
Row_Bus_Util =  0.102811 
CoL_Bus_Util = 0.057027 
Either_Row_CoL_Bus_Util = 0.136837 
Issued_on_Two_Bus_Simul_Util = 0.023000 
issued_two_Eff = 0.168086 
queue_avg = 28.007147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.0071
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14179558 n_nop=12242118 n_act=726055 n_pre=726039 n_ref_event=0 n_req=794355 n_rd=750697 n_rd_L2_A=0 n_write=0 n_wr_bk=53196 bw_util=0.2268
n_activity=9664418 dram_eff=0.3327
bk0: 46991a 7381631i bk1: 46419a 7479808i bk2: 46764a 7389867i bk3: 46465a 7409789i bk4: 45935a 7458099i bk5: 47482a 7340586i bk6: 45493a 7529413i bk7: 45643a 7503154i bk8: 47175a 7271728i bk9: 48550a 7147873i bk10: 49143a 7108298i bk11: 49146a 7091724i bk12: 46899a 7370070i bk13: 47428a 7278821i bk14: 45216a 7600677i bk15: 45948a 7494508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085982
Row_Buffer_Locality_read = 0.084271
Row_Buffer_Locality_write = 0.115397
Bank_Level_Parallism = 11.608202
Bank_Level_Parallism_Col = 2.379080
Bank_Level_Parallism_Ready = 1.111540
write_to_read_ratio_blp_rw_average = 0.122217
GrpLevelPara = 2.061311 

BW Util details:
bwutil = 0.226775 
total_CMD = 14179558 
util_bw = 3215572 
Wasted_Col = 6000879 
Wasted_Row = 253009 
Idle = 4710098 

BW Util Bottlenecks: 
RCDc_limit = 10895942 
RCDWRc_limit = 322692 
WTRc_limit = 1914514 
RTWc_limit = 2105801 
CCDLc_limit = 683432 
rwq = 0 
CCDLc_limit_alone = 542744 
WTRc_limit_alone = 1865584 
RTWc_limit_alone = 2014043 

Commands details: 
total_CMD = 14179558 
n_nop = 12242118 
Read = 750697 
Write = 0 
L2_Alloc = 0 
L2_WB = 53196 
n_act = 726055 
n_pre = 726039 
n_ref = 0 
n_req = 794355 
total_req = 803893 

Dual Bus Interface Util: 
issued_total_row = 1452094 
issued_total_col = 803893 
Row_Bus_Util =  0.102408 
CoL_Bus_Util = 0.056694 
Either_Row_CoL_Bus_Util = 0.136636 
Issued_on_Two_Bus_Simul_Util = 0.022465 
issued_two_Eff = 0.164416 
queue_avg = 26.130388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1304
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14179558 n_nop=12231074 n_act=730841 n_pre=730825 n_ref_event=0 n_req=805197 n_rd=761327 n_rd_L2_A=0 n_write=0 n_wr_bk=53431 bw_util=0.2298
n_activity=9666978 dram_eff=0.3371
bk0: 46050a 7181037i bk1: 47189a 7062452i bk2: 47765a 7005145i bk3: 48593a 6878852i bk4: 46757a 7120390i bk5: 46535a 7101492i bk6: 47036a 7080920i bk7: 47143a 6993905i bk8: 48879a 6823399i bk9: 48581a 6852232i bk10: 46989a 7070960i bk11: 49784a 6749692i bk12: 48465a 6882546i bk13: 47939a 6970371i bk14: 47095a 7056809i bk15: 46527a 7138280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092348
Row_Buffer_Locality_read = 0.090487
Row_Buffer_Locality_write = 0.124641
Bank_Level_Parallism = 12.228333
Bank_Level_Parallism_Col = 2.425066
Bank_Level_Parallism_Ready = 1.115172
write_to_read_ratio_blp_rw_average = 0.129381
GrpLevelPara = 2.091916 

BW Util details:
bwutil = 0.229840 
total_CMD = 14179558 
util_bw = 3259032 
Wasted_Col = 5975461 
Wasted_Row = 239142 
Idle = 4705923 

BW Util Bottlenecks: 
RCDc_limit = 10902725 
RCDWRc_limit = 318655 
WTRc_limit = 1913430 
RTWc_limit = 2286388 
CCDLc_limit = 704106 
rwq = 0 
CCDLc_limit_alone = 552427 
WTRc_limit_alone = 1863785 
RTWc_limit_alone = 2184354 

Commands details: 
total_CMD = 14179558 
n_nop = 12231074 
Read = 761327 
Write = 0 
L2_Alloc = 0 
L2_WB = 53431 
n_act = 730841 
n_pre = 730825 
n_ref = 0 
n_req = 805197 
total_req = 814758 

Dual Bus Interface Util: 
issued_total_row = 1461666 
issued_total_col = 814758 
Row_Bus_Util =  0.103083 
CoL_Bus_Util = 0.057460 
Either_Row_CoL_Bus_Util = 0.137415 
Issued_on_Two_Bus_Simul_Util = 0.023128 
issued_two_Eff = 0.168305 
queue_avg = 30.707943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.7079
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14179558 n_nop=12235361 n_act=730457 n_pre=730441 n_ref_event=0 n_req=803138 n_rd=759482 n_rd_L2_A=0 n_write=0 n_wr_bk=53248 bw_util=0.2293
n_activity=9652385 dram_eff=0.3368
bk0: 47052a 7132586i bk1: 47198a 7093683i bk2: 47180a 7114090i bk3: 46457a 7202008i bk4: 47478a 7092222i bk5: 46895a 7165664i bk6: 46314a 7210201i bk7: 47456a 7050096i bk8: 47973a 6963772i bk9: 49846a 6788405i bk10: 49547a 6813801i bk11: 48121a 6933531i bk12: 47270a 7088638i bk13: 47166a 7100029i bk14: 46468a 7214266i bk15: 47061a 7147415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090496
Row_Buffer_Locality_read = 0.088782
Row_Buffer_Locality_write = 0.120327
Bank_Level_Parallism = 12.118151
Bank_Level_Parallism_Col = 2.410623
Bank_Level_Parallism_Ready = 1.113284
write_to_read_ratio_blp_rw_average = 0.127311
GrpLevelPara = 2.085111 

BW Util details:
bwutil = 0.229268 
total_CMD = 14179558 
util_bw = 3250920 
Wasted_Col = 5979149 
Wasted_Row = 234156 
Idle = 4715333 

BW Util Bottlenecks: 
RCDc_limit = 10907442 
RCDWRc_limit = 319263 
WTRc_limit = 1921338 
RTWc_limit = 2222565 
CCDLc_limit = 701395 
rwq = 0 
CCDLc_limit_alone = 552816 
WTRc_limit_alone = 1871989 
RTWc_limit_alone = 2123335 

Commands details: 
total_CMD = 14179558 
n_nop = 12235361 
Read = 759482 
Write = 0 
L2_Alloc = 0 
L2_WB = 53248 
n_act = 730457 
n_pre = 730441 
n_ref = 0 
n_req = 803138 
total_req = 812730 

Dual Bus Interface Util: 
issued_total_row = 1460898 
issued_total_col = 812730 
Row_Bus_Util =  0.103028 
CoL_Bus_Util = 0.057317 
Either_Row_CoL_Bus_Util = 0.137113 
Issued_on_Two_Bus_Simul_Util = 0.023233 
issued_two_Eff = 0.169443 
queue_avg = 29.879702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.8797
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14179558 n_nop=12235686 n_act=731170 n_pre=731154 n_ref_event=0 n_req=806306 n_rd=762396 n_rd_L2_A=0 n_write=0 n_wr_bk=53527 bw_util=0.2302
n_activity=9656087 dram_eff=0.338
bk0: 47675a 7050936i bk1: 47399a 7028034i bk2: 47330a 7048513i bk3: 47863a 6979716i bk4: 46428a 7124965i bk5: 47987a 6971927i bk6: 46932a 7091127i bk7: 46238a 7164841i bk8: 49866a 6736323i bk9: 47797a 6894124i bk10: 49005a 6827681i bk11: 49430a 6758466i bk12: 47228a 7020960i bk13: 48291a 6925836i bk14: 45999a 7186549i bk15: 46928a 7098247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093185
Row_Buffer_Locality_read = 0.091235
Row_Buffer_Locality_write = 0.127055
Bank_Level_Parallism = 12.249227
Bank_Level_Parallism_Col = 2.430829
Bank_Level_Parallism_Ready = 1.117007
write_to_read_ratio_blp_rw_average = 0.130118
GrpLevelPara = 2.096937 

BW Util details:
bwutil = 0.230169 
total_CMD = 14179558 
util_bw = 3263692 
Wasted_Col = 5963311 
Wasted_Row = 235396 
Idle = 4717159 

BW Util Bottlenecks: 
RCDc_limit = 10891771 
RCDWRc_limit = 318182 
WTRc_limit = 1920605 
RTWc_limit = 2295544 
CCDLc_limit = 710614 
rwq = 0 
CCDLc_limit_alone = 557986 
WTRc_limit_alone = 1870881 
RTWc_limit_alone = 2192640 

Commands details: 
total_CMD = 14179558 
n_nop = 12235686 
Read = 762396 
Write = 0 
L2_Alloc = 0 
L2_WB = 53527 
n_act = 731170 
n_pre = 731154 
n_ref = 0 
n_req = 806306 
total_req = 815923 

Dual Bus Interface Util: 
issued_total_row = 1462324 
issued_total_col = 815923 
Row_Bus_Util =  0.103129 
CoL_Bus_Util = 0.057542 
Either_Row_CoL_Bus_Util = 0.137090 
Issued_on_Two_Bus_Simul_Util = 0.023581 
issued_two_Eff = 0.172015 
queue_avg = 30.833838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8338
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14179558 n_nop=12236450 n_act=729508 n_pre=729492 n_ref_event=0 n_req=801775 n_rd=757981 n_rd_L2_A=0 n_write=0 n_wr_bk=53415 bw_util=0.2289
n_activity=9653975 dram_eff=0.3362
bk0: 46318a 7245084i bk1: 46502a 7240478i bk2: 46289a 7295612i bk3: 48105a 7091225i bk4: 46725a 7217143i bk5: 46750a 7180723i bk6: 46388a 7238295i bk7: 48247a 7012456i bk8: 49047a 6917285i bk9: 48993a 6937010i bk10: 48015a 7026866i bk11: 48898a 6949601i bk12: 47074a 7185480i bk13: 47279a 7153028i bk14: 46647a 7255252i bk15: 46704a 7216935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090135
Row_Buffer_Locality_read = 0.088240
Row_Buffer_Locality_write = 0.122939
Bank_Level_Parallism = 12.004426
Bank_Level_Parallism_Col = 2.410598
Bank_Level_Parallism_Ready = 1.114450
write_to_read_ratio_blp_rw_average = 0.126969
GrpLevelPara = 2.083115 

BW Util details:
bwutil = 0.228892 
total_CMD = 14179558 
util_bw = 3245584 
Wasted_Col = 5981723 
Wasted_Row = 238544 
Idle = 4713707 

BW Util Bottlenecks: 
RCDc_limit = 10902629 
RCDWRc_limit = 319353 
WTRc_limit = 1910963 
RTWc_limit = 2226681 
CCDLc_limit = 699232 
rwq = 0 
CCDLc_limit_alone = 551138 
WTRc_limit_alone = 1861733 
RTWc_limit_alone = 2127817 

Commands details: 
total_CMD = 14179558 
n_nop = 12236450 
Read = 757981 
Write = 0 
L2_Alloc = 0 
L2_WB = 53415 
n_act = 729508 
n_pre = 729492 
n_ref = 0 
n_req = 801775 
total_req = 811396 

Dual Bus Interface Util: 
issued_total_row = 1459000 
issued_total_col = 811396 
Row_Bus_Util =  0.102895 
CoL_Bus_Util = 0.057223 
Either_Row_CoL_Bus_Util = 0.137036 
Issued_on_Two_Bus_Simul_Util = 0.023082 
issued_two_Eff = 0.168435 
queue_avg = 28.681503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6815
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14179558 n_nop=12248065 n_act=728305 n_pre=728289 n_ref_event=0 n_req=798656 n_rd=754843 n_rd_L2_A=0 n_write=0 n_wr_bk=53252 bw_util=0.228
n_activity=9648570 dram_eff=0.335
bk0: 47885a 7162042i bk1: 47065a 7198405i bk2: 48448a 7029021i bk3: 45891a 7317082i bk4: 46719a 7227313i bk5: 46738a 7210049i bk6: 45668a 7312437i bk7: 46091a 7275770i bk8: 48359a 6989815i bk9: 47373a 7074770i bk10: 49276a 6845407i bk11: 48353a 6985087i bk12: 47133a 7150012i bk13: 47486a 7132950i bk14: 46343a 7291250i bk15: 46015a 7344476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088087
Row_Buffer_Locality_read = 0.086430
Row_Buffer_Locality_write = 0.116632
Bank_Level_Parallism = 11.978992
Bank_Level_Parallism_Col = 2.397001
Bank_Level_Parallism_Ready = 1.112733
write_to_read_ratio_blp_rw_average = 0.124524
GrpLevelPara = 2.074251 

BW Util details:
bwutil = 0.227961 
total_CMD = 14179558 
util_bw = 3232380 
Wasted_Col = 5979232 
Wasted_Row = 242584 
Idle = 4725362 

BW Util Bottlenecks: 
RCDc_limit = 10886902 
RCDWRc_limit = 322269 
WTRc_limit = 1918306 
RTWc_limit = 2161732 
CCDLc_limit = 697696 
rwq = 0 
CCDLc_limit_alone = 553162 
WTRc_limit_alone = 1868965 
RTWc_limit_alone = 2066539 

Commands details: 
total_CMD = 14179558 
n_nop = 12248065 
Read = 754843 
Write = 0 
L2_Alloc = 0 
L2_WB = 53252 
n_act = 728305 
n_pre = 728289 
n_ref = 0 
n_req = 798656 
total_req = 808095 

Dual Bus Interface Util: 
issued_total_row = 1456594 
issued_total_col = 808095 
Row_Bus_Util =  0.102725 
CoL_Bus_Util = 0.056990 
Either_Row_CoL_Bus_Util = 0.136217 
Issued_on_Two_Bus_Simul_Util = 0.023498 
issued_two_Eff = 0.172507 
queue_avg = 28.420717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.4207
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14179558 n_nop=12239844 n_act=728034 n_pre=728018 n_ref_event=0 n_req=799568 n_rd=755695 n_rd_L2_A=0 n_write=0 n_wr_bk=53483 bw_util=0.2283
n_activity=9656181 dram_eff=0.3352
bk0: 46040a 7375264i bk1: 47251a 7243775i bk2: 45676a 7411453i bk3: 47430a 7201949i bk4: 46726a 7269556i bk5: 46136a 7341360i bk6: 46999a 7202914i bk7: 46867a 7198132i bk8: 48666a 7012602i bk9: 49181a 6913283i bk10: 47624a 7112608i bk11: 48578a 7020591i bk12: 47696a 7138927i bk13: 48175a 7072990i bk14: 46976a 7266066i bk15: 45674a 7425938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089466
Row_Buffer_Locality_read = 0.087734
Row_Buffer_Locality_write = 0.119299
Bank_Level_Parallism = 11.895507
Bank_Level_Parallism_Col = 2.396901
Bank_Level_Parallism_Ready = 1.113441
write_to_read_ratio_blp_rw_average = 0.124779
GrpLevelPara = 2.073015 

BW Util details:
bwutil = 0.228266 
total_CMD = 14179558 
util_bw = 3236712 
Wasted_Col = 5983346 
Wasted_Row = 244206 
Idle = 4715294 

BW Util Bottlenecks: 
RCDc_limit = 10887517 
RCDWRc_limit = 321875 
WTRc_limit = 1917260 
RTWc_limit = 2166837 
CCDLc_limit = 694775 
rwq = 0 
CCDLc_limit_alone = 550372 
WTRc_limit_alone = 1868045 
RTWc_limit_alone = 2071649 

Commands details: 
total_CMD = 14179558 
n_nop = 12239844 
Read = 755695 
Write = 0 
L2_Alloc = 0 
L2_WB = 53483 
n_act = 728034 
n_pre = 728018 
n_ref = 0 
n_req = 799568 
total_req = 809178 

Dual Bus Interface Util: 
issued_total_row = 1456052 
issued_total_col = 809178 
Row_Bus_Util =  0.102687 
CoL_Bus_Util = 0.057067 
Either_Row_CoL_Bus_Util = 0.136797 
Issued_on_Two_Bus_Simul_Util = 0.022957 
issued_two_Eff = 0.167816 
queue_avg = 28.257784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2578

========= L2 cache stats =========
L2_cache_bank[0]: Access = 651868, Miss = 377486, Miss_rate = 0.579, Pending_hits = 3288, Reservation_fails = 6358
L2_cache_bank[1]: Access = 654626, Miss = 383435, Miss_rate = 0.586, Pending_hits = 3230, Reservation_fails = 11277
L2_cache_bank[2]: Access = 651288, Miss = 386225, Miss_rate = 0.593, Pending_hits = 3932, Reservation_fails = 4943
L2_cache_bank[3]: Access = 658223, Miss = 383975, Miss_rate = 0.583, Pending_hits = 3902, Reservation_fails = 11631
L2_cache_bank[4]: Access = 647851, Miss = 375431, Miss_rate = 0.580, Pending_hits = 3581, Reservation_fails = 15980
L2_cache_bank[5]: Access = 670435, Miss = 384268, Miss_rate = 0.573, Pending_hits = 3718, Reservation_fails = 10226
L2_cache_bank[6]: Access = 651950, Miss = 383040, Miss_rate = 0.588, Pending_hits = 3808, Reservation_fails = 5973
L2_cache_bank[7]: Access = 651098, Miss = 389019, Miss_rate = 0.597, Pending_hits = 4209, Reservation_fails = 3403
L2_cache_bank[8]: Access = 951271, Miss = 381234, Miss_rate = 0.401, Pending_hits = 3586, Reservation_fails = 18476
L2_cache_bank[9]: Access = 647826, Miss = 380332, Miss_rate = 0.587, Pending_hits = 3290, Reservation_fails = 4395
L2_cache_bank[10]: Access = 651164, Miss = 376732, Miss_rate = 0.579, Pending_hits = 3359, Reservation_fails = 4547
L2_cache_bank[11]: Access = 655558, Miss = 380197, Miss_rate = 0.580, Pending_hits = 3318, Reservation_fails = 3162
L2_cache_bank[12]: Access = 655658, Miss = 382152, Miss_rate = 0.583, Pending_hits = 3917, Reservation_fails = 6066
L2_cache_bank[13]: Access = 647387, Miss = 385404, Miss_rate = 0.595, Pending_hits = 3993, Reservation_fails = 5013
L2_cache_bank[14]: Access = 665392, Miss = 382387, Miss_rate = 0.575, Pending_hits = 4037, Reservation_fails = 4889
L2_cache_bank[15]: Access = 657115, Miss = 383308, Miss_rate = 0.583, Pending_hits = 3973, Reservation_fails = 12712
L2_cache_bank[16]: Access = 666103, Miss = 383568, Miss_rate = 0.576, Pending_hits = 4260, Reservation_fails = 5093
L2_cache_bank[17]: Access = 654910, Miss = 385036, Miss_rate = 0.588, Pending_hits = 4255, Reservation_fails = 12000
L2_cache_bank[18]: Access = 653533, Miss = 379596, Miss_rate = 0.581, Pending_hits = 3549, Reservation_fails = 7219
L2_cache_bank[19]: Access = 660174, Miss = 384571, Miss_rate = 0.583, Pending_hits = 3576, Reservation_fails = 5022
L2_cache_bank[20]: Access = 952310, Miss = 382922, Miss_rate = 0.402, Pending_hits = 3860, Reservation_fails = 15199
L2_cache_bank[21]: Access = 651908, Miss = 378099, Miss_rate = 0.580, Pending_hits = 3609, Reservation_fails = 12702
L2_cache_bank[22]: Access = 659577, Miss = 379507, Miss_rate = 0.575, Pending_hits = 3802, Reservation_fails = 9413
L2_cache_bank[23]: Access = 652811, Miss = 382402, Miss_rate = 0.586, Pending_hits = 3613, Reservation_fails = 20179
L2_total_cache_accesses = 16320036
L2_total_cache_misses = 9170326
L2_total_cache_miss_rate = 0.5619
L2_total_cache_pending_hits = 89665
L2_total_cache_reservation_fails = 215878
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6767175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7758545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215878
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1337331
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89665
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18620
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55830
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15952716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 367320
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122865
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.069

icnt_total_pkts_mem_to_simt=16320036
icnt_total_pkts_simt_to_mem=16320036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16320036
Req_Network_cycles = 5529252
Req_Network_injected_packets_per_cycle =       2.9516 
Req_Network_conflicts_per_cycle =       1.6770
Req_Network_conflicts_per_cycle_util =       2.4492
Req_Bank_Level_Parallism =       4.3106
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.7546
Req_Network_out_buffer_full_per_cycle =       0.0566
Req_Network_out_buffer_avg_util =      22.0392

Reply_Network_injected_packets_num = 16320036
Reply_Network_cycles = 5529252
Reply_Network_injected_packets_per_cycle =        2.9516
Reply_Network_conflicts_per_cycle =        0.7366
Reply_Network_conflicts_per_cycle_util =       1.0756
Reply_Bank_Level_Parallism =       4.3096
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1007
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0984
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 44 min, 28 sec (27868 sec)
gpgpu_simulation_rate = 2682 (inst/sec)
gpgpu_simulation_rate = 198 (cycle/sec)
gpgpu_silicon_slowdown = 6893939x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (14,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 19: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 19 
gpu_sim_cycle = 72002
gpu_sim_insn = 335914
gpu_ipc =       4.6653
gpu_tot_sim_cycle = 5601254
gpu_tot_sim_insn = 75103398
gpu_tot_ipc =      13.4083
gpu_tot_issued_cta = 2344
gpu_occupancy = 17.6489% 
gpu_tot_occupancy = 72.9882% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4878
partiton_level_parallism_total  =       2.9199
partiton_level_parallism_util =       2.2746
partiton_level_parallism_util_total  =       4.4160
L2_BW  =      21.3068 GB/Sec
L2_BW_total  =     127.5417 GB/Sec
gpu_total_sim_rate=2684

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 551949, Miss = 480004, Miss_rate = 0.870, Pending_hits = 14826, Reservation_fails = 1747851
	L1D_cache_core[1]: Access = 563386, Miss = 494516, Miss_rate = 0.878, Pending_hits = 14747, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 573688, Miss = 499809, Miss_rate = 0.871, Pending_hits = 15108, Reservation_fails = 1912962
	L1D_cache_core[3]: Access = 596579, Miss = 520548, Miss_rate = 0.873, Pending_hits = 15960, Reservation_fails = 1979909
	L1D_cache_core[4]: Access = 574306, Miss = 499592, Miss_rate = 0.870, Pending_hits = 15347, Reservation_fails = 1937216
	L1D_cache_core[5]: Access = 603383, Miss = 522822, Miss_rate = 0.866, Pending_hits = 16224, Reservation_fails = 1921004
	L1D_cache_core[6]: Access = 566844, Miss = 491407, Miss_rate = 0.867, Pending_hits = 15037, Reservation_fails = 1813325
	L1D_cache_core[7]: Access = 585519, Miss = 508981, Miss_rate = 0.869, Pending_hits = 15913, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 589889, Miss = 513409, Miss_rate = 0.870, Pending_hits = 15822, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575349, Miss = 500629, Miss_rate = 0.870, Pending_hits = 15427, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593375, Miss = 514474, Miss_rate = 0.867, Pending_hits = 16188, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594446, Miss = 514852, Miss_rate = 0.866, Pending_hits = 15901, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604474, Miss = 527384, Miss_rate = 0.872, Pending_hits = 15822, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593401, Miss = 513292, Miss_rate = 0.865, Pending_hits = 15241, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593856, Miss = 517153, Miss_rate = 0.871, Pending_hits = 16086, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 559105, Miss = 491569, Miss_rate = 0.879, Pending_hits = 14619, Reservation_fails = 1739015
	L1D_cache_core[22]: Access = 570029, Miss = 498587, Miss_rate = 0.875, Pending_hits = 14966, Reservation_fails = 1859538
	L1D_cache_core[23]: Access = 554824, Miss = 478683, Miss_rate = 0.863, Pending_hits = 15149, Reservation_fails = 1741614
	L1D_cache_core[24]: Access = 566760, Miss = 494686, Miss_rate = 0.873, Pending_hits = 15321, Reservation_fails = 1817334
	L1D_cache_core[25]: Access = 553078, Miss = 482742, Miss_rate = 0.873, Pending_hits = 14400, Reservation_fails = 1738735
	L1D_cache_core[26]: Access = 586818, Miss = 513924, Miss_rate = 0.876, Pending_hits = 15532, Reservation_fails = 1821678
	L1D_cache_core[27]: Access = 611930, Miss = 537390, Miss_rate = 0.878, Pending_hits = 16415, Reservation_fails = 2034167
	L1D_cache_core[28]: Access = 561191, Miss = 490860, Miss_rate = 0.875, Pending_hits = 14350, Reservation_fails = 1728737
	L1D_cache_core[29]: Access = 577353, Miss = 508702, Miss_rate = 0.881, Pending_hits = 15038, Reservation_fails = 1784708
	L1D_total_cache_accesses = 17360765
	L1D_total_cache_misses = 15124598
	L1D_total_cache_miss_rate = 0.8712
	L1D_total_cache_pending_hits = 462347
	L1D_total_cache_reservation_fails = 55555777
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1748826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 462347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14472975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55547624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 308191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 462347
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16992339
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 368426

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2446772
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52092625
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2344, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10715, 11866, 12237, 9051, 8532, 10828, 9611, 9447, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 289426624
gpgpu_n_tot_w_icount = 9044582
gpgpu_n_stall_shd_mem = 23177156
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15986732
gpgpu_n_mem_write_global = 368426
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19643133
gpgpu_n_store_insn = 599042
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5399296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22049264
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1127892
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25120599	W0_Idle:27858400	W0_Scoreboard:421406659	W1:2501098	W2:1050049	W3:666589	W4:477418	W5:361241	W6:289165	W7:243167	W8:212413	W9:191382	W10:177184	W11:172633	W12:167347	W13:159175	W14:157414	W15:154108	W16:144413	W17:143664	W18:138017	W19:140593	W20:136032	W21:129542	W22:119517	W23:103414	W24:87919	W25:71607	W26:55747	W27:44443	W28:36492	W29:27942	W30:17930	W31:8817	W32:658110
single_issue_nums: WS0:2278005	WS1:2272248	WS2:2252751	WS3:2241578	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118249328 {8:14781166,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14737040 {40:368426,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48222640 {40:1205566,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 591246640 {40:14781166,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2947408 {8:368426,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48222640 {40:1205566,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1050 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1976134 	44541 	110920 	242452 	462251 	767364 	1216564 	1817627 	2040237 	902996 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5033738 	3326360 	2650982 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	740081 	131403 	37362 	18667 	9937899 	850604 	799545 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14797056 	1090866 	294450 	115788 	38681 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1166 	1345 	1314 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     62673    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     80576    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     73739    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     71577    123364     79933    149815    109480    179603     67443 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     49129     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     41890    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098370  1.091403  1.098258  1.088913  1.090330  1.100241  1.081664  1.098686  1.100364  1.105705  1.100785  1.101709  1.097825  1.097333  1.087424  1.094617 
dram[1]:  1.089016  1.099111  1.097153  1.101367  1.094987  1.099201  1.088913  1.092448  1.118882  1.109262  1.111900  1.113692  1.097632  1.101235  1.101143  1.092492 
dram[2]:  1.089871  1.088042  1.086416  1.097631  1.090507  1.093779  1.096604  1.101736  1.101009  1.110690  1.097177  1.098863  1.099445  1.090254  1.092764  1.093951 
dram[3]:  1.097673  1.107500  1.099652  1.104823  1.090994  1.098299  1.101096  1.095019  1.107935  1.112339  1.109455  1.120115  1.102046  1.114506  1.097411  1.094667 
dram[4]:  1.087337  1.094278  1.089742  1.097239  1.104597  1.084775  1.090104  1.100870  1.113765  1.111755  1.099827  1.100562  1.096755  1.089595  1.094480  1.085097 
dram[5]:  1.094431  1.093121  1.094236  1.088726  1.088864  1.094268  1.087136  1.083911  1.095063  1.102618  1.116027  1.106953  1.093121  1.092747  1.084557  1.087141 
dram[6]:  1.090826  1.097252  1.099278  1.107414  1.094741  1.093191  1.102771  1.098204  1.117676  1.113064  1.093292  1.117757  1.102693  1.104594  1.096869  1.097194 
dram[7]:  1.092834  1.100434  1.096725  1.091196  1.099475  1.098461  1.090116  1.099611  1.105124  1.118350  1.117986  1.099707  1.098855  1.094035  1.094052  1.093686 
dram[8]:  1.104923  1.099116  1.102010  1.104877  1.092411  1.105082  1.098814  1.093282  1.119999  1.100868  1.114191  1.120629  1.094797  1.105359  1.092666  1.093355 
dram[9]:  1.092132  1.089342  1.092957  1.103581  1.104009  1.093830  1.090546  1.102990  1.114116  1.111876  1.099424  1.103104  1.096275  1.096122  1.097345  1.096248 
dram[10]:  1.100348  1.093179  1.102078  1.088717  1.096809  1.089970  1.087850  1.092400  1.108344  1.099563  1.111921  1.104669  1.092777  1.094655  1.092381  1.088120 
dram[11]:  1.087590  1.094241  1.091753  1.097946  1.095530  1.091380  1.096119  1.094273  1.114502  1.116346  1.102201  1.106086  1.102732  1.097446  1.096177  1.086652 
average row locality = 9637479/8771821 = 1.098686
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47198     46742     47376     46111     46805     48356     45187     47520     47352     48460     48009     48433     47803     48089     45301     47232 
dram[1]:     46679     47925     47927     47746     47552     47195     46582     46349     50071     48066     49712     49549     47694     48460     47511     46228 
dram[2]:     46068     46787     45478     47722     46367     47177     46445     48100     47275     49279     46972     48196     47703     47634     46644     46891 
dram[3]:     47532     48357     47554     48344     46635     47731     47587     46643     48012     48788     48903     50080     47903     49620     46440     46957 
dram[4]:     46292     47174     46312     47289     47924     46214     47099     47362     48569     48527     48064     48102     47843     47389     46641     45850 
dram[5]:     47058     46500     46842     46537     46008     47557     45557     45722     47248     48613     49228     49210     46976     47495     45295     46030 
dram[6]:     46151     47262     47836     48659     46830     46614     47123     47225     48967     48659     47050     49852     48562     48015     47170     46596 
dram[7]:     47130     47263     47252     46541     47537     46959     46389     47526     48046     49932     49612     48216     47335     47263     46574     47128 
dram[8]:     47745     47481     47412     47939     46498     48058     47007     46308     49924     47868     49102     49517     47312     48371     46062     47008 
dram[9]:     46390     46575     46349     48188     46819     46836     46470     48343     49118     49077     48091     48968     47152     47347     46747     46773 
dram[10]:     47962     47145     48532     45964     46801     46801     45749     46167     48435     47455     49336     48438     47213     47542     46433     46073 
dram[11]:     46119     47317     45745     47504     46807     46206     47089     46954     48744     49261     47718     48672     47760     48247     47056     45756 
total dram reads = 9110701
bank skew: 50080/45187 = 1.11
chip skew: 767086/751876 = 1.02
number of total write accesses:
dram[0]:      3226      3159      3311      3184      3274      3323      3172      3327      3469      3503      3471      3487      3450      3500      3237      3290 
dram[1]:      3078      3202      3273      3337      3297      3346      3195      3284      3585      3535      3423      3587      3467      3487      3330      3292 
dram[2]:      3151      3112      3176      3279      3284      3263      3248      3274      3433      3583      3498      3438      3431      3360      3343      3306 
dram[3]:      3207      3186      3350      3326      3239      3313      3275      3191      3565      3456      3458      3493      3451      3510      3301      3321 
dram[4]:      3138      3152      3250      3349      3358      3244      3214      3346      3522      3535      3481      3407      3388      3340      3348      3271 
dram[5]:      3182      3211      3328      3220      3185      3271      3175      3191      3490      3500      3536      3581      3447      3414      3236      3300 
dram[6]:      3094      3148      3318      3362      3220      3200      3278      3249      3542      3584      3394      3532      3463      3484      3363      3301 
dram[7]:      3204      3172      3262      3185      3324      3347      3191      3342      3413      3509      3525      3430      3423      3432      3214      3356 
dram[8]:      3230      3178      3262      3343      3248      3327      3266      3184      3621      3452      3488      3577      3492      3384      3284      3284 
dram[9]:      3187      3116      3281      3319      3348      3237      3245      3276      3503      3539      3466      3460      3382      3462      3342      3347 
dram[10]:      3180      3164      3382      3236      3239      3316      3181      3189      3529      3451      3568      3506      3379      3478      3287      3258 
dram[11]:      3091      3142      3195      3320      3283      3218      3338      3290      3556      3612      3513      3497      3449      3445      3372      3244 
total dram writes = 641431
bank skew: 3621/3078 = 1.18
chip skew: 53718/53179 = 1.01
average mf latency per bank:
dram[0]:       1466      1292      1433      1290      1407      1329      1449      1342      1466      1354      1446      1322      1457      1315      1465      1296
dram[1]:       1892      1698      1925      1704      1872      1704      1845      1634      1918      1735      1927      1724      1926      1689      1928      1697
dram[2]:       1612      1603      1627      1628      1608      1655      1655      1652      1660      1694      1634      1647      1643      1678      1656      1632
dram[3]:       1561      2288      1533      2215      1539      2210      1539      2203      1566      2204      1626      2312      1566      2283      1545      2177
dram[4]:       1857      1715      1803      1726      1845      1680      4426      1680      1891      1802      1807      1729      1824      1658      1911      1638
dram[5]:       1507      1447      1572      1426      1537      1475      1473      1443      1494      1462      1558      1514      1499      1484      1481      1497
dram[6]:       1778      2013      1805      2056      1769      2001      1791      2026      1909      2054      1822      2131      1874      2083      1796      2045
dram[7]:       1884      1805      1842      1798      1918      1798      1850      1797      1865      1869      1917      1796      1880      1802      1830      1814
dram[8]:       2079      1979      2073      1985      2012      1979      2015      1942      2053      2010      2037      2047      2008      2011      2021      2035
dram[9]:       1715      1653      1697      1688      1777      1690      1703      1700      1818      1723      1699      1744      1768      1701      1716      1661
dram[10]:       1839      1540      4077      1528      1855      1565      1846      1560      1823      1582      1861      1592      1861      1562      1818      1566
dram[11]:       1613      1538      1627      1527      1646      1548      1638      1526      1681      1594      1629      1630      1661      1603      1646      1527
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14364203 n_nop=12421800 n_act=729787 n_pre=729771 n_ref_event=0 n_req=799801 n_rd=755974 n_rd_L2_A=0 n_write=0 n_wr_bk=53383 bw_util=0.2254
n_activity=9703466 dram_eff=0.3336
bk0: 47198a 7382681i bk1: 46742a 7432039i bk2: 47376a 7375349i bk3: 46111a 7547374i bk4: 46805a 7469998i bk5: 48356a 7239098i bk6: 45187a 7615551i bk7: 47520a 7352156i bk8: 47352a 7313256i bk9: 48460a 7204054i bk10: 48009a 7261628i bk11: 48433a 7237613i bk12: 47803a 7294969i bk13: 48089a 7267422i bk14: 45301a 7619084i bk15: 47232a 7415693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087542
Row_Buffer_Locality_read = 0.085728
Row_Buffer_Locality_write = 0.118831
Bank_Level_Parallism = 11.861238
Bank_Level_Parallism_Col = 2.390879
Bank_Level_Parallism_Ready = 1.112708
write_to_read_ratio_blp_rw_average = 0.124219
GrpLevelPara = 2.068391 

BW Util details:
bwutil = 0.225382 
total_CMD = 14364203 
util_bw = 3237428 
Wasted_Col = 6014076 
Wasted_Row = 252277 
Idle = 4860422 

BW Util Bottlenecks: 
RCDc_limit = 10931973 
RCDWRc_limit = 323034 
WTRc_limit = 1917906 
RTWc_limit = 2159665 
CCDLc_limit = 693737 
rwq = 0 
CCDLc_limit_alone = 549173 
WTRc_limit_alone = 1868344 
RTWc_limit_alone = 2064663 

Commands details: 
total_CMD = 14364203 
n_nop = 12421800 
Read = 755974 
Write = 0 
L2_Alloc = 0 
L2_WB = 53383 
n_act = 729787 
n_pre = 729771 
n_ref = 0 
n_req = 799801 
total_req = 809357 

Dual Bus Interface Util: 
issued_total_row = 1459558 
issued_total_col = 809357 
Row_Bus_Util =  0.101611 
CoL_Bus_Util = 0.056345 
Either_Row_CoL_Bus_Util = 0.135225 
Issued_on_Two_Bus_Simul_Util = 0.022731 
issued_two_Eff = 0.168097 
queue_avg = 27.440590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.4406
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14364203 n_nop=12410254 n_act=735473 n_pre=735457 n_ref_event=0 n_req=809502 n_rd=765246 n_rd_L2_A=0 n_write=0 n_wr_bk=53718 bw_util=0.2281
n_activity=9698736 dram_eff=0.3378
bk0: 46679a 7388428i bk1: 47925a 7229034i bk2: 47927a 7182961i bk3: 47746a 7214118i bk4: 47552a 7247879i bk5: 47195a 7266144i bk6: 46582a 7369481i bk7: 46349a 7384109i bk8: 50071a 6953503i bk9: 48066a 7134446i bk10: 49712a 6968552i bk11: 49549a 6981186i bk12: 47694a 7210500i bk13: 48460a 7103114i bk14: 47511a 7276158i bk15: 46228a 7381900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091450
Row_Buffer_Locality_read = 0.089629
Row_Buffer_Locality_write = 0.122944
Bank_Level_Parallism = 12.148758
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114891
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.228057 
total_CMD = 14364203 
util_bw = 3275856 
Wasted_Col = 5999335 
Wasted_Row = 229836 
Idle = 4859176 

BW Util Bottlenecks: 
RCDc_limit = 10962793 
RCDWRc_limit = 321379 
WTRc_limit = 1934119 
RTWc_limit = 2230950 
CCDLc_limit = 711279 
rwq = 0 
CCDLc_limit_alone = 561884 
WTRc_limit_alone = 1884092 
RTWc_limit_alone = 2131582 

Commands details: 
total_CMD = 14364203 
n_nop = 12410254 
Read = 765246 
Write = 0 
L2_Alloc = 0 
L2_WB = 53718 
n_act = 735473 
n_pre = 735457 
n_ref = 0 
n_req = 809502 
total_req = 818964 

Dual Bus Interface Util: 
issued_total_row = 1470930 
issued_total_col = 818964 
Row_Bus_Util =  0.102402 
CoL_Bus_Util = 0.057014 
Either_Row_CoL_Bus_Util = 0.136029 
Issued_on_Two_Bus_Simul_Util = 0.023388 
issued_two_Eff = 0.171931 
queue_avg = 29.119072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.1191
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14364203 n_nop=12422598 n_act=728636 n_pre=728620 n_ref_event=0 n_req=798302 n_rd=754738 n_rd_L2_A=0 n_write=0 n_wr_bk=53179 bw_util=0.225
n_activity=9697584 dram_eff=0.3332
bk0: 46068a 7597925i bk1: 46787a 7508228i bk2: 45478a 7669269i bk3: 47722a 7422469i bk4: 46367a 7570340i bk5: 47177a 7466821i bk6: 46445a 7536509i bk7: 48100a 7345087i bk8: 47275a 7410065i bk9: 49279a 7203985i bk10: 46972a 7441804i bk11: 48196a 7340186i bk12: 47703a 7376981i bk13: 47634a 7382691i bk14: 46644a 7532354i bk15: 46891a 7528860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087269
Row_Buffer_Locality_read = 0.085630
Row_Buffer_Locality_write = 0.115669
Bank_Level_Parallism = 11.732143
Bank_Level_Parallism_Col = 2.382261
Bank_Level_Parallism_Ready = 1.110938
write_to_read_ratio_blp_rw_average = 0.122220
GrpLevelPara = 2.063961 

BW Util details:
bwutil = 0.224981 
total_CMD = 14364203 
util_bw = 3231668 
Wasted_Col = 6011209 
Wasted_Row = 253158 
Idle = 4868168 

BW Util Bottlenecks: 
RCDc_limit = 10923168 
RCDWRc_limit = 321255 
WTRc_limit = 1914141 
RTWc_limit = 2119814 
CCDLc_limit = 689088 
rwq = 0 
CCDLc_limit_alone = 547174 
WTRc_limit_alone = 1865218 
RTWc_limit_alone = 2026823 

Commands details: 
total_CMD = 14364203 
n_nop = 12422598 
Read = 754738 
Write = 0 
L2_Alloc = 0 
L2_WB = 53179 
n_act = 728636 
n_pre = 728620 
n_ref = 0 
n_req = 798302 
total_req = 807917 

Dual Bus Interface Util: 
issued_total_row = 1457256 
issued_total_col = 807917 
Row_Bus_Util =  0.101451 
CoL_Bus_Util = 0.056245 
Either_Row_CoL_Bus_Util = 0.135170 
Issued_on_Two_Bus_Simul_Util = 0.022526 
issued_two_Eff = 0.166650 
queue_avg = 26.683798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14364203 n_nop=12405807 n_act=735216 n_pre=735200 n_ref_event=0 n_req=811275 n_rd=767086 n_rd_L2_A=0 n_write=0 n_wr_bk=53642 bw_util=0.2285
n_activity=9711695 dram_eff=0.338
bk0: 47532a 7138435i bk1: 48357a 7046159i bk2: 47554a 7162744i bk3: 48344a 7043477i bk4: 46635a 7251122i bk5: 47731a 7153145i bk6: 47587a 7127861i bk7: 46643a 7255866i bk8: 48012a 7043250i bk9: 48788a 6951602i bk10: 48903a 6934235i bk11: 50080a 6817581i bk12: 47903a 7052354i bk13: 49620a 6885919i bk14: 46440a 7266094i bk15: 46957a 7216604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093752
Row_Buffer_Locality_read = 0.091743
Row_Buffer_Locality_write = 0.128629
Bank_Level_Parallism = 12.343932
Bank_Level_Parallism_Col = 2.429528
Bank_Level_Parallism_Ready = 1.117062
write_to_read_ratio_blp_rw_average = 0.129048
GrpLevelPara = 2.097779 

BW Util details:
bwutil = 0.228548 
total_CMD = 14364203 
util_bw = 3282912 
Wasted_Col = 5995078 
Wasted_Row = 235753 
Idle = 4850460 

BW Util Bottlenecks: 
RCDc_limit = 10952104 
RCDWRc_limit = 319581 
WTRc_limit = 1923227 
RTWc_limit = 2293427 
CCDLc_limit = 708461 
rwq = 0 
CCDLc_limit_alone = 555530 
WTRc_limit_alone = 1873280 
RTWc_limit_alone = 2190443 

Commands details: 
total_CMD = 14364203 
n_nop = 12405807 
Read = 767086 
Write = 0 
L2_Alloc = 0 
L2_WB = 53642 
n_act = 735216 
n_pre = 735200 
n_ref = 0 
n_req = 811275 
total_req = 820728 

Dual Bus Interface Util: 
issued_total_row = 1470416 
issued_total_col = 820728 
Row_Bus_Util =  0.102367 
CoL_Bus_Util = 0.057137 
Either_Row_CoL_Bus_Util = 0.136339 
Issued_on_Two_Bus_Simul_Util = 0.023165 
issued_two_Eff = 0.169908 
queue_avg = 31.095568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.0956
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14364203 n_nop=12420368 n_act=730134 n_pre=730118 n_ref_event=0 n_req=800498 n_rd=756651 n_rd_L2_A=0 n_write=0 n_wr_bk=53343 bw_util=0.2256
n_activity=9688736 dram_eff=0.3344
bk0: 46292a 7508416i bk1: 47174a 7420351i bk2: 46312a 7515154i bk3: 47289a 7395623i bk4: 47924a 7341529i bk5: 46214a 7515488i bk6: 47099a 7412506i bk7: 47362a 7353764i bk8: 48569a 7180419i bk9: 48527a 7208061i bk10: 48064a 7239697i bk11: 48102a 7255498i bk12: 47843a 7267957i bk13: 47389a 7394395i bk14: 46641a 7513985i bk15: 45850a 7608701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087900
Row_Buffer_Locality_read = 0.086148
Row_Buffer_Locality_write = 0.118138
Bank_Level_Parallism = 11.863146
Bank_Level_Parallism_Col = 2.397500
Bank_Level_Parallism_Ready = 1.113241
write_to_read_ratio_blp_rw_average = 0.125130
GrpLevelPara = 2.073303 

BW Util details:
bwutil = 0.225559 
total_CMD = 14364203 
util_bw = 3239976 
Wasted_Col = 6005213 
Wasted_Row = 247953 
Idle = 4871061 

BW Util Bottlenecks: 
RCDc_limit = 10929899 
RCDWRc_limit = 321768 
WTRc_limit = 1922488 
RTWc_limit = 2181968 
CCDLc_limit = 692633 
rwq = 0 
CCDLc_limit_alone = 547121 
WTRc_limit_alone = 1873178 
RTWc_limit_alone = 2085766 

Commands details: 
total_CMD = 14364203 
n_nop = 12420368 
Read = 756651 
Write = 0 
L2_Alloc = 0 
L2_WB = 53343 
n_act = 730134 
n_pre = 730118 
n_ref = 0 
n_req = 800498 
total_req = 809994 

Dual Bus Interface Util: 
issued_total_row = 1460252 
issued_total_col = 809994 
Row_Bus_Util =  0.101659 
CoL_Bus_Util = 0.056390 
Either_Row_CoL_Bus_Util = 0.135325 
Issued_on_Two_Bus_Simul_Util = 0.022724 
issued_two_Eff = 0.167921 
queue_avg = 27.678345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.6783
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14364203 n_nop=12423578 n_act=727191 n_pre=727175 n_ref_event=0 n_req=795598 n_rd=751876 n_rd_L2_A=0 n_write=0 n_wr_bk=53267 bw_util=0.2242
n_activity=9701208 dram_eff=0.332
bk0: 47058a 7559544i bk1: 46500a 7656749i bk2: 46842a 7567820i bk3: 46537a 7587865i bk4: 46008a 7635425i bk5: 47557a 7518658i bk6: 45557a 7707992i bk7: 45722a 7680833i bk8: 47248a 7449814i bk9: 48613a 7326054i bk10: 49228a 7285621i bk11: 49210a 7269780i bk12: 46976a 7547930i bk13: 47495a 7456531i bk14: 45295a 7778419i bk15: 46030a 7670854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085982
Row_Buffer_Locality_read = 0.084280
Row_Buffer_Locality_write = 0.115251
Bank_Level_Parallism = 11.587165
Bank_Level_Parallism_Col = 2.377584
Bank_Level_Parallism_Ready = 1.111464
write_to_read_ratio_blp_rw_average = 0.122121
GrpLevelPara = 2.060127 

BW Util details:
bwutil = 0.224208 
total_CMD = 14364203 
util_bw = 3220572 
Wasted_Col = 6015983 
Wasted_Row = 260407 
Idle = 4867241 

BW Util Bottlenecks: 
RCDc_limit = 10915781 
RCDWRc_limit = 323328 
WTRc_limit = 1916256 
RTWc_limit = 2107690 
CCDLc_limit = 684282 
rwq = 0 
CCDLc_limit_alone = 543491 
WTRc_limit_alone = 1867294 
RTWc_limit_alone = 2015861 

Commands details: 
total_CMD = 14364203 
n_nop = 12423578 
Read = 751876 
Write = 0 
L2_Alloc = 0 
L2_WB = 53267 
n_act = 727191 
n_pre = 727175 
n_ref = 0 
n_req = 795598 
total_req = 805143 

Dual Bus Interface Util: 
issued_total_row = 1454366 
issued_total_col = 805143 
Row_Bus_Util =  0.101249 
CoL_Bus_Util = 0.056052 
Either_Row_CoL_Bus_Util = 0.135101 
Issued_on_Two_Bus_Simul_Util = 0.022200 
issued_two_Eff = 0.164320 
queue_avg = 25.809202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8092
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14364203 n_nop=12412342 n_act=732017 n_pre=732001 n_ref_event=0 n_req=806519 n_rd=762571 n_rd_L2_A=0 n_write=0 n_wr_bk=53532 bw_util=0.2273
n_activity=9704521 dram_eff=0.3364
bk0: 46151a 7355582i bk1: 47262a 7239608i bk2: 47836a 7180978i bk3: 48659a 7055706i bk4: 46830a 7296999i bk5: 46614a 7278179i bk6: 47123a 7256624i bk7: 47225a 7168843i bk8: 48967a 6998500i bk9: 48659a 7028723i bk10: 47050a 7247537i bk11: 49852a 6926307i bk12: 48562a 7057534i bk13: 48015a 7146344i bk14: 47170a 7233614i bk15: 46596a 7314887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092377
Row_Buffer_Locality_read = 0.090528
Row_Buffer_Locality_write = 0.124465
Bank_Level_Parallism = 12.208322
Bank_Level_Parallism_Col = 2.423668
Bank_Level_Parallism_Ready = 1.115108
write_to_read_ratio_blp_rw_average = 0.129287
GrpLevelPara = 2.090805 

BW Util details:
bwutil = 0.227260 
total_CMD = 14364203 
util_bw = 3264412 
Wasted_Col = 5990349 
Wasted_Row = 246383 
Idle = 4863059 

BW Util Bottlenecks: 
RCDc_limit = 10922643 
RCDWRc_limit = 319397 
WTRc_limit = 1916155 
RTWc_limit = 2288459 
CCDLc_limit = 705040 
rwq = 0 
CCDLc_limit_alone = 553220 
WTRc_limit_alone = 1866450 
RTWc_limit_alone = 2186344 

Commands details: 
total_CMD = 14364203 
n_nop = 12412342 
Read = 762571 
Write = 0 
L2_Alloc = 0 
L2_WB = 53532 
n_act = 732017 
n_pre = 732001 
n_ref = 0 
n_req = 806519 
total_req = 816103 

Dual Bus Interface Util: 
issued_total_row = 1464018 
issued_total_col = 816103 
Row_Bus_Util =  0.101921 
CoL_Bus_Util = 0.056815 
Either_Row_CoL_Bus_Util = 0.135884 
Issued_on_Two_Bus_Simul_Util = 0.022853 
issued_two_Eff = 0.168178 
queue_avg = 30.338779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.3388
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14364203 n_nop=12416717 n_act=731624 n_pre=731608 n_ref_event=0 n_req=804432 n_rd=760703 n_rd_L2_A=0 n_write=0 n_wr_bk=53329 bw_util=0.2267
n_activity=9689024 dram_eff=0.3361
bk0: 47130a 7307505i bk1: 47263a 7270907i bk2: 47252a 7290407i bk3: 46541a 7377225i bk4: 47537a 7270260i bk5: 46959a 7343737i bk6: 46389a 7386919i bk7: 47526a 7227139i bk8: 48046a 7140477i bk9: 49932a 6964683i bk10: 49612a 6990807i bk11: 48216a 7109503i bk12: 47335a 7264131i bk13: 47263a 7274679i bk14: 46574a 7388391i bk15: 47128a 7324706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090509
Row_Buffer_Locality_read = 0.088803
Row_Buffer_Locality_write = 0.120172
Bank_Level_Parallism = 12.098089
Bank_Level_Parallism_Col = 2.409591
Bank_Level_Parallism_Ready = 1.113223
write_to_read_ratio_blp_rw_average = 0.127274
GrpLevelPara = 2.084144 

BW Util details:
bwutil = 0.226684 
total_CMD = 14364203 
util_bw = 3256128 
Wasted_Col = 5994112 
Wasted_Row = 241449 
Idle = 4872514 

BW Util Bottlenecks: 
RCDc_limit = 10927357 
RCDWRc_limit = 319933 
WTRc_limit = 1923391 
RTWc_limit = 2226909 
CCDLc_limit = 702358 
rwq = 0 
CCDLc_limit_alone = 553524 
WTRc_limit_alone = 1874010 
RTWc_limit_alone = 2127456 

Commands details: 
total_CMD = 14364203 
n_nop = 12416717 
Read = 760703 
Write = 0 
L2_Alloc = 0 
L2_WB = 53329 
n_act = 731624 
n_pre = 731608 
n_ref = 0 
n_req = 804432 
total_req = 814032 

Dual Bus Interface Util: 
issued_total_row = 1463232 
issued_total_col = 814032 
Row_Bus_Util =  0.101867 
CoL_Bus_Util = 0.056671 
Either_Row_CoL_Bus_Util = 0.135579 
Issued_on_Two_Bus_Simul_Util = 0.022958 
issued_two_Eff = 0.169335 
queue_avg = 29.518625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.5186
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14364203 n_nop=12416942 n_act=732338 n_pre=732322 n_ref_event=0 n_req=807603 n_rd=763612 n_rd_L2_A=0 n_write=0 n_wr_bk=53620 bw_util=0.2276
n_activity=9691690 dram_eff=0.3373
bk0: 47745a 7227599i bk1: 47481a 7203694i bk2: 47412a 7224177i bk3: 47939a 7155159i bk4: 46498a 7300163i bk5: 48058a 7147443i bk6: 47007a 7267223i bk7: 46308a 7341963i bk8: 49924a 6914523i bk9: 47868a 7070150i bk10: 49102a 7002379i bk11: 49517a 6933733i bk12: 47312a 7195842i bk13: 48371a 7101207i bk14: 46062a 7364324i bk15: 47008a 7274203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093196
Row_Buffer_Locality_read = 0.091254
Row_Buffer_Locality_write = 0.126890
Bank_Level_Parallism = 12.230234
Bank_Level_Parallism_Col = 2.429528
Bank_Level_Parallism_Ready = 1.116987
write_to_read_ratio_blp_rw_average = 0.130023
GrpLevelPara = 2.095959 

BW Util details:
bwutil = 0.227575 
total_CMD = 14364203 
util_bw = 3268928 
Wasted_Col = 5977951 
Wasted_Row = 242286 
Idle = 4875038 

BW Util Bottlenecks: 
RCDc_limit = 10911597 
RCDWRc_limit = 318848 
WTRc_limit = 1923392 
RTWc_limit = 2297880 
CCDLc_limit = 711418 
rwq = 0 
CCDLc_limit_alone = 558627 
WTRc_limit_alone = 1873605 
RTWc_limit_alone = 2194876 

Commands details: 
total_CMD = 14364203 
n_nop = 12416942 
Read = 763612 
Write = 0 
L2_Alloc = 0 
L2_WB = 53620 
n_act = 732338 
n_pre = 732322 
n_ref = 0 
n_req = 807603 
total_req = 817232 

Dual Bus Interface Util: 
issued_total_row = 1464660 
issued_total_col = 817232 
Row_Bus_Util =  0.101966 
CoL_Bus_Util = 0.056894 
Either_Row_CoL_Bus_Util = 0.135563 
Issued_on_Two_Bus_Simul_Util = 0.023296 
issued_two_Eff = 0.171847 
queue_avg = 30.462513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.4625
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14364203 n_nop=12417497 n_act=730719 n_pre=730703 n_ref_event=0 n_req=803115 n_rd=759243 n_rd_L2_A=0 n_write=0 n_wr_bk=53510 bw_util=0.2263
n_activity=9691908 dram_eff=0.3354
bk0: 46390a 7420449i bk1: 46575a 7416113i bk2: 46349a 7472037i bk3: 48188a 7265820i bk4: 46819a 7391674i bk5: 46836a 7355822i bk6: 46470a 7414703i bk7: 48343a 7187267i bk8: 49118a 7093979i bk9: 49077a 7112438i bk10: 48091a 7203146i bk11: 48968a 7126750i bk12: 47152a 7361812i bk13: 47347a 7328303i bk14: 46747a 7429599i bk15: 46773a 7393431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090145
Row_Buffer_Locality_read = 0.088262
Row_Buffer_Locality_write = 0.122743
Bank_Level_Parallism = 11.984814
Bank_Level_Parallism_Col = 2.409106
Bank_Level_Parallism_Ready = 1.114384
write_to_read_ratio_blp_rw_average = 0.126861
GrpLevelPara = 2.082083 

BW Util details:
bwutil = 0.226327 
total_CMD = 14364203 
util_bw = 3251012 
Wasted_Col = 5997144 
Wasted_Row = 245965 
Idle = 4870082 

BW Util Bottlenecks: 
RCDc_limit = 10923462 
RCDWRc_limit = 320044 
WTRc_limit = 1913677 
RTWc_limit = 2228725 
CCDLc_limit = 699881 
rwq = 0 
CCDLc_limit_alone = 551665 
WTRc_limit_alone = 1864397 
RTWc_limit_alone = 2129789 

Commands details: 
total_CMD = 14364203 
n_nop = 12417497 
Read = 759243 
Write = 0 
L2_Alloc = 0 
L2_WB = 53510 
n_act = 730719 
n_pre = 730703 
n_ref = 0 
n_req = 803115 
total_req = 812753 

Dual Bus Interface Util: 
issued_total_row = 1461422 
issued_total_col = 812753 
Row_Bus_Util =  0.101741 
CoL_Bus_Util = 0.056582 
Either_Row_CoL_Bus_Util = 0.135525 
Issued_on_Two_Bus_Simul_Util = 0.022798 
issued_two_Eff = 0.168217 
queue_avg = 28.338039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.338
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14364203 n_nop=12429324 n_act=729477 n_pre=729461 n_ref_event=0 n_req=799938 n_rd=756046 n_rd_L2_A=0 n_write=0 n_wr_bk=53343 bw_util=0.2254
n_activity=9685684 dram_eff=0.3343
bk0: 47962a 7339209i bk1: 47145a 7373972i bk2: 48532a 7204449i bk3: 45964a 7494216i bk4: 46801a 7404029i bk5: 46801a 7387749i bk6: 45749a 7488434i bk7: 46167a 7452065i bk8: 48435a 7165322i bk9: 47455a 7250672i bk10: 49336a 7022762i bk11: 48438a 7160028i bk12: 47213a 7325378i bk13: 47542a 7311658i bk14: 46433a 7466572i bk15: 46073a 7522525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088083
Row_Buffer_Locality_read = 0.086437
Row_Buffer_Locality_write = 0.116445
Bank_Level_Parallism = 11.958971
Bank_Level_Parallism_Col = 2.395577
Bank_Level_Parallism_Ready = 1.112645
write_to_read_ratio_blp_rw_average = 0.124447
GrpLevelPara = 2.073186 

BW Util details:
bwutil = 0.225391 
total_CMD = 14364203 
util_bw = 3237556 
Wasted_Col = 5994261 
Wasted_Row = 249938 
Idle = 4882448 

BW Util Bottlenecks: 
RCDc_limit = 10907020 
RCDWRc_limit = 323014 
WTRc_limit = 1920728 
RTWc_limit = 2164014 
CCDLc_limit = 698504 
rwq = 0 
CCDLc_limit_alone = 553832 
WTRc_limit_alone = 1871326 
RTWc_limit_alone = 2068744 

Commands details: 
total_CMD = 14364203 
n_nop = 12429324 
Read = 756046 
Write = 0 
L2_Alloc = 0 
L2_WB = 53343 
n_act = 729477 
n_pre = 729461 
n_ref = 0 
n_req = 799938 
total_req = 809389 

Dual Bus Interface Util: 
issued_total_row = 1458938 
issued_total_col = 809389 
Row_Bus_Util =  0.101568 
CoL_Bus_Util = 0.056348 
Either_Row_CoL_Bus_Util = 0.134701 
Issued_on_Two_Bus_Simul_Util = 0.023214 
issued_two_Eff = 0.172335 
queue_avg = 28.079449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.0794
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14364203 n_nop=12421158 n_act=729215 n_pre=729199 n_ref_event=0 n_req=800896 n_rd=756955 n_rd_L2_A=0 n_write=0 n_wr_bk=53565 bw_util=0.2257
n_activity=9692598 dram_eff=0.3345
bk0: 46119a 7551066i bk1: 47317a 7420912i bk2: 45745a 7589551i bk3: 47504a 7378815i bk4: 46807a 7445979i bk5: 46206a 7518734i bk6: 47089a 7377287i bk7: 46954a 7373798i bk8: 48744a 7189192i bk9: 49261a 7090159i bk10: 47718a 7287176i bk11: 48672a 7197183i bk12: 47760a 7316587i bk13: 48247a 7249841i bk14: 47056a 7441791i bk15: 45756a 7601968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089501
Row_Buffer_Locality_read = 0.087778
Row_Buffer_Locality_write = 0.119183
Bank_Level_Parallism = 11.876069
Bank_Level_Parallism_Col = 2.395916
Bank_Level_Parallism_Ready = 1.113429
write_to_read_ratio_blp_rw_average = 0.124740
GrpLevelPara = 2.072125 

BW Util details:
bwutil = 0.225706 
total_CMD = 14364203 
util_bw = 3242080 
Wasted_Col = 5998196 
Wasted_Row = 251343 
Idle = 4872584 

BW Util Bottlenecks: 
RCDc_limit = 10907626 
RCDWRc_limit = 322451 
WTRc_limit = 1919442 
RTWc_limit = 2170685 
CCDLc_limit = 695846 
rwq = 0 
CCDLc_limit_alone = 551174 
WTRc_limit_alone = 1870169 
RTWc_limit_alone = 2075286 

Commands details: 
total_CMD = 14364203 
n_nop = 12421158 
Read = 756955 
Write = 0 
L2_Alloc = 0 
L2_WB = 53565 
n_act = 729215 
n_pre = 729199 
n_ref = 0 
n_req = 800896 
total_req = 810520 

Dual Bus Interface Util: 
issued_total_row = 1458414 
issued_total_col = 810520 
Row_Bus_Util =  0.101531 
CoL_Bus_Util = 0.056426 
Either_Row_CoL_Bus_Util = 0.135270 
Issued_on_Two_Bus_Simul_Util = 0.022688 
issued_two_Eff = 0.167721 
queue_avg = 27.916763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.9168

========= L2 cache stats =========
L2_cache_bank[0]: Access = 653237, Miss = 378147, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 656142, Miss = 384059, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 652693, Miss = 386844, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 659667, Miss = 384631, Miss_rate = 0.583, Pending_hits = 3911, Reservation_fails = 11631
L2_cache_bank[4]: Access = 649222, Miss = 376060, Miss_rate = 0.579, Pending_hits = 3583, Reservation_fails = 15980
L2_cache_bank[5]: Access = 671793, Miss = 384892, Miss_rate = 0.573, Pending_hits = 3723, Reservation_fails = 10226
L2_cache_bank[6]: Access = 653414, Miss = 383665, Miss_rate = 0.587, Pending_hits = 3810, Reservation_fails = 5973
L2_cache_bank[7]: Access = 652498, Miss = 389620, Miss_rate = 0.597, Pending_hits = 4213, Reservation_fails = 3403
L2_cache_bank[8]: Access = 952671, Miss = 381840, Miss_rate = 0.401, Pending_hits = 3591, Reservation_fails = 18476
L2_cache_bank[9]: Access = 649290, Miss = 381007, Miss_rate = 0.587, Pending_hits = 3298, Reservation_fails = 4395
L2_cache_bank[10]: Access = 652514, Miss = 377340, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 656910, Miss = 380792, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 657074, Miss = 382813, Miss_rate = 0.583, Pending_hits = 3918, Reservation_fails = 6066
L2_cache_bank[13]: Access = 648763, Miss = 386006, Miss_rate = 0.595, Pending_hits = 3993, Reservation_fails = 5013
L2_cache_bank[14]: Access = 666686, Miss = 382988, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 658579, Miss = 383944, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 667429, Miss = 384175, Miss_rate = 0.576, Pending_hits = 4264, Reservation_fails = 5093
L2_cache_bank[17]: Access = 656321, Miss = 385661, Miss_rate = 0.588, Pending_hits = 4259, Reservation_fails = 12000
L2_cache_bank[18]: Access = 654911, Miss = 380237, Miss_rate = 0.581, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 661693, Miss = 385208, Miss_rate = 0.582, Pending_hits = 3582, Reservation_fails = 5022
L2_cache_bank[20]: Access = 955251, Miss = 383560, Miss_rate = 0.402, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 653187, Miss = 378680, Miss_rate = 0.580, Pending_hits = 3613, Reservation_fails = 12702
L2_cache_bank[22]: Access = 661062, Miss = 380150, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 654151, Miss = 383035, Miss_rate = 0.586, Pending_hits = 3618, Reservation_fails = 20179
L2_total_cache_accesses = 16355158
L2_total_cache_misses = 9185354
L2_total_cache_miss_rate = 0.5616
L2_total_cache_pending_hits = 89773
L2_total_cache_reservation_fails = 215878
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6786258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89773
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7769607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215878
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1341094
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89773
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18671
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15986732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 368426
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122865
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.068

icnt_total_pkts_mem_to_simt=16355158
icnt_total_pkts_simt_to_mem=16355158
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16355158
Req_Network_cycles = 5601254
Req_Network_injected_packets_per_cycle =       2.9199 
Req_Network_conflicts_per_cycle =       1.6560
Req_Network_conflicts_per_cycle_util =       2.4400
Req_Bank_Level_Parallism =       4.3024
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.7194
Req_Network_out_buffer_full_per_cycle =       0.0558
Req_Network_out_buffer_avg_util =      21.7561

Reply_Network_injected_packets_num = 16355158
Reply_Network_cycles = 5601254
Reply_Network_injected_packets_per_cycle =        2.9199
Reply_Network_conflicts_per_cycle =        0.7288
Reply_Network_conflicts_per_cycle_util =       1.0735
Reply_Bank_Level_Parallism =       4.3008
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0995
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0973
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 46 min, 14 sec (27974 sec)
gpgpu_simulation_rate = 2684 (inst/sec)
gpgpu_simulation_rate = 200 (cycle/sec)
gpgpu_silicon_slowdown = 6825000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (7,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 20: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 20 
gpu_sim_cycle = 44753
gpu_sim_insn = 162409
gpu_ipc =       3.6290
gpu_tot_sim_cycle = 5646007
gpu_tot_sim_insn = 75265807
gpu_tot_ipc =      13.3308
gpu_tot_issued_cta = 2351
gpu_occupancy = 16.3577% 
gpu_tot_occupancy = 72.8919% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3474
partiton_level_parallism_total  =       2.8995
partiton_level_parallism_util =       1.7440
partiton_level_parallism_util_total  =       4.4096
L2_BW  =      15.1752 GB/Sec
L2_BW_total  =     126.6510 GB/Sec
gpu_total_sim_rate=2684

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 551949, Miss = 480004, Miss_rate = 0.870, Pending_hits = 14826, Reservation_fails = 1747851
	L1D_cache_core[1]: Access = 563386, Miss = 494516, Miss_rate = 0.878, Pending_hits = 14747, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 573688, Miss = 499809, Miss_rate = 0.871, Pending_hits = 15108, Reservation_fails = 1912962
	L1D_cache_core[3]: Access = 596579, Miss = 520548, Miss_rate = 0.873, Pending_hits = 15960, Reservation_fails = 1979909
	L1D_cache_core[4]: Access = 574306, Miss = 499592, Miss_rate = 0.870, Pending_hits = 15347, Reservation_fails = 1937216
	L1D_cache_core[5]: Access = 603383, Miss = 522822, Miss_rate = 0.866, Pending_hits = 16224, Reservation_fails = 1921004
	L1D_cache_core[6]: Access = 566844, Miss = 491407, Miss_rate = 0.867, Pending_hits = 15037, Reservation_fails = 1813325
	L1D_cache_core[7]: Access = 585519, Miss = 508981, Miss_rate = 0.869, Pending_hits = 15913, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 589889, Miss = 513409, Miss_rate = 0.870, Pending_hits = 15822, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575349, Miss = 500629, Miss_rate = 0.870, Pending_hits = 15427, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593375, Miss = 514474, Miss_rate = 0.867, Pending_hits = 16188, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594446, Miss = 514852, Miss_rate = 0.866, Pending_hits = 15901, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604474, Miss = 527384, Miss_rate = 0.872, Pending_hits = 15822, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593401, Miss = 513292, Miss_rate = 0.865, Pending_hits = 15241, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593856, Miss = 517153, Miss_rate = 0.871, Pending_hits = 16086, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 561191, Miss = 490860, Miss_rate = 0.875, Pending_hits = 14350, Reservation_fails = 1728737
	L1D_cache_core[29]: Access = 577353, Miss = 508702, Miss_rate = 0.881, Pending_hits = 15038, Reservation_fails = 1784708
	L1D_total_cache_accesses = 17392186
	L1D_total_cache_misses = 15138386
	L1D_total_cache_miss_rate = 0.8704
	L1D_total_cache_pending_hits = 463863
	L1D_total_cache_reservation_fails = 55563112
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1764800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 463863
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14484921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55554959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 309656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 463863
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17023240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 368946

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2450766
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52095966
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2351, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10715, 11866, 12237, 9051, 8532, 10828, 9611, 9447, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290032000
gpgpu_n_tot_w_icount = 9063500
gpgpu_n_stall_shd_mem = 23190078
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16001760
gpgpu_n_mem_write_global = 368946
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19679511
gpgpu_n_store_insn = 599833
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5415424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22060647
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1129431
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25122340	W0_Idle:28115255	W0_Scoreboard:421952261	W1:2506184	W2:1052460	W3:667978	W4:478228	W5:362234	W6:289445	W7:243589	W8:212846	W9:191999	W10:177585	W11:173011	W12:167830	W13:159667	W14:157828	W15:154314	W16:144617	W17:143787	W18:138211	W19:140823	W20:136383	W21:129674	W22:119751	W23:103489	W24:88078	W25:71823	W26:55888	W27:44491	W28:36552	W29:27954	W30:17954	W31:8817	W32:660010
single_issue_nums: WS0:2283672	WS1:2276522	WS2:2257186	WS3:2246120	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118356616 {8:14794577,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14757840 {40:368946,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48287320 {40:1207183,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 591783080 {40:14794577,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2951568 {8:368946,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48287320 {40:1207183,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1049 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1980690 	44592 	111010 	242654 	462630 	767781 	1217158 	1818325 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5041711 	3332590 	2652327 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	741660 	131439 	37364 	18667 	9950681 	851477 	799821 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14810665 	1092217 	294930 	115890 	38687 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1179 	1371 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     62673    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     80576    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     73739    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     71577    123364     79933    149815    109480    179603     67443 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     49129     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     41890    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098338  1.091427  1.098266  1.088929  1.090288  1.100280  1.081663  1.098594  1.100370  1.105737  1.100728  1.101761  1.097865  1.097304  1.087385  1.094635 
dram[1]:  1.089009  1.099010  1.097220  1.101363  1.094978  1.099217  1.088995  1.092412  1.118837  1.109206  1.111869  1.113673  1.097561  1.101211  1.101107  1.092509 
dram[2]:  1.089808  1.087973  1.086440  1.097606  1.090483  1.093767  1.096604  1.101706  1.101078  1.110700  1.097124  1.098875  1.099382  1.090302  1.092740  1.093906 
dram[3]:  1.097647  1.107458  1.099694  1.104842  1.090969  1.098248  1.101060  1.094932  1.107971  1.112371  1.109410  1.120105  1.102005  1.114485  1.097499  1.094653 
dram[4]:  1.087403  1.094251  1.089781  1.097226  1.104577  1.084845  1.090057  1.100860  1.113716  1.111718  1.099795  1.100496  1.096762  1.089575  1.094462  1.085108 
dram[5]:  1.094394  1.093051  1.094195  1.088668  1.088827  1.094288  1.087134  1.083907  1.095097  1.102640  1.116015  1.106941  1.093145  1.092743  1.084564  1.087150 
dram[6]:  1.090787  1.097325  1.099267  1.107424  1.094861  1.093176  1.102824  1.098203  1.117614  1.113072  1.093314  1.117702  1.102687  1.104533  1.096834  1.097206 
dram[7]:  1.092892  1.100392  1.096736  1.091125  1.099436  1.098388  1.090108  1.099552  1.105091  1.118356  1.117991  1.099701  1.098827  1.093997  1.094064  1.093701 
dram[8]:  1.104985  1.099106  1.102039  1.104858  1.092406  1.105058  1.098814  1.093242  1.119962  1.100800  1.114091  1.120595  1.094819  1.105355  1.092665  1.093373 
dram[9]:  1.092133  1.089303  1.092957  1.103548  1.103964  1.093952  1.090502  1.102922  1.114083  1.111881  1.099405  1.103129  1.096245  1.096190  1.097345  1.096260 
dram[10]:  1.100313  1.093158  1.102012  1.088679  1.096776  1.089900  1.087870  1.092389  1.108374  1.099614  1.111897  1.104667  1.092807  1.094611  1.092398  1.088048 
dram[11]:  1.087596  1.094169  1.091826  1.097895  1.095501  1.091321  1.096188  1.094237  1.114427  1.116333  1.102262  1.106043  1.102727  1.097418  1.096120  1.086737 
average row locality = 9644839/8778607 = 1.098675
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47224     46778     47423     46150     46832     48404     45213     47560     47379     48486     48043     48460     47827     48120     45333     47269 
dram[1]:     46714     47969     47972     47786     47590     47230     46622     46386     50114     48099     49752     49596     47746     48491     47536     46278 
dram[2]:     46097     46832     45515     47771     46411     47215     46478     48133     47318     49314     47008     48220     47731     47669     46678     46932 
dram[3]:     47565     48402     47606     48386     46669     47775     47624     46682     48048     48824     48932     50112     47941     49654     46466     46986 
dram[4]:     46332     47206     46349     47326     47953     46264     47134     47407     48598     48566     48109     48149     47879     47423     46669     45894 
dram[5]:     47095     46531     46882     46576     46050     47581     45579     45749     47278     48653     49249     49245     47009     47529     45328     46062 
dram[6]:     46194     47304     47871     48704     46884     46652     47162     47257     48999     48702     47084     49891     48592     48059     47209     46623 
dram[7]:     47171     47281     47278     46573     47575     46998     46427     47562     48069     49955     49645     48250     47367     47293     46613     47176 
dram[8]:     47788     47518     47452     47979     46535     48078     47037     46347     49946     47910     49141     49564     47347     48401     46095     47044 
dram[9]:     46434     46604     46383     48211     46845     46892     46504     48380     49149     49102     48121     49009     47187     47380     46778     46811 
dram[10]:     48005     47179     48559     46007     46836     46834     45773     46192     48463     47494     49383     48479     47255     47569     46471     46118 
dram[11]:     46151     47348     45780     47546     46852     46246     47121     46992     48783     49293     47763     48717     47814     48282     47079     45799 
total dram reads = 9117605
bank skew: 50114/45213 = 1.11
chip skew: 767672/752396 = 1.02
number of total write accesses:
dram[0]:      3226      3159      3320      3189      3280      3323      3173      3330      3472      3505      3474      3490      3453      3505      3237      3291 
dram[1]:      3083      3207      3278      3345      3298      3348      3199      3288      3588      3536      3426      3587      3471      3489      3332      3293 
dram[2]:      3153      3115      3180      3293      3288      3266      3249      3276      3435      3584      3498      3442      3432      3361      3344      3310 
dram[3]:      3209      3190      3356      3331      3241      3315      3276      3193      3565      3456      3458      3493      3453      3514      3302      3323 
dram[4]:      3139      3157      3254      3358      3359      3246      3215      3349      3523      3542      3484      3413      3395      3341      3352      3272 
dram[5]:      3186      3215      3335      3226      3186      3273      3179      3192      3490      3504      3539      3582      3451      3418      3238      3301 
dram[6]:      3094      3151      3324      3364      3224      3204      3280      3251      3545      3587      3396      3534      3469      3488      3363      3303 
dram[7]:      3205      3173      3268      3191      3327      3354      3194      3344      3415      3512      3528      3432      3426      3432      3216      3359 
dram[8]:      3234      3179      3263      3343      3249      3328      3269      3188      3623      3452      3490      3580      3493      3387      3287      3286 
dram[9]:      3190      3120      3282      3325      3353      3239      3245      3280      3505      3543      3467      3461      3384      3465      3346      3349 
dram[10]:      3187      3164      3388      3237      3244      3318      3185      3195      3529      3455      3572      3508      3381      3484      3288      3262 
dram[11]:      3094      3146      3196      3327      3286      3219      3342      3293      3557      3614      3516      3503      3451      3446      3376      3245 
total dram writes = 641976
bank skew: 3623/3083 = 1.18
chip skew: 53768/53226 = 1.01
average mf latency per bank:
dram[0]:       1466      1292      1433      1289      1406      1329      1449      1341      1466      1354      1445      1322      1457      1315      1465      1296
dram[1]:       1891      1697      1924      1703      1871      1703      1844      1634      1917      1734      1926      1723      1924      1688      1927      1696
dram[2]:       1611      1602      1626      1626      1607      1654      1654      1652      1659      1693      1634      1647      1643      1677      1655      1631
dram[3]:       1560      2287      1532      2213      1538      2208      1538      2202      1565      2203      1626      2311      1565      2282      1544      2176
dram[4]:       1856      1714      1802      1725      1844      1679      4427      1679      1890      1801      1806      1728      1823      1658      1911      1638
dram[5]:       1507      1446      1571      1426      1536      1474      1473      1442      1493      1461      1557      1513      1499      1484      1480      1496
dram[6]:       1777      2012      1804      2055      1767      2000      1790      2025      1908      2053      1821      2130      1873      2081      1796      2044
dram[7]:       1883      1805      1842      1797      1917      1797      1849      1796      1864      1869      1916      1795      1879      1801      1829      1812
dram[8]:       2078      1979      2072      1984      2011      1979      2014      1941      2052      2009      2036      2046      2007      2011      2020      2034
dram[9]:       1714      1652      1696      1687      1776      1689      1702      1699      1818      1723      1699      1743      1767      1700      1715      1660
dram[10]:       1838      1539      4075      1528      1854      1564      1846      1560      1822      1581      1860      1591      1860      1562      1817      1565
dram[11]:       1612      1538      1627      1526      1645      1547      1637      1525      1680      1593      1628      1629      1659      1603      1646      1526
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14478969 n_nop=12535030 n_act=730303 n_pre=730287 n_ref_event=0 n_req=800364 n_rd=756501 n_rd_L2_A=0 n_write=0 n_wr_bk=53427 bw_util=0.2238
n_activity=9724066 dram_eff=0.3332
bk0: 47224a 7495027i bk1: 46778a 7544017i bk2: 47423a 7485818i bk3: 46150a 7658591i bk4: 46832a 7581653i bk5: 48404a 7350559i bk6: 45213a 7728415i bk7: 47560a 7463127i bk8: 47379a 7425589i bk9: 48486a 7316497i bk10: 48043a 7373252i bk11: 48460a 7349890i bk12: 47827a 7407632i bk13: 48120a 7379024i bk14: 45333a 7731263i bk15: 47269a 7527386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087539
Row_Buffer_Locality_read = 0.085729
Row_Buffer_Locality_write = 0.118756
Bank_Level_Parallism = 11.849126
Bank_Level_Parallism_Col = 2.390124
Bank_Level_Parallism_Ready = 1.112684
write_to_read_ratio_blp_rw_average = 0.124188
GrpLevelPara = 2.067786 

BW Util details:
bwutil = 0.223753 
total_CMD = 14478969 
util_bw = 3239712 
Wasted_Col = 6021647 
Wasted_Row = 256535 
Idle = 4961075 

BW Util Bottlenecks: 
RCDc_limit = 10941290 
RCDWRc_limit = 323392 
WTRc_limit = 1918956 
RTWc_limit = 2160877 
CCDLc_limit = 694089 
rwq = 0 
CCDLc_limit_alone = 549429 
WTRc_limit_alone = 1869362 
RTWc_limit_alone = 2065811 

Commands details: 
total_CMD = 14478969 
n_nop = 12535030 
Read = 756501 
Write = 0 
L2_Alloc = 0 
L2_WB = 53427 
n_act = 730303 
n_pre = 730287 
n_ref = 0 
n_req = 800364 
total_req = 809928 

Dual Bus Interface Util: 
issued_total_row = 1460590 
issued_total_col = 809928 
Row_Bus_Util =  0.100877 
CoL_Bus_Util = 0.055938 
Either_Row_CoL_Bus_Util = 0.134259 
Issued_on_Two_Bus_Simul_Util = 0.022555 
issued_two_Eff = 0.167999 
queue_avg = 27.227825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.2278
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14478969 n_nop=12523175 n_act=736099 n_pre=736083 n_ref_event=0 n_req=810179 n_rd=765881 n_rd_L2_A=0 n_write=0 n_wr_bk=53768 bw_util=0.2264
n_activity=9722331 dram_eff=0.3372
bk0: 46714a 7499214i bk1: 47969a 7339889i bk2: 47972a 7294062i bk3: 47786a 7325193i bk4: 47590a 7359303i bk5: 47230a 7377754i bk6: 46622a 7480491i bk7: 46386a 7494826i bk8: 50114a 7064497i bk9: 48099a 7246238i bk10: 49752a 7079459i bk11: 49596a 7091909i bk12: 47746a 7320574i bk13: 48491a 7215016i bk14: 47536a 7388666i bk15: 46278a 7493012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091437
Row_Buffer_Locality_read = 0.089620
Row_Buffer_Locality_write = 0.122850
Bank_Level_Parallism = 12.134303
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114845
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.226438 
total_CMD = 14478969 
util_bw = 3278596 
Wasted_Col = 6008328 
Wasted_Row = 234685 
Idle = 4957360 

BW Util Bottlenecks: 
RCDc_limit = 10974046 
RCDWRc_limit = 321812 
WTRc_limit = 1935129 
RTWc_limit = 2233104 
CCDLc_limit = 711722 
rwq = 0 
CCDLc_limit_alone = 562219 
WTRc_limit_alone = 1885094 
RTWc_limit_alone = 2133636 

Commands details: 
total_CMD = 14478969 
n_nop = 12523175 
Read = 765881 
Write = 0 
L2_Alloc = 0 
L2_WB = 53768 
n_act = 736099 
n_pre = 736083 
n_ref = 0 
n_req = 810179 
total_req = 819649 

Dual Bus Interface Util: 
issued_total_row = 1472182 
issued_total_col = 819649 
Row_Bus_Util =  0.101677 
CoL_Bus_Util = 0.056610 
Either_Row_CoL_Bus_Util = 0.135078 
Issued_on_Two_Bus_Simul_Util = 0.023209 
issued_two_Eff = 0.171816 
queue_avg = 28.894371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.8944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14478969 n_nop=12535705 n_act=729214 n_pre=729198 n_ref_event=0 n_req=798924 n_rd=755322 n_rd_L2_A=0 n_write=0 n_wr_bk=53226 bw_util=0.2234
n_activity=9719754 dram_eff=0.3327
bk0: 46097a 7709907i bk1: 46832a 7618805i bk2: 45515a 7780677i bk3: 47771a 7532683i bk4: 46411a 7680779i bk5: 47215a 7578247i bk6: 46478a 7647860i bk7: 48133a 7456500i bk8: 47318a 7521214i bk9: 49314a 7315634i bk10: 47008a 7553947i bk11: 48220a 7452614i bk12: 47731a 7488879i bk13: 47669a 7494611i bk14: 46678a 7643864i bk15: 46932a 7639831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087256
Row_Buffer_Locality_read = 0.085620
Row_Buffer_Locality_write = 0.115591
Bank_Level_Parallism = 11.719438
Bank_Level_Parallism_Col = 2.381373
Bank_Level_Parallism_Ready = 1.110899
write_to_read_ratio_blp_rw_average = 0.122167
GrpLevelPara = 2.063279 

BW Util details:
bwutil = 0.223372 
total_CMD = 14478969 
util_bw = 3234192 
Wasted_Col = 6019449 
Wasted_Row = 257758 
Idle = 4967570 

BW Util Bottlenecks: 
RCDc_limit = 10933560 
RCDWRc_limit = 321585 
WTRc_limit = 1915322 
RTWc_limit = 2120694 
CCDLc_limit = 689446 
rwq = 0 
CCDLc_limit_alone = 547485 
WTRc_limit_alone = 1866381 
RTWc_limit_alone = 2027674 

Commands details: 
total_CMD = 14478969 
n_nop = 12535705 
Read = 755322 
Write = 0 
L2_Alloc = 0 
L2_WB = 53226 
n_act = 729214 
n_pre = 729198 
n_ref = 0 
n_req = 798924 
total_req = 808548 

Dual Bus Interface Util: 
issued_total_row = 1458412 
issued_total_col = 808548 
Row_Bus_Util =  0.100726 
CoL_Bus_Util = 0.055843 
Either_Row_CoL_Bus_Util = 0.134213 
Issued_on_Two_Bus_Simul_Util = 0.022356 
issued_two_Eff = 0.166573 
queue_avg = 26.477644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4776
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14478969 n_nop=12518932 n_act=735781 n_pre=735765 n_ref_event=0 n_req=811890 n_rd=767672 n_rd_L2_A=0 n_write=0 n_wr_bk=53675 bw_util=0.2269
n_activity=9734135 dram_eff=0.3375
bk0: 47565a 7249974i bk1: 48402a 7157195i bk2: 47606a 7273132i bk3: 48386a 7154479i bk4: 46669a 7362471i bk5: 47775a 7263878i bk6: 47624a 7239578i bk7: 46682a 7367245i bk8: 48048a 7155284i bk9: 48824a 7063448i bk10: 48932a 7046308i bk11: 50112a 6929891i bk12: 47941a 7163630i bk13: 49654a 6997127i bk14: 46466a 7378834i bk15: 46986a 7328704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093743
Row_Buffer_Locality_read = 0.091737
Row_Buffer_Locality_write = 0.128568
Bank_Level_Parallism = 12.330122
Bank_Level_Parallism_Col = 2.428590
Bank_Level_Parallism_Ready = 1.117016
write_to_read_ratio_blp_rw_average = 0.128966
GrpLevelPara = 2.097052 

BW Util details:
bwutil = 0.226908 
total_CMD = 14478969 
util_bw = 3285388 
Wasted_Col = 6003237 
Wasted_Row = 240434 
Idle = 4949910 

BW Util Bottlenecks: 
RCDc_limit = 10962438 
RCDWRc_limit = 319842 
WTRc_limit = 1924090 
RTWc_limit = 2294129 
CCDLc_limit = 708861 
rwq = 0 
CCDLc_limit_alone = 555876 
WTRc_limit_alone = 1874125 
RTWc_limit_alone = 2191109 

Commands details: 
total_CMD = 14478969 
n_nop = 12518932 
Read = 767672 
Write = 0 
L2_Alloc = 0 
L2_WB = 53675 
n_act = 735781 
n_pre = 735765 
n_ref = 0 
n_req = 811890 
total_req = 821347 

Dual Bus Interface Util: 
issued_total_row = 1471546 
issued_total_col = 821347 
Row_Bus_Util =  0.101633 
CoL_Bus_Util = 0.056727 
Either_Row_CoL_Bus_Util = 0.135371 
Issued_on_Two_Bus_Simul_Util = 0.022989 
issued_two_Eff = 0.169821 
queue_avg = 30.854601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.8546
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14478969 n_nop=12533373 n_act=730736 n_pre=730720 n_ref_event=0 n_req=801151 n_rd=757258 n_rd_L2_A=0 n_write=0 n_wr_bk=53399 bw_util=0.224
n_activity=9710877 dram_eff=0.3339
bk0: 46332a 7620076i bk1: 47206a 7531899i bk2: 46349a 7626921i bk3: 47326a 7506986i bk4: 47953a 7452946i bk5: 46264a 7626521i bk6: 47134a 7524883i bk7: 47407a 7464651i bk8: 48598a 7292472i bk9: 48566a 7319333i bk10: 48109a 7350079i bk11: 48149a 7365519i bk12: 47879a 7378806i bk13: 47423a 7505897i bk14: 46669a 7625701i bk15: 45894a 7719670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087892
Row_Buffer_Locality_read = 0.086146
Row_Buffer_Locality_write = 0.118014
Bank_Level_Parallism = 11.850178
Bank_Level_Parallism_Col = 2.396692
Bank_Level_Parallism_Ready = 1.113212
write_to_read_ratio_blp_rw_average = 0.125101
GrpLevelPara = 2.072662 

BW Util details:
bwutil = 0.223954 
total_CMD = 14478969 
util_bw = 3242628 
Wasted_Col = 6013487 
Wasted_Row = 252599 
Idle = 4970255 

BW Util Bottlenecks: 
RCDc_limit = 10940473 
RCDWRc_limit = 322195 
WTRc_limit = 1923839 
RTWc_limit = 2183322 
CCDLc_limit = 692995 
rwq = 0 
CCDLc_limit_alone = 547399 
WTRc_limit_alone = 1874494 
RTWc_limit_alone = 2087071 

Commands details: 
total_CMD = 14478969 
n_nop = 12533373 
Read = 757258 
Write = 0 
L2_Alloc = 0 
L2_WB = 53399 
n_act = 730736 
n_pre = 730720 
n_ref = 0 
n_req = 801151 
total_req = 810657 

Dual Bus Interface Util: 
issued_total_row = 1461456 
issued_total_col = 810657 
Row_Bus_Util =  0.100936 
CoL_Bus_Util = 0.055989 
Either_Row_CoL_Bus_Util = 0.134374 
Issued_on_Two_Bus_Simul_Util = 0.022551 
issued_two_Eff = 0.167824 
queue_avg = 27.465050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.465
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14478969 n_nop=12536834 n_act=727706 n_pre=727690 n_ref_event=0 n_req=796154 n_rd=752396 n_rd_L2_A=0 n_write=0 n_wr_bk=53315 bw_util=0.2226
n_activity=9721305 dram_eff=0.3315
bk0: 47095a 7671069i bk1: 46531a 7768690i bk2: 46882a 7678957i bk3: 46576a 7698859i bk4: 46050a 7746760i bk5: 47581a 7631110i bk6: 45579a 7820385i bk7: 45749a 7793487i bk8: 47278a 7562262i bk9: 48653a 7437347i bk10: 49249a 7398401i bk11: 49245a 7381626i bk12: 47009a 7660301i bk13: 47529a 7568535i bk14: 45328a 7890261i bk15: 46062a 7783010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085973
Row_Buffer_Locality_read = 0.084276
Row_Buffer_Locality_write = 0.115156
Bank_Level_Parallism = 11.575549
Bank_Level_Parallism_Col = 2.376811
Bank_Level_Parallism_Ready = 1.111421
write_to_read_ratio_blp_rw_average = 0.122105
GrpLevelPara = 2.059550 

BW Util details:
bwutil = 0.222588 
total_CMD = 14478969 
util_bw = 3222844 
Wasted_Col = 6023386 
Wasted_Row = 264621 
Idle = 4968118 

BW Util Bottlenecks: 
RCDc_limit = 10925062 
RCDWRc_limit = 323697 
WTRc_limit = 1917157 
RTWc_limit = 2108815 
CCDLc_limit = 684575 
rwq = 0 
CCDLc_limit_alone = 543706 
WTRc_limit_alone = 1868171 
RTWc_limit_alone = 2016932 

Commands details: 
total_CMD = 14478969 
n_nop = 12536834 
Read = 752396 
Write = 0 
L2_Alloc = 0 
L2_WB = 53315 
n_act = 727706 
n_pre = 727690 
n_ref = 0 
n_req = 796154 
total_req = 805711 

Dual Bus Interface Util: 
issued_total_row = 1455396 
issued_total_col = 805711 
Row_Bus_Util =  0.100518 
CoL_Bus_Util = 0.055647 
Either_Row_CoL_Bus_Util = 0.134135 
Issued_on_Two_Bus_Simul_Util = 0.022030 
issued_two_Eff = 0.164238 
queue_avg = 25.607933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14478969 n_nop=12525334 n_act=732611 n_pre=732595 n_ref_event=0 n_req=807174 n_rd=763187 n_rd_L2_A=0 n_write=0 n_wr_bk=53577 bw_util=0.2256
n_activity=9727352 dram_eff=0.3359
bk0: 46194a 7466740i bk1: 47304a 7350991i bk2: 47871a 7292730i bk3: 48704a 7166566i bk4: 46884a 7407685i bk5: 46652a 7389355i bk6: 47162a 7367660i bk7: 47257a 7281315i bk8: 48999a 7110589i bk9: 48702a 7139878i bk10: 47084a 7359334i bk11: 49891a 7037786i bk12: 48592a 7169305i bk13: 48059a 7257087i bk14: 47209a 7345036i bk15: 46623a 7427338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092378
Row_Buffer_Locality_read = 0.090535
Row_Buffer_Locality_write = 0.124355
Bank_Level_Parallism = 12.194253
Bank_Level_Parallism_Col = 2.422797
Bank_Level_Parallism_Ready = 1.115054
write_to_read_ratio_blp_rw_average = 0.129252
GrpLevelPara = 2.090171 

BW Util details:
bwutil = 0.225641 
total_CMD = 14478969 
util_bw = 3267056 
Wasted_Col = 5998685 
Wasted_Row = 251213 
Idle = 4962015 

BW Util Bottlenecks: 
RCDc_limit = 10933215 
RCDWRc_limit = 319781 
WTRc_limit = 1917376 
RTWc_limit = 2289717 
CCDLc_limit = 705404 
rwq = 0 
CCDLc_limit_alone = 553503 
WTRc_limit_alone = 1867645 
RTWc_limit_alone = 2187547 

Commands details: 
total_CMD = 14478969 
n_nop = 12525334 
Read = 763187 
Write = 0 
L2_Alloc = 0 
L2_WB = 53577 
n_act = 732611 
n_pre = 732595 
n_ref = 0 
n_req = 807174 
total_req = 816764 

Dual Bus Interface Util: 
issued_total_row = 1465206 
issued_total_col = 816764 
Row_Bus_Util =  0.101195 
CoL_Bus_Util = 0.056410 
Either_Row_CoL_Bus_Util = 0.134929 
Issued_on_Two_Bus_Simul_Util = 0.022677 
issued_two_Eff = 0.168064 
queue_avg = 30.104820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.1048
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14478969 n_nop=12529960 n_act=732153 n_pre=732137 n_ref_event=0 n_req=805000 n_rd=761233 n_rd_L2_A=0 n_write=0 n_wr_bk=53376 bw_util=0.225
n_activity=9709214 dram_eff=0.3356
bk0: 47171a 7418822i bk1: 47281a 7383574i bk2: 47278a 7402647i bk3: 46573a 7488619i bk4: 47575a 7381576i bk5: 46998a 7454619i bk6: 46427a 7498392i bk7: 47562a 7338619i bk8: 48069a 7252932i bk9: 49955a 7077219i bk10: 49645a 7102450i bk11: 48250a 7221542i bk12: 47367a 7375631i bk13: 47293a 7386928i bk14: 46613a 7500034i bk15: 47176a 7435659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090493
Row_Buffer_Locality_read = 0.088791
Row_Buffer_Locality_write = 0.120090
Bank_Level_Parallism = 12.086054
Bank_Level_Parallism_Col = 2.408776
Bank_Level_Parallism_Ready = 1.113177
write_to_read_ratio_blp_rw_average = 0.127237
GrpLevelPara = 2.083487 

BW Util details:
bwutil = 0.225046 
total_CMD = 14478969 
util_bw = 3258436 
Wasted_Col = 6001711 
Wasted_Row = 245443 
Idle = 4973379 

BW Util Bottlenecks: 
RCDc_limit = 10936828 
RCDWRc_limit = 320285 
WTRc_limit = 1924536 
RTWc_limit = 2227988 
CCDLc_limit = 702772 
rwq = 0 
CCDLc_limit_alone = 553852 
WTRc_limit_alone = 1875123 
RTWc_limit_alone = 2128481 

Commands details: 
total_CMD = 14478969 
n_nop = 12529960 
Read = 761233 
Write = 0 
L2_Alloc = 0 
L2_WB = 53376 
n_act = 732153 
n_pre = 732137 
n_ref = 0 
n_req = 805000 
total_req = 814609 

Dual Bus Interface Util: 
issued_total_row = 1464290 
issued_total_col = 814609 
Row_Bus_Util =  0.101132 
CoL_Bus_Util = 0.056262 
Either_Row_CoL_Bus_Util = 0.134610 
Issued_on_Two_Bus_Simul_Util = 0.022784 
issued_two_Eff = 0.169260 
queue_avg = 29.288900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2889
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14478969 n_nop=12530088 n_act=732892 n_pre=732876 n_ref_event=0 n_req=808204 n_rd=764182 n_rd_L2_A=0 n_write=0 n_wr_bk=53651 bw_util=0.2259
n_activity=9713812 dram_eff=0.3368
bk0: 47788a 7338534i bk1: 47518a 7315416i bk2: 47452a 7335718i bk3: 47979a 7266362i bk4: 46535a 7412039i bk5: 48078a 7260483i bk6: 47037a 7379220i bk7: 46347a 7452991i bk8: 49946a 7027022i bk9: 47910a 7181902i bk10: 49141a 7113459i bk11: 49564a 7044577i bk12: 47347a 7307517i bk13: 48401a 7212840i bk14: 46095a 7475755i bk15: 47044a 7385604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093184
Row_Buffer_Locality_read = 0.091248
Row_Buffer_Locality_write = 0.126800
Bank_Level_Parallism = 12.216686
Bank_Level_Parallism_Col = 2.428578
Bank_Level_Parallism_Ready = 1.116935
write_to_read_ratio_blp_rw_average = 0.129946
GrpLevelPara = 2.095259 

BW Util details:
bwutil = 0.225937 
total_CMD = 14478969 
util_bw = 3271332 
Wasted_Col = 5986034 
Wasted_Row = 246953 
Idle = 4974650 

BW Util Bottlenecks: 
RCDc_limit = 10921787 
RCDWRc_limit = 319137 
WTRc_limit = 1924612 
RTWc_limit = 2298584 
CCDLc_limit = 711700 
rwq = 0 
CCDLc_limit_alone = 558856 
WTRc_limit_alone = 1874800 
RTWc_limit_alone = 2195552 

Commands details: 
total_CMD = 14478969 
n_nop = 12530088 
Read = 764182 
Write = 0 
L2_Alloc = 0 
L2_WB = 53651 
n_act = 732892 
n_pre = 732876 
n_ref = 0 
n_req = 808204 
total_req = 817833 

Dual Bus Interface Util: 
issued_total_row = 1465768 
issued_total_col = 817833 
Row_Bus_Util =  0.101234 
CoL_Bus_Util = 0.056484 
Either_Row_CoL_Bus_Util = 0.134601 
Issued_on_Two_Bus_Simul_Util = 0.023118 
issued_two_Eff = 0.171750 
queue_avg = 30.225847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.2258
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14478969 n_nop=12530703 n_act=731253 n_pre=731237 n_ref_event=0 n_req=803698 n_rd=759790 n_rd_L2_A=0 n_write=0 n_wr_bk=53554 bw_util=0.2247
n_activity=9713338 dram_eff=0.3349
bk0: 46434a 7531379i bk1: 46604a 7527898i bk2: 46383a 7584020i bk3: 48211a 7378292i bk4: 46845a 7504510i bk5: 46892a 7466541i bk6: 46504a 7526696i bk7: 48380a 7298965i bk8: 49149a 7206419i bk9: 49102a 7224807i bk10: 48121a 7315437i bk11: 49009a 7238173i bk12: 47187a 7473535i bk13: 47380a 7440234i bk14: 46778a 7541553i bk15: 46811a 7504795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090141
Row_Buffer_Locality_read = 0.088263
Row_Buffer_Locality_write = 0.122643
Bank_Level_Parallism = 11.971836
Bank_Level_Parallism_Col = 2.408303
Bank_Level_Parallism_Ready = 1.114353
write_to_read_ratio_blp_rw_average = 0.126818
GrpLevelPara = 2.081469 

BW Util details:
bwutil = 0.224697 
total_CMD = 14478969 
util_bw = 3253376 
Wasted_Col = 6004885 
Wasted_Row = 250523 
Idle = 4970185 

BW Util Bottlenecks: 
RCDc_limit = 10933097 
RCDWRc_limit = 320402 
WTRc_limit = 1914798 
RTWc_limit = 2229895 
CCDLc_limit = 700198 
rwq = 0 
CCDLc_limit_alone = 551908 
WTRc_limit_alone = 1865490 
RTWc_limit_alone = 2130913 

Commands details: 
total_CMD = 14478969 
n_nop = 12530703 
Read = 759790 
Write = 0 
L2_Alloc = 0 
L2_WB = 53554 
n_act = 731253 
n_pre = 731237 
n_ref = 0 
n_req = 803698 
total_req = 813344 

Dual Bus Interface Util: 
issued_total_row = 1462490 
issued_total_col = 813344 
Row_Bus_Util =  0.101008 
CoL_Bus_Util = 0.056174 
Either_Row_CoL_Bus_Util = 0.134558 
Issued_on_Two_Bus_Simul_Util = 0.022624 
issued_two_Eff = 0.168133 
queue_avg = 28.117840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.1178
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14478969 n_nop=12542447 n_act=730049 n_pre=730033 n_ref_event=0 n_req=800553 n_rd=756617 n_rd_L2_A=0 n_write=0 n_wr_bk=53397 bw_util=0.2238
n_activity=9707695 dram_eff=0.3338
bk0: 48005a 7450012i bk1: 47179a 7485920i bk2: 48559a 7316694i bk3: 46007a 7605791i bk4: 46836a 7515639i bk5: 46834a 7499546i bk6: 45773a 7601129i bk7: 46192a 7564097i bk8: 48463a 7277703i bk9: 47494a 7361909i bk10: 49383a 7133714i bk11: 48479a 7271503i bk12: 47255a 7436623i bk13: 47569a 7423597i bk14: 46471a 7578113i bk15: 46118a 7633206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088069
Row_Buffer_Locality_read = 0.086428
Row_Buffer_Locality_write = 0.116328
Bank_Level_Parallism = 11.945623
Bank_Level_Parallism_Col = 2.394732
Bank_Level_Parallism_Ready = 1.112610
write_to_read_ratio_blp_rw_average = 0.124406
GrpLevelPara = 2.072523 

BW Util details:
bwutil = 0.223777 
total_CMD = 14478969 
util_bw = 3240056 
Wasted_Col = 6002470 
Wasted_Row = 254506 
Idle = 4981937 

BW Util Bottlenecks: 
RCDc_limit = 10917207 
RCDWRc_limit = 323449 
WTRc_limit = 1922110 
RTWc_limit = 2165098 
CCDLc_limit = 698870 
rwq = 0 
CCDLc_limit_alone = 554106 
WTRc_limit_alone = 1872667 
RTWc_limit_alone = 2069777 

Commands details: 
total_CMD = 14478969 
n_nop = 12542447 
Read = 756617 
Write = 0 
L2_Alloc = 0 
L2_WB = 53397 
n_act = 730049 
n_pre = 730033 
n_ref = 0 
n_req = 800553 
total_req = 810014 

Dual Bus Interface Util: 
issued_total_row = 1460082 
issued_total_col = 810014 
Row_Bus_Util =  0.100842 
CoL_Bus_Util = 0.055944 
Either_Row_CoL_Bus_Util = 0.133747 
Issued_on_Two_Bus_Simul_Util = 0.023039 
issued_two_Eff = 0.172254 
queue_avg = 27.861599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.8616
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14478969 n_nop=12534134 n_act=729816 n_pre=729800 n_ref_event=0 n_req=801548 n_rd=757566 n_rd_L2_A=0 n_write=0 n_wr_bk=53611 bw_util=0.2241
n_activity=9716350 dram_eff=0.3339
bk0: 46151a 7663130i bk1: 47348a 7532622i bk2: 45780a 7701298i bk3: 47546a 7489698i bk4: 46852a 7556872i bk5: 46246a 7630219i bk6: 47121a 7489408i bk7: 46992a 7485855i bk8: 48783a 7301263i bk9: 49293a 7202259i bk10: 47763a 7398224i bk11: 48717a 7307534i bk12: 47814a 7427715i bk13: 48282a 7361546i bk14: 47079a 7554170i bk15: 45799a 7713113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089492
Row_Buffer_Locality_read = 0.087773
Row_Buffer_Locality_write = 0.119094
Bank_Level_Parallism = 11.861885
Bank_Level_Parallism_Col = 2.394963
Bank_Level_Parallism_Ready = 1.113371
write_to_read_ratio_blp_rw_average = 0.124697
GrpLevelPara = 2.071410 

BW Util details:
bwutil = 0.224098 
total_CMD = 14478969 
util_bw = 3244708 
Wasted_Col = 6006932 
Wasted_Row = 256189 
Idle = 4971140 

BW Util Bottlenecks: 
RCDc_limit = 10918532 
RCDWRc_limit = 322862 
WTRc_limit = 1920503 
RTWc_limit = 2171831 
CCDLc_limit = 696180 
rwq = 0 
CCDLc_limit_alone = 551428 
WTRc_limit_alone = 1871200 
RTWc_limit_alone = 2076382 

Commands details: 
total_CMD = 14478969 
n_nop = 12534134 
Read = 757566 
Write = 0 
L2_Alloc = 0 
L2_WB = 53611 
n_act = 729816 
n_pre = 729800 
n_ref = 0 
n_req = 801548 
total_req = 811177 

Dual Bus Interface Util: 
issued_total_row = 1459616 
issued_total_col = 811177 
Row_Bus_Util =  0.100809 
CoL_Bus_Util = 0.056024 
Either_Row_CoL_Bus_Util = 0.134321 
Issued_on_Two_Bus_Simul_Util = 0.022513 
issued_two_Eff = 0.167602 
queue_avg = 27.700041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.7

========= L2 cache stats =========
L2_cache_bank[0]: Access = 653799, Miss = 378390, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 656719, Miss = 384343, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653335, Miss = 387162, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660320, Miss = 384948, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 649787, Miss = 376344, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672379, Miss = 385192, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654033, Miss = 383950, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653090, Miss = 389921, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954095, Miss = 382119, Miss_rate = 0.401, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 649925, Miss = 381339, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653103, Miss = 377598, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657494, Miss = 381058, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 657751, Miss = 383123, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649414, Miss = 386316, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667260, Miss = 383258, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659160, Miss = 384208, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668041, Miss = 384454, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657024, Miss = 385952, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 655503, Miss = 380502, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662287, Miss = 385490, Miss_rate = 0.582, Pending_hits = 3582, Reservation_fails = 5022
L2_cache_bank[20]: Access = 955937, Miss = 383848, Miss_rate = 0.402, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 653762, Miss = 378967, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 661741, Miss = 380455, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 654747, Miss = 383341, Miss_rate = 0.585, Pending_hits = 3620, Reservation_fails = 20179
L2_total_cache_accesses = 16370706
L2_total_cache_misses = 9192278
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89796
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6794359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7774711
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1342894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89796
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294273
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16001760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 368946
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.052
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=16370706
icnt_total_pkts_simt_to_mem=16370706
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16370706
Req_Network_cycles = 5646007
Req_Network_injected_packets_per_cycle =       2.8995 
Req_Network_conflicts_per_cycle =       1.6430
Req_Network_conflicts_per_cycle_util =       2.4345
Req_Bank_Level_Parallism =       4.2964
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.6979
Req_Network_out_buffer_full_per_cycle =       0.0554
Req_Network_out_buffer_avg_util =      21.5838

Reply_Network_injected_packets_num = 16370706
Reply_Network_cycles = 5646007
Reply_Network_injected_packets_per_cycle =        2.8995
Reply_Network_conflicts_per_cycle =        0.7243
Reply_Network_conflicts_per_cycle_util =       1.0727
Reply_Bank_Level_Parallism =       4.2944
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0988
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0967
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 47 min, 14 sec (28034 sec)
gpgpu_simulation_rate = 2684 (inst/sec)
gpgpu_simulation_rate = 201 (cycle/sec)
gpgpu_silicon_slowdown = 6791044x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 21 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 29 bind to kernel 21 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 21: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 21 
gpu_sim_cycle = 107834
gpu_sim_insn = 81163
gpu_ipc =       0.7527
gpu_tot_sim_cycle = 5753841
gpu_tot_sim_insn = 75346970
gpu_tot_ipc =      13.0951
gpu_tot_issued_cta = 2355
gpu_occupancy = 9.9058% 
gpu_tot_occupancy = 72.8055% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0632
partiton_level_parallism_total  =       2.8464
partiton_level_parallism_util =       1.3688
partiton_level_parallism_util_total  =       4.4055
L2_BW  =       2.7617 GB/Sec
L2_BW_total  =     124.3292 GB/Sec
gpu_total_sim_rate=2677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557410, Miss = 482041, Miss_rate = 0.865, Pending_hits = 15087, Reservation_fails = 1748830
	L1D_cache_core[1]: Access = 563835, Miss = 494686, Miss_rate = 0.877, Pending_hits = 14773, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 573688, Miss = 499809, Miss_rate = 0.871, Pending_hits = 15108, Reservation_fails = 1912962
	L1D_cache_core[3]: Access = 596579, Miss = 520548, Miss_rate = 0.873, Pending_hits = 15960, Reservation_fails = 1979909
	L1D_cache_core[4]: Access = 574306, Miss = 499592, Miss_rate = 0.870, Pending_hits = 15347, Reservation_fails = 1937216
	L1D_cache_core[5]: Access = 603383, Miss = 522822, Miss_rate = 0.866, Pending_hits = 16224, Reservation_fails = 1921004
	L1D_cache_core[6]: Access = 566844, Miss = 491407, Miss_rate = 0.867, Pending_hits = 15037, Reservation_fails = 1813325
	L1D_cache_core[7]: Access = 585519, Miss = 508981, Miss_rate = 0.869, Pending_hits = 15913, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 589889, Miss = 513409, Miss_rate = 0.870, Pending_hits = 15822, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575349, Miss = 500629, Miss_rate = 0.870, Pending_hits = 15427, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593375, Miss = 514474, Miss_rate = 0.867, Pending_hits = 16188, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594446, Miss = 514852, Miss_rate = 0.866, Pending_hits = 15901, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604474, Miss = 527384, Miss_rate = 0.872, Pending_hits = 15822, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593401, Miss = 513292, Miss_rate = 0.865, Pending_hits = 15241, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593856, Miss = 517153, Miss_rate = 0.871, Pending_hits = 16086, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 565458, Miss = 492782, Miss_rate = 0.871, Pending_hits = 14596, Reservation_fails = 1729768
	L1D_cache_core[29]: Access = 582070, Miss = 510696, Miss_rate = 0.877, Pending_hits = 15292, Reservation_fails = 1786093
	L1D_total_cache_accesses = 17407080
	L1D_total_cache_misses = 15144509
	L1D_total_cache_miss_rate = 0.8700
	L1D_total_cache_pending_hits = 464650
	L1D_total_cache_reservation_fails = 55566507
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1772688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 464650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14490264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55558354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 464650
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230045
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17037933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369147

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2452920
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52097207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2355, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11021, 12213, 12584, 9358, 8909, 11135, 9958, 9734, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290347296
gpgpu_n_tot_w_icount = 9073353
gpgpu_n_stall_shd_mem = 23196150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16008377
gpgpu_n_mem_write_global = 369147
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19696817
gpgpu_n_store_insn = 600131
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5424640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22066179
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1129971
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25123293	W0_Idle:28468451	W0_Scoreboard:422253455	W1:2509422	W2:1053737	W3:668542	W4:478855	W5:362376	W6:289716	W7:243691	W8:213045	W9:192330	W10:177656	W11:173312	W12:167947	W13:159876	W14:157986	W15:154524	W16:144709	W17:143917	W18:138257	W19:140880	W20:136404	W21:129782	W22:119856	W23:103597	W24:88111	W25:71982	W26:55936	W27:44536	W28:36576	W29:27990	W30:17954	W31:8817	W32:661034
single_issue_nums: WS0:2287841	WS1:2278377	WS2:2259230	WS3:2247905	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118404760 {8:14800595,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14765880 {40:369147,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48311280 {40:1207782,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 592023800 {40:14800595,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2953176 {8:369147,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48311280 {40:1207782,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1049 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1983566 	44612 	111075 	242785 	462821 	767940 	1217234 	1818351 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5044826 	3336184 	2652436 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	742255 	131443 	37364 	18667 	9956278 	851954 	799966 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14816003 	1092891 	295420 	116148 	38745 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1194 	1459 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     74232    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     92580    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     81497    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     88451    123364     79933    149815    109480    179603     74846 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     84449     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     44575    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098345  1.091449  1.098241  1.088922  1.090252  1.100263  1.081696  1.098553  1.100377  1.105748  1.100715  1.101758  1.097844  1.097310  1.087368  1.094653 
dram[1]:  1.089040  1.099002  1.097182  1.101387  1.094964  1.099222  1.089004  1.092418  1.118795  1.109178  1.111831  1.113651  1.097536  1.101200  1.101120  1.092521 
dram[2]:  1.089774  1.087932  1.086431  1.097595  1.090467  1.093748  1.096608  1.101710  1.101054  1.110681  1.097080  1.098858  1.099413  1.090332  1.092779  1.093897 
dram[3]:  1.097606  1.107416  1.099679  1.104811  1.090959  1.098225  1.101042  1.094934  1.107998  1.112349  1.109380  1.120049  1.101934  1.114484  1.097467  1.094635 
dram[4]:  1.087390  1.094216  1.089761  1.097214  1.104550  1.084817  1.090035  1.100825  1.113683  1.111672  1.099825  1.100492  1.096739  1.089599  1.094448  1.085104 
dram[5]:  1.094370  1.093037  1.094182  1.088632  1.088787  1.094268  1.087099  1.083886  1.095081  1.102624  1.115976  1.106926  1.093136  1.092707  1.084645  1.087187 
dram[6]:  1.090791  1.097337  1.099235  1.107402  1.094856  1.093166  1.102816  1.098221  1.117574  1.113066  1.093274  1.117804  1.102649  1.104486  1.096900  1.097292 
dram[7]:  1.092880  1.100363  1.096774  1.091143  1.099436  1.098375  1.090137  1.099561  1.105088  1.118349  1.117951  1.099735  1.098812  1.094009  1.094024  1.093662 
dram[8]:  1.104979  1.099141  1.102038  1.104909  1.092399  1.105030  1.098771  1.093231  1.119927  1.100784  1.114062  1.120608  1.094867  1.105436  1.092638  1.093344 
dram[9]:  1.092202  1.089279  1.092973  1.103625  1.103960  1.093991  1.090500  1.102900  1.114034  1.111866  1.099375  1.103150  1.096282  1.096241  1.097339  1.096233 
dram[10]:  1.100380  1.093167  1.101990  1.088669  1.096766  1.089915  1.087819  1.092386  1.108376  1.099579  1.111852  1.104666  1.092805  1.094596  1.092359  1.088087 
dram[11]:  1.087626  1.094158  1.091803  1.097881  1.095470  1.091303  1.096141  1.094237  1.114395  1.116305  1.102233  1.106030  1.102728  1.097406  1.096122  1.086708 
average row locality = 9648383/8781894 = 1.098668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47241     46789     47442     46165     46847     48423     45232     47576     47398     48501     48058     48481     47847     48138     45354     47282 
dram[1]:     46723     47984     47989     47797     47608     47249     46641     46395     50130     48120     49767     49614     47766     48516     47550     46295 
dram[2]:     46114     46852     45529     47784     46431     47232     46497     48153     47328     49331     47029     48246     47750     47690     46705     46944 
dram[3]:     47582     48420     47623     48400     46685     47796     47643     46693     48057     48852     48944     50130     47970     49662     46481     47002 
dram[4]:     46350     47221     46369     47340     47964     46278     47145     47422     48620     48585     48127     48160     47887     47445     46686     45920 
dram[5]:     47116     46559     46898     46592     46070     47591     45597     45773     47294     48671     49264     49260     47023     47545     45349     46078 
dram[6]:     46204     47320     47883     48722     46897     46668     47176     47280     49014     48723     47103     49906     48608     48077     47233     46650 
dram[7]:     47188     47303     47294     46586     47585     47014     46448     47579     48089     49966     49660     48265     47383     47320     46629     47193 
dram[8]:     47800     47535     47472     47997     46561     48101     47055     46364     49969     47924     49153     49586     47370     48418     46107     47058 
dram[9]:     46447     46614     46398     48229     46866     46906     46517     48390     49168     49127     48138     49019     47213     47401     46801     46823 
dram[10]:     48027     47197     48569     46023     46849     46847     45799     46205     48481     47510     49400     48489     47267     47588     46489     46133 
dram[11]:     46171     47362     45802     47571     46866     46263     47142     47014     48796     49311     47774     48733     47834     48298     47100     45813 
total dram reads = 9120888
bank skew: 50130/45232 = 1.11
chip skew: 767940/752680 = 1.02
number of total write accesses:
dram[0]:      3228      3161      3330      3190      3283      3323      3176      3333      3472      3506      3476      3493      3454      3507      3237      3292 
dram[1]:      3083      3207      3279      3345      3298      3349      3200      3288      3589      3537      3427      3588      3475      3492      3335      3294 
dram[2]:      3153      3116      3184      3299      3288      3270      3251      3276      3436      3585      3498      3446      3432      3361      3345      3315 
dram[3]:      3211      3190      3360      3331      3243      3316      3276      3193      3565      3457      3459      3498      3456      3516      3302      3327 
dram[4]:      3140      3159      3259      3365      3360      3247      3215      3350      3524      3542      3486      3415      3398      3344      3353      3274 
dram[5]:      3188      3217      3340      3229      3186      3273      3179      3192      3493      3504      3540      3584      3453      3421      3239      3304 
dram[6]:      3094      3152      3333      3369      3225      3205      3280      3253      3546      3588      3397      3535      3470      3492      3365      3304 
dram[7]:      3206      3175      3268      3193      3328      3355      3195      3345      3417      3513      3529      3434      3428      3434      3220      3361 
dram[8]:      3235      3179      3268      3348      3251      3328      3272      3188      3623      3457      3490      3582      3493      3387      3288      3286 
dram[9]:      3191      3122      3283      3326      3355      3241      3245      3280      3506      3544      3477      3463      3386      3465      3348      3350 
dram[10]:      3189      3165      3388      3238      3247      3322      3185      3195      3531      3455      3574      3509      3382      3484      3289      3264 
dram[11]:      3096      3149      3200      3335      3287      3223      3343      3294      3557      3617      3518      3503      3452      3447      3377      3246 
total dram writes = 642302
bank skew: 3623/3083 = 1.18
chip skew: 53786/53255 = 1.01
average mf latency per bank:
dram[0]:       1465      1291      1432      1289      1406      1328      1448      1341      1465      1353      1445      1321      1456      1315      1464      1295
dram[1]:       1891      1697      1924      1703      1871      1703      1844      1633      1917      1734      1926      1723      1924      1687      1927      1695
dram[2]:       1611      1601      1625      1626      1607      1654      1653      1651      1659      1693      1633      1646      1642      1677      1655      1631
dram[3]:       1560      2286      1532      2213      1538      2208      1538      2202      1565      2202      1626      2310      1565      2281      1544      2175
dram[4]:       1855      1714      1801      1725      1844      1679      4426      1679      1889      1800      1806      1728      1823      1657      1910      1637
dram[5]:       1506      1445      1571      1426      1536      1474      1472      1442      1493      1461      1557      1513      1499      1483      1480      1496
dram[6]:       1777      2012      1804      2054      1767      2000      1790      2024      1908      2052      1821      2130      1873      2081      1795      2043
dram[7]:       1882      1804      1841      1797      1917      1796      1849      1796      1864      1868      1916      1795      1878      1800      1829      1812
dram[8]:       2077      1978      2071      1984      2010      1978      2014      1940      2052      2009      2036      2045      2006      2010      2020      2034
dram[9]:       1713      1652      1696      1687      1775      1688      1702      1699      1817      1722      1698      1743      1766      1700      1715      1660
dram[10]:       1838      1539      4076      1527      1854      1564      1845      1559      1822      1581      1860      1591      1860      1561      1816      1564
dram[11]:       1611      1537      1626      1525      1645      1547      1637      1524      1680      1593      1628      1629      1659      1602      1645      1526
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14755504 n_nop=12810751 n_act=730580 n_pre=730564 n_ref_event=0 n_req=800664 n_rd=756774 n_rd_L2_A=0 n_write=0 n_wr_bk=53461 bw_util=0.2196
n_activity=9736231 dram_eff=0.3329
bk0: 47241a 7770361i bk1: 46789a 7819804i bk2: 47442a 7760874i bk3: 46165a 7934039i bk4: 46847a 7856988i bk5: 48423a 7625992i bk6: 45232a 8003408i bk7: 47576a 7738279i bk8: 47398a 7701064i bk9: 48501a 7592139i bk10: 48058a 7648720i bk11: 48481a 7624947i bk12: 47847a 7682743i bk13: 48138a 7654151i bk14: 45354a 8006503i bk15: 47282a 7803150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087535
Row_Buffer_Locality_read = 0.085728
Row_Buffer_Locality_write = 0.118683
Bank_Level_Parallism = 11.841112
Bank_Level_Parallism_Col = 2.389598
Bank_Level_Parallism_Ready = 1.112656
write_to_read_ratio_blp_rw_average = 0.124180
GrpLevelPara = 2.067383 

BW Util details:
bwutil = 0.219643 
total_CMD = 14755504 
util_bw = 3240940 
Wasted_Col = 6025973 
Wasted_Row = 259306 
Idle = 5229285 

BW Util Bottlenecks: 
RCDc_limit = 10946281 
RCDWRc_limit = 323683 
WTRc_limit = 1919564 
RTWc_limit = 2161385 
CCDLc_limit = 694249 
rwq = 0 
CCDLc_limit_alone = 549553 
WTRc_limit_alone = 1869956 
RTWc_limit_alone = 2066297 

Commands details: 
total_CMD = 14755504 
n_nop = 12810751 
Read = 756774 
Write = 0 
L2_Alloc = 0 
L2_WB = 53461 
n_act = 730580 
n_pre = 730564 
n_ref = 0 
n_req = 800664 
total_req = 810235 

Dual Bus Interface Util: 
issued_total_row = 1461144 
issued_total_col = 810235 
Row_Bus_Util =  0.099024 
CoL_Bus_Util = 0.054911 
Either_Row_CoL_Bus_Util = 0.131798 
Issued_on_Two_Bus_Simul_Util = 0.022136 
issued_two_Eff = 0.167952 
queue_avg = 26.718044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.718
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14755504 n_nop=12798950 n_act=736357 n_pre=736341 n_ref_event=0 n_req=810457 n_rd=766144 n_rd_L2_A=0 n_write=0 n_wr_bk=53786 bw_util=0.2223
n_activity=9733857 dram_eff=0.3369
bk0: 46723a 7775210i bk1: 47984a 7615394i bk2: 47989a 7569449i bk3: 47797a 7601121i bk4: 47608a 7634868i bk5: 47249a 7652950i bk6: 46641a 7755712i bk7: 46395a 7770844i bk8: 50130a 7340033i bk9: 48120a 7521258i bk10: 49767a 7354856i bk11: 49614a 7367117i bk12: 47766a 7595702i bk13: 48516a 7489847i bk14: 47550a 7664278i bk15: 46295a 7768336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091430
Row_Buffer_Locality_read = 0.089615
Row_Buffer_Locality_write = 0.122808
Bank_Level_Parallism = 12.126871
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114825
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.222271 
total_CMD = 14755504 
util_bw = 3279720 
Wasted_Col = 6012301 
Wasted_Row = 237158 
Idle = 5226325 

BW Util Bottlenecks: 
RCDc_limit = 10978912 
RCDWRc_limit = 321977 
WTRc_limit = 1935668 
RTWc_limit = 2233496 
CCDLc_limit = 711874 
rwq = 0 
CCDLc_limit_alone = 562341 
WTRc_limit_alone = 1885623 
RTWc_limit_alone = 2134008 

Commands details: 
total_CMD = 14755504 
n_nop = 12798950 
Read = 766144 
Write = 0 
L2_Alloc = 0 
L2_WB = 53786 
n_act = 736357 
n_pre = 736341 
n_ref = 0 
n_req = 810457 
total_req = 819930 

Dual Bus Interface Util: 
issued_total_row = 1472698 
issued_total_col = 819930 
Row_Bus_Util =  0.099807 
CoL_Bus_Util = 0.055568 
Either_Row_CoL_Bus_Util = 0.132598 
Issued_on_Two_Bus_Simul_Util = 0.022776 
issued_two_Eff = 0.171768 
queue_avg = 28.353092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.3531
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14755504 n_nop=12811349 n_act=729509 n_pre=729493 n_ref_event=0 n_req=799241 n_rd=755615 n_rd_L2_A=0 n_write=0 n_wr_bk=53255 bw_util=0.2193
n_activity=9733838 dram_eff=0.3324
bk0: 46114a 7985486i bk1: 46852a 7894100i bk2: 45529a 8056088i bk3: 47784a 7808224i bk4: 46431a 7956205i bk5: 47232a 7853254i bk6: 46497a 7923152i bk7: 48153a 7731770i bk8: 47328a 7797151i bk9: 49331a 7591221i bk10: 47029a 7829117i bk11: 48246a 7727159i bk12: 47750a 7764491i bk13: 47690a 7769759i bk14: 46705a 7918910i bk15: 46944a 7915368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087249
Row_Buffer_Locality_read = 0.085615
Row_Buffer_Locality_write = 0.115550
Bank_Level_Parallism = 11.710393
Bank_Level_Parallism_Col = 2.380810
Bank_Level_Parallism_Ready = 1.110883
write_to_read_ratio_blp_rw_average = 0.122146
GrpLevelPara = 2.062829 

BW Util details:
bwutil = 0.219273 
total_CMD = 14755504 
util_bw = 3235480 
Wasted_Col = 6024321 
Wasted_Row = 260923 
Idle = 5234780 

BW Util Bottlenecks: 
RCDc_limit = 10939233 
RCDWRc_limit = 321801 
WTRc_limit = 1916110 
RTWc_limit = 2121271 
CCDLc_limit = 689586 
rwq = 0 
CCDLc_limit_alone = 547575 
WTRc_limit_alone = 1867155 
RTWc_limit_alone = 2028215 

Commands details: 
total_CMD = 14755504 
n_nop = 12811349 
Read = 755615 
Write = 0 
L2_Alloc = 0 
L2_WB = 53255 
n_act = 729509 
n_pre = 729493 
n_ref = 0 
n_req = 799241 
total_req = 808870 

Dual Bus Interface Util: 
issued_total_row = 1459002 
issued_total_col = 808870 
Row_Bus_Util =  0.098878 
CoL_Bus_Util = 0.054818 
Either_Row_CoL_Bus_Util = 0.131758 
Issued_on_Two_Bus_Simul_Util = 0.021939 
issued_two_Eff = 0.166508 
queue_avg = 25.981722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9817
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14755504 n_nop=12794658 n_act=736058 n_pre=736042 n_ref_event=0 n_req=812178 n_rd=767940 n_rd_L2_A=0 n_write=0 n_wr_bk=53700 bw_util=0.2227
n_activity=9746775 dram_eff=0.3372
bk0: 47582a 7525086i bk1: 48420a 7432245i bk2: 47623a 7548470i bk3: 48400a 7430123i bk4: 46685a 7638043i bk5: 47796a 7538910i bk6: 47643a 7515027i bk7: 46693a 7643174i bk8: 48057a 7431355i bk9: 48852a 7338409i bk10: 48944a 7322001i bk11: 50130a 7204983i bk12: 47970a 7438167i bk13: 49662a 7272763i bk14: 46481a 7654402i bk15: 47002a 7603855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093723
Row_Buffer_Locality_read = 0.091719
Row_Buffer_Locality_write = 0.128509
Bank_Level_Parallism = 12.321630
Bank_Level_Parallism_Col = 2.428059
Bank_Level_Parallism_Ready = 1.116994
write_to_read_ratio_blp_rw_average = 0.128941
GrpLevelPara = 2.096647 

BW Util details:
bwutil = 0.222735 
total_CMD = 14755504 
util_bw = 3286560 
Wasted_Col = 6007667 
Wasted_Row = 243208 
Idle = 5218069 

BW Util Bottlenecks: 
RCDc_limit = 10967691 
RCDWRc_limit = 320042 
WTRc_limit = 1924804 
RTWc_limit = 2294629 
CCDLc_limit = 708985 
rwq = 0 
CCDLc_limit_alone = 555967 
WTRc_limit_alone = 1874824 
RTWc_limit_alone = 2191591 

Commands details: 
total_CMD = 14755504 
n_nop = 12794658 
Read = 767940 
Write = 0 
L2_Alloc = 0 
L2_WB = 53700 
n_act = 736058 
n_pre = 736042 
n_ref = 0 
n_req = 812178 
total_req = 821640 

Dual Bus Interface Util: 
issued_total_row = 1472100 
issued_total_col = 821640 
Row_Bus_Util =  0.099766 
CoL_Bus_Util = 0.055684 
Either_Row_CoL_Bus_Util = 0.132889 
Issued_on_Two_Bus_Simul_Util = 0.022561 
issued_two_Eff = 0.169771 
queue_avg = 30.276623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.2766
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14755504 n_nop=12809091 n_act=731006 n_pre=730990 n_ref_event=0 n_req=801435 n_rd=757519 n_rd_L2_A=0 n_write=0 n_wr_bk=53431 bw_util=0.2198
n_activity=9724407 dram_eff=0.3336
bk0: 46350a 7895528i bk1: 47221a 7807406i bk2: 46369a 7902239i bk3: 47340a 7782521i bk4: 47964a 7728812i bk5: 46278a 7902116i bk6: 47145a 7800812i bk7: 47422a 7740221i bk8: 48620a 7567711i bk9: 48585a 7594850i bk10: 48127a 7625627i bk11: 48160a 7641411i bk12: 47887a 7654743i bk13: 47445a 7781357i bk14: 46686a 7901217i bk15: 45920a 7994664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087879
Row_Buffer_Locality_read = 0.086134
Row_Buffer_Locality_write = 0.117975
Bank_Level_Parallism = 11.841162
Bank_Level_Parallism_Col = 2.396060
Bank_Level_Parallism_Ready = 1.113175
write_to_read_ratio_blp_rw_average = 0.125083
GrpLevelPara = 2.072169 

BW Util details:
bwutil = 0.219837 
total_CMD = 14755504 
util_bw = 3243800 
Wasted_Col = 6018156 
Wasted_Row = 255629 
Idle = 5237919 

BW Util Bottlenecks: 
RCDc_limit = 10945712 
RCDWRc_limit = 322464 
WTRc_limit = 1924077 
RTWc_limit = 2183663 
CCDLc_limit = 693137 
rwq = 0 
CCDLc_limit_alone = 547517 
WTRc_limit_alone = 1874728 
RTWc_limit_alone = 2087392 

Commands details: 
total_CMD = 14755504 
n_nop = 12809091 
Read = 757519 
Write = 0 
L2_Alloc = 0 
L2_WB = 53431 
n_act = 731006 
n_pre = 730990 
n_ref = 0 
n_req = 801435 
total_req = 810950 

Dual Bus Interface Util: 
issued_total_row = 1461996 
issued_total_col = 810950 
Row_Bus_Util =  0.099081 
CoL_Bus_Util = 0.054959 
Either_Row_CoL_Bus_Util = 0.131911 
Issued_on_Two_Bus_Simul_Util = 0.022130 
issued_two_Eff = 0.167761 
queue_avg = 26.950453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9505
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14755504 n_nop=12812505 n_act=727994 n_pre=727978 n_ref_event=0 n_req=796459 n_rd=752680 n_rd_L2_A=0 n_write=0 n_wr_bk=53342 bw_util=0.2185
n_activity=9735181 dram_eff=0.3312
bk0: 47116a 7946254i bk1: 46559a 8043624i bk2: 46898a 7954575i bk3: 46592a 7974262i bk4: 46070a 8022160i bk5: 47591a 7907079i bk6: 45597a 8095939i bk7: 45773a 8068788i bk8: 47294a 7837574i bk9: 48671a 7712816i bk10: 49264a 7674038i bk11: 49260a 7657153i bk12: 47023a 7935926i bk13: 47545a 7844016i bk14: 45349a 8165833i bk15: 46078a 8058646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085962
Row_Buffer_Locality_read = 0.084267
Row_Buffer_Locality_write = 0.115101
Bank_Level_Parallism = 11.566860
Bank_Level_Parallism_Col = 2.376208
Bank_Level_Parallism_Ready = 1.111394
write_to_read_ratio_blp_rw_average = 0.122078
GrpLevelPara = 2.059091 

BW Util details:
bwutil = 0.218501 
total_CMD = 14755504 
util_bw = 3224088 
Wasted_Col = 6028179 
Wasted_Row = 267539 
Idle = 5235698 

BW Util Bottlenecks: 
RCDc_limit = 10930632 
RCDWRc_limit = 323923 
WTRc_limit = 1917597 
RTWc_limit = 2109220 
CCDLc_limit = 684684 
rwq = 0 
CCDLc_limit_alone = 543807 
WTRc_limit_alone = 1868607 
RTWc_limit_alone = 2017333 

Commands details: 
total_CMD = 14755504 
n_nop = 12812505 
Read = 752680 
Write = 0 
L2_Alloc = 0 
L2_WB = 53342 
n_act = 727994 
n_pre = 727978 
n_ref = 0 
n_req = 796459 
total_req = 806022 

Dual Bus Interface Util: 
issued_total_row = 1455972 
issued_total_col = 806022 
Row_Bus_Util =  0.098673 
CoL_Bus_Util = 0.054625 
Either_Row_CoL_Bus_Util = 0.131680 
Issued_on_Two_Bus_Simul_Util = 0.021619 
issued_two_Eff = 0.164177 
queue_avg = 25.128107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1281
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14755504 n_nop=12801060 n_act=732880 n_pre=732864 n_ref_event=0 n_req=807472 n_rd=763464 n_rd_L2_A=0 n_write=0 n_wr_bk=53608 bw_util=0.2215
n_activity=9739271 dram_eff=0.3356
bk0: 46204a 7742775i bk1: 47320a 7626428i bk2: 47883a 7568251i bk3: 48722a 7441697i bk4: 46897a 7683262i bk5: 46668a 7664602i bk6: 47176a 7643351i bk7: 47280a 7556369i bk8: 49014a 7386021i bk9: 48723a 7415315i bk10: 47103a 7634570i bk11: 49906a 7313561i bk12: 48608a 7444852i bk13: 48077a 7532223i bk14: 47233a 7620259i bk15: 46650a 7702480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092380
Row_Buffer_Locality_read = 0.090540
Row_Buffer_Locality_write = 0.124296
Bank_Level_Parallism = 12.186464
Bank_Level_Parallism_Col = 2.422301
Bank_Level_Parallism_Ready = 1.115032
write_to_read_ratio_blp_rw_average = 0.129231
GrpLevelPara = 2.089792 

BW Util details:
bwutil = 0.221496 
total_CMD = 14755504 
util_bw = 3268288 
Wasted_Col = 6002758 
Wasted_Row = 253755 
Idle = 5230703 

BW Util Bottlenecks: 
RCDc_limit = 10938129 
RCDWRc_limit = 320001 
WTRc_limit = 1917864 
RTWc_limit = 2290139 
CCDLc_limit = 705592 
rwq = 0 
CCDLc_limit_alone = 553650 
WTRc_limit_alone = 1868108 
RTWc_limit_alone = 2187953 

Commands details: 
total_CMD = 14755504 
n_nop = 12801060 
Read = 763464 
Write = 0 
L2_Alloc = 0 
L2_WB = 53608 
n_act = 732880 
n_pre = 732864 
n_ref = 0 
n_req = 807472 
total_req = 817072 

Dual Bus Interface Util: 
issued_total_row = 1465744 
issued_total_col = 817072 
Row_Bus_Util =  0.099335 
CoL_Bus_Util = 0.055374 
Either_Row_CoL_Bus_Util = 0.132455 
Issued_on_Two_Bus_Simul_Util = 0.022254 
issued_two_Eff = 0.168013 
queue_avg = 29.540964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.541
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14755504 n_nop=12805698 n_act=732422 n_pre=732406 n_ref_event=0 n_req=805293 n_rd=761502 n_rd_L2_A=0 n_write=0 n_wr_bk=53401 bw_util=0.2209
n_activity=9721787 dram_eff=0.3353
bk0: 47188a 7694277i bk1: 47303a 7658798i bk2: 47294a 7678125i bk3: 46586a 7764129i bk4: 47585a 7657256i bk5: 47014a 7729864i bk6: 46448a 7773387i bk7: 47579a 7613920i bk8: 48089a 7527933i bk9: 49966a 7352778i bk10: 49660a 7378034i bk11: 48265a 7496891i bk12: 47383a 7650700i bk13: 47320a 7661775i bk14: 46629a 7775250i bk15: 47193a 7711026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090490
Row_Buffer_Locality_read = 0.088792
Row_Buffer_Locality_write = 0.120025
Bank_Level_Parallism = 12.078228
Bank_Level_Parallism_Col = 2.408255
Bank_Level_Parallism_Ready = 1.113162
write_to_read_ratio_blp_rw_average = 0.127219
GrpLevelPara = 2.083088 

BW Util details:
bwutil = 0.220908 
total_CMD = 14755504 
util_bw = 3259612 
Wasted_Col = 6006030 
Wasted_Row = 248037 
Idle = 5241825 

BW Util Bottlenecks: 
RCDc_limit = 10941824 
RCDWRc_limit = 320522 
WTRc_limit = 1925131 
RTWc_limit = 2228525 
CCDLc_limit = 702901 
rwq = 0 
CCDLc_limit_alone = 553942 
WTRc_limit_alone = 1875701 
RTWc_limit_alone = 2128996 

Commands details: 
total_CMD = 14755504 
n_nop = 12805698 
Read = 761502 
Write = 0 
L2_Alloc = 0 
L2_WB = 53401 
n_act = 732422 
n_pre = 732406 
n_ref = 0 
n_req = 805293 
total_req = 814903 

Dual Bus Interface Util: 
issued_total_row = 1464828 
issued_total_col = 814903 
Row_Bus_Util =  0.099273 
CoL_Bus_Util = 0.055227 
Either_Row_CoL_Bus_Util = 0.132141 
Issued_on_Two_Bus_Simul_Util = 0.022359 
issued_two_Eff = 0.169209 
queue_avg = 28.740643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.7406
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14755504 n_nop=12805784 n_act=733166 n_pre=733150 n_ref_event=0 n_req=808506 n_rd=764470 n_rd_L2_A=0 n_write=0 n_wr_bk=53675 bw_util=0.2218
n_activity=9726992 dram_eff=0.3364
bk0: 47800a 7614277i bk1: 47535a 7591013i bk2: 47472a 7610583i bk3: 47997a 7541558i bk4: 46561a 7686686i bk5: 48101a 7535505i bk6: 47055a 7654448i bk7: 46364a 7728557i bk8: 49969a 7302034i bk9: 47924a 7457148i bk10: 49153a 7389239i bk11: 49586a 7319453i bk12: 47370a 7582805i bk13: 48418a 7488645i bk14: 46107a 7751627i bk15: 47058a 7661307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093184
Row_Buffer_Locality_read = 0.091250
Row_Buffer_Locality_write = 0.126760
Bank_Level_Parallism = 12.208179
Bank_Level_Parallism_Col = 2.428054
Bank_Level_Parallism_Ready = 1.116915
write_to_read_ratio_blp_rw_average = 0.129914
GrpLevelPara = 2.094861 

BW Util details:
bwutil = 0.221787 
total_CMD = 14755504 
util_bw = 3272580 
Wasted_Col = 5990516 
Wasted_Row = 249737 
Idle = 5242671 

BW Util Bottlenecks: 
RCDc_limit = 10927095 
RCDWRc_limit = 319271 
WTRc_limit = 1925037 
RTWc_limit = 2299140 
CCDLc_limit = 711813 
rwq = 0 
CCDLc_limit_alone = 558950 
WTRc_limit_alone = 1875225 
RTWc_limit_alone = 2196089 

Commands details: 
total_CMD = 14755504 
n_nop = 12805784 
Read = 764470 
Write = 0 
L2_Alloc = 0 
L2_WB = 53675 
n_act = 733166 
n_pre = 733150 
n_ref = 0 
n_req = 808506 
total_req = 818145 

Dual Bus Interface Util: 
issued_total_row = 1466316 
issued_total_col = 818145 
Row_Bus_Util =  0.099374 
CoL_Bus_Util = 0.055447 
Either_Row_CoL_Bus_Util = 0.132135 
Issued_on_Two_Bus_Simul_Util = 0.022686 
issued_two_Eff = 0.171687 
queue_avg = 29.659931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.6599
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14755504 n_nop=12806457 n_act=731514 n_pre=731498 n_ref_event=0 n_req=803991 n_rd=760057 n_rd_L2_A=0 n_write=0 n_wr_bk=53582 bw_util=0.2206
n_activity=9725638 dram_eff=0.3346
bk0: 46447a 7807199i bk1: 46614a 7803675i bk2: 46398a 7859678i bk3: 48229a 7653740i bk4: 46866a 7779650i bk5: 46906a 7742171i bk6: 46517a 7802325i bk7: 48390a 7574966i bk8: 49168a 7481804i bk9: 49127a 7499792i bk10: 48138a 7590221i bk11: 49019a 7514076i bk12: 47213a 7748583i bk13: 47401a 7715753i bk14: 46801a 7816649i bk15: 46823a 7780479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090148
Row_Buffer_Locality_read = 0.088272
Row_Buffer_Locality_write = 0.122593
Bank_Level_Parallism = 11.964082
Bank_Level_Parallism_Col = 2.407778
Bank_Level_Parallism_Ready = 1.114327
write_to_read_ratio_blp_rw_average = 0.126804
GrpLevelPara = 2.081076 

BW Util details:
bwutil = 0.220566 
total_CMD = 14755504 
util_bw = 3254556 
Wasted_Col = 6009070 
Wasted_Row = 253064 
Idle = 5238814 

BW Util Bottlenecks: 
RCDc_limit = 10937914 
RCDWRc_limit = 320664 
WTRc_limit = 1915314 
RTWc_limit = 2230435 
CCDLc_limit = 700301 
rwq = 0 
CCDLc_limit_alone = 551983 
WTRc_limit_alone = 1865992 
RTWc_limit_alone = 2131439 

Commands details: 
total_CMD = 14755504 
n_nop = 12806457 
Read = 760057 
Write = 0 
L2_Alloc = 0 
L2_WB = 53582 
n_act = 731514 
n_pre = 731498 
n_ref = 0 
n_req = 803991 
total_req = 813639 

Dual Bus Interface Util: 
issued_total_row = 1463012 
issued_total_col = 813639 
Row_Bus_Util =  0.099150 
CoL_Bus_Util = 0.055141 
Either_Row_CoL_Bus_Util = 0.132089 
Issued_on_Two_Bus_Simul_Util = 0.022202 
issued_two_Eff = 0.168084 
queue_avg = 27.591145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5911
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14755504 n_nop=12818218 n_act=730305 n_pre=730289 n_ref_event=0 n_req=800829 n_rd=756873 n_rd_L2_A=0 n_write=0 n_wr_bk=53417 bw_util=0.2197
n_activity=9719473 dram_eff=0.3335
bk0: 48027a 7725347i bk1: 47197a 7761418i bk2: 48569a 7592606i bk3: 46023a 7881348i bk4: 46849a 7791308i bk5: 46847a 7775038i bk6: 45799a 7876054i bk7: 46205a 7839915i bk8: 48481a 7553008i bk9: 47510a 7637354i bk10: 49400a 7408957i bk11: 48489a 7547466i bk12: 47267a 7712532i bk13: 47588a 7699145i bk14: 46489a 7853466i bk15: 46133a 7908544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088064
Row_Buffer_Locality_read = 0.086424
Row_Buffer_Locality_write = 0.116298
Bank_Level_Parallism = 11.938013
Bank_Level_Parallism_Col = 2.394252
Bank_Level_Parallism_Ready = 1.112579
write_to_read_ratio_blp_rw_average = 0.124398
GrpLevelPara = 2.072162 

BW Util details:
bwutil = 0.219658 
total_CMD = 14755504 
util_bw = 3241160 
Wasted_Col = 6006546 
Wasted_Row = 257030 
Idle = 5250768 

BW Util Bottlenecks: 
RCDc_limit = 10922014 
RCDWRc_limit = 323657 
WTRc_limit = 1922552 
RTWc_limit = 2165698 
CCDLc_limit = 698999 
rwq = 0 
CCDLc_limit_alone = 554209 
WTRc_limit_alone = 1873107 
RTWc_limit_alone = 2070353 

Commands details: 
total_CMD = 14755504 
n_nop = 12818218 
Read = 756873 
Write = 0 
L2_Alloc = 0 
L2_WB = 53417 
n_act = 730305 
n_pre = 730289 
n_ref = 0 
n_req = 800829 
total_req = 810290 

Dual Bus Interface Util: 
issued_total_row = 1460594 
issued_total_col = 810290 
Row_Bus_Util =  0.098986 
CoL_Bus_Util = 0.054914 
Either_Row_CoL_Bus_Util = 0.131292 
Issued_on_Two_Bus_Simul_Util = 0.022608 
issued_two_Eff = 0.172199 
queue_avg = 27.339703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.3397
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14755504 n_nop=12809792 n_act=730109 n_pre=730093 n_ref_event=0 n_req=801858 n_rd=757850 n_rd_L2_A=0 n_write=0 n_wr_bk=53644 bw_util=0.22
n_activity=9730020 dram_eff=0.3336
bk0: 46171a 7938407i bk1: 47362a 7807954i bk2: 45802a 7976388i bk3: 47571a 7764083i bk4: 46866a 7832329i bk5: 46263a 7905197i bk6: 47142a 7764436i bk7: 47014a 7761083i bk8: 48796a 7576810i bk9: 49311a 7477204i bk10: 47774a 7673848i bk11: 48733a 7582860i bk12: 47834a 7703154i bk13: 48298a 7637014i bk14: 47100a 7829389i bk15: 45813a 7988369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089478
Row_Buffer_Locality_read = 0.087763
Row_Buffer_Locality_write = 0.119024
Bank_Level_Parallism = 11.853409
Bank_Level_Parallism_Col = 2.394439
Bank_Level_Parallism_Ready = 1.113350
write_to_read_ratio_blp_rw_average = 0.124683
GrpLevelPara = 2.071001 

BW Util details:
bwutil = 0.219984 
total_CMD = 14755504 
util_bw = 3245976 
Wasted_Col = 6011538 
Wasted_Row = 259213 
Idle = 5238777 

BW Util Bottlenecks: 
RCDc_limit = 10923941 
RCDWRc_limit = 323148 
WTRc_limit = 1921171 
RTWc_limit = 2172428 
CCDLc_limit = 696312 
rwq = 0 
CCDLc_limit_alone = 551517 
WTRc_limit_alone = 1871847 
RTWc_limit_alone = 2076957 

Commands details: 
total_CMD = 14755504 
n_nop = 12809792 
Read = 757850 
Write = 0 
L2_Alloc = 0 
L2_WB = 53644 
n_act = 730109 
n_pre = 730093 
n_ref = 0 
n_req = 801858 
total_req = 811494 

Dual Bus Interface Util: 
issued_total_row = 1460202 
issued_total_col = 811494 
Row_Bus_Util =  0.098960 
CoL_Bus_Util = 0.054996 
Either_Row_CoL_Bus_Util = 0.131863 
Issued_on_Two_Bus_Simul_Util = 0.022092 
issued_two_Eff = 0.167540 
queue_avg = 27.181419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.1814

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654062, Miss = 378535, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 656977, Miss = 384471, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653624, Miss = 387290, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660555, Miss = 385083, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 650051, Miss = 376491, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672619, Miss = 385338, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654307, Miss = 384084, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653310, Miss = 390055, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954357, Miss = 382244, Miss_rate = 0.401, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 650189, Miss = 381475, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653411, Miss = 377739, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657761, Miss = 381201, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 658051, Miss = 383246, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649705, Miss = 386470, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667542, Miss = 383389, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659443, Miss = 384346, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668350, Miss = 384600, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657315, Miss = 386094, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 655814, Miss = 380649, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662536, Miss = 385610, Miss_rate = 0.582, Pending_hits = 3583, Reservation_fails = 5022
L2_cache_bank[20]: Access = 956551, Miss = 383984, Miss_rate = 0.401, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 653990, Miss = 379087, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 662029, Miss = 380597, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 654975, Miss = 383483, Miss_rate = 0.585, Pending_hits = 3620, Reservation_fails = 20179
L2_total_cache_accesses = 16377524
L2_total_cache_misses = 9195561
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89797
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6797692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7777108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1343780
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89797
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294474
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16008377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369147
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.066

icnt_total_pkts_mem_to_simt=16377524
icnt_total_pkts_simt_to_mem=16377524
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16377524
Req_Network_cycles = 5753841
Req_Network_injected_packets_per_cycle =       2.8464 
Req_Network_conflicts_per_cycle =       1.6122
Req_Network_conflicts_per_cycle_util =       2.4314
Req_Bank_Level_Parallism =       4.2925
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.6473
Req_Network_out_buffer_full_per_cycle =       0.0543
Req_Network_out_buffer_avg_util =      21.1794

Reply_Network_injected_packets_num = 16377524
Reply_Network_cycles = 5753841
Reply_Network_injected_packets_per_cycle =        2.8464
Reply_Network_conflicts_per_cycle =        0.7121
Reply_Network_conflicts_per_cycle_util =       1.0733
Reply_Bank_Level_Parallism =       4.2905
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0970
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0949
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 49 min, 1 sec (28141 sec)
gpgpu_simulation_rate = 2677 (inst/sec)
gpgpu_simulation_rate = 204 (cycle/sec)
gpgpu_silicon_slowdown = 6691176x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (2,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
Destroy streams for kernel 22: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 22 
gpu_sim_cycle = 39542
gpu_sim_insn = 32373
gpu_ipc =       0.8187
gpu_tot_sim_cycle = 5793383
gpu_tot_sim_insn = 75379343
gpu_tot_ipc =      13.0113
gpu_tot_issued_cta = 2357
gpu_occupancy = 10.1993% 
gpu_tot_occupancy = 72.7726% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0646
partiton_level_parallism_total  =       2.8274
partiton_level_parallism_util =       1.0463
partiton_level_parallism_util_total  =       4.4033
L2_BW  =       2.8224 GB/Sec
L2_BW_total  =     123.4998 GB/Sec
gpu_total_sim_rate=2674

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557410, Miss = 482041, Miss_rate = 0.865, Pending_hits = 15087, Reservation_fails = 1748830
	L1D_cache_core[1]: Access = 563835, Miss = 494686, Miss_rate = 0.877, Pending_hits = 14773, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 577907, Miss = 501490, Miss_rate = 0.868, Pending_hits = 15336, Reservation_fails = 1914158
	L1D_cache_core[3]: Access = 597451, Miss = 520877, Miss_rate = 0.872, Pending_hits = 15996, Reservation_fails = 1979934
	L1D_cache_core[4]: Access = 574306, Miss = 499592, Miss_rate = 0.870, Pending_hits = 15347, Reservation_fails = 1937216
	L1D_cache_core[5]: Access = 603383, Miss = 522822, Miss_rate = 0.866, Pending_hits = 16224, Reservation_fails = 1921004
	L1D_cache_core[6]: Access = 566844, Miss = 491407, Miss_rate = 0.867, Pending_hits = 15037, Reservation_fails = 1813325
	L1D_cache_core[7]: Access = 585519, Miss = 508981, Miss_rate = 0.869, Pending_hits = 15913, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 589889, Miss = 513409, Miss_rate = 0.870, Pending_hits = 15822, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575349, Miss = 500629, Miss_rate = 0.870, Pending_hits = 15427, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593375, Miss = 514474, Miss_rate = 0.867, Pending_hits = 16188, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594446, Miss = 514852, Miss_rate = 0.866, Pending_hits = 15901, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604474, Miss = 527384, Miss_rate = 0.872, Pending_hits = 15822, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593401, Miss = 513292, Miss_rate = 0.865, Pending_hits = 15241, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593856, Miss = 517153, Miss_rate = 0.871, Pending_hits = 16086, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 565458, Miss = 492782, Miss_rate = 0.871, Pending_hits = 14596, Reservation_fails = 1729768
	L1D_cache_core[29]: Access = 582070, Miss = 510696, Miss_rate = 0.877, Pending_hits = 15292, Reservation_fails = 1786093
	L1D_total_cache_accesses = 17412171
	L1D_total_cache_misses = 15146519
	L1D_total_cache_miss_rate = 0.8699
	L1D_total_cache_pending_hits = 464914
	L1D_total_cache_reservation_fails = 55567728
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1775410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 464914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14491988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55559575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 464914
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17042883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2453594
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52097754
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2357, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11021, 12213, 12584, 9358, 8909, 11135, 9958, 9734, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290472928
gpgpu_n_tot_w_icount = 9077279
gpgpu_n_stall_shd_mem = 23198262
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16010791
gpgpu_n_mem_write_global = 369288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19703177
gpgpu_n_store_insn = 600355
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5429248
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22068002
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1130260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25123708	W0_Idle:28613778	W0_Scoreboard:422359347	W1:2510641	W2:1054237	W3:668925	W4:479053	W5:362462	W6:289756	W7:243841	W8:213086	W9:192432	W10:177714	W11:173368	W12:168059	W13:159876	W14:158047	W15:154539	W16:144847	W17:143995	W18:138257	W19:140901	W20:136416	W21:129782	W22:119910	W23:103621	W24:88156	W25:72027	W26:55936	W27:44536	W28:36576	W29:28002	W30:17954	W31:8817	W32:661510
single_issue_nums: WS0:2289104	WS1:2279266	WS2:2260191	WS3:2248718	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118420472 {8:14802559,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14771520 {40:369288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48329280 {40:1208232,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 592102360 {40:14802559,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2954304 {8:369288,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48329280 {40:1208232,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1048 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1984805 	44616 	111090 	242817 	462862 	767954 	1217235 	1818351 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5046039 	3337503 	2652459 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	742705 	131443 	37364 	18667 	9958120 	852158 	800025 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14818086 	1093079 	295578 	116258 	38761 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1210 	1478 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     74232    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     92580    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     81497    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     88451    123364     79933    149815    109480    179603     74846 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     84449     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     44575    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098354  1.091455  1.098232  1.088935  1.090266  1.100260  1.081690  1.098553  1.100352  1.105730  1.100745  1.101767  1.097838  1.097304  1.087375  1.094671 
dram[1]:  1.089046  1.098987  1.097193  1.101378  1.094956  1.099206  1.088996  1.092410  1.118775  1.109147  1.111862  1.113653  1.097558  1.101234  1.101105  1.092510 
dram[2]:  1.089787  1.087913  1.086423  1.097624  1.090457  1.093783  1.096626  1.101733  1.101038  1.110662  1.097119  1.098854  1.099404  1.090347  1.092765  1.093905 
dram[3]:  1.097593  1.107400  1.099692  1.104819  1.090955  1.098236  1.101072  1.094921  1.108008  1.112330  1.109397  1.120065  1.101949  1.114477  1.097454  1.094641 
dram[4]:  1.087400  1.094230  1.089753  1.097221  1.104543  1.084800  1.090027  1.100822  1.113687  1.111660  1.099860  1.100498  1.096741  1.089607  1.094423  1.085131 
dram[5]:  1.094378  1.093014  1.094187  1.088663  1.088800  1.094255  1.087091  1.083875  1.095071  1.102606  1.115961  1.106904  1.093124  1.092687  1.084661  1.087170 
dram[6]:  1.090781  1.097346  1.099233  1.107381  1.094839  1.093151  1.102829  1.098212  1.117556  1.113049  1.093277  1.117798  1.102664  1.104511  1.096915  1.097284 
dram[7]:  1.092889  1.100339  1.096755  1.091139  1.099416  1.098371  1.090125  1.099543  1.105077  1.118388  1.117987  1.099723  1.098819  1.094012  1.094038  1.093714 
dram[8]:  1.104989  1.099176  1.102042  1.104886  1.092387  1.105014  1.098764  1.093210  1.119943  1.100771  1.114074  1.120614  1.094862  1.105446  1.092627  1.093332 
dram[9]:  1.092187  1.089275  1.092975  1.103614  1.103984  1.093978  1.090510  1.102889  1.114063  1.111845  1.099358  1.103137  1.096274  1.096227  1.097326  1.096224 
dram[10]:  1.100376  1.093161  1.101999  1.088684  1.096771  1.089947  1.087813  1.092394  1.108405  1.099616  1.111856  1.104674  1.092817  1.094593  1.092347  1.088096 
dram[11]:  1.087640  1.094151  1.091803  1.097888  1.095457  1.091355  1.096137  1.094220  1.114385  1.116335  1.102213  1.106015  1.102716  1.097389  1.096151  1.086700 
average row locality = 9649729/8783115 = 1.098668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47247     46798     47446     46181     46852     48424     45235     47586     47409     48509     48065     48488     47849     48140     45363     47285 
dram[1]:     46732     47990     47995     47799     47612     47256     46644     46399     50138     48131     49773     49623     47778     48522     47556     46300 
dram[2]:     46119     46859     45532     47792     46436     47238     46499     48164     47335     49339     47032     48258     47754     47694     46712     46951 
dram[3]:     47588     48426     47627     48407     46687     47800     47650     46699     48063     48860     48954     50133     47974     49665     46487     47010 
dram[4]:     46355     47226     46373     47347     47966     46286     47149     47434     48628     48590     48133     48167     47897     47453     46698     45930 
dram[5]:     47122     46569     46907     46600     46074     47596     45601     45779     47299     48679     49268     49270     47029     47554     45352     46085 
dram[6]:     46209     47327     47894     48730     46905     46675     47180     47283     49019     48730     47113     49917     48612     48086     47236     46654 
dram[7]:     47195     47313     47303     46587     47592     47015     46454     47586     48093     49978     49672     48271     47391     47330     46633     47203 
dram[8]:     47805     47539     47481     48006     46565     48108     47058     46374     49972     47930     49158     49593     47372     48423     46112     47063 
dram[9]:     46453     46627     46409     48232     46875     46912     46524     48395     49176     49136     48145     49024     47217     47408     46805     46827 
dram[10]:     48029     47200     48575     46028     46858     46853     45801     46213     48489     47525     49408     48496     47272     47601     46495     46141 
dram[11]:     46176     47364     45813     47579     46872     46272     47143     47022     48800     49317     47783     48740     47839     48304     47109     45817 
total dram reads = 9122129
bank skew: 50138/45235 = 1.11
chip skew: 768030/752784 = 1.02
number of total write accesses:
dram[0]:      3229      3161      3330      3192      3283      3323      3176      3334      3472      3506      3477      3493      3455      3508      3237      3292 
dram[1]:      3083      3209      3279      3351      3298      3349      3201      3288      3589      3540      3428      3588      3475      3492      3336      3294 
dram[2]:      3154      3119      3188      3300      3288      3270      3254      3276      3436      3585      3499      3448      3432      3361      3345      3316 
dram[3]:      3211      3191      3361      3331      3243      3318      3277      3193      3565      3457      3463      3498      3456      3516      3302      3328 
dram[4]:      3142      3159      3259      3369      3361      3248      3215      3350      3524      3542      3486      3416      3398      3344      3353      3275 
dram[5]:      3190      3218      3340      3233      3189      3274      3179      3192      3493      3504      3543      3584      3453      3422      3241      3306 
dram[6]:      3094      3152      3337      3370      3225      3205      3281      3254      3548      3588      3397      3536      3470      3493      3367      3304 
dram[7]:      3206      3176      3268      3194      3330      3356      3195      3346      3418      3514      3531      3434      3428      3434      3221      3361 
dram[8]:      3236      3182      3268      3349      3253      3328      3272      3188      3623      3457      3490      3582      3493      3388      3288      3288 
dram[9]:      3192      3123      3283      3331      3357      3241      3245      3280      3506      3544      3478      3464      3386      3465      3350      3350 
dram[10]:      3189      3165      3389      3238      3247      3324      3186      3195      3531      3456      3574      3509      3383      3484      3289      3264 
dram[11]:      3096      3150      3201      3335      3287      3224      3344      3294      3557      3618      3518      3503      3452      3449      3377      3246 
total dram writes = 642438
bank skew: 3623/3083 = 1.18
chip skew: 53800/53271 = 1.01
average mf latency per bank:
dram[0]:       1465      1291      1432      1289      1406      1328      1448      1341      1465      1353      1444      1321      1456      1315      1464      1295
dram[1]:       1890      1697      1924      1703      1870      1703      1844      1633      1917      1733      1926      1723      1923      1687      1926      1695
dram[2]:       1611      1601      1625      1626      1607      1654      1653      1651      1659      1693      1633      1646      1642      1676      1655      1630
dram[3]:       1560      2286      1532      2213      1538      2207      1538      2202      1565      2202      1625      2310      1565      2281      1544      2175
dram[4]:       1855      1713      1801      1724      1844      1679      4426      1679      1889      1800      1806      1728      1823      1657      1910      1637
dram[5]:       1506      1445      1570      1425      1536      1474      1472      1442      1493      1461      1557      1513      1498      1483      1480      1496
dram[6]:       1777      2011      1803      2054      1767      1999      1790      2024      1907      2052      1821      2129      1873      2081      1795      2043
dram[7]:       1882      1804      1841      1797      1916      1796      1849      1795      1864      1868      1915      1795      1878      1800      1829      1812
dram[8]:       2077      1978      2071      1983      2010      1978      2014      1940      2052      2009      2036      2045      2006      2010      2020      2033
dram[9]:       1713      1652      1695      1686      1775      1688      1702      1699      1817      1722      1698      1742      1766      1700      1715      1660
dram[10]:       1838      1539      4076      1527      1853      1564      1845      1559      1822      1580      1859      1591      1860      1561      1816      1564
dram[11]:       1611      1537      1626      1525      1645      1547      1637      1524      1680      1592      1627      1629      1659      1602      1645      1526
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14856906 n_nop=12911850 n_act=730679 n_pre=730663 n_ref_event=0 n_req=800774 n_rd=756877 n_rd_L2_A=0 n_write=0 n_wr_bk=53468 bw_util=0.2182
n_activity=9741892 dram_eff=0.3327
bk0: 47247a 7871414i bk1: 46798a 7920775i bk2: 47446a 7862071i bk3: 46181a 8034445i bk4: 46852a 7958167i bk5: 48424a 7727335i bk6: 45235a 8104659i bk7: 47586a 7839143i bk8: 47409a 7801856i bk9: 48509a 7693114i bk10: 48065a 7749782i bk11: 48488a 7726043i bk12: 47849a 7783952i bk13: 48140a 7755388i bk14: 45363a 8107481i bk15: 47285a 7904458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087537
Row_Buffer_Locality_read = 0.085731
Row_Buffer_Locality_write = 0.118664
Bank_Level_Parallism = 11.837190
Bank_Level_Parallism_Col = 2.389328
Bank_Level_Parallism_Ready = 1.112642
write_to_read_ratio_blp_rw_average = 0.124166
GrpLevelPara = 2.067177 

BW Util details:
bwutil = 0.218173 
total_CMD = 14856906 
util_bw = 3241380 
Wasted_Col = 6027897 
Wasted_Row = 260704 
Idle = 5326925 

BW Util Bottlenecks: 
RCDc_limit = 10948338 
RCDWRc_limit = 323756 
WTRc_limit = 1919656 
RTWc_limit = 2161528 
CCDLc_limit = 694287 
rwq = 0 
CCDLc_limit_alone = 549579 
WTRc_limit_alone = 1870046 
RTWc_limit_alone = 2066430 

Commands details: 
total_CMD = 14856906 
n_nop = 12911850 
Read = 756877 
Write = 0 
L2_Alloc = 0 
L2_WB = 53468 
n_act = 730679 
n_pre = 730663 
n_ref = 0 
n_req = 800774 
total_req = 810345 

Dual Bus Interface Util: 
issued_total_row = 1461342 
issued_total_col = 810345 
Row_Bus_Util =  0.098361 
CoL_Bus_Util = 0.054543 
Either_Row_CoL_Bus_Util = 0.130919 
Issued_on_Two_Bus_Simul_Util = 0.021985 
issued_two_Eff = 0.167929 
queue_avg = 26.535713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5357
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14856906 n_nop=12900031 n_act=736460 n_pre=736444 n_ref_event=0 n_req=810569 n_rd=766248 n_rd_L2_A=0 n_write=0 n_wr_bk=53800 bw_util=0.2208
n_activity=9740297 dram_eff=0.3368
bk0: 46732a 7876205i bk1: 47990a 7716410i bk2: 47995a 7670595i bk3: 47799a 7702256i bk4: 47612a 7736080i bk5: 47256a 7753979i bk6: 46644a 7856902i bk7: 46399a 7872008i bk8: 50138a 7441038i bk9: 48131a 7621866i bk10: 49773a 7455966i bk11: 49623a 7468119i bk12: 47778a 7696570i bk13: 48522a 7591048i bk14: 47556a 7765318i bk15: 46300a 7869475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091428
Row_Buffer_Locality_read = 0.089615
Row_Buffer_Locality_write = 0.122786
Bank_Level_Parallism = 12.122616
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114809
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.220786 
total_CMD = 14856906 
util_bw = 3280192 
Wasted_Col = 6014362 
Wasted_Row = 238600 
Idle = 5323752 

BW Util Bottlenecks: 
RCDc_limit = 10981057 
RCDWRc_limit = 322070 
WTRc_limit = 1935706 
RTWc_limit = 2233641 
CCDLc_limit = 711910 
rwq = 0 
CCDLc_limit_alone = 562367 
WTRc_limit_alone = 1885657 
RTWc_limit_alone = 2134147 

Commands details: 
total_CMD = 14856906 
n_nop = 12900031 
Read = 766248 
Write = 0 
L2_Alloc = 0 
L2_WB = 53800 
n_act = 736460 
n_pre = 736444 
n_ref = 0 
n_req = 810569 
total_req = 820048 

Dual Bus Interface Util: 
issued_total_row = 1472904 
issued_total_col = 820048 
Row_Bus_Util =  0.099139 
CoL_Bus_Util = 0.055196 
Either_Row_CoL_Bus_Util = 0.131715 
Issued_on_Two_Bus_Simul_Util = 0.022621 
issued_two_Eff = 0.171742 
queue_avg = 28.159588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.1596
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14856906 n_nop=12912450 n_act=729605 n_pre=729589 n_ref_event=0 n_req=799350 n_rd=755714 n_rd_L2_A=0 n_write=0 n_wr_bk=53271 bw_util=0.2178
n_activity=9739284 dram_eff=0.3323
bk0: 46119a 8086618i bk1: 46859a 7994875i bk2: 45532a 8157213i bk3: 47792a 7909252i bk4: 46436a 8057350i bk5: 47238a 7954456i bk6: 46499a 8024412i bk7: 48164a 7832711i bk8: 47335a 7898172i bk9: 49339a 7692229i bk10: 47032a 7930415i bk11: 48258a 7827906i bk12: 47754a 7865639i bk13: 47694a 7871014i bk14: 46712a 8019983i bk15: 46951a 8016348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087253
Row_Buffer_Locality_read = 0.085620
Row_Buffer_Locality_write = 0.115547
Bank_Level_Parallism = 11.706897
Bank_Level_Parallism_Col = 2.380549
Bank_Level_Parallism_Ready = 1.110868
write_to_read_ratio_blp_rw_average = 0.122143
GrpLevelPara = 2.062631 

BW Util details:
bwutil = 0.217807 
total_CMD = 14856906 
util_bw = 3235940 
Wasted_Col = 6026179 
Wasted_Row = 262055 
Idle = 5332732 

BW Util Bottlenecks: 
RCDc_limit = 10941164 
RCDWRc_limit = 321888 
WTRc_limit = 1916195 
RTWc_limit = 2121449 
CCDLc_limit = 689624 
rwq = 0 
CCDLc_limit_alone = 547605 
WTRc_limit_alone = 1867240 
RTWc_limit_alone = 2028385 

Commands details: 
total_CMD = 14856906 
n_nop = 12912450 
Read = 755714 
Write = 0 
L2_Alloc = 0 
L2_WB = 53271 
n_act = 729605 
n_pre = 729589 
n_ref = 0 
n_req = 799350 
total_req = 808985 

Dual Bus Interface Util: 
issued_total_row = 1459194 
issued_total_col = 808985 
Row_Bus_Util =  0.098217 
CoL_Bus_Util = 0.054452 
Either_Row_CoL_Bus_Util = 0.130879 
Issued_on_Two_Bus_Simul_Util = 0.021789 
issued_two_Eff = 0.166485 
queue_avg = 25.804399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8044
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14856906 n_nop=12895787 n_act=736146 n_pre=736130 n_ref_event=0 n_req=812277 n_rd=768030 n_rd_L2_A=0 n_write=0 n_wr_bk=53710 bw_util=0.2212
n_activity=9752151 dram_eff=0.337
bk0: 47588a 7626078i bk1: 48426a 7533254i bk2: 47627a 7649657i bk3: 48407a 7531225i bk4: 46687a 7739316i bk5: 47800a 7640031i bk6: 47650a 7616018i bk7: 46699a 7744262i bk8: 48063a 7532512i bk9: 48860a 7439384i bk10: 48954a 7422697i bk11: 50133a 7306266i bk12: 47974a 7539418i bk13: 49665a 7374008i bk14: 46487a 7755474i bk15: 47010a 7704791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093725
Row_Buffer_Locality_read = 0.091722
Row_Buffer_Locality_write = 0.128506
Bank_Level_Parallism = 12.317893
Bank_Level_Parallism_Col = 2.427811
Bank_Level_Parallism_Ready = 1.116982
write_to_read_ratio_blp_rw_average = 0.128937
GrpLevelPara = 2.096457 

BW Util details:
bwutil = 0.221241 
total_CMD = 14856906 
util_bw = 3286960 
Wasted_Col = 6009403 
Wasted_Row = 244518 
Idle = 5316025 

BW Util Bottlenecks: 
RCDc_limit = 10969482 
RCDWRc_limit = 320136 
WTRc_limit = 1924936 
RTWc_limit = 2294817 
CCDLc_limit = 709011 
rwq = 0 
CCDLc_limit_alone = 555989 
WTRc_limit_alone = 1874956 
RTWc_limit_alone = 2191775 

Commands details: 
total_CMD = 14856906 
n_nop = 12895787 
Read = 768030 
Write = 0 
L2_Alloc = 0 
L2_WB = 53710 
n_act = 736146 
n_pre = 736130 
n_ref = 0 
n_req = 812277 
total_req = 821740 

Dual Bus Interface Util: 
issued_total_row = 1472276 
issued_total_col = 821740 
Row_Bus_Util =  0.099097 
CoL_Bus_Util = 0.055310 
Either_Row_CoL_Bus_Util = 0.132001 
Issued_on_Two_Bus_Simul_Util = 0.022407 
issued_two_Eff = 0.169748 
queue_avg = 30.070013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=30.07
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14856906 n_nop=12910159 n_act=731114 n_pre=731098 n_ref_event=0 n_req=801555 n_rd=757632 n_rd_L2_A=0 n_write=0 n_wr_bk=53441 bw_util=0.2184
n_activity=9730544 dram_eff=0.3334
bk0: 46355a 7996515i bk1: 47226a 7908602i bk2: 46373a 8003422i bk3: 47347a 7883522i bk4: 47966a 7830045i bk5: 46286a 8002977i bk6: 47149a 7902012i bk7: 47434a 7841012i bk8: 48628a 7668750i bk9: 48590a 7695946i bk10: 48133a 7726816i bk11: 48167a 7742403i bk12: 47897a 7755644i bk13: 47453a 7882412i bk14: 46698a 8001960i bk15: 45930a 8095568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087880
Row_Buffer_Locality_read = 0.086137
Row_Buffer_Locality_write = 0.117956
Bank_Level_Parallism = 11.837094
Bank_Level_Parallism_Col = 2.395788
Bank_Level_Parallism_Ready = 1.113163
write_to_read_ratio_blp_rw_average = 0.125073
GrpLevelPara = 2.071957 

BW Util details:
bwutil = 0.218369 
total_CMD = 14856906 
util_bw = 3244292 
Wasted_Col = 6020171 
Wasted_Row = 257061 
Idle = 5335382 

BW Util Bottlenecks: 
RCDc_limit = 10947900 
RCDWRc_limit = 322539 
WTRc_limit = 1924239 
RTWc_limit = 2183827 
CCDLc_limit = 693191 
rwq = 0 
CCDLc_limit_alone = 547553 
WTRc_limit_alone = 1874882 
RTWc_limit_alone = 2087546 

Commands details: 
total_CMD = 14856906 
n_nop = 12910159 
Read = 757632 
Write = 0 
L2_Alloc = 0 
L2_WB = 53441 
n_act = 731114 
n_pre = 731098 
n_ref = 0 
n_req = 801555 
total_req = 811073 

Dual Bus Interface Util: 
issued_total_row = 1462212 
issued_total_col = 811073 
Row_Bus_Util =  0.098420 
CoL_Bus_Util = 0.054592 
Either_Row_CoL_Bus_Util = 0.131033 
Issued_on_Two_Bus_Simul_Util = 0.021979 
issued_two_Eff = 0.167735 
queue_avg = 26.766539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7665
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14856906 n_nop=12913569 n_act=728105 n_pre=728089 n_ref_event=0 n_req=796576 n_rd=752784 n_rd_L2_A=0 n_write=0 n_wr_bk=53361 bw_util=0.217
n_activity=9741762 dram_eff=0.331
bk0: 47122a 8047194i bk1: 46569a 8144396i bk2: 46907a 8055548i bk3: 46600a 8075238i bk4: 46074a 8123274i bk5: 47596a 8008119i bk6: 45601a 8197121i bk7: 45779a 8169873i bk8: 47299a 7938682i bk9: 48679a 7813831i bk10: 49268a 7775104i bk11: 49270a 7758069i bk12: 47029a 8037025i bk13: 47554a 7944833i bk14: 45352a 8267047i bk15: 46085a 8159522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085957
Row_Buffer_Locality_read = 0.084263
Row_Buffer_Locality_write = 0.115067
Bank_Level_Parallism = 11.562746
Bank_Level_Parallism_Col = 2.375913
Bank_Level_Parallism_Ready = 1.111378
write_to_read_ratio_blp_rw_average = 0.122081
GrpLevelPara = 2.058865 

BW Util details:
bwutil = 0.217043 
total_CMD = 14856906 
util_bw = 3224580 
Wasted_Col = 6030282 
Wasted_Row = 269042 
Idle = 5333002 

BW Util Bottlenecks: 
RCDc_limit = 10932788 
RCDWRc_limit = 324080 
WTRc_limit = 1917668 
RTWc_limit = 2109413 
CCDLc_limit = 684732 
rwq = 0 
CCDLc_limit_alone = 543849 
WTRc_limit_alone = 1868678 
RTWc_limit_alone = 2017520 

Commands details: 
total_CMD = 14856906 
n_nop = 12913569 
Read = 752784 
Write = 0 
L2_Alloc = 0 
L2_WB = 53361 
n_act = 728105 
n_pre = 728089 
n_ref = 0 
n_req = 796576 
total_req = 806145 

Dual Bus Interface Util: 
issued_total_row = 1456194 
issued_total_col = 806145 
Row_Bus_Util =  0.098015 
CoL_Bus_Util = 0.054261 
Either_Row_CoL_Bus_Util = 0.130804 
Issued_on_Two_Bus_Simul_Util = 0.021472 
issued_two_Eff = 0.164152 
queue_avg = 24.956665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9567
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14856906 n_nop=12902137 n_act=732986 n_pre=732970 n_ref_event=0 n_req=807587 n_rd=763570 n_rd_L2_A=0 n_write=0 n_wr_bk=53621 bw_util=0.22
n_activity=9745146 dram_eff=0.3354
bk0: 46209a 7843916i bk1: 47327a 7727424i bk2: 47894a 7669010i bk3: 48730a 7542630i bk4: 46905a 7784213i bk5: 46675a 7765583i bk6: 47180a 7744510i bk7: 47283a 7657544i bk8: 49019a 7487060i bk9: 48730a 7516376i bk10: 47113a 7735419i bk11: 49917a 7414224i bk12: 48612a 7546072i bk13: 48086a 7633150i bk14: 47236a 7721487i bk15: 46654a 7803690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092378
Row_Buffer_Locality_read = 0.090539
Row_Buffer_Locality_write = 0.124270
Bank_Level_Parallism = 12.182580
Bank_Level_Parallism_Col = 2.422051
Bank_Level_Parallism_Ready = 1.115021
write_to_read_ratio_blp_rw_average = 0.129217
GrpLevelPara = 2.089598 

BW Util details:
bwutil = 0.220016 
total_CMD = 14856906 
util_bw = 3268764 
Wasted_Col = 6004626 
Wasted_Row = 255098 
Idle = 5328418 

BW Util Bottlenecks: 
RCDc_limit = 10940203 
RCDWRc_limit = 320104 
WTRc_limit = 1918106 
RTWc_limit = 2290262 
CCDLc_limit = 705656 
rwq = 0 
CCDLc_limit_alone = 553688 
WTRc_limit_alone = 1868330 
RTWc_limit_alone = 2188070 

Commands details: 
total_CMD = 14856906 
n_nop = 12902137 
Read = 763570 
Write = 0 
L2_Alloc = 0 
L2_WB = 53621 
n_act = 732986 
n_pre = 732970 
n_ref = 0 
n_req = 807587 
total_req = 817191 

Dual Bus Interface Util: 
issued_total_row = 1465956 
issued_total_col = 817191 
Row_Bus_Util =  0.098672 
CoL_Bus_Util = 0.055004 
Either_Row_CoL_Bus_Util = 0.131573 
Issued_on_Two_Bus_Simul_Util = 0.022103 
issued_two_Eff = 0.167988 
queue_avg = 29.339392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.3394
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14856906 n_nop=12906754 n_act=732534 n_pre=732518 n_ref_event=0 n_req=805418 n_rd=761616 n_rd_L2_A=0 n_write=0 n_wr_bk=53412 bw_util=0.2194
n_activity=9728763 dram_eff=0.3351
bk0: 47195a 7795390i bk1: 47313a 7759603i bk2: 47303a 7779008i bk3: 46587a 7865402i bk4: 47592a 7758179i bk5: 47015a 7831146i bk6: 46454a 7874491i bk7: 47586a 7714946i bk8: 48093a 7629068i bk9: 49978a 7453628i bk10: 49672a 7478832i bk11: 48271a 7597939i bk12: 47391a 7751747i bk13: 47330a 7762702i bk14: 46633a 7876356i bk15: 47203a 7812079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090492
Row_Buffer_Locality_read = 0.088795
Row_Buffer_Locality_write = 0.119995
Bank_Level_Parallism = 12.073686
Bank_Level_Parallism_Col = 2.407947
Bank_Level_Parallism_Ready = 1.113148
write_to_read_ratio_blp_rw_average = 0.127218
GrpLevelPara = 2.082845 

BW Util details:
bwutil = 0.219434 
total_CMD = 14856906 
util_bw = 3260112 
Wasted_Col = 6008251 
Wasted_Row = 249592 
Idle = 5338951 

BW Util Bottlenecks: 
RCDc_limit = 10944094 
RCDWRc_limit = 320642 
WTRc_limit = 1925263 
RTWc_limit = 2228795 
CCDLc_limit = 702943 
rwq = 0 
CCDLc_limit_alone = 553964 
WTRc_limit_alone = 1875827 
RTWc_limit_alone = 2129252 

Commands details: 
total_CMD = 14856906 
n_nop = 12906754 
Read = 761616 
Write = 0 
L2_Alloc = 0 
L2_WB = 53412 
n_act = 732534 
n_pre = 732518 
n_ref = 0 
n_req = 805418 
total_req = 815028 

Dual Bus Interface Util: 
issued_total_row = 1465052 
issued_total_col = 815028 
Row_Bus_Util =  0.098611 
CoL_Bus_Util = 0.054859 
Either_Row_CoL_Bus_Util = 0.131262 
Issued_on_Two_Bus_Simul_Util = 0.022207 
issued_two_Eff = 0.169181 
queue_avg = 28.544485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.5445
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14856906 n_nop=12906911 n_act=733255 n_pre=733239 n_ref_event=0 n_req=808603 n_rd=764559 n_rd_L2_A=0 n_write=0 n_wr_bk=53685 bw_util=0.2203
n_activity=9732993 dram_eff=0.3363
bk0: 47805a 7715405i bk1: 47539a 7692189i bk2: 47481a 7711596i bk3: 48006a 7642458i bk4: 46565a 7787712i bk5: 48108a 7636515i bk6: 47058a 7755699i bk7: 46374a 7829422i bk8: 49972a 7403325i bk9: 47930a 7558152i bk10: 49158a 7490392i bk11: 49593a 7420529i bk12: 47372a 7684104i bk13: 48423a 7589711i bk14: 46112a 7852744i bk15: 47063a 7762387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093183
Row_Buffer_Locality_read = 0.091250
Row_Buffer_Locality_write = 0.126737
Bank_Level_Parallism = 12.204275
Bank_Level_Parallism_Col = 2.427793
Bank_Level_Parallism_Ready = 1.116904
write_to_read_ratio_blp_rw_average = 0.129904
GrpLevelPara = 2.094659 

BW Util details:
bwutil = 0.220300 
total_CMD = 14856906 
util_bw = 3272976 
Wasted_Col = 5992306 
Wasted_Row = 251165 
Idle = 5340459 

BW Util Bottlenecks: 
RCDc_limit = 10928936 
RCDWRc_limit = 319363 
WTRc_limit = 1925170 
RTWc_limit = 2299280 
CCDLc_limit = 711850 
rwq = 0 
CCDLc_limit_alone = 558970 
WTRc_limit_alone = 1875354 
RTWc_limit_alone = 2196216 

Commands details: 
total_CMD = 14856906 
n_nop = 12906911 
Read = 764559 
Write = 0 
L2_Alloc = 0 
L2_WB = 53685 
n_act = 733255 
n_pre = 733239 
n_ref = 0 
n_req = 808603 
total_req = 818244 

Dual Bus Interface Util: 
issued_total_row = 1466494 
issued_total_col = 818244 
Row_Bus_Util =  0.098708 
CoL_Bus_Util = 0.055075 
Either_Row_CoL_Bus_Util = 0.131252 
Issued_on_Two_Bus_Simul_Util = 0.022531 
issued_two_Eff = 0.171664 
queue_avg = 29.457539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.4575
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14856906 n_nop=12907520 n_act=731625 n_pre=731609 n_ref_event=0 n_req=804109 n_rd=760165 n_rd_L2_A=0 n_write=0 n_wr_bk=53595 bw_util=0.2191
n_activity=9732521 dram_eff=0.3344
bk0: 46453a 7908233i bk1: 46627a 7904298i bk2: 46409a 7960530i bk3: 48232a 7754816i bk4: 46875a 7880515i bk5: 46912a 7843264i bk6: 46524a 7903351i bk7: 48395a 7676122i bk8: 49176a 7582877i bk9: 49136a 7600756i bk10: 48145a 7691127i bk11: 49024a 7615129i bk12: 47217a 7849755i bk13: 47408a 7816816i bk14: 46805a 7917701i bk15: 46827a 7881671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090143
Row_Buffer_Locality_read = 0.088269
Row_Buffer_Locality_write = 0.122565
Bank_Level_Parallism = 11.959559
Bank_Level_Parallism_Col = 2.407476
Bank_Level_Parallism_Ready = 1.114318
write_to_read_ratio_blp_rw_average = 0.126795
GrpLevelPara = 2.080843 

BW Util details:
bwutil = 0.219093 
total_CMD = 14856906 
util_bw = 3255040 
Wasted_Col = 6011263 
Wasted_Row = 254684 
Idle = 5335919 

BW Util Bottlenecks: 
RCDc_limit = 10940183 
RCDWRc_limit = 320767 
WTRc_limit = 1915438 
RTWc_limit = 2230656 
CCDLc_limit = 700347 
rwq = 0 
CCDLc_limit_alone = 552017 
WTRc_limit_alone = 1866114 
RTWc_limit_alone = 2131650 

Commands details: 
total_CMD = 14856906 
n_nop = 12907520 
Read = 760165 
Write = 0 
L2_Alloc = 0 
L2_WB = 53595 
n_act = 731625 
n_pre = 731609 
n_ref = 0 
n_req = 804109 
total_req = 813760 

Dual Bus Interface Util: 
issued_total_row = 1463234 
issued_total_col = 813760 
Row_Bus_Util =  0.098488 
CoL_Bus_Util = 0.054773 
Either_Row_CoL_Bus_Util = 0.131211 
Issued_on_Two_Bus_Simul_Util = 0.022051 
issued_two_Eff = 0.168057 
queue_avg = 27.402842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.4028
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14856906 n_nop=12919305 n_act=730406 n_pre=730390 n_ref_event=0 n_req=800946 n_rd=756984 n_rd_L2_A=0 n_write=0 n_wr_bk=53423 bw_util=0.2182
n_activity=9726470 dram_eff=0.3333
bk0: 48029a 7826641i bk1: 47200a 7862676i bk2: 48575a 7693702i bk3: 46028a 7982547i bk4: 46858a 7892321i bk5: 46853a 7876068i bk6: 45801a 7977296i bk7: 46213a 7940985i bk8: 48489a 7654120i bk9: 47525a 7737989i bk10: 49408a 7509973i bk11: 48496a 7648554i bk12: 47272a 7813600i bk13: 47601a 7799949i bk14: 46495a 7954549i bk15: 46141a 8009584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088071
Row_Buffer_Locality_read = 0.086432
Row_Buffer_Locality_write = 0.116282
Bank_Level_Parallism = 11.933672
Bank_Level_Parallism_Col = 2.393955
Bank_Level_Parallism_Ready = 1.112564
write_to_read_ratio_blp_rw_average = 0.124384
GrpLevelPara = 2.071937 

BW Util details:
bwutil = 0.218190 
total_CMD = 14856906 
util_bw = 3241628 
Wasted_Col = 6008584 
Wasted_Row = 258634 
Idle = 5348060 

BW Util Bottlenecks: 
RCDc_limit = 10924149 
RCDWRc_limit = 323731 
WTRc_limit = 1922598 
RTWc_limit = 2165800 
CCDLc_limit = 699019 
rwq = 0 
CCDLc_limit_alone = 554229 
WTRc_limit_alone = 1873153 
RTWc_limit_alone = 2070455 

Commands details: 
total_CMD = 14856906 
n_nop = 12919305 
Read = 756984 
Write = 0 
L2_Alloc = 0 
L2_WB = 53423 
n_act = 730406 
n_pre = 730390 
n_ref = 0 
n_req = 800946 
total_req = 810407 

Dual Bus Interface Util: 
issued_total_row = 1460796 
issued_total_col = 810407 
Row_Bus_Util =  0.098324 
CoL_Bus_Util = 0.054547 
Either_Row_CoL_Bus_Util = 0.130418 
Issued_on_Two_Bus_Simul_Util = 0.022454 
issued_two_Eff = 0.172173 
queue_avg = 27.153137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.1531
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14856906 n_nop=12910897 n_act=730206 n_pre=730190 n_ref_event=0 n_req=801965 n_rd=757950 n_rd_L2_A=0 n_write=0 n_wr_bk=53651 bw_util=0.2185
n_activity=9735615 dram_eff=0.3335
bk0: 46176a 8039616i bk1: 47364a 7909200i bk2: 45813a 8077252i bk3: 47579a 7865118i bk4: 46872a 7933416i bk5: 46272a 8006168i bk6: 47143a 7865655i bk7: 47022a 7862064i bk8: 48800a 7678014i bk9: 49317a 7578341i bk10: 47783a 7774807i bk11: 48740a 7683851i bk12: 47839a 7804293i bk13: 48304a 7738006i bk14: 47109a 7930387i bk15: 45817a 8089545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089479
Row_Buffer_Locality_read = 0.087764
Row_Buffer_Locality_write = 0.119005
Bank_Level_Parallism = 11.849714
Bank_Level_Parallism_Col = 2.394174
Bank_Level_Parallism_Ready = 1.113337
write_to_read_ratio_blp_rw_average = 0.124671
GrpLevelPara = 2.070799 

BW Util details:
bwutil = 0.218511 
total_CMD = 14856906 
util_bw = 3246404 
Wasted_Col = 6013393 
Wasted_Row = 260490 
Idle = 5336619 

BW Util Bottlenecks: 
RCDc_limit = 10925939 
RCDWRc_limit = 323228 
WTRc_limit = 1921208 
RTWc_limit = 2172544 
CCDLc_limit = 696332 
rwq = 0 
CCDLc_limit_alone = 551535 
WTRc_limit_alone = 1871884 
RTWc_limit_alone = 2077071 

Commands details: 
total_CMD = 14856906 
n_nop = 12910897 
Read = 757950 
Write = 0 
L2_Alloc = 0 
L2_WB = 53651 
n_act = 730206 
n_pre = 730190 
n_ref = 0 
n_req = 801965 
total_req = 811601 

Dual Bus Interface Util: 
issued_total_row = 1460396 
issued_total_col = 811601 
Row_Bus_Util =  0.098297 
CoL_Bus_Util = 0.054628 
Either_Row_CoL_Bus_Util = 0.130983 
Issued_on_Two_Bus_Simul_Util = 0.021942 
issued_two_Eff = 0.167516 
queue_avg = 26.995924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9959

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654158, Miss = 378582, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 657097, Miss = 384527, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653739, Miss = 387344, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660655, Miss = 385133, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 650143, Miss = 376527, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672720, Miss = 385401, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654397, Miss = 384129, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653388, Miss = 390100, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954661, Miss = 382295, Miss_rate = 0.400, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 650297, Miss = 381537, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653490, Miss = 377780, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657868, Miss = 381264, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 658138, Miss = 383296, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649805, Miss = 386526, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667647, Miss = 383446, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659532, Miss = 384403, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668422, Miss = 384636, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657408, Miss = 386147, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 655914, Miss = 380705, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662650, Miss = 385662, Miss_rate = 0.582, Pending_hits = 3583, Reservation_fails = 5022
L2_cache_bank[20]: Access = 956642, Miss = 384030, Miss_rate = 0.401, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 654117, Miss = 379152, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 662124, Miss = 380647, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 655067, Miss = 383533, Miss_rate = 0.585, Pending_hits = 3621, Reservation_fails = 20179
L2_total_cache_accesses = 16380079
L2_total_cache_misses = 9196802
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89798
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6798864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7778048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1344081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89798
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294615
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16010791
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.066

icnt_total_pkts_mem_to_simt=16380079
icnt_total_pkts_simt_to_mem=16380079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16380079
Req_Network_cycles = 5793383
Req_Network_injected_packets_per_cycle =       2.8274 
Req_Network_conflicts_per_cycle =       1.6012
Req_Network_conflicts_per_cycle_util =       2.4298
Req_Bank_Level_Parallism =       4.2905
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.6293
Req_Network_out_buffer_full_per_cycle =       0.0540
Req_Network_out_buffer_avg_util =      21.0348

Reply_Network_injected_packets_num = 16380079
Reply_Network_cycles = 5793383
Reply_Network_injected_packets_per_cycle =        2.8274
Reply_Network_conflicts_per_cycle =        0.7078
Reply_Network_conflicts_per_cycle_util =       1.0736
Reply_Bank_Level_Parallism =       4.2884
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0964
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0942
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 49 min, 41 sec (28181 sec)
gpgpu_simulation_rate = 2674 (inst/sec)
gpgpu_simulation_rate = 205 (cycle/sec)
gpgpu_silicon_slowdown = 6658536x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 23: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 23 
gpu_sim_cycle = 25789
gpu_sim_insn = 21868
gpu_ipc =       0.8480
gpu_tot_sim_cycle = 5819172
gpu_tot_sim_insn = 75401211
gpu_tot_ipc =      12.9574
gpu_tot_issued_cta = 2358
gpu_occupancy = 17.5326% 
gpu_tot_occupancy = 72.7631% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0534
partiton_level_parallism_total  =       2.8151
partiton_level_parallism_util =       1.0066
partiton_level_parallism_util_total  =       4.4021
L2_BW  =       2.3306 GB/Sec
L2_BW_total  =     122.9628 GB/Sec
gpu_total_sim_rate=2673

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557410, Miss = 482041, Miss_rate = 0.865, Pending_hits = 15087, Reservation_fails = 1748830
	L1D_cache_core[1]: Access = 563835, Miss = 494686, Miss_rate = 0.877, Pending_hits = 14773, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 577907, Miss = 501490, Miss_rate = 0.868, Pending_hits = 15336, Reservation_fails = 1914158
	L1D_cache_core[3]: Access = 597451, Miss = 520877, Miss_rate = 0.872, Pending_hits = 15996, Reservation_fails = 1979934
	L1D_cache_core[4]: Access = 578294, Miss = 500820, Miss_rate = 0.866, Pending_hits = 15548, Reservation_fails = 1937892
	L1D_cache_core[5]: Access = 603383, Miss = 522822, Miss_rate = 0.866, Pending_hits = 16224, Reservation_fails = 1921004
	L1D_cache_core[6]: Access = 566844, Miss = 491407, Miss_rate = 0.867, Pending_hits = 15037, Reservation_fails = 1813325
	L1D_cache_core[7]: Access = 585519, Miss = 508981, Miss_rate = 0.869, Pending_hits = 15913, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 589889, Miss = 513409, Miss_rate = 0.870, Pending_hits = 15822, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575349, Miss = 500629, Miss_rate = 0.870, Pending_hits = 15427, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593375, Miss = 514474, Miss_rate = 0.867, Pending_hits = 16188, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594446, Miss = 514852, Miss_rate = 0.866, Pending_hits = 15901, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604474, Miss = 527384, Miss_rate = 0.872, Pending_hits = 15822, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593401, Miss = 513292, Miss_rate = 0.865, Pending_hits = 15241, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593856, Miss = 517153, Miss_rate = 0.871, Pending_hits = 16086, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 565458, Miss = 492782, Miss_rate = 0.871, Pending_hits = 14596, Reservation_fails = 1729768
	L1D_cache_core[29]: Access = 582070, Miss = 510696, Miss_rate = 0.877, Pending_hits = 15292, Reservation_fails = 1786093
	L1D_total_cache_accesses = 17416159
	L1D_total_cache_misses = 15147747
	L1D_total_cache_miss_rate = 0.8698
	L1D_total_cache_pending_hits = 465115
	L1D_total_cache_reservation_fails = 55568404
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1777938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 465115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14492991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55560251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 465115
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17046832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369327

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2454150
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52097874
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2358, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11021, 12213, 12584, 9358, 8909, 11135, 9958, 9734, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290542688
gpgpu_n_tot_w_icount = 9079459
gpgpu_n_stall_shd_mem = 23199833
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16012128
gpgpu_n_mem_write_global = 369327
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19708004
gpgpu_n_store_insn = 600413
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5431552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22069407
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1130426
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25123954	W0_Idle:28628234	W0_Scoreboard:422425617	W1:2511096	W2:1054376	W3:669096	W4:479195	W5:362620	W6:289771	W7:243897	W8:213183	W9:192508	W10:177729	W11:173496	W12:168100	W13:159943	W14:158109	W15:154554	W16:144905	W17:143995	W18:138284	W19:140901	W20:136416	W21:129861	W22:119931	W23:103621	W24:88168	W25:72027	W26:55978	W27:44536	W28:36600	W29:28002	W30:17954	W31:8829	W32:661778
single_issue_nums: WS0:2289626	WS1:2279920	WS2:2260896	WS3:2249017	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118430232 {8:14803779,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14773080 {40:369327,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48333960 {40:1208349,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 592151160 {40:14803779,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2954616 {8:369327,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48333960 {40:1208349,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1048 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1985673 	44622 	111103 	242832 	462899 	767959 	1217239 	1818351 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5046489 	3338428 	2652460 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	742822 	131443 	37364 	18667 	9959230 	852293 	800039 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14819211 	1093266 	295640 	116260 	38761 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1211 	1498 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     74232    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     92580    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     81497    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     88451    123364     79933    149815    109480    179603     74846 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     84449     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     44575    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098350  1.091465  1.098245  1.088921  1.090260  1.100275  1.081700  1.098547  1.100344  1.105731  1.100747  1.101758  1.097823  1.097323  1.087369  1.094667 
dram[1]:  1.089060  1.098978  1.097181  1.101393  1.094965  1.099222  1.088990  1.092410  1.118767  1.109159  1.111874  1.113648  1.097569  1.101216  1.101115  1.092482 
dram[2]:  1.089797  1.087933  1.086415  1.097609  1.090437  1.093777  1.096662  1.101729  1.101053  1.110688  1.097115  1.098846  1.099402  1.090334  1.092753  1.093888 
dram[3]:  1.097589  1.107390  1.099690  1.104810  1.090945  1.098232  1.101066  1.094926  1.108008  1.112334  1.109376  1.120060  1.101943  1.114491  1.097441  1.094646 
dram[4]:  1.087411  1.094228  1.089745  1.097208  1.104538  1.084793  1.090021  1.100820  1.113670  1.111655  1.099875  1.100479  1.096737  1.089597  1.094413  1.085181 
dram[5]:  1.094396  1.093028  1.094195  1.088667  1.088816  1.094247  1.087109  1.083884  1.095096  1.102617  1.115996  1.106916  1.093114  1.092681  1.084654  1.087188 
dram[6]:  1.090771  1.097335  1.099222  1.107370  1.094845  1.093141  1.102849  1.098250  1.117570  1.113047  1.093269  1.117804  1.102677  1.104505  1.096926  1.097322 
dram[7]:  1.092887  1.100326  1.096768  1.091135  1.099449  1.098366  1.090133  1.099559  1.105143  1.118394  1.118017  1.099712  1.098834  1.094028  1.094026  1.093747 
dram[8]:  1.104980  1.099211  1.102024  1.104877  1.092376  1.105009  1.098777  1.093246  1.119918  1.100780  1.114064  1.120633  1.094876  1.105423  1.092625  1.093326 
dram[9]:  1.092179  1.089267  1.092956  1.103646  1.103985  1.093966  1.090496  1.102882  1.114055  1.111854  1.099350  1.103126  1.096289  1.096234  1.097324  1.096218 
dram[10]:  1.100371  1.093168  1.101992  1.088684  1.096747  1.089939  1.087830  1.092390  1.108402  1.099607  1.111847  1.104686  1.092846  1.094591  1.092338  1.088106 
dram[11]:  1.087628  1.094143  1.091799  1.097882  1.095446  1.091347  1.096151  1.094216  1.114376  1.116344  1.102205  1.106001  1.102716  1.097383  1.096142  1.086692 
average row locality = 9650677/8783969 = 1.098669
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47249     46805     47450     46186     46855     48427     45243     47588     47413     48519     48073     48492     47853     48142     45365     47287 
dram[1]:     46735     47993     48001     47803     47619     47260     46647     46399     50140     48136     49778     49625     47783     48530     47562     46314 
dram[2]:     46126     46861     45536     47799     46445     47241     46504     48165     47339     49348     47033     48261     47754     47700     46716     46959 
dram[3]:     47589     48429     47628     48410     46692     47801     47652     46708     48063     48867     48963     50135     47977     49668     46493     47019 
dram[4]:     46362     47227     46375     47353     47968     46289     47152     47434     48635     48592     48137     48174     47899     47458     46703     45941 
dram[5]:     47125     46574     46915     46609     46078     47598     45604     45785     47310     48685     49273     49275     47033     47556     45356     46088 
dram[6]:     46214     47331     47899     48734     46914     46679     47182     47288     49023     48731     47117     49923     48616     48099     47241     46659 
dram[7]:     47196     47319     47307     46588     47598     47016     46462     47590     48106     49985     49679     48276     47395     47334     46639     47210 
dram[8]:     47808     47545     47489     48010     46568     48110     47063     46380     49982     47936     49162     49595     47377     48431     46113     47065 
dram[9]:     46455     46631     46417     48239     46885     46918     46531     48398     49178     49142     48149     49029     47220     47416     46806     46830 
dram[10]:     48031     47208     48577     46028     46868     46856     45804     46215     48489     47529     49412     48501     47280     47602     46499     46148 
dram[11]:     46181     47368     45815     47582     46877     46276     47148     47023     48804     49322     47786     48746     47839     48306     47112     45821 
total dram reads = 9122997
bank skew: 50140/45243 = 1.11
chip skew: 768094/752864 = 1.02
number of total write accesses:
dram[0]:      3229      3161      3331      3200      3283      3325      3176      3336      3472      3506      3480      3493      3459      3508      3238      3292 
dram[1]:      3085      3210      3279      3351      3298      3349      3201      3288      3590      3540      3428      3588      3476      3492      3336      3294 
dram[2]:      3154      3119      3188      3300      3289      3270      3255      3277      3436      3585      3500      3449      3433      3362      3347      3316 
dram[3]:      3212      3192      3361      3335      3243      3319      3278      3193      3565      3458      3463      3498      3456      3517      3302      3328 
dram[4]:      3142      3159      3264      3369      3361      3249      3215      3351      3524      3542      3486      3418      3398      3344      3353      3276 
dram[5]:      3190      3218      3340      3234      3189      3277      3179      3195      3493      3504      3543      3584      3454      3423      3241      3306 
dram[6]:      3094      3153      3337      3371      3225      3206      3281      3254      3548      3588      3397      3538      3471      3493      3368      3304 
dram[7]:      3206      3176      3270      3195      3331      3359      3195      3346      3418      3514      3531      3434      3428      3434      3221      3361 
dram[8]:      3237      3182      3268      3349      3255      3328      3272      3188      3623      3458      3490      3582      3493      3390      3288      3289 
dram[9]:      3194      3123      3287      3331      3357      3241      3245      3280      3507      3544      3478      3464      3387      3465      3350      3350 
dram[10]:      3189      3165      3393      3238      3249      3325      3187      3195      3532      3456      3574      3509      3384      3484      3289      3264 
dram[11]:      3097      3150      3201      3335      3287      3224      3344      3295      3557      3619      3519      3503      3452      3451      3378      3246 
total dram writes = 642548
bank skew: 3623/3085 = 1.17
chip skew: 53805/53280 = 1.01
average mf latency per bank:
dram[0]:       1465      1291      1432      1288      1406      1328      1448      1341      1465      1353      1444      1321      1456      1315      1464      1295
dram[1]:       1890      1697      1923      1703      1870      1703      1844      1633      1917      1733      1926      1723      1923      1687      1926      1695
dram[2]:       1610      1601      1625      1626      1606      1654      1653      1651      1659      1693      1633      1645      1642      1676      1654      1630
dram[3]:       1559      2286      1532      2213      1538      2207      1538      2201      1565      2202      1625      2310      1565      2281      1544      2175
dram[4]:       1855      1713      1801      1724      1843      1679      4426      1679      1889      1800      1806      1727      1822      1657      1910      1636
dram[5]:       1506      1445      1570      1425      1536      1474      1472      1442      1493      1461      1557      1513      1498      1483      1479      1496
dram[6]:       1777      2011      1803      2054      1767      1999      1790      2024      1907      2052      1820      2129      1873      2080      1795      2043
dram[7]:       1882      1804      1841      1797      1916      1796      1848      1795      1863      1868      1915      1794      1878      1800      1828      1812
dram[8]:       2077      1978      2071      1983      2009      1978      2014      1940      2051      2008      2036      2045      2006      2010      2020      2033
dram[9]:       1713      1652      1695      1686      1775      1688      1702      1699      1817      1722      1698      1742      1766      1700      1715      1660
dram[10]:       1837      1539      4075      1527      1853      1564      1845      1559      1822      1580      1859      1591      1860      1561      1816      1564
dram[11]:       1611      1537      1626      1525      1645      1547      1636      1524      1680      1592      1627      1629      1659      1602      1645      1526
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14923039 n_nop=12977746 n_act=730753 n_pre=730737 n_ref_event=0 n_req=800855 n_rd=756947 n_rd_L2_A=0 n_write=0 n_wr_bk=53489 bw_util=0.2172
n_activity=9746428 dram_eff=0.3326
bk0: 47249a 7937411i bk1: 46805a 7986610i bk2: 47450a 7928009i bk3: 46186a 8100157i bk4: 46855a 8024149i bk5: 48427a 7793268i bk6: 45243a 8170392i bk7: 47588a 7905062i bk8: 47413a 7867775i bk9: 48519a 7758815i bk10: 48073a 7815380i bk11: 48492a 7791944i bk12: 47853a 7849628i bk13: 48142a 7821430i bk14: 45365a 8173429i bk15: 47287a 7970492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087536
Row_Buffer_Locality_read = 0.085731
Row_Buffer_Locality_write = 0.118657
Bank_Level_Parallism = 11.834127
Bank_Level_Parallism_Col = 2.389117
Bank_Level_Parallism_Ready = 1.112634
write_to_read_ratio_blp_rw_average = 0.124176
GrpLevelPara = 2.067012 

BW Util details:
bwutil = 0.217231 
total_CMD = 14923039 
util_bw = 3241744 
Wasted_Col = 6029388 
Wasted_Row = 261784 
Idle = 5390123 

BW Util Bottlenecks: 
RCDc_limit = 10949777 
RCDWRc_limit = 323875 
WTRc_limit = 1919795 
RTWc_limit = 2161700 
CCDLc_limit = 694335 
rwq = 0 
CCDLc_limit_alone = 549607 
WTRc_limit_alone = 1870177 
RTWc_limit_alone = 2066590 

Commands details: 
total_CMD = 14923039 
n_nop = 12977746 
Read = 756947 
Write = 0 
L2_Alloc = 0 
L2_WB = 53489 
n_act = 730753 
n_pre = 730737 
n_ref = 0 
n_req = 800855 
total_req = 810436 

Dual Bus Interface Util: 
issued_total_row = 1461490 
issued_total_col = 810436 
Row_Bus_Util =  0.097935 
CoL_Bus_Util = 0.054308 
Either_Row_CoL_Bus_Util = 0.130355 
Issued_on_Two_Bus_Simul_Util = 0.021888 
issued_two_Eff = 0.167909 
queue_avg = 26.418133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4181
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14923039 n_nop=12965936 n_act=736534 n_pre=736518 n_ref_event=0 n_req=810651 n_rd=766325 n_rd_L2_A=0 n_write=0 n_wr_bk=53805 bw_util=0.2198
n_activity=9745453 dram_eff=0.3366
bk0: 46735a 7942062i bk1: 47993a 7782280i bk2: 48001a 7736423i bk3: 47803a 7768229i bk4: 47619a 7801905i bk5: 47260a 7819952i bk6: 46647a 7922868i bk7: 46399a 7938140i bk8: 50140a 7507015i bk9: 48136a 7687814i bk10: 49778a 7521913i bk11: 49625a 7534165i bk12: 47783a 7762443i bk13: 48530a 7656772i bk14: 47562a 7831193i bk15: 46314a 7934818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091429
Row_Buffer_Locality_read = 0.089616
Row_Buffer_Locality_write = 0.122772
Bank_Level_Parallism = 12.119308
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114799
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.219829 
total_CMD = 14923039 
util_bw = 3280520 
Wasted_Col = 6015894 
Wasted_Row = 239812 
Idle = 5386813 

BW Util Bottlenecks: 
RCDc_limit = 10982636 
RCDWRc_limit = 322122 
WTRc_limit = 1935760 
RTWc_limit = 2233747 
CCDLc_limit = 711926 
rwq = 0 
CCDLc_limit_alone = 562379 
WTRc_limit_alone = 1885711 
RTWc_limit_alone = 2134249 

Commands details: 
total_CMD = 14923039 
n_nop = 12965936 
Read = 766325 
Write = 0 
L2_Alloc = 0 
L2_WB = 53805 
n_act = 736534 
n_pre = 736518 
n_ref = 0 
n_req = 810651 
total_req = 820130 

Dual Bus Interface Util: 
issued_total_row = 1473052 
issued_total_col = 820130 
Row_Bus_Util =  0.098710 
CoL_Bus_Util = 0.054957 
Either_Row_CoL_Bus_Util = 0.131146 
Issued_on_Two_Bus_Simul_Util = 0.022521 
issued_two_Eff = 0.171723 
queue_avg = 28.034805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.0348
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14923039 n_nop=12978354 n_act=729680 n_pre=729664 n_ref_event=0 n_req=799432 n_rd=755787 n_rd_L2_A=0 n_write=0 n_wr_bk=53280 bw_util=0.2169
n_activity=9743834 dram_eff=0.3321
bk0: 46126a 8152434i bk1: 46861a 8060947i bk2: 45536a 8223093i bk3: 47799a 7975037i bk4: 46445a 8122935i bk5: 47241a 8020428i bk6: 46504a 8090313i bk7: 48165a 7898718i bk8: 47339a 7964160i bk9: 49348a 7758022i bk10: 47033a 7996409i bk11: 48261a 7893826i bk12: 47754a 7931741i bk13: 47700a 7936788i bk14: 46716a 8085747i bk15: 46959a 8082025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087253
Row_Buffer_Locality_read = 0.085621
Row_Buffer_Locality_write = 0.115523
Bank_Level_Parallism = 11.704048
Bank_Level_Parallism_Col = 2.380341
Bank_Level_Parallism_Ready = 1.110857
write_to_read_ratio_blp_rw_average = 0.122146
GrpLevelPara = 2.062467 

BW Util details:
bwutil = 0.216864 
total_CMD = 14923039 
util_bw = 3236268 
Wasted_Col = 6027647 
Wasted_Row = 263049 
Idle = 5396075 

BW Util Bottlenecks: 
RCDc_limit = 10942634 
RCDWRc_limit = 322002 
WTRc_limit = 1916281 
RTWc_limit = 2121590 
CCDLc_limit = 689654 
rwq = 0 
CCDLc_limit_alone = 547623 
WTRc_limit_alone = 1867322 
RTWc_limit_alone = 2028518 

Commands details: 
total_CMD = 14923039 
n_nop = 12978354 
Read = 755787 
Write = 0 
L2_Alloc = 0 
L2_WB = 53280 
n_act = 729680 
n_pre = 729664 
n_ref = 0 
n_req = 799432 
total_req = 809067 

Dual Bus Interface Util: 
issued_total_row = 1459344 
issued_total_col = 809067 
Row_Bus_Util =  0.097791 
CoL_Bus_Util = 0.054216 
Either_Row_CoL_Bus_Util = 0.130314 
Issued_on_Two_Bus_Simul_Util = 0.021693 
issued_two_Eff = 0.166467 
queue_avg = 25.690065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6901
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14923039 n_nop=12961712 n_act=736213 n_pre=736197 n_ref_event=0 n_req=812348 n_rd=768094 n_rd_L2_A=0 n_write=0 n_wr_bk=53720 bw_util=0.2203
n_activity=9756589 dram_eff=0.3369
bk0: 47589a 7692058i bk1: 48429a 7599163i bk2: 47628a 7715711i bk3: 48410a 7597113i bk4: 46692a 7805210i bk5: 47801a 7706047i bk6: 47652a 7681944i bk7: 46708a 7810010i bk8: 48063a 7598640i bk9: 48867a 7505127i bk10: 48963a 7488385i bk11: 50135a 7372289i bk12: 47977a 7605396i bk13: 49668a 7439969i bk14: 46493a 7821311i bk15: 47019a 7770528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093722
Row_Buffer_Locality_read = 0.091719
Row_Buffer_Locality_write = 0.128486
Bank_Level_Parallism = 12.315000
Bank_Level_Parallism_Col = 2.427616
Bank_Level_Parallism_Ready = 1.116974
write_to_read_ratio_blp_rw_average = 0.128937
GrpLevelPara = 2.096303 

BW Util details:
bwutil = 0.220281 
total_CMD = 14923039 
util_bw = 3287256 
Wasted_Col = 6010751 
Wasted_Row = 245523 
Idle = 5379509 

BW Util Bottlenecks: 
RCDc_limit = 10970839 
RCDWRc_limit = 320217 
WTRc_limit = 1925021 
RTWc_limit = 2294942 
CCDLc_limit = 709035 
rwq = 0 
CCDLc_limit_alone = 556005 
WTRc_limit_alone = 1875039 
RTWc_limit_alone = 2191894 

Commands details: 
total_CMD = 14923039 
n_nop = 12961712 
Read = 768094 
Write = 0 
L2_Alloc = 0 
L2_WB = 53720 
n_act = 736213 
n_pre = 736197 
n_ref = 0 
n_req = 812348 
total_req = 821814 

Dual Bus Interface Util: 
issued_total_row = 1472410 
issued_total_col = 821814 
Row_Bus_Util =  0.098667 
CoL_Bus_Util = 0.055070 
Either_Row_CoL_Bus_Util = 0.131429 
Issued_on_Two_Bus_Simul_Util = 0.022308 
issued_two_Eff = 0.169730 
queue_avg = 29.936764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.9368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14923039 n_nop=12976078 n_act=731183 n_pre=731167 n_ref_event=0 n_req=801629 n_rd=757699 n_rd_L2_A=0 n_write=0 n_wr_bk=53451 bw_util=0.2174
n_activity=9734818 dram_eff=0.3333
bk0: 46362a 8062320i bk1: 47227a 7974670i bk2: 46375a 8069181i bk3: 47353a 7949364i bk4: 47968a 7896072i bk5: 46289a 8068888i bk6: 47152a 7967999i bk7: 47434a 7907080i bk8: 48635a 7734533i bk9: 48592a 7761957i bk10: 48137a 7792807i bk11: 48174a 7808036i bk12: 47899a 7821673i bk13: 47458a 7948269i bk14: 46703a 8067851i bk15: 45941a 8161109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087879
Row_Buffer_Locality_read = 0.086136
Row_Buffer_Locality_write = 0.117938
Bank_Level_Parallism = 11.834352
Bank_Level_Parallism_Col = 2.395603
Bank_Level_Parallism_Ready = 1.113154
write_to_read_ratio_blp_rw_average = 0.125068
GrpLevelPara = 2.071820 

BW Util details:
bwutil = 0.217422 
total_CMD = 14923039 
util_bw = 3244600 
Wasted_Col = 6021507 
Wasted_Row = 258065 
Idle = 5398867 

BW Util Bottlenecks: 
RCDc_limit = 10949291 
RCDWRc_limit = 322618 
WTRc_limit = 1924314 
RTWc_limit = 2183970 
CCDLc_limit = 693215 
rwq = 0 
CCDLc_limit_alone = 547571 
WTRc_limit_alone = 1874957 
RTWc_limit_alone = 2087683 

Commands details: 
total_CMD = 14923039 
n_nop = 12976078 
Read = 757699 
Write = 0 
L2_Alloc = 0 
L2_WB = 53451 
n_act = 731183 
n_pre = 731167 
n_ref = 0 
n_req = 801629 
total_req = 811150 

Dual Bus Interface Util: 
issued_total_row = 1462350 
issued_total_col = 811150 
Row_Bus_Util =  0.097993 
CoL_Bus_Util = 0.054356 
Either_Row_CoL_Bus_Util = 0.130467 
Issued_on_Two_Bus_Simul_Util = 0.021882 
issued_two_Eff = 0.167717 
queue_avg = 26.647997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.648
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14923039 n_nop=12979470 n_act=728178 n_pre=728162 n_ref_event=0 n_req=796663 n_rd=752864 n_rd_L2_A=0 n_write=0 n_wr_bk=53370 bw_util=0.2161
n_activity=9745902 dram_eff=0.3309
bk0: 47125a 8113233i bk1: 46574a 8210275i bk2: 46915a 8121306i bk3: 46609a 8140872i bk4: 46078a 8189204i bk5: 47598a 8073998i bk6: 45604a 8263157i bk7: 45785a 8235576i bk8: 47310a 8004309i bk9: 48685a 7879653i bk10: 49273a 7841068i bk11: 49275a 7824000i bk12: 47033a 8102894i bk13: 47556a 8010769i bk14: 45356a 8332986i bk15: 46088a 8225557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085965
Row_Buffer_Locality_read = 0.084273
Row_Buffer_Locality_write = 0.115048
Bank_Level_Parallism = 11.560230
Bank_Level_Parallism_Col = 2.375726
Bank_Level_Parallism_Ready = 1.111367
write_to_read_ratio_blp_rw_average = 0.122079
GrpLevelPara = 2.058724 

BW Util details:
bwutil = 0.216105 
total_CMD = 14923039 
util_bw = 3224936 
Wasted_Col = 6031643 
Wasted_Row = 269879 
Idle = 5396581 

BW Util Bottlenecks: 
RCDc_limit = 10934221 
RCDWRc_limit = 324162 
WTRc_limit = 1917799 
RTWc_limit = 2109561 
CCDLc_limit = 684756 
rwq = 0 
CCDLc_limit_alone = 543869 
WTRc_limit_alone = 1868807 
RTWc_limit_alone = 2017666 

Commands details: 
total_CMD = 14923039 
n_nop = 12979470 
Read = 752864 
Write = 0 
L2_Alloc = 0 
L2_WB = 53370 
n_act = 728178 
n_pre = 728162 
n_ref = 0 
n_req = 796663 
total_req = 806234 

Dual Bus Interface Util: 
issued_total_row = 1456340 
issued_total_col = 806234 
Row_Bus_Util =  0.097590 
CoL_Bus_Util = 0.054026 
Either_Row_CoL_Bus_Util = 0.130239 
Issued_on_Two_Bus_Simul_Util = 0.021377 
issued_two_Eff = 0.164134 
queue_avg = 24.846081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8461
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14923039 n_nop=12968035 n_act=733061 n_pre=733045 n_ref_event=0 n_req=807673 n_rd=763650 n_rd_L2_A=0 n_write=0 n_wr_bk=53628 bw_util=0.2191
n_activity=9749839 dram_eff=0.3353
bk0: 46214a 7909802i bk1: 47331a 7793283i bk2: 47899a 7734866i bk3: 48734a 7608479i bk4: 46914a 7849904i bk5: 46679a 7831438i bk6: 47182a 7810582i bk7: 47288a 7723529i bk8: 49023a 7553047i bk9: 48731a 7582467i bk10: 47117a 7801363i bk11: 49923a 7480053i bk12: 48616a 7611991i bk13: 48099a 7698524i bk14: 47241a 7787338i bk15: 46659a 7869653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092381
Row_Buffer_Locality_read = 0.090544
Row_Buffer_Locality_write = 0.124253
Bank_Level_Parallism = 12.179553
Bank_Level_Parallism_Col = 2.421847
Bank_Level_Parallism_Ready = 1.115010
write_to_read_ratio_blp_rw_average = 0.129211
GrpLevelPara = 2.089446 

BW Util details:
bwutil = 0.219065 
total_CMD = 14923039 
util_bw = 3269112 
Wasted_Col = 6006052 
Wasted_Row = 256162 
Idle = 5391713 

BW Util Bottlenecks: 
RCDc_limit = 10941725 
RCDWRc_limit = 320172 
WTRc_limit = 1918169 
RTWc_limit = 2290368 
CCDLc_limit = 705670 
rwq = 0 
CCDLc_limit_alone = 553696 
WTRc_limit_alone = 1868393 
RTWc_limit_alone = 2188170 

Commands details: 
total_CMD = 14923039 
n_nop = 12968035 
Read = 763650 
Write = 0 
L2_Alloc = 0 
L2_WB = 53628 
n_act = 733061 
n_pre = 733045 
n_ref = 0 
n_req = 807673 
total_req = 817278 

Dual Bus Interface Util: 
issued_total_row = 1466106 
issued_total_col = 817278 
Row_Bus_Util =  0.098244 
CoL_Bus_Util = 0.054766 
Either_Row_CoL_Bus_Util = 0.131006 
Issued_on_Two_Bus_Simul_Util = 0.022005 
issued_two_Eff = 0.167969 
queue_avg = 29.209393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2094
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14923039 n_nop=12972656 n_act=732606 n_pre=732590 n_ref_event=0 n_req=805506 n_rd=761700 n_rd_L2_A=0 n_write=0 n_wr_bk=53419 bw_util=0.2185
n_activity=9732921 dram_eff=0.335
bk0: 47196a 7861464i bk1: 47319a 7825451i bk2: 47307a 7844857i bk3: 46588a 7931311i bk4: 47598a 7823957i bk5: 47016a 7897150i bk6: 46462a 7940272i bk7: 47590a 7780900i bk8: 48106a 7694566i bk9: 49985a 7519457i bk10: 49679a 7544664i bk11: 48276a 7663755i bk12: 47395a 7817723i bk13: 47334a 7828651i bk14: 46639a 7942203i bk15: 47210a 7877965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090502
Row_Buffer_Locality_read = 0.088807
Row_Buffer_Locality_write = 0.119984
Bank_Level_Parallism = 12.070950
Bank_Level_Parallism_Col = 2.407767
Bank_Level_Parallism_Ready = 1.113142
write_to_read_ratio_blp_rw_average = 0.127209
GrpLevelPara = 2.082699 

BW Util details:
bwutil = 0.218486 
total_CMD = 14923039 
util_bw = 3260476 
Wasted_Col = 6009601 
Wasted_Row = 250506 
Idle = 5402456 

BW Util Bottlenecks: 
RCDc_limit = 10945553 
RCDWRc_limit = 320687 
WTRc_limit = 1925385 
RTWc_limit = 2228907 
CCDLc_limit = 702993 
rwq = 0 
CCDLc_limit_alone = 554000 
WTRc_limit_alone = 1875943 
RTWc_limit_alone = 2129356 

Commands details: 
total_CMD = 14923039 
n_nop = 12972656 
Read = 761700 
Write = 0 
L2_Alloc = 0 
L2_WB = 53419 
n_act = 732606 
n_pre = 732590 
n_ref = 0 
n_req = 805506 
total_req = 815119 

Dual Bus Interface Util: 
issued_total_row = 1465196 
issued_total_col = 815119 
Row_Bus_Util =  0.098183 
CoL_Bus_Util = 0.054622 
Either_Row_CoL_Bus_Util = 0.130696 
Issued_on_Two_Bus_Simul_Util = 0.022109 
issued_two_Eff = 0.169163 
queue_avg = 28.418034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.418
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14923039 n_nop=12972819 n_act=733329 n_pre=733313 n_ref_event=0 n_req=808685 n_rd=764634 n_rd_L2_A=0 n_write=0 n_wr_bk=53692 bw_util=0.2193
n_activity=9737446 dram_eff=0.3362
bk0: 47808a 7781306i bk1: 47545a 7758087i bk2: 47489a 7777295i bk3: 48010a 7708396i bk4: 46568a 7853540i bk5: 48110a 7702533i bk6: 47063a 7821647i bk7: 46380a 7895349i bk8: 49982a 7468906i bk9: 47936a 7623897i bk10: 49162a 7556317i bk11: 49595a 7486600i bk12: 47377a 7750009i bk13: 48431a 7655308i bk14: 46113a 7918814i bk15: 47065a 7828351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093183
Row_Buffer_Locality_read = 0.091251
Row_Buffer_Locality_write = 0.126717
Bank_Level_Parallism = 12.201200
Bank_Level_Parallism_Col = 2.427585
Bank_Level_Parallism_Ready = 1.116894
write_to_read_ratio_blp_rw_average = 0.129897
GrpLevelPara = 2.094499 

BW Util details:
bwutil = 0.219346 
total_CMD = 14923039 
util_bw = 3273304 
Wasted_Col = 5993751 
Wasted_Row = 252241 
Idle = 5403743 

BW Util Bottlenecks: 
RCDc_limit = 10930432 
RCDWRc_limit = 319449 
WTRc_limit = 1925261 
RTWc_limit = 2299395 
CCDLc_limit = 711871 
rwq = 0 
CCDLc_limit_alone = 558985 
WTRc_limit_alone = 1875443 
RTWc_limit_alone = 2196327 

Commands details: 
total_CMD = 14923039 
n_nop = 12972819 
Read = 764634 
Write = 0 
L2_Alloc = 0 
L2_WB = 53692 
n_act = 733329 
n_pre = 733313 
n_ref = 0 
n_req = 808685 
total_req = 818326 

Dual Bus Interface Util: 
issued_total_row = 1466642 
issued_total_col = 818326 
Row_Bus_Util =  0.098280 
CoL_Bus_Util = 0.054836 
Either_Row_CoL_Bus_Util = 0.130685 
Issued_on_Two_Bus_Simul_Util = 0.022432 
issued_two_Eff = 0.171646 
queue_avg = 29.327009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.327
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14923039 n_nop=12973414 n_act=731703 n_pre=731687 n_ref_event=0 n_req=804193 n_rd=760244 n_rd_L2_A=0 n_write=0 n_wr_bk=53603 bw_util=0.2181
n_activity=9737476 dram_eff=0.3343
bk0: 46455a 7974142i bk1: 46631a 7970197i bk2: 46417a 8026164i bk3: 48239a 7820622i bk4: 46885a 7946206i bk5: 46918a 7909066i bk6: 46531a 7969086i bk7: 48398a 7742095i bk8: 49178a 7648836i bk9: 49142a 7666614i bk10: 48149a 7757048i bk11: 49029a 7681016i bk12: 47220a 7915735i bk13: 47416a 7882564i bk14: 46806a 7983782i bk15: 46830a 7947655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090141
Row_Buffer_Locality_read = 0.088268
Row_Buffer_Locality_write = 0.122551
Bank_Level_Parallism = 11.956439
Bank_Level_Parallism_Col = 2.407270
Bank_Level_Parallism_Ready = 1.114308
write_to_read_ratio_blp_rw_average = 0.126783
GrpLevelPara = 2.080689 

BW Util details:
bwutil = 0.218145 
total_CMD = 14923039 
util_bw = 3255388 
Wasted_Col = 6012762 
Wasted_Row = 255809 
Idle = 5399080 

BW Util Bottlenecks: 
RCDc_limit = 10941800 
RCDWRc_limit = 320829 
WTRc_limit = 1915567 
RTWc_limit = 2230739 
CCDLc_limit = 700377 
rwq = 0 
CCDLc_limit_alone = 552041 
WTRc_limit_alone = 1866241 
RTWc_limit_alone = 2131729 

Commands details: 
total_CMD = 14923039 
n_nop = 12973414 
Read = 760244 
Write = 0 
L2_Alloc = 0 
L2_WB = 53603 
n_act = 731703 
n_pre = 731687 
n_ref = 0 
n_req = 804193 
total_req = 813847 

Dual Bus Interface Util: 
issued_total_row = 1463390 
issued_total_col = 813847 
Row_Bus_Util =  0.098062 
CoL_Bus_Util = 0.054536 
Either_Row_CoL_Bus_Util = 0.130645 
Issued_on_Two_Bus_Simul_Util = 0.021953 
issued_two_Eff = 0.168038 
queue_avg = 27.281418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.2814
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14923039 n_nop=12985240 n_act=730469 n_pre=730453 n_ref_event=0 n_req=801015 n_rd=757047 n_rd_L2_A=0 n_write=0 n_wr_bk=53433 bw_util=0.2172
n_activity=9730832 dram_eff=0.3332
bk0: 48031a 7892673i bk1: 47208a 7928461i bk2: 48577a 7759643i bk3: 46028a 8048679i bk4: 46868a 7957865i bk5: 46856a 7941973i bk6: 45804a 8043224i bk7: 46215a 8007008i bk8: 48489a 7720185i bk9: 47529a 7803906i bk10: 49412a 7575917i bk11: 48501a 7714496i bk12: 47280a 7879315i bk13: 47602a 7866019i bk14: 46499a 8020490i bk15: 46148a 8075422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088071
Row_Buffer_Locality_read = 0.086433
Row_Buffer_Locality_write = 0.116266
Bank_Level_Parallism = 11.930855
Bank_Level_Parallism_Col = 2.393763
Bank_Level_Parallism_Ready = 1.112558
write_to_read_ratio_blp_rw_average = 0.124383
GrpLevelPara = 2.071788 

BW Util details:
bwutil = 0.217243 
total_CMD = 14923039 
util_bw = 3241920 
Wasted_Col = 6009900 
Wasted_Row = 259679 
Idle = 5411540 

BW Util Bottlenecks: 
RCDc_limit = 10925452 
RCDWRc_limit = 323803 
WTRc_limit = 1922652 
RTWc_limit = 2165899 
CCDLc_limit = 699039 
rwq = 0 
CCDLc_limit_alone = 554245 
WTRc_limit_alone = 1873203 
RTWc_limit_alone = 2070554 

Commands details: 
total_CMD = 14923039 
n_nop = 12985240 
Read = 757047 
Write = 0 
L2_Alloc = 0 
L2_WB = 53433 
n_act = 730469 
n_pre = 730453 
n_ref = 0 
n_req = 801015 
total_req = 810480 

Dual Bus Interface Util: 
issued_total_row = 1460922 
issued_total_col = 810480 
Row_Bus_Util =  0.097897 
CoL_Bus_Util = 0.054311 
Either_Row_CoL_Bus_Util = 0.129853 
Issued_on_Two_Bus_Simul_Util = 0.022355 
issued_two_Eff = 0.172156 
queue_avg = 27.032818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.0328
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14923039 n_nop=12976850 n_act=730266 n_pre=730250 n_ref_event=0 n_req=802027 n_rd=758006 n_rd_L2_A=0 n_write=0 n_wr_bk=53658 bw_util=0.2176
n_activity=9739368 dram_eff=0.3334
bk0: 46181a 8105419i bk1: 47368a 7975133i bk2: 45815a 8143243i bk3: 47582a 7931101i bk4: 46877a 7999282i bk5: 46276a 8072100i bk6: 47148a 7931591i bk7: 47023a 7928078i bk8: 48804a 7743939i bk9: 49322a 7644219i bk10: 47786a 7840718i bk11: 48746a 7749680i bk12: 47839a 7870423i bk13: 48306a 7803963i bk14: 47112a 7996301i bk15: 45821a 8155467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089475
Row_Buffer_Locality_read = 0.087761
Row_Buffer_Locality_write = 0.118989
Bank_Level_Parallism = 11.847301
Bank_Level_Parallism_Col = 2.394013
Bank_Level_Parallism_Ready = 1.113330
write_to_read_ratio_blp_rw_average = 0.124667
GrpLevelPara = 2.070676 

BW Util details:
bwutil = 0.217560 
total_CMD = 14923039 
util_bw = 3246656 
Wasted_Col = 6014544 
Wasted_Row = 261393 
Idle = 5400446 

BW Util Bottlenecks: 
RCDc_limit = 10927144 
RCDWRc_limit = 323301 
WTRc_limit = 1921266 
RTWc_limit = 2172624 
CCDLc_limit = 696350 
rwq = 0 
CCDLc_limit_alone = 551549 
WTRc_limit_alone = 1871942 
RTWc_limit_alone = 2077147 

Commands details: 
total_CMD = 14923039 
n_nop = 12976850 
Read = 758006 
Write = 0 
L2_Alloc = 0 
L2_WB = 53658 
n_act = 730266 
n_pre = 730250 
n_ref = 0 
n_req = 802027 
total_req = 811664 

Dual Bus Interface Util: 
issued_total_row = 1460516 
issued_total_col = 811664 
Row_Bus_Util =  0.097870 
CoL_Bus_Util = 0.054390 
Either_Row_CoL_Bus_Util = 0.130415 
Issued_on_Two_Bus_Simul_Util = 0.021845 
issued_two_Eff = 0.167502 
queue_avg = 26.876297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8763

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654209, Miss = 378617, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 657150, Miss = 384562, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653802, Miss = 387381, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660712, Miss = 385173, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 650191, Miss = 376561, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672780, Miss = 385440, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654433, Miss = 384156, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653447, Miss = 390137, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954707, Miss = 382327, Miss_rate = 0.400, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 650348, Miss = 381572, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653561, Miss = 377822, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657944, Miss = 381302, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 658191, Miss = 383334, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649863, Miss = 386568, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667710, Miss = 383495, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659579, Miss = 384438, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668477, Miss = 384675, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657463, Miss = 386183, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 655970, Miss = 380742, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662713, Miss = 385704, Miss_rate = 0.582, Pending_hits = 3583, Reservation_fails = 5022
L2_cache_bank[20]: Access = 956752, Miss = 384063, Miss_rate = 0.401, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 654168, Miss = 379182, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 662168, Miss = 380674, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 655117, Miss = 383562, Miss_rate = 0.585, Pending_hits = 3621, Reservation_fails = 20179
L2_total_cache_accesses = 16381455
L2_total_cache_misses = 9197670
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89798
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6799333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7778673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1344324
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89798
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294654
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16012128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369327
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.065

icnt_total_pkts_mem_to_simt=16381455
icnt_total_pkts_simt_to_mem=16381455
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16381455
Req_Network_cycles = 5819172
Req_Network_injected_packets_per_cycle =       2.8151 
Req_Network_conflicts_per_cycle =       1.5941
Req_Network_conflicts_per_cycle_util =       2.4289
Req_Bank_Level_Parallism =       4.2893
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.6176
Req_Network_out_buffer_full_per_cycle =       0.0537
Req_Network_out_buffer_avg_util =      20.9416

Reply_Network_injected_packets_num = 16381455
Reply_Network_cycles = 5819172
Reply_Network_injected_packets_per_cycle =        2.8151
Reply_Network_conflicts_per_cycle =        0.7049
Reply_Network_conflicts_per_cycle_util =       1.0735
Reply_Bank_Level_Parallism =       4.2872
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0960
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0938
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 50 min, 5 sec (28205 sec)
gpgpu_simulation_rate = 2673 (inst/sec)
gpgpu_simulation_rate = 206 (cycle/sec)
gpgpu_silicon_slowdown = 6626213x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 24: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 24 
gpu_sim_cycle = 26676
gpu_sim_insn = 10531
gpu_ipc =       0.3948
gpu_tot_sim_cycle = 5845848
gpu_tot_sim_insn = 75411742
gpu_tot_ipc =      12.9001
gpu_tot_issued_cta = 2359
gpu_occupancy = 6.0193% 
gpu_tot_occupancy = 72.7512% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0179
partiton_level_parallism_total  =       2.8023
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.4017
L2_BW  =       0.7827 GB/Sec
L2_BW_total  =     122.4053 GB/Sec
gpu_total_sim_rate=2671

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557410, Miss = 482041, Miss_rate = 0.865, Pending_hits = 15087, Reservation_fails = 1748830
	L1D_cache_core[1]: Access = 563835, Miss = 494686, Miss_rate = 0.877, Pending_hits = 14773, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 577907, Miss = 501490, Miss_rate = 0.868, Pending_hits = 15336, Reservation_fails = 1914158
	L1D_cache_core[3]: Access = 597451, Miss = 520877, Miss_rate = 0.872, Pending_hits = 15996, Reservation_fails = 1979934
	L1D_cache_core[4]: Access = 578294, Miss = 500820, Miss_rate = 0.866, Pending_hits = 15548, Reservation_fails = 1937892
	L1D_cache_core[5]: Access = 604538, Miss = 523216, Miss_rate = 0.865, Pending_hits = 16285, Reservation_fails = 1921078
	L1D_cache_core[6]: Access = 566844, Miss = 491407, Miss_rate = 0.867, Pending_hits = 15037, Reservation_fails = 1813325
	L1D_cache_core[7]: Access = 585519, Miss = 508981, Miss_rate = 0.869, Pending_hits = 15913, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 589889, Miss = 513409, Miss_rate = 0.870, Pending_hits = 15822, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575349, Miss = 500629, Miss_rate = 0.870, Pending_hits = 15427, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593375, Miss = 514474, Miss_rate = 0.867, Pending_hits = 16188, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594446, Miss = 514852, Miss_rate = 0.866, Pending_hits = 15901, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604474, Miss = 527384, Miss_rate = 0.872, Pending_hits = 15822, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593401, Miss = 513292, Miss_rate = 0.865, Pending_hits = 15241, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593856, Miss = 517153, Miss_rate = 0.871, Pending_hits = 16086, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 565458, Miss = 492782, Miss_rate = 0.871, Pending_hits = 14596, Reservation_fails = 1729768
	L1D_cache_core[29]: Access = 582070, Miss = 510696, Miss_rate = 0.877, Pending_hits = 15292, Reservation_fails = 1786093
	L1D_total_cache_accesses = 17417314
	L1D_total_cache_misses = 15148141
	L1D_total_cache_miss_rate = 0.8697
	L1D_total_cache_pending_hits = 465176
	L1D_total_cache_reservation_fails = 55568478
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1778621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 465176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14493335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55560325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 465176
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17047965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369349

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2454224
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52097874
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2359, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11021, 12213, 12584, 9358, 8909, 11135, 9958, 9734, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290570272
gpgpu_n_tot_w_icount = 9080321
gpgpu_n_stall_shd_mem = 23200276
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16012584
gpgpu_n_mem_write_global = 369349
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19709602
gpgpu_n_store_insn = 600446
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5433856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22069795
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1130481
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25124146	W0_Idle:28682373	W0_Scoreboard:422457124	W1:2511380	W2:1054396	W3:669133	W4:479254	W5:362645	W6:289771	W7:243943	W8:213183	W9:192508	W10:177770	W11:173496	W12:168100	W13:159943	W14:158139	W15:154554	W16:144905	W17:144016	W18:138284	W19:140913	W20:136416	W21:129882	W22:119931	W23:103667	W24:88168	W25:72027	W26:56002	W27:44536	W28:36600	W29:28002	W30:17954	W31:8829	W32:661974
single_issue_nums: WS0:2289986	WS1:2280330	WS2:2260942	WS3:2249063	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118433344 {8:14804168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14773960 {40:369349,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48336640 {40:1208416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 592166720 {40:14804168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2954792 {8:369349,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48336640 {40:1208416,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1048 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1985919 	44623 	111104 	242844 	462906 	767959 	1217239 	1818351 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5046697 	3338698 	2652460 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	742889 	131443 	37364 	18667 	9959638 	852296 	800039 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14819672 	1093283 	295640 	116260 	38761 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1217 	1514 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     74232    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     92580    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     81497    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     88451    123364     79933    149815    109480    179603     74846 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     84449     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     44575    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098348  1.091463  1.098245  1.088921  1.090260  1.100271  1.081721  1.098562  1.100337  1.105729  1.100765  1.101758  1.097817  1.097342  1.087369  1.094687 
dram[1]:  1.089056  1.098978  1.097177  1.101413  1.094963  1.099222  1.088988  1.092408  1.118788  1.109159  1.111869  1.113643  1.097565  1.101214  1.101115  1.092479 
dram[2]:  1.089795  1.087933  1.086415  1.097625  1.090435  1.093771  1.096655  1.101725  1.101051  1.110684  1.097115  1.098835  1.099402  1.090375  1.092749  1.093888 
dram[3]:  1.097585  1.107412  1.099685  1.104831  1.090939  1.098232  1.101063  1.094924  1.107996  1.112332  1.109386  1.120076  1.101943  1.114489  1.097441  1.094666 
dram[4]:  1.087409  1.094224  1.089745  1.097204  1.104534  1.084791  1.090043  1.100820  1.113665  1.111653  1.099875  1.100479  1.096735  1.089593  1.094411  1.085179 
dram[5]:  1.094393  1.093020  1.094195  1.088667  1.088810  1.094239  1.087107  1.083884  1.095096  1.102617  1.115994  1.106907  1.093108  1.092675  1.084654  1.087188 
dram[6]:  1.090765  1.097333  1.099242  1.107370  1.094845  1.093137  1.102847  1.098248  1.117565  1.113039  1.093263  1.117794  1.102677  1.104505  1.096926  1.097317 
dram[7]:  1.092881  1.100324  1.096762  1.091133  1.099447  1.098366  1.090133  1.099559  1.105143  1.118391  1.118015  1.099708  1.098832  1.094024  1.094024  1.093747 
dram[8]:  1.104978  1.099211  1.102022  1.104870  1.092376  1.105029  1.098777  1.093242  1.119937  1.100780  1.114080  1.120633  1.094876  1.105421  1.092625  1.093320 
dram[9]:  1.092177  1.089266  1.092976  1.103644  1.103985  1.093966  1.090494  1.102882  1.114050  1.111844  1.099350  1.103126  1.096287  1.096254  1.097320  1.096236 
dram[10]:  1.100371  1.093168  1.101992  1.088680  1.096785  1.089957  1.087828  1.092386  1.108398  1.099607  1.111847  1.104684  1.092866  1.094587  1.092336  1.088104 
dram[11]:  1.087625  1.094141  1.091799  1.097901  1.095444  1.091365  1.096170  1.094210  1.114376  1.116339  1.102205  1.105996  1.102716  1.097381  1.096142  1.086701 
average row locality = 9650944/8784205 = 1.098670
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47250     46806     47450     46186     46855     48429     45245     47592     47415     48520     48076     48492     47855     48144     45365     47289 
dram[1]:     46737     47993     48003     47805     47620     47260     46648     46400     50141     48136     49780     49626     47785     48531     47562     46315 
dram[2]:     46127     46861     45536     47802     46446     47244     46507     48167     47340     49350     47033     48266     47754     47703     46717     46959 
dram[3]:     47591     48430     47630     48410     46695     47801     47653     46708     48067     48868     48968     50138     47977     49669     46493     47021 
dram[4]:     46363     47229     46375     47355     47970     46290     47153     47434     48637     48593     48137     48174     47900     47460     46704     45942 
dram[5]:     47126     46578     46915     46609     46081     47602     45605     45785     47310     48685     49274     49279     47036     47559     45356     46088 
dram[6]:     46217     47332     47901     48734     46914     46681     47183     47289     49025     48734     47120     49927     48616     48099     47241     46661 
dram[7]:     47199     47320     47310     46589     47599     47016     46462     47590     48106     49986     49680     48278     47396     47336     46639     47210 
dram[8]:     47809     47545     47490     48013     46568     48112     47063     46382     49984     47936     49165     49595     47377     48432     46113     47068 
dram[9]:     46456     46632     46419     48240     46885     46918     46532     48398     49180     49146     48149     49029     47221     47418     46808     46833 
dram[10]:     48031     47208     48577     46030     46873     46859     45805     46217     48490     47529     49412     48502     47281     47604     46500     46149 
dram[11]:     46183     47369     45815     47584     46878     46278     47150     47025     48804     49324     47786     48748     47839     48307     47112     45829 
total dram reads = 9123250
bank skew: 50141/45245 = 1.11
chip skew: 768119/752888 = 1.02
number of total write accesses:
dram[0]:      3229      3161      3331      3200      3283      3325      3176      3336      3473      3506      3480      3493      3460      3508      3238      3292 
dram[1]:      3085      3210      3279      3351      3298      3349      3201      3288      3590      3540      3428      3589      3476      3492      3336      3294 
dram[2]:      3154      3119      3188      3301      3289      3270      3255      3277      3436      3585      3500      3449      3433      3362      3348      3316 
dram[3]:      3212      3192      3361      3339      3243      3319      3278      3194      3566      3458      3464      3498      3456      3517      3302      3328 
dram[4]:      3142      3159      3264      3369      3361      3249      3215      3351      3524      3542      3486      3418      3398      3344      3353      3276 
dram[5]:      3190      3218      3340      3234      3189      3277      3179      3195      3493      3504      3543      3584      3454      3423      3241      3306 
dram[6]:      3094      3153      3337      3371      3225      3206      3281      3254      3548      3588      3397      3538      3471      3493      3368      3304 
dram[7]:      3206      3176      3270      3195      3331      3359      3195      3346      3418      3514      3531      3434      3428      3434      3222      3361 
dram[8]:      3237      3182      3268      3349      3255      3328      3272      3188      3623      3458      3490      3582      3493      3390      3288      3289 
dram[9]:      3194      3123      3287      3331      3357      3241      3245      3280      3507      3544      3478      3464      3387      3465      3350      3350 
dram[10]:      3189      3165      3393      3238      3249      3325      3187      3195      3533      3456      3574      3509      3386      3484      3289      3264 
dram[11]:      3097      3150      3201      3335      3287      3226      3344      3296      3557      3619      3519      3503      3452      3451      3378      3246 
total dram writes = 642567
bank skew: 3623/3085 = 1.17
chip skew: 53806/53282 = 1.01
average mf latency per bank:
dram[0]:       1465      1291      1432      1288      1406      1328      1448      1341      1465      1353      1444      1321      1456      1315      1464      1295
dram[1]:       1890      1697      1923      1703      1870      1703      1844      1633      1917      1733      1926      1723      1923      1687      1926      1695
dram[2]:       1610      1601      1625      1625      1606      1653      1653      1651      1659      1693      1633      1645      1642      1676      1654      1630
dram[3]:       1559      2286      1532      2212      1538      2207      1538      2201      1565      2202      1625      2310      1565      2281      1544      2175
dram[4]:       1855      1713      1801      1724      1843      1679      4426      1679      1889      1800      1806      1727      1822      1657      1910      1636
dram[5]:       1506      1445      1570      1425      1536      1474      1472      1442      1493      1461      1557      1513      1498      1483      1479      1496
dram[6]:       1777      2011      1803      2054      1767      1999      1790      2024      1907      2052      1820      2129      1873      2080      1795      2042
dram[7]:       1882      1804      1841      1797      1916      1796      1848      1795      1863      1868      1915      1794      1878      1800      1828      1812
dram[8]:       2077      1978      2071      1983      2009      1978      2014      1940      2051      2008      2036      2045      2006      2010      2020      2033
dram[9]:       1713      1652      1695      1686      1775      1688      1702      1699      1817      1722      1698      1742      1766      1700      1715      1660
dram[10]:       1837      1539      4075      1527      1853      1564      1845      1559      1822      1580      1859      1591      1859      1561      1816      1564
dram[11]:       1611      1537      1626      1525      1645      1547      1636      1524      1680      1592      1627      1629      1659      1602      1645      1525
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14991447 n_nop=13046092 n_act=730772 n_pre=730756 n_ref_event=0 n_req=800879 n_rd=756969 n_rd_L2_A=0 n_write=0 n_wr_bk=53491 bw_util=0.2162
n_activity=9747717 dram_eff=0.3326
bk0: 47250a 8005770i bk1: 46806a 8054967i bk2: 47450a 7996416i bk3: 46186a 8168567i bk4: 46855a 8092562i bk5: 48429a 7861570i bk6: 45245a 8238752i bk7: 47592a 7973288i bk8: 47415a 7936003i bk9: 48520a 7827170i bk10: 48076a 7883690i bk11: 48492a 7860350i bk12: 47855a 7917871i bk13: 48144a 7889784i bk14: 45365a 8241835i bk15: 47289a 8038852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087540
Row_Buffer_Locality_read = 0.085735
Row_Buffer_Locality_write = 0.118652
Bank_Level_Parallism = 11.833340
Bank_Level_Parallism_Col = 2.389056
Bank_Level_Parallism_Ready = 1.112631
write_to_read_ratio_blp_rw_average = 0.124176
GrpLevelPara = 2.066965 

BW Util details:
bwutil = 0.216246 
total_CMD = 14991447 
util_bw = 3241840 
Wasted_Col = 6029790 
Wasted_Row = 262049 
Idle = 5457768 

BW Util Bottlenecks: 
RCDc_limit = 10950167 
RCDWRc_limit = 323896 
WTRc_limit = 1919795 
RTWc_limit = 2161738 
CCDLc_limit = 694339 
rwq = 0 
CCDLc_limit_alone = 549611 
WTRc_limit_alone = 1870177 
RTWc_limit_alone = 2066628 

Commands details: 
total_CMD = 14991447 
n_nop = 13046092 
Read = 756969 
Write = 0 
L2_Alloc = 0 
L2_WB = 53491 
n_act = 730772 
n_pre = 730756 
n_ref = 0 
n_req = 800879 
total_req = 810460 

Dual Bus Interface Util: 
issued_total_row = 1461528 
issued_total_col = 810460 
Row_Bus_Util =  0.097491 
CoL_Bus_Util = 0.054061 
Either_Row_CoL_Bus_Util = 0.129764 
Issued_on_Two_Bus_Simul_Util = 0.021788 
issued_two_Eff = 0.167904 
queue_avg = 26.297590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2976
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14991447 n_nop=13034294 n_act=736550 n_pre=736534 n_ref_event=0 n_req=810669 n_rd=766342 n_rd_L2_A=0 n_write=0 n_wr_bk=53806 bw_util=0.2188
n_activity=9746651 dram_eff=0.3366
bk0: 46737a 8010372i bk1: 47993a 7850687i bk2: 48003a 7804731i bk3: 47805a 7836587i bk4: 47620a 7870264i bk5: 47260a 7888360i bk6: 46648a 7991231i bk7: 46400a 8006499i bk8: 50141a 7575422i bk9: 48136a 7756223i bk10: 49780a 7590227i bk11: 49626a 7602453i bk12: 47785a 7830750i bk13: 48531a 7725127i bk14: 47562a 7899599i bk15: 46315a 8003176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091429
Row_Buffer_Locality_read = 0.089617
Row_Buffer_Locality_write = 0.122769
Bank_Level_Parallism = 12.118563
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114797
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.218831 
total_CMD = 14991447 
util_bw = 3280592 
Wasted_Col = 6016215 
Wasted_Row = 240107 
Idle = 5454533 

BW Util Bottlenecks: 
RCDc_limit = 10982980 
RCDWRc_limit = 322137 
WTRc_limit = 1935760 
RTWc_limit = 2233747 
CCDLc_limit = 711926 
rwq = 0 
CCDLc_limit_alone = 562379 
WTRc_limit_alone = 1885711 
RTWc_limit_alone = 2134249 

Commands details: 
total_CMD = 14991447 
n_nop = 13034294 
Read = 766342 
Write = 0 
L2_Alloc = 0 
L2_WB = 53806 
n_act = 736550 
n_pre = 736534 
n_ref = 0 
n_req = 810669 
total_req = 820148 

Dual Bus Interface Util: 
issued_total_row = 1473084 
issued_total_col = 820148 
Row_Bus_Util =  0.098262 
CoL_Bus_Util = 0.054708 
Either_Row_CoL_Bus_Util = 0.130551 
Issued_on_Two_Bus_Simul_Util = 0.022418 
issued_two_Eff = 0.171718 
queue_avg = 27.906881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.9069
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14991447 n_nop=13046687 n_act=729704 n_pre=729688 n_ref_event=0 n_req=799459 n_rd=755812 n_rd_L2_A=0 n_write=0 n_wr_bk=53282 bw_util=0.2159
n_activity=9745228 dram_eff=0.3321
bk0: 46127a 8220795i bk1: 46861a 8129357i bk2: 45536a 8291506i bk3: 47802a 8043286i bk4: 46446a 8191295i bk5: 47244a 8088653i bk6: 46507a 8158544i bk7: 48167a 7966970i bk8: 47340a 8032515i bk9: 49350a 7826303i bk10: 47033a 8064816i bk11: 48266a 7961954i bk12: 47754a 8000142i bk13: 47703a 8005146i bk14: 46717a 8154034i bk15: 46959a 8150430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087254
Row_Buffer_Locality_read = 0.085622
Row_Buffer_Locality_write = 0.115518
Bank_Level_Parallism = 11.703119
Bank_Level_Parallism_Col = 2.380270
Bank_Level_Parallism_Ready = 1.110853
write_to_read_ratio_blp_rw_average = 0.122142
GrpLevelPara = 2.062410 

BW Util details:
bwutil = 0.215881 
total_CMD = 14991447 
util_bw = 3236376 
Wasted_Col = 6028142 
Wasted_Row = 263357 
Idle = 5463572 

BW Util Bottlenecks: 
RCDc_limit = 10943134 
RCDWRc_limit = 322026 
WTRc_limit = 1916317 
RTWc_limit = 2121629 
CCDLc_limit = 689662 
rwq = 0 
CCDLc_limit_alone = 547627 
WTRc_limit_alone = 1867356 
RTWc_limit_alone = 2028555 

Commands details: 
total_CMD = 14991447 
n_nop = 13046687 
Read = 755812 
Write = 0 
L2_Alloc = 0 
L2_WB = 53282 
n_act = 729704 
n_pre = 729688 
n_ref = 0 
n_req = 799459 
total_req = 809094 

Dual Bus Interface Util: 
issued_total_row = 1459392 
issued_total_col = 809094 
Row_Bus_Util =  0.097348 
CoL_Bus_Util = 0.053970 
Either_Row_CoL_Bus_Util = 0.129725 
Issued_on_Two_Bus_Simul_Util = 0.021594 
issued_two_Eff = 0.166461 
queue_avg = 25.572849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5728
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14991447 n_nop=13030040 n_act=736237 n_pre=736221 n_ref_event=0 n_req=812377 n_rd=768119 n_rd_L2_A=0 n_write=0 n_wr_bk=53727 bw_util=0.2193
n_activity=9758282 dram_eff=0.3369
bk0: 47591a 7760371i bk1: 48430a 7667575i bk2: 47630a 7784025i bk3: 48410a 7665502i bk4: 46695a 7873475i bk5: 47801a 7774453i bk6: 47653a 7750304i bk7: 46708a 7878349i bk8: 48067a 7666749i bk9: 48868a 7573469i bk10: 48968a 7556527i bk11: 50138a 7440594i bk12: 47977a 7673801i bk13: 49669a 7508329i bk14: 46493a 7889720i bk15: 47021a 7838882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093725
Row_Buffer_Locality_read = 0.091721
Row_Buffer_Locality_write = 0.128497
Bank_Level_Parallism = 12.313860
Bank_Level_Parallism_Col = 2.427541
Bank_Level_Parallism_Ready = 1.116970
write_to_read_ratio_blp_rw_average = 0.128939
GrpLevelPara = 2.096243 

BW Util details:
bwutil = 0.219284 
total_CMD = 14991447 
util_bw = 3287384 
Wasted_Col = 6011238 
Wasted_Row = 245941 
Idle = 5446884 

BW Util Bottlenecks: 
RCDc_limit = 10971316 
RCDWRc_limit = 320256 
WTRc_limit = 1925055 
RTWc_limit = 2294989 
CCDLc_limit = 709047 
rwq = 0 
CCDLc_limit_alone = 556013 
WTRc_limit_alone = 1875073 
RTWc_limit_alone = 2191937 

Commands details: 
total_CMD = 14991447 
n_nop = 13030040 
Read = 768119 
Write = 0 
L2_Alloc = 0 
L2_WB = 53727 
n_act = 736237 
n_pre = 736221 
n_ref = 0 
n_req = 812377 
total_req = 821846 

Dual Bus Interface Util: 
issued_total_row = 1472458 
issued_total_col = 821846 
Row_Bus_Util =  0.098220 
CoL_Bus_Util = 0.054821 
Either_Row_CoL_Bus_Util = 0.130835 
Issued_on_Two_Bus_Simul_Util = 0.022206 
issued_two_Eff = 0.169724 
queue_avg = 29.800165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.8002
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14991447 n_nop=13044437 n_act=731199 n_pre=731183 n_ref_event=0 n_req=801646 n_rd=757716 n_rd_L2_A=0 n_write=0 n_wr_bk=53451 bw_util=0.2164
n_activity=9736225 dram_eff=0.3333
bk0: 46363a 8130679i bk1: 47229a 8042981i bk2: 46375a 8137589i bk3: 47355a 8017670i bk4: 47970a 7964379i bk5: 46290a 8137242i bk6: 47153a 8036404i bk7: 47434a 7975485i bk8: 48637a 7802844i bk9: 48593a 7830315i bk10: 48137a 7861215i bk11: 48174a 7876447i bk12: 47900a 7890038i bk13: 47460a 8016579i bk14: 46704a 8136210i bk15: 45942a 8229468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087878
Row_Buffer_Locality_read = 0.086135
Row_Buffer_Locality_write = 0.117938
Bank_Level_Parallism = 11.833517
Bank_Level_Parallism_Col = 2.395548
Bank_Level_Parallism_Ready = 1.113152
write_to_read_ratio_blp_rw_average = 0.125063
GrpLevelPara = 2.071778 

BW Util details:
bwutil = 0.216435 
total_CMD = 14991447 
util_bw = 3244668 
Wasted_Col = 6021875 
Wasted_Row = 258409 
Idle = 5466495 

BW Util Bottlenecks: 
RCDc_limit = 10949671 
RCDWRc_limit = 322618 
WTRc_limit = 1924314 
RTWc_limit = 2183970 
CCDLc_limit = 693215 
rwq = 0 
CCDLc_limit_alone = 547571 
WTRc_limit_alone = 1874957 
RTWc_limit_alone = 2087683 

Commands details: 
total_CMD = 14991447 
n_nop = 13044437 
Read = 757716 
Write = 0 
L2_Alloc = 0 
L2_WB = 53451 
n_act = 731199 
n_pre = 731183 
n_ref = 0 
n_req = 801646 
total_req = 811167 

Dual Bus Interface Util: 
issued_total_row = 1462382 
issued_total_col = 811167 
Row_Bus_Util =  0.097548 
CoL_Bus_Util = 0.054109 
Either_Row_CoL_Bus_Util = 0.129875 
Issued_on_Two_Bus_Simul_Util = 0.021782 
issued_two_Eff = 0.167713 
queue_avg = 26.526398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5264
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14991447 n_nop=13047808 n_act=728202 n_pre=728186 n_ref_event=0 n_req=796687 n_rd=752888 n_rd_L2_A=0 n_write=0 n_wr_bk=53370 bw_util=0.2151
n_activity=9747390 dram_eff=0.3309
bk0: 47126a 8181587i bk1: 46578a 8278477i bk2: 46915a 8189709i bk3: 46609a 8209283i bk4: 46081a 8257439i bk5: 47602a 8142201i bk6: 45605a 8331511i bk7: 45785a 8303981i bk8: 47310a 8072717i bk9: 48685a 7948064i bk10: 49274a 7909432i bk11: 49279a 7892201i bk12: 47036a 8171154i bk13: 47559a 8078965i bk14: 45356a 8401387i bk15: 46088a 8293965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085962
Row_Buffer_Locality_read = 0.084270
Row_Buffer_Locality_write = 0.115048
Bank_Level_Parallism = 11.559284
Bank_Level_Parallism_Col = 2.375658
Bank_Level_Parallism_Ready = 1.111364
write_to_read_ratio_blp_rw_average = 0.122072
GrpLevelPara = 2.058673 

BW Util details:
bwutil = 0.215125 
total_CMD = 14991447 
util_bw = 3225032 
Wasted_Col = 6032120 
Wasted_Row = 270234 
Idle = 5464061 

BW Util Bottlenecks: 
RCDc_limit = 10934759 
RCDWRc_limit = 324162 
WTRc_limit = 1917799 
RTWc_limit = 2109561 
CCDLc_limit = 684760 
rwq = 0 
CCDLc_limit_alone = 543873 
WTRc_limit_alone = 1868807 
RTWc_limit_alone = 2017666 

Commands details: 
total_CMD = 14991447 
n_nop = 13047808 
Read = 752888 
Write = 0 
L2_Alloc = 0 
L2_WB = 53370 
n_act = 728202 
n_pre = 728186 
n_ref = 0 
n_req = 796687 
total_req = 806258 

Dual Bus Interface Util: 
issued_total_row = 1456388 
issued_total_col = 806258 
Row_Bus_Util =  0.097148 
CoL_Bus_Util = 0.053781 
Either_Row_CoL_Bus_Util = 0.129650 
Issued_on_Two_Bus_Simul_Util = 0.021279 
issued_two_Eff = 0.164129 
queue_avg = 24.732712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7327
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14991447 n_nop=13036373 n_act=733084 n_pre=733068 n_ref_event=0 n_req=807697 n_rd=763674 n_rd_L2_A=0 n_write=0 n_wr_bk=53628 bw_util=0.2181
n_activity=9751156 dram_eff=0.3353
bk0: 46217a 7978037i bk1: 47332a 7861639i bk2: 47901a 7803213i bk3: 48734a 7676886i bk4: 46914a 7918311i bk5: 46681a 7899753i bk6: 47183a 7878925i bk7: 47289a 7791890i bk8: 49025a 7621352i bk9: 48734a 7650727i bk10: 47120a 7869605i bk11: 49927a 7548264i bk12: 48616a 7680394i bk13: 48099a 7766933i bk14: 47241a 7855749i bk15: 46661a 7937966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092380
Row_Buffer_Locality_read = 0.090543
Row_Buffer_Locality_write = 0.124253
Bank_Level_Parallism = 12.178732
Bank_Level_Parallism_Col = 2.421787
Bank_Level_Parallism_Ready = 1.115007
write_to_read_ratio_blp_rw_average = 0.129204
GrpLevelPara = 2.089401 

BW Util details:
bwutil = 0.218072 
total_CMD = 14991447 
util_bw = 3269208 
Wasted_Col = 6006463 
Wasted_Row = 256431 
Idle = 5459345 

BW Util Bottlenecks: 
RCDc_limit = 10942222 
RCDWRc_limit = 320172 
WTRc_limit = 1918169 
RTWc_limit = 2290368 
CCDLc_limit = 705672 
rwq = 0 
CCDLc_limit_alone = 553698 
WTRc_limit_alone = 1868393 
RTWc_limit_alone = 2188170 

Commands details: 
total_CMD = 14991447 
n_nop = 13036373 
Read = 763674 
Write = 0 
L2_Alloc = 0 
L2_WB = 53628 
n_act = 733084 
n_pre = 733068 
n_ref = 0 
n_req = 807697 
total_req = 817302 

Dual Bus Interface Util: 
issued_total_row = 1466152 
issued_total_col = 817302 
Row_Bus_Util =  0.097799 
CoL_Bus_Util = 0.054518 
Either_Row_CoL_Bus_Util = 0.130413 
Issued_on_Two_Bus_Simul_Util = 0.021904 
issued_two_Eff = 0.167963 
queue_avg = 29.076105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0761
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14991447 n_nop=13041013 n_act=732623 n_pre=732607 n_ref_event=0 n_req=805523 n_rd=761716 n_rd_L2_A=0 n_write=0 n_wr_bk=53420 bw_util=0.2175
n_activity=9734395 dram_eff=0.335
bk0: 47199a 7929727i bk1: 47320a 7893804i bk2: 47310a 7913116i bk3: 46589a 7999665i bk4: 47599a 7892315i bk5: 47016a 7965556i bk6: 46462a 8008679i bk7: 47590a 7849309i bk8: 48106a 7762977i bk9: 49986a 7587819i bk10: 49680a 7613025i bk11: 48278a 7732071i bk12: 47396a 7886082i bk13: 47336a 7896962i bk14: 46639a 8010540i bk15: 47210a 7946373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090500
Row_Buffer_Locality_read = 0.088805
Row_Buffer_Locality_write = 0.119981
Bank_Level_Parallism = 12.070097
Bank_Level_Parallism_Col = 2.407710
Bank_Level_Parallism_Ready = 1.113140
write_to_read_ratio_blp_rw_average = 0.127207
GrpLevelPara = 2.082655 

BW Util details:
bwutil = 0.217494 
total_CMD = 14991447 
util_bw = 3260544 
Wasted_Col = 6009981 
Wasted_Row = 250842 
Idle = 5470080 

BW Util Bottlenecks: 
RCDc_limit = 10945929 
RCDWRc_limit = 320699 
WTRc_limit = 1925385 
RTWc_limit = 2228937 
CCDLc_limit = 702995 
rwq = 0 
CCDLc_limit_alone = 554000 
WTRc_limit_alone = 1875943 
RTWc_limit_alone = 2129384 

Commands details: 
total_CMD = 14991447 
n_nop = 13041013 
Read = 761716 
Write = 0 
L2_Alloc = 0 
L2_WB = 53420 
n_act = 732623 
n_pre = 732607 
n_ref = 0 
n_req = 805523 
total_req = 815136 

Dual Bus Interface Util: 
issued_total_row = 1465230 
issued_total_col = 815136 
Row_Bus_Util =  0.097738 
CoL_Bus_Util = 0.054373 
Either_Row_CoL_Bus_Util = 0.130103 
Issued_on_Two_Bus_Simul_Util = 0.022008 
issued_two_Eff = 0.169158 
queue_avg = 28.288359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2884
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14991447 n_nop=13041179 n_act=733344 n_pre=733328 n_ref_event=0 n_req=808703 n_rd=764652 n_rd_L2_A=0 n_write=0 n_wr_bk=53692 bw_util=0.2183
n_activity=9738755 dram_eff=0.3361
bk0: 47809a 7849663i bk1: 47545a 7826495i bk2: 47490a 7845655i bk3: 48013a 7776657i bk4: 46568a 7921943i bk5: 48112a 7770894i bk6: 47063a 7890055i bk7: 46382a 7963663i bk8: 49984a 7537264i bk9: 47936a 7692304i bk10: 49165a 7624627i bk11: 49595a 7555007i bk12: 47377a 7818417i bk13: 48432a 7723669i bk14: 46113a 7987223i bk15: 47068a 7896615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093185
Row_Buffer_Locality_read = 0.091253
Row_Buffer_Locality_write = 0.126717
Bank_Level_Parallism = 12.200398
Bank_Level_Parallism_Col = 2.427529
Bank_Level_Parallism_Ready = 1.116892
write_to_read_ratio_blp_rw_average = 0.129892
GrpLevelPara = 2.094456 

BW Util details:
bwutil = 0.218350 
total_CMD = 14991447 
util_bw = 3273376 
Wasted_Col = 5994111 
Wasted_Row = 252537 
Idle = 5471423 

BW Util Bottlenecks: 
RCDc_limit = 10930792 
RCDWRc_limit = 319449 
WTRc_limit = 1925261 
RTWc_limit = 2299395 
CCDLc_limit = 711871 
rwq = 0 
CCDLc_limit_alone = 558985 
WTRc_limit_alone = 1875443 
RTWc_limit_alone = 2196327 

Commands details: 
total_CMD = 14991447 
n_nop = 13041179 
Read = 764652 
Write = 0 
L2_Alloc = 0 
L2_WB = 53692 
n_act = 733344 
n_pre = 733328 
n_ref = 0 
n_req = 808703 
total_req = 818344 

Dual Bus Interface Util: 
issued_total_row = 1466672 
issued_total_col = 818344 
Row_Bus_Util =  0.097834 
CoL_Bus_Util = 0.054587 
Either_Row_CoL_Bus_Util = 0.130092 
Issued_on_Two_Bus_Simul_Util = 0.022329 
issued_two_Eff = 0.171642 
queue_avg = 29.193186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.1932
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14991447 n_nop=13041768 n_act=731720 n_pre=731704 n_ref_event=0 n_req=804213 n_rd=760264 n_rd_L2_A=0 n_write=0 n_wr_bk=53603 bw_util=0.2172
n_activity=9738803 dram_eff=0.3343
bk0: 46456a 8042495i bk1: 46632a 8038552i bk2: 46419a 8094510i bk3: 48240a 7888979i bk4: 46885a 8014614i bk5: 46918a 7977478i bk6: 46532a 8037451i bk7: 48398a 7810509i bk8: 49180a 7717145i bk9: 49146a 7734798i bk10: 48149a 7825451i bk11: 49029a 7749425i bk12: 47221a 7984095i bk13: 47418a 7950919i bk14: 46808a 8052090i bk15: 46833a 8015961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090143
Row_Buffer_Locality_read = 0.088269
Row_Buffer_Locality_write = 0.122551
Bank_Level_Parallism = 11.955649
Bank_Level_Parallism_Col = 2.407215
Bank_Level_Parallism_Ready = 1.114306
write_to_read_ratio_blp_rw_average = 0.126778
GrpLevelPara = 2.080648 

BW Util details:
bwutil = 0.217155 
total_CMD = 14991447 
util_bw = 3255468 
Wasted_Col = 6013123 
Wasted_Row = 256109 
Idle = 5466747 

BW Util Bottlenecks: 
RCDc_limit = 10942188 
RCDWRc_limit = 320829 
WTRc_limit = 1915567 
RTWc_limit = 2230739 
CCDLc_limit = 700381 
rwq = 0 
CCDLc_limit_alone = 552045 
WTRc_limit_alone = 1866241 
RTWc_limit_alone = 2131729 

Commands details: 
total_CMD = 14991447 
n_nop = 13041768 
Read = 760264 
Write = 0 
L2_Alloc = 0 
L2_WB = 53603 
n_act = 731720 
n_pre = 731704 
n_ref = 0 
n_req = 804213 
total_req = 813867 

Dual Bus Interface Util: 
issued_total_row = 1463424 
issued_total_col = 813867 
Row_Bus_Util =  0.097617 
CoL_Bus_Util = 0.054289 
Either_Row_CoL_Bus_Util = 0.130053 
Issued_on_Two_Bus_Simul_Util = 0.021853 
issued_two_Eff = 0.168034 
queue_avg = 27.156931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.1569
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14991447 n_nop=13053589 n_act=730487 n_pre=730471 n_ref_event=0 n_req=801037 n_rd=757067 n_rd_L2_A=0 n_write=0 n_wr_bk=53436 bw_util=0.2163
n_activity=9731896 dram_eff=0.3331
bk0: 48031a 7961081i bk1: 47208a 7996870i bk2: 48577a 7828055i bk3: 46030a 8116979i bk4: 46873a 8026093i bk5: 46859a 8010281i bk6: 45805a 8111582i bk7: 46217a 8075316i bk8: 48490a 7788495i bk9: 47529a 7872309i bk10: 49412a 7644322i bk11: 48502a 7782854i bk12: 47281a 7947670i bk13: 47604a 7934330i bk14: 46500a 8088850i bk15: 46149a 8143770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088073
Row_Buffer_Locality_read = 0.086435
Row_Buffer_Locality_write = 0.116284
Bank_Level_Parallism = 11.930223
Bank_Level_Parallism_Col = 2.393718
Bank_Level_Parallism_Ready = 1.112555
write_to_read_ratio_blp_rw_average = 0.124381
GrpLevelPara = 2.071755 

BW Util details:
bwutil = 0.216257 
total_CMD = 14991447 
util_bw = 3242012 
Wasted_Col = 6010215 
Wasted_Row = 259885 
Idle = 5479335 

BW Util Bottlenecks: 
RCDc_limit = 10925814 
RCDWRc_limit = 323815 
WTRc_limit = 1922698 
RTWc_limit = 2165917 
CCDLc_limit = 699051 
rwq = 0 
CCDLc_limit_alone = 554255 
WTRc_limit_alone = 1873249 
RTWc_limit_alone = 2070570 

Commands details: 
total_CMD = 14991447 
n_nop = 13053589 
Read = 757067 
Write = 0 
L2_Alloc = 0 
L2_WB = 53436 
n_act = 730487 
n_pre = 730471 
n_ref = 0 
n_req = 801037 
total_req = 810503 

Dual Bus Interface Util: 
issued_total_row = 1460958 
issued_total_col = 810503 
Row_Bus_Util =  0.097453 
CoL_Bus_Util = 0.054064 
Either_Row_CoL_Bus_Util = 0.129264 
Issued_on_Two_Bus_Simul_Util = 0.022253 
issued_two_Eff = 0.172150 
queue_avg = 26.909472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9095
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14991447 n_nop=13045184 n_act=730289 n_pre=730273 n_ref_event=0 n_req=802054 n_rd=758031 n_rd_L2_A=0 n_write=0 n_wr_bk=53661 bw_util=0.2166
n_activity=9741074 dram_eff=0.3333
bk0: 46183a 8173722i bk1: 47369a 8043490i bk2: 45815a 8211652i bk3: 47584a 7999463i bk4: 46878a 8067643i bk5: 46278a 8140386i bk6: 47150a 7999948i bk7: 47025a 7996285i bk8: 48804a 7812343i bk9: 49324a 7712497i bk10: 47786a 7909123i bk11: 48748a 7817991i bk12: 47839a 7938829i bk13: 48307a 7872324i bk14: 47112a 8064713i bk15: 45829a 8223532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089477
Row_Buffer_Locality_read = 0.087763
Row_Buffer_Locality_write = 0.118983
Bank_Level_Parallism = 11.846213
Bank_Level_Parallism_Col = 2.393938
Bank_Level_Parallism_Ready = 1.113327
write_to_read_ratio_blp_rw_average = 0.124666
GrpLevelPara = 2.070617 

BW Util details:
bwutil = 0.216575 
total_CMD = 14991447 
util_bw = 3246768 
Wasted_Col = 6015048 
Wasted_Row = 261806 
Idle = 5467825 

BW Util Bottlenecks: 
RCDc_limit = 10927625 
RCDWRc_limit = 323325 
WTRc_limit = 1921286 
RTWc_limit = 2172661 
CCDLc_limit = 696362 
rwq = 0 
CCDLc_limit_alone = 551555 
WTRc_limit_alone = 1871958 
RTWc_limit_alone = 2077182 

Commands details: 
total_CMD = 14991447 
n_nop = 13045184 
Read = 758031 
Write = 0 
L2_Alloc = 0 
L2_WB = 53661 
n_act = 730289 
n_pre = 730273 
n_ref = 0 
n_req = 802054 
total_req = 811692 

Dual Bus Interface Util: 
issued_total_row = 1460562 
issued_total_col = 811692 
Row_Bus_Util =  0.097426 
CoL_Bus_Util = 0.054144 
Either_Row_CoL_Bus_Util = 0.129825 
Issued_on_Two_Bus_Simul_Util = 0.021745 
issued_two_Eff = 0.167496 
queue_avg = 26.753664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7537

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654227, Miss = 378627, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 657170, Miss = 384574, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653822, Miss = 387392, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660722, Miss = 385179, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 650202, Miss = 376568, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672802, Miss = 385458, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654464, Miss = 384173, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653467, Miss = 390145, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954756, Miss = 382335, Miss_rate = 0.400, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 650366, Miss = 381581, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653579, Miss = 377831, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657968, Miss = 381317, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 658210, Miss = 383345, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649881, Miss = 386581, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667724, Miss = 383504, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659593, Miss = 384445, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668490, Miss = 384682, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657480, Miss = 386194, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 655984, Miss = 380751, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662729, Miss = 385715, Miss_rate = 0.582, Pending_hits = 3583, Reservation_fails = 5022
L2_cache_bank[20]: Access = 956769, Miss = 384072, Miss_rate = 0.401, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 654186, Miss = 379193, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 662196, Miss = 380679, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 655146, Miss = 383582, Miss_rate = 0.585, Pending_hits = 3621, Reservation_fails = 20179
L2_total_cache_accesses = 16381933
L2_total_cache_misses = 9197923
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89798
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6799536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7778867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1344383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89798
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16012584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369349
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.065

icnt_total_pkts_mem_to_simt=16381933
icnt_total_pkts_simt_to_mem=16381933
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16381933
Req_Network_cycles = 5845848
Req_Network_injected_packets_per_cycle =       2.8023 
Req_Network_conflicts_per_cycle =       1.5869
Req_Network_conflicts_per_cycle_util =       2.4286
Req_Bank_Level_Parallism =       4.2889
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.6057
Req_Network_out_buffer_full_per_cycle =       0.0535
Req_Network_out_buffer_avg_util =      20.8460

Reply_Network_injected_packets_num = 16381933
Reply_Network_cycles = 5845848
Reply_Network_injected_packets_per_cycle =        2.8023
Reply_Network_conflicts_per_cycle =        0.7017
Reply_Network_conflicts_per_cycle_util =       1.0734
Reply_Bank_Level_Parallism =       4.2868
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0955
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0934
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 50 min, 30 sec (28230 sec)
gpgpu_simulation_rate = 2671 (inst/sec)
gpgpu_simulation_rate = 207 (cycle/sec)
gpgpu_silicon_slowdown = 6594202x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 25: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 25 
gpu_sim_cycle = 21581
gpu_sim_insn = 7854
gpu_ipc =       0.3639
gpu_tot_sim_cycle = 5867429
gpu_tot_sim_insn = 75419596
gpu_tot_ipc =      12.8539
gpu_tot_issued_cta = 2360
gpu_occupancy = 3.9666% 
gpu_tot_occupancy = 72.7418% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0108
partiton_level_parallism_total  =       2.7921
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.4014
L2_BW  =       0.4736 GB/Sec
L2_BW_total  =     121.9568 GB/Sec
gpu_total_sim_rate=2669

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557410, Miss = 482041, Miss_rate = 0.865, Pending_hits = 15087, Reservation_fails = 1748830
	L1D_cache_core[1]: Access = 563835, Miss = 494686, Miss_rate = 0.877, Pending_hits = 14773, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 577907, Miss = 501490, Miss_rate = 0.868, Pending_hits = 15336, Reservation_fails = 1914158
	L1D_cache_core[3]: Access = 597451, Miss = 520877, Miss_rate = 0.872, Pending_hits = 15996, Reservation_fails = 1979934
	L1D_cache_core[4]: Access = 578294, Miss = 500820, Miss_rate = 0.866, Pending_hits = 15548, Reservation_fails = 1937892
	L1D_cache_core[5]: Access = 604538, Miss = 523216, Miss_rate = 0.865, Pending_hits = 16285, Reservation_fails = 1921078
	L1D_cache_core[6]: Access = 567303, Miss = 491620, Miss_rate = 0.867, Pending_hits = 15071, Reservation_fails = 1813345
	L1D_cache_core[7]: Access = 585519, Miss = 508981, Miss_rate = 0.869, Pending_hits = 15913, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 589889, Miss = 513409, Miss_rate = 0.870, Pending_hits = 15822, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575349, Miss = 500629, Miss_rate = 0.870, Pending_hits = 15427, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593375, Miss = 514474, Miss_rate = 0.867, Pending_hits = 16188, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594446, Miss = 514852, Miss_rate = 0.866, Pending_hits = 15901, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604474, Miss = 527384, Miss_rate = 0.872, Pending_hits = 15822, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593401, Miss = 513292, Miss_rate = 0.865, Pending_hits = 15241, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593856, Miss = 517153, Miss_rate = 0.871, Pending_hits = 16086, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 565458, Miss = 492782, Miss_rate = 0.871, Pending_hits = 14596, Reservation_fails = 1729768
	L1D_cache_core[29]: Access = 582070, Miss = 510696, Miss_rate = 0.877, Pending_hits = 15292, Reservation_fails = 1786093
	L1D_total_cache_accesses = 17417773
	L1D_total_cache_misses = 15148354
	L1D_total_cache_miss_rate = 0.8697
	L1D_total_cache_pending_hits = 465210
	L1D_total_cache_reservation_fails = 55568498
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1778830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 465210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14493521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55560345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 465210
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17048419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369354

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2454244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52097874
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11021, 12213, 12584, 9358, 8909, 11135, 9958, 9734, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290587488
gpgpu_n_tot_w_icount = 9080859
gpgpu_n_stall_shd_mem = 23200441
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16012813
gpgpu_n_mem_write_global = 369354
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19710368
gpgpu_n_store_insn = 600455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5436160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22069935
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1130506
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25124330	W0_Idle:28731092	W0_Scoreboard:422474003	W1:2511583	W2:1054416	W3:669143	W4:479254	W5:362645	W6:289771	W7:243958	W8:213183	W9:192508	W10:177770	W11:173542	W12:168115	W13:159943	W14:158139	W15:154554	W16:144905	W17:144016	W18:138284	W19:140934	W20:136416	W21:129882	W22:119931	W23:103667	W24:88168	W25:72039	W26:56002	W27:44536	W28:36600	W29:28002	W30:17954	W31:8829	W32:662170
single_issue_nums: WS0:2290326	WS1:2280436	WS2:2260988	WS3:2249109	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118435032 {8:14804379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14774160 {40:369354,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48337360 {40:1208434,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 592175160 {40:14804379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2954832 {8:369354,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48337360 {40:1208434,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1048 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1986042 	44623 	111105 	242849 	462913 	767959 	1217239 	1818351 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5046804 	3338825 	2652460 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	742907 	131443 	37364 	18667 	9959854 	852296 	800039 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14819894 	1093295 	295640 	116260 	38761 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1222 	1526 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     74232    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     92580    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     81497    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     88451    123364     79933    149815    109480    179603     74846 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     84449     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     44575    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098343  1.091461  1.098237  1.088941  1.090260  1.100267  1.081721  1.098580  1.100335  1.105748  1.100765  1.101758  1.097815  1.097342  1.087369  1.094687 
dram[1]:  1.089056  1.098998  1.097177  1.101413  1.094963  1.099217  1.088988  1.092428  1.118786  1.109157  1.111869  1.113643  1.097563  1.101214  1.101115  1.092479 
dram[2]:  1.089793  1.087933  1.086415  1.097625  1.090435  1.093771  1.096655  1.101725  1.101051  1.110684  1.097113  1.098835  1.099398  1.090375  1.092749  1.093888 
dram[3]:  1.097585  1.107412  1.099703  1.104831  1.090939  1.098229  1.101063  1.094924  1.107994  1.112332  1.109383  1.120076  1.101940  1.114489  1.097441  1.094662 
dram[4]:  1.087407  1.094222  1.089743  1.097200  1.104532  1.084789  1.090041  1.100818  1.113665  1.111653  1.099875  1.100477  1.096729  1.089591  1.094411  1.085173 
dram[5]:  1.094409  1.093020  1.094193  1.088665  1.088810  1.094239  1.087107  1.083884  1.095094  1.102617  1.115991  1.106907  1.093108  1.092675  1.084652  1.087188 
dram[6]:  1.090765  1.097333  1.099235  1.107370  1.094842  1.093137  1.102847  1.098248  1.117562  1.113039  1.093263  1.117794  1.102677  1.104503  1.096924  1.097317 
dram[7]:  1.092881  1.100321  1.096762  1.091133  1.099442  1.098358  1.090133  1.099557  1.105143  1.118389  1.118031  1.099708  1.098832  1.094022  1.094021  1.093767 
dram[8]:  1.104978  1.099207  1.102022  1.104865  1.092376  1.105029  1.098777  1.093242  1.119934  1.100780  1.114078  1.120633  1.094874  1.105421  1.092639  1.093320 
dram[9]:  1.092197  1.089288  1.092992  1.103661  1.103985  1.093966  1.090492  1.102878  1.114050  1.111844  1.099369  1.103126  1.096287  1.096273  1.097318  1.096233 
dram[10]:  1.100371  1.093162  1.101988  1.088678  1.096785  1.089957  1.087828  1.092386  1.108398  1.099607  1.111847  1.104684  1.092864  1.094587  1.092336  1.088124 
dram[11]:  1.087623  1.094141  1.091799  1.097901  1.095444  1.091365  1.096170  1.094210  1.114371  1.116339  1.102202  1.105996  1.102714  1.097381  1.096140  1.086699 
average row locality = 9651080/8784324 = 1.098671
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47252     46807     47454     46188     46855     48431     45245     47595     47416     48522     48076     48492     47856     48144     45365     47289 
dram[1]:     46737     47995     48003     47805     47620     47262     46648     46402     50142     48137     49780     49626     47786     48531     47562     46315 
dram[2]:     46128     46861     45536     47802     46446     47244     46507     48167     47340     49350     47034     48266     47755     47703     46717     46959 
dram[3]:     47591     48430     47633     48410     46695     47802     47653     46708     48068     48868     48969     50138     47978     49669     46493     47023 
dram[4]:     46364     47230     46375     47357     47971     46291     47154     47435     48637     48593     48137     48175     47903     47460     46704     45944 
dram[5]:     47130     46578     46916     46610     46081     47602     45605     45785     47310     48685     49275     49279     47036     47559     45357     46088 
dram[6]:     46217     47332     47903     48734     46915     46681     47183     47289     49026     48734     47120     49927     48616     48100     47242     46661 
dram[7]:     47199     47321     47310     46589     47601     47019     46462     47591     48106     49986     49683     48278     47396     47336     46640     47212 
dram[8]:     47809     47547     47490     48015     46568     48112     47063     46382     49985     47936     49165     49595     47378     48432     46118     47068 
dram[9]:     46458     46633     46423     48243     46885     46918     46533     48400     49180     49146     48151     49029     47221     47420     46809     46834 
dram[10]:     48031     47210     48579     46031     46873     46859     45805     46217     48490     47529     49412     48502     47282     47604     46500     46151 
dram[11]:     46184     47369     45815     47584     46878     46278     47150     47025     48806     49324     47787     48748     47840     48307     47113     45830 
total dram reads = 9123375
bank skew: 50142/45245 = 1.11
chip skew: 768128/752896 = 1.02
number of total write accesses:
dram[0]:      3229      3161      3331      3200      3283      3325      3176      3336      3473      3506      3480      3493      3460      3508      3238      3292 
dram[1]:      3085      3210      3279      3351      3298      3349      3201      3288      3590      3540      3428      3589      3476      3492      3336      3294 
dram[2]:      3154      3119      3188      3301      3289      3270      3255      3277      3436      3585      3500      3449      3434      3362      3348      3316 
dram[3]:      3212      3192      3361      3339      3243      3319      3278      3194      3566      3458      3464      3498      3456      3517      3302      3328 
dram[4]:      3142      3159      3268      3369      3361      3249      3215      3351      3524      3542      3486      3418      3398      3345      3353      3278 
dram[5]:      3190      3218      3340      3234      3189      3277      3179      3195      3494      3504      3543      3584      3454      3423      3241      3306 
dram[6]:      3094      3153      3338      3371      3225      3206      3281      3254      3548      3588      3397      3538      3471      3493      3368      3304 
dram[7]:      3206      3176      3270      3195      3331      3361      3195      3346      3418      3515      3531      3434      3428      3435      3222      3361 
dram[8]:      3237      3182      3268      3349      3255      3328      3272      3188      3623      3458      3491      3582      3493      3390      3288      3289 
dram[9]:      3194      3123      3287      3331      3357      3241      3245      3280      3507      3544      3478      3464      3387      3465      3350      3350 
dram[10]:      3189      3166      3393      3238      3249      3325      3187      3195      3533      3456      3574      3509      3386      3484      3289      3264 
dram[11]:      3097      3150      3201      3335      3287      3226      3344      3296      3557      3619      3519      3503      3452      3451      3378      3246 
total dram writes = 642583
bank skew: 3623/3085 = 1.17
chip skew: 53806/53283 = 1.01
average mf latency per bank:
dram[0]:       1465      1291      1432      1288      1406      1328      1448      1341      1465      1353      1444      1321      1456      1315      1464      1295
dram[1]:       1890      1697      1923      1703      1870      1703      1844      1633      1917      1733      1926      1723      1923      1687      1926      1695
dram[2]:       1610      1601      1625      1625      1606      1653      1653      1651      1659      1693      1633      1645      1642      1676      1654      1630
dram[3]:       1559      2286      1532      2212      1538      2207      1538      2201      1565      2202      1625      2310      1564      2281      1544      2175
dram[4]:       1855      1713      1801      1724      1843      1679      4426      1678      1889      1800      1806      1727      1822      1657      1910      1636
dram[5]:       1506      1445      1570      1425      1536      1474      1472      1442      1493      1461      1557      1513      1498      1483      1479      1496
dram[6]:       1777      2011      1803      2054      1767      1999      1790      2024      1907      2052      1820      2129      1873      2080      1795      2042
dram[7]:       1882      1804      1841      1797      1916      1796      1848      1795      1863      1868      1915      1794      1878      1800      1828      1811
dram[8]:       2077      1978      2071      1983      2009      1978      2014      1940      2051      2008      2036      2045      2006      2010      2019      2033
dram[9]:       1713      1652      1695      1686      1775      1688      1702      1699      1817      1722      1698      1742      1766      1699      1714      1660
dram[10]:       1837      1539      4075      1527      1853      1564      1845      1559      1822      1580      1859      1591      1859      1561      1816      1564
dram[11]:       1611      1537      1626      1525      1645      1547      1636      1524      1680      1592      1627      1629      1659      1602      1645      1525
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15046789 n_nop=13101386 n_act=730787 n_pre=730771 n_ref_event=0 n_req=800897 n_rd=756987 n_rd_L2_A=0 n_write=0 n_wr_bk=53491 bw_util=0.2155
n_activity=9748489 dram_eff=0.3326
bk0: 47252a 8060972i bk1: 46807a 8110262i bk2: 47454a 8051524i bk3: 46188a 8223858i bk4: 46855a 8147906i bk5: 48431a 7916816i bk6: 45245a 8294090i bk7: 47595a 8028525i bk8: 47416a 7991294i bk9: 48522a 7882455i bk10: 48076a 7939029i bk11: 48492a 7915693i bk12: 47856a 7973167i bk13: 48144a 7945124i bk14: 45365a 8297178i bk15: 47289a 8094196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087542
Row_Buffer_Locality_read = 0.085737
Row_Buffer_Locality_write = 0.118652
Bank_Level_Parallism = 11.832824
Bank_Level_Parallism_Col = 2.389023
Bank_Level_Parallism_Ready = 1.112628
write_to_read_ratio_blp_rw_average = 0.124172
GrpLevelPara = 2.066942 

BW Util details:
bwutil = 0.215455 
total_CMD = 15046789 
util_bw = 3241912 
Wasted_Col = 6030032 
Wasted_Row = 262239 
Idle = 5512606 

BW Util Bottlenecks: 
RCDc_limit = 10950480 
RCDWRc_limit = 323896 
WTRc_limit = 1919795 
RTWc_limit = 2161738 
CCDLc_limit = 694345 
rwq = 0 
CCDLc_limit_alone = 549617 
WTRc_limit_alone = 1870177 
RTWc_limit_alone = 2066628 

Commands details: 
total_CMD = 15046789 
n_nop = 13101386 
Read = 756987 
Write = 0 
L2_Alloc = 0 
L2_WB = 53491 
n_act = 730787 
n_pre = 730771 
n_ref = 0 
n_req = 800897 
total_req = 810478 

Dual Bus Interface Util: 
issued_total_row = 1461558 
issued_total_col = 810478 
Row_Bus_Util =  0.097134 
CoL_Bus_Util = 0.053864 
Either_Row_CoL_Bus_Util = 0.129290 
Issued_on_Two_Bus_Simul_Util = 0.021708 
issued_two_Eff = 0.167900 
queue_avg = 26.200874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2009
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15046789 n_nop=13089613 n_act=736557 n_pre=736541 n_ref_event=0 n_req=810678 n_rd=766351 n_rd_L2_A=0 n_write=0 n_wr_bk=53806 bw_util=0.218
n_activity=9747152 dram_eff=0.3366
bk0: 46737a 8065714i bk1: 47995a 7905981i bk2: 48003a 7860071i bk3: 47805a 7891928i bk4: 47620a 7925606i bk5: 47262a 7943575i bk6: 46648a 8046571i bk7: 46402a 8061785i bk8: 50142a 7630718i bk9: 48137a 7811515i bk10: 49780a 7645569i bk11: 49626a 7657796i bk12: 47786a 7886041i bk13: 48531a 7780468i bk14: 47562a 7954940i bk15: 46315a 8058517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091431
Row_Buffer_Locality_read = 0.089618
Row_Buffer_Locality_write = 0.122769
Bank_Level_Parallism = 12.118215
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114796
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.218028 
total_CMD = 15046789 
util_bw = 3280628 
Wasted_Col = 6016353 
Wasted_Row = 240254 
Idle = 5509554 

BW Util Bottlenecks: 
RCDc_limit = 10983140 
RCDWRc_limit = 322137 
WTRc_limit = 1935760 
RTWc_limit = 2233747 
CCDLc_limit = 711928 
rwq = 0 
CCDLc_limit_alone = 562381 
WTRc_limit_alone = 1885711 
RTWc_limit_alone = 2134249 

Commands details: 
total_CMD = 15046789 
n_nop = 13089613 
Read = 766351 
Write = 0 
L2_Alloc = 0 
L2_WB = 53806 
n_act = 736557 
n_pre = 736541 
n_ref = 0 
n_req = 810678 
total_req = 820157 

Dual Bus Interface Util: 
issued_total_row = 1473098 
issued_total_col = 820157 
Row_Bus_Util =  0.097901 
CoL_Bus_Util = 0.054507 
Either_Row_CoL_Bus_Util = 0.130073 
Issued_on_Two_Bus_Simul_Util = 0.022336 
issued_two_Eff = 0.171716 
queue_avg = 27.804245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.8042
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15046789 n_nop=13102017 n_act=729708 n_pre=729692 n_ref_event=0 n_req=799463 n_rd=755815 n_rd_L2_A=0 n_write=0 n_wr_bk=53283 bw_util=0.2151
n_activity=9745546 dram_eff=0.3321
bk0: 46128a 8276088i bk1: 46861a 8184697i bk2: 45536a 8346847i bk3: 47802a 8098627i bk4: 46446a 8246636i bk5: 47244a 8143995i bk6: 46507a 8213886i bk7: 48167a 8022312i bk8: 47340a 8087859i bk9: 49350a 7881648i bk10: 47034a 8120111i bk11: 48266a 8017296i bk12: 47755a 8055368i bk13: 47703a 8060485i bk14: 46717a 8209375i bk15: 46959a 8205772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087254
Row_Buffer_Locality_read = 0.085621
Row_Buffer_Locality_write = 0.115515
Bank_Level_Parallism = 11.702934
Bank_Level_Parallism_Col = 2.380258
Bank_Level_Parallism_Ready = 1.110853
write_to_read_ratio_blp_rw_average = 0.122144
GrpLevelPara = 2.062401 

BW Util details:
bwutil = 0.215089 
total_CMD = 15046789 
util_bw = 3236392 
Wasted_Col = 6028232 
Wasted_Row = 263429 
Idle = 5518736 

BW Util Bottlenecks: 
RCDc_limit = 10943206 
RCDWRc_limit = 322038 
WTRc_limit = 1916317 
RTWc_limit = 2121647 
CCDLc_limit = 689662 
rwq = 0 
CCDLc_limit_alone = 547627 
WTRc_limit_alone = 1867356 
RTWc_limit_alone = 2028573 

Commands details: 
total_CMD = 15046789 
n_nop = 13102017 
Read = 755815 
Write = 0 
L2_Alloc = 0 
L2_WB = 53283 
n_act = 729708 
n_pre = 729692 
n_ref = 0 
n_req = 799463 
total_req = 809098 

Dual Bus Interface Util: 
issued_total_row = 1459400 
issued_total_col = 809098 
Row_Bus_Util =  0.096991 
CoL_Bus_Util = 0.053772 
Either_Row_CoL_Bus_Util = 0.129248 
Issued_on_Two_Bus_Simul_Util = 0.021515 
issued_two_Eff = 0.166460 
queue_avg = 25.478792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4788
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15046789 n_nop=13085357 n_act=736245 n_pre=736229 n_ref_event=0 n_req=812386 n_rd=768128 n_rd_L2_A=0 n_write=0 n_wr_bk=53727 bw_util=0.2185
n_activity=9758864 dram_eff=0.3369
bk0: 47591a 7815711i bk1: 48430a 7722916i bk2: 47633a 7839236i bk3: 48410a 7720840i bk4: 46695a 7928815i bk5: 47802a 7829746i bk6: 47653a 7805646i bk7: 46708a 7933692i bk8: 48068a 7722043i bk9: 48868a 7628811i bk10: 48969a 7611820i bk11: 50138a 7495936i bk12: 47978a 7729088i bk13: 49669a 7563670i bk14: 46493a 7945064i bk15: 47023a 7894128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093725
Row_Buffer_Locality_read = 0.091722
Row_Buffer_Locality_write = 0.128497
Bank_Level_Parallism = 12.313455
Bank_Level_Parallism_Col = 2.427517
Bank_Level_Parallism_Ready = 1.116969
write_to_read_ratio_blp_rw_average = 0.128937
GrpLevelPara = 2.096226 

BW Util details:
bwutil = 0.218480 
total_CMD = 15046789 
util_bw = 3287420 
Wasted_Col = 6011398 
Wasted_Row = 246109 
Idle = 5501862 

BW Util Bottlenecks: 
RCDc_limit = 10971500 
RCDWRc_limit = 320256 
WTRc_limit = 1925055 
RTWc_limit = 2294989 
CCDLc_limit = 709047 
rwq = 0 
CCDLc_limit_alone = 556013 
WTRc_limit_alone = 1875073 
RTWc_limit_alone = 2191937 

Commands details: 
total_CMD = 15046789 
n_nop = 13085357 
Read = 768128 
Write = 0 
L2_Alloc = 0 
L2_WB = 53727 
n_act = 736245 
n_pre = 736229 
n_ref = 0 
n_req = 812386 
total_req = 821855 

Dual Bus Interface Util: 
issued_total_row = 1472474 
issued_total_col = 821855 
Row_Bus_Util =  0.097860 
CoL_Bus_Util = 0.054620 
Either_Row_CoL_Bus_Util = 0.130356 
Issued_on_Two_Bus_Simul_Util = 0.022124 
issued_two_Eff = 0.169721 
queue_avg = 29.690561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.6906
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15046789 n_nop=13099725 n_act=731216 n_pre=731200 n_ref_event=0 n_req=801663 n_rd=757730 n_rd_L2_A=0 n_write=0 n_wr_bk=53458 bw_util=0.2156
n_activity=9737080 dram_eff=0.3332
bk0: 46364a 8185969i bk1: 47230a 8098262i bk2: 46375a 8192844i bk3: 47357a 8072877i bk4: 47971a 8019665i bk5: 46291a 8192533i bk6: 47154a 8091696i bk7: 47435a 8030776i bk8: 48637a 7858186i bk9: 48593a 7885661i bk10: 48137a 7916562i bk11: 48175a 7931745i bk12: 47903a 7945181i bk13: 47460a 8071852i bk14: 46704a 8191555i bk15: 45944a 8284658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087876
Row_Buffer_Locality_read = 0.086134
Row_Buffer_Locality_write = 0.117930
Bank_Level_Parallism = 11.832958
Bank_Level_Parallism_Col = 2.395510
Bank_Level_Parallism_Ready = 1.113150
write_to_read_ratio_blp_rw_average = 0.125064
GrpLevelPara = 2.071748 

BW Util details:
bwutil = 0.215644 
total_CMD = 15046789 
util_bw = 3244752 
Wasted_Col = 6022178 
Wasted_Row = 258577 
Idle = 5521282 

BW Util Bottlenecks: 
RCDc_limit = 10949966 
RCDWRc_limit = 322654 
WTRc_limit = 1924358 
RTWc_limit = 2184024 
CCDLc_limit = 693233 
rwq = 0 
CCDLc_limit_alone = 547583 
WTRc_limit_alone = 1874997 
RTWc_limit_alone = 2087735 

Commands details: 
total_CMD = 15046789 
n_nop = 13099725 
Read = 757730 
Write = 0 
L2_Alloc = 0 
L2_WB = 53458 
n_act = 731216 
n_pre = 731200 
n_ref = 0 
n_req = 801663 
total_req = 811188 

Dual Bus Interface Util: 
issued_total_row = 1462416 
issued_total_col = 811188 
Row_Bus_Util =  0.097191 
CoL_Bus_Util = 0.053911 
Either_Row_CoL_Bus_Util = 0.129401 
Issued_on_Two_Bus_Simul_Util = 0.021702 
issued_two_Eff = 0.167709 
queue_avg = 26.428833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4288
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15046789 n_nop=13103125 n_act=728210 n_pre=728194 n_ref_event=0 n_req=796696 n_rd=752896 n_rd_L2_A=0 n_write=0 n_wr_bk=53371 bw_util=0.2143
n_activity=9748001 dram_eff=0.3308
bk0: 47130a 8236754i bk1: 46578a 8333818i bk2: 46916a 8245004i bk3: 46610a 8264552i bk4: 46081a 8312781i bk5: 47602a 8197543i bk6: 45605a 8386853i bk7: 45785a 8359324i bk8: 47310a 8128000i bk9: 48685a 8003403i bk10: 49275a 7964724i bk11: 49279a 7947540i bk12: 47036a 8226493i bk13: 47559a 8134305i bk14: 45357a 8456683i bk15: 46088a 8349309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085963
Row_Buffer_Locality_read = 0.084271
Row_Buffer_Locality_write = 0.115046
Bank_Level_Parallism = 11.558938
Bank_Level_Parallism_Col = 2.375633
Bank_Level_Parallism_Ready = 1.111363
write_to_read_ratio_blp_rw_average = 0.122071
GrpLevelPara = 2.058654 

BW Util details:
bwutil = 0.214336 
total_CMD = 15046789 
util_bw = 3225068 
Wasted_Col = 6032300 
Wasted_Row = 270361 
Idle = 5519060 

BW Util Bottlenecks: 
RCDc_limit = 10934921 
RCDWRc_limit = 324174 
WTRc_limit = 1917817 
RTWc_limit = 2109579 
CCDLc_limit = 684762 
rwq = 0 
CCDLc_limit_alone = 543873 
WTRc_limit_alone = 1868825 
RTWc_limit_alone = 2017682 

Commands details: 
total_CMD = 15046789 
n_nop = 13103125 
Read = 752896 
Write = 0 
L2_Alloc = 0 
L2_WB = 53371 
n_act = 728210 
n_pre = 728194 
n_ref = 0 
n_req = 796696 
total_req = 806267 

Dual Bus Interface Util: 
issued_total_row = 1456404 
issued_total_col = 806267 
Row_Bus_Util =  0.096792 
CoL_Bus_Util = 0.053584 
Either_Row_CoL_Bus_Util = 0.129175 
Issued_on_Two_Bus_Simul_Util = 0.021201 
issued_two_Eff = 0.164127 
queue_avg = 24.641748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.6417
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15046789 n_nop=13091694 n_act=733091 n_pre=733075 n_ref_event=0 n_req=807704 n_rd=763680 n_rd_L2_A=0 n_write=0 n_wr_bk=53629 bw_util=0.2173
n_activity=9751745 dram_eff=0.3352
bk0: 46217a 8033379i bk1: 47332a 7916982i bk2: 47903a 7858389i bk3: 48734a 7732225i bk4: 46915a 7973600i bk5: 46681a 7955092i bk6: 47183a 7934266i bk7: 47289a 7847232i bk8: 49026a 7676645i bk9: 48734a 7706067i bk10: 47120a 7924948i bk11: 49927a 7603607i bk12: 48616a 7735738i bk13: 48100a 7822228i bk14: 47242a 7911042i bk15: 46661a 7993307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092379
Row_Buffer_Locality_read = 0.090542
Row_Buffer_Locality_write = 0.124250
Bank_Level_Parallism = 12.178368
Bank_Level_Parallism_Col = 2.421766
Bank_Level_Parallism_Ready = 1.115006
write_to_read_ratio_blp_rw_average = 0.129204
GrpLevelPara = 2.089385 

BW Util details:
bwutil = 0.217271 
total_CMD = 15046789 
util_bw = 3269236 
Wasted_Col = 6006606 
Wasted_Row = 256590 
Idle = 5514357 

BW Util Bottlenecks: 
RCDc_limit = 10942362 
RCDWRc_limit = 320187 
WTRc_limit = 1918169 
RTWc_limit = 2290368 
CCDLc_limit = 705672 
rwq = 0 
CCDLc_limit_alone = 553698 
WTRc_limit_alone = 1868393 
RTWc_limit_alone = 2188170 

Commands details: 
total_CMD = 15046789 
n_nop = 13091694 
Read = 763680 
Write = 0 
L2_Alloc = 0 
L2_WB = 53629 
n_act = 733091 
n_pre = 733075 
n_ref = 0 
n_req = 807704 
total_req = 817309 

Dual Bus Interface Util: 
issued_total_row = 1466166 
issued_total_col = 817309 
Row_Bus_Util =  0.097440 
CoL_Bus_Util = 0.054318 
Either_Row_CoL_Bus_Util = 0.129934 
Issued_on_Two_Bus_Simul_Util = 0.021824 
issued_two_Eff = 0.167961 
queue_avg = 28.969166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9692
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15046789 n_nop=13096312 n_act=732637 n_pre=732621 n_ref_event=0 n_req=805539 n_rd=761729 n_rd_L2_A=0 n_write=0 n_wr_bk=53424 bw_util=0.2167
n_activity=9735394 dram_eff=0.3349
bk0: 47199a 7985069i bk1: 47321a 7949099i bk2: 47310a 7968459i bk3: 46589a 8055010i bk4: 47601a 7947558i bk5: 47019a 8020677i bk6: 46462a 8064017i bk7: 47591a 7904592i bk8: 48106a 7818316i bk9: 49986a 7643087i bk10: 49683a 7668268i bk11: 48278a 7787411i bk12: 47396a 7941425i bk13: 47336a 7952220i bk14: 46640a 8065792i bk15: 47212a 8001664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090501
Row_Buffer_Locality_read = 0.088806
Row_Buffer_Locality_write = 0.119973
Bank_Level_Parallism = 12.069493
Bank_Level_Parallism_Col = 2.407674
Bank_Level_Parallism_Ready = 1.113139
write_to_read_ratio_blp_rw_average = 0.127208
GrpLevelPara = 2.082627 

BW Util details:
bwutil = 0.216698 
total_CMD = 15046789 
util_bw = 3260612 
Wasted_Col = 6010244 
Wasted_Row = 251085 
Idle = 5524848 

BW Util Bottlenecks: 
RCDc_limit = 10946177 
RCDWRc_limit = 320733 
WTRc_limit = 1925405 
RTWc_limit = 2228981 
CCDLc_limit = 703001 
rwq = 0 
CCDLc_limit_alone = 554004 
WTRc_limit_alone = 1875963 
RTWc_limit_alone = 2129426 

Commands details: 
total_CMD = 15046789 
n_nop = 13096312 
Read = 761729 
Write = 0 
L2_Alloc = 0 
L2_WB = 53424 
n_act = 732637 
n_pre = 732621 
n_ref = 0 
n_req = 805539 
total_req = 815153 

Dual Bus Interface Util: 
issued_total_row = 1465258 
issued_total_col = 815153 
Row_Bus_Util =  0.097380 
CoL_Bus_Util = 0.054175 
Either_Row_CoL_Bus_Util = 0.129627 
Issued_on_Two_Bus_Simul_Util = 0.021927 
issued_two_Eff = 0.169156 
queue_avg = 28.184317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.1843
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15046789 n_nop=13096487 n_act=733355 n_pre=733339 n_ref_event=0 n_req=808715 n_rd=764663 n_rd_L2_A=0 n_write=0 n_wr_bk=53693 bw_util=0.2175
n_activity=9739586 dram_eff=0.3361
bk0: 47809a 7905005i bk1: 47547a 7881740i bk2: 47490a 7900992i bk3: 48015a 7831876i bk4: 46568a 7977281i bk5: 48112a 7826234i bk6: 47063a 7945397i bk7: 46382a 8019006i bk8: 49985a 7592559i bk9: 47936a 7747646i bk10: 49165a 7679911i bk11: 49595a 7610349i bk12: 47378a 7873715i bk13: 48432a 7779014i bk14: 46118a 8042342i bk15: 47068a 7951953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093185
Row_Buffer_Locality_read = 0.091253
Row_Buffer_Locality_write = 0.126714
Bank_Level_Parallism = 12.199898
Bank_Level_Parallism_Col = 2.427494
Bank_Level_Parallism_Ready = 1.116890
write_to_read_ratio_blp_rw_average = 0.129890
GrpLevelPara = 2.094429 

BW Util details:
bwutil = 0.217550 
total_CMD = 15046789 
util_bw = 3273424 
Wasted_Col = 5994351 
Wasted_Row = 252712 
Idle = 5526302 

BW Util Bottlenecks: 
RCDc_limit = 10931022 
RCDWRc_limit = 319461 
WTRc_limit = 1925279 
RTWc_limit = 2299413 
CCDLc_limit = 711873 
rwq = 0 
CCDLc_limit_alone = 558985 
WTRc_limit_alone = 1875461 
RTWc_limit_alone = 2196343 

Commands details: 
total_CMD = 15046789 
n_nop = 13096487 
Read = 764663 
Write = 0 
L2_Alloc = 0 
L2_WB = 53693 
n_act = 733355 
n_pre = 733339 
n_ref = 0 
n_req = 808715 
total_req = 818356 

Dual Bus Interface Util: 
issued_total_row = 1466694 
issued_total_col = 818356 
Row_Bus_Util =  0.097476 
CoL_Bus_Util = 0.054387 
Either_Row_CoL_Bus_Util = 0.129616 
Issued_on_Two_Bus_Simul_Util = 0.022247 
issued_two_Eff = 0.171639 
queue_avg = 29.085815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0858
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15046789 n_nop=13097066 n_act=731733 n_pre=731717 n_ref_event=0 n_req=804232 n_rd=760283 n_rd_L2_A=0 n_write=0 n_wr_bk=53603 bw_util=0.2164
n_activity=9739494 dram_eff=0.3343
bk0: 46458a 8097791i bk1: 46633a 8093897i bk2: 46423a 8149701i bk3: 48243a 7944196i bk4: 46885a 8069950i bk5: 46918a 8032817i bk6: 46533a 8092740i bk7: 48400a 7865721i bk8: 49180a 7772484i bk9: 49146a 7790140i bk10: 48151a 7880732i bk11: 49029a 7804765i bk12: 47221a 8039437i bk13: 47420a 8006216i bk14: 46809a 8107384i bk15: 46834a 8071256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090148
Row_Buffer_Locality_read = 0.088275
Row_Buffer_Locality_write = 0.122551
Bank_Level_Parallism = 11.955202
Bank_Level_Parallism_Col = 2.407183
Bank_Level_Parallism_Ready = 1.114303
write_to_read_ratio_blp_rw_average = 0.126774
GrpLevelPara = 2.080624 

BW Util details:
bwutil = 0.216361 
total_CMD = 15046789 
util_bw = 3255544 
Wasted_Col = 6013340 
Wasted_Row = 256253 
Idle = 5521652 

BW Util Bottlenecks: 
RCDc_limit = 10942455 
RCDWRc_limit = 320829 
WTRc_limit = 1915567 
RTWc_limit = 2230739 
CCDLc_limit = 700387 
rwq = 0 
CCDLc_limit_alone = 552051 
WTRc_limit_alone = 1866241 
RTWc_limit_alone = 2131729 

Commands details: 
total_CMD = 15046789 
n_nop = 13097066 
Read = 760283 
Write = 0 
L2_Alloc = 0 
L2_WB = 53603 
n_act = 731733 
n_pre = 731717 
n_ref = 0 
n_req = 804232 
total_req = 813886 

Dual Bus Interface Util: 
issued_total_row = 1463450 
issued_total_col = 813886 
Row_Bus_Util =  0.097260 
CoL_Bus_Util = 0.054090 
Either_Row_CoL_Bus_Util = 0.129577 
Issued_on_Two_Bus_Simul_Util = 0.021773 
issued_two_Eff = 0.168031 
queue_avg = 27.057056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.0571
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15046789 n_nop=13108907 n_act=730495 n_pre=730479 n_ref_event=0 n_req=801046 n_rd=757075 n_rd_L2_A=0 n_write=0 n_wr_bk=53437 bw_util=0.2155
n_activity=9732464 dram_eff=0.3331
bk0: 48031a 8016423i bk1: 47210a 8052049i bk2: 48579a 7883260i bk3: 46031a 8172267i bk4: 46873a 8081431i bk5: 46859a 8065621i bk6: 45805a 8166922i bk7: 46217a 8130658i bk8: 48490a 7843838i bk9: 47529a 7927652i bk10: 49412a 7699667i bk11: 48502a 7838199i bk12: 47282a 8002963i bk13: 47604a 7989673i bk14: 46500a 8144194i bk15: 46151a 8199064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088074
Row_Buffer_Locality_read = 0.086435
Row_Buffer_Locality_write = 0.116281
Bank_Level_Parallism = 11.929890
Bank_Level_Parallism_Col = 2.393696
Bank_Level_Parallism_Ready = 1.112554
write_to_read_ratio_blp_rw_average = 0.124380
GrpLevelPara = 2.071739 

BW Util details:
bwutil = 0.215464 
total_CMD = 15046789 
util_bw = 3242048 
Wasted_Col = 6010379 
Wasted_Row = 260005 
Idle = 5534357 

BW Util Bottlenecks: 
RCDc_limit = 10925972 
RCDWRc_limit = 323827 
WTRc_limit = 1922716 
RTWc_limit = 2165935 
CCDLc_limit = 699051 
rwq = 0 
CCDLc_limit_alone = 554255 
WTRc_limit_alone = 1873267 
RTWc_limit_alone = 2070588 

Commands details: 
total_CMD = 15046789 
n_nop = 13108907 
Read = 757075 
Write = 0 
L2_Alloc = 0 
L2_WB = 53437 
n_act = 730495 
n_pre = 730479 
n_ref = 0 
n_req = 801046 
total_req = 810512 

Dual Bus Interface Util: 
issued_total_row = 1460974 
issued_total_col = 810512 
Row_Bus_Util =  0.097095 
CoL_Bus_Util = 0.053866 
Either_Row_CoL_Bus_Util = 0.128790 
Issued_on_Two_Bus_Simul_Util = 0.022171 
issued_two_Eff = 0.172149 
queue_avg = 26.810497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8105
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15046789 n_nop=13100505 n_act=730296 n_pre=730280 n_ref_event=0 n_req=802061 n_rd=758038 n_rd_L2_A=0 n_write=0 n_wr_bk=53661 bw_util=0.2158
n_activity=9741701 dram_eff=0.3333
bk0: 46184a 8229012i bk1: 47369a 8098828i bk2: 45815a 8266992i bk3: 47584a 8054805i bk4: 46878a 8122986i bk5: 46278a 8195729i bk6: 47150a 8055293i bk7: 47025a 8051630i bk8: 48806a 7867590i bk9: 49324a 7767839i bk10: 47787a 7964418i bk11: 48748a 7873333i bk12: 47840a 7994122i bk13: 48307a 7927664i bk14: 47113a 8120005i bk15: 45830a 8278824i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089476
Row_Buffer_Locality_read = 0.087762
Row_Buffer_Locality_write = 0.118983
Bank_Level_Parallism = 11.845864
Bank_Level_Parallism_Col = 2.393914
Bank_Level_Parallism_Ready = 1.113326
write_to_read_ratio_blp_rw_average = 0.124664
GrpLevelPara = 2.070599 

BW Util details:
bwutil = 0.215780 
total_CMD = 15046789 
util_bw = 3246796 
Wasted_Col = 6015203 
Wasted_Row = 261950 
Idle = 5522840 

BW Util Bottlenecks: 
RCDc_limit = 10927789 
RCDWRc_limit = 323325 
WTRc_limit = 1921286 
RTWc_limit = 2172661 
CCDLc_limit = 696362 
rwq = 0 
CCDLc_limit_alone = 551555 
WTRc_limit_alone = 1871958 
RTWc_limit_alone = 2077182 

Commands details: 
total_CMD = 15046789 
n_nop = 13100505 
Read = 758038 
Write = 0 
L2_Alloc = 0 
L2_WB = 53661 
n_act = 730296 
n_pre = 730280 
n_ref = 0 
n_req = 802061 
total_req = 811699 

Dual Bus Interface Util: 
issued_total_row = 1460576 
issued_total_col = 811699 
Row_Bus_Util =  0.097069 
CoL_Bus_Util = 0.053945 
Either_Row_CoL_Bus_Util = 0.129349 
Issued_on_Two_Bus_Simul_Util = 0.021665 
issued_two_Eff = 0.167494 
queue_avg = 26.655264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6553

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654238, Miss = 378635, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 657184, Miss = 384584, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653829, Miss = 387394, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660732, Miss = 385186, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 650209, Miss = 376571, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672807, Miss = 385458, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654479, Miss = 384179, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653473, Miss = 390148, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954766, Miss = 382341, Miss_rate = 0.400, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 650379, Miss = 381589, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653592, Miss = 377838, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657973, Miss = 381318, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 658217, Miss = 383350, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649885, Miss = 386582, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667733, Miss = 383510, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659604, Miss = 384452, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668499, Miss = 384689, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657489, Miss = 386198, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 655997, Miss = 380761, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662742, Miss = 385724, Miss_rate = 0.582, Pending_hits = 3583, Reservation_fails = 5022
L2_cache_bank[20]: Access = 956784, Miss = 384075, Miss_rate = 0.401, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 654192, Miss = 379198, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 662210, Miss = 380685, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 655154, Miss = 383583, Miss_rate = 0.585, Pending_hits = 3621, Reservation_fails = 20179
L2_total_cache_accesses = 16382167
L2_total_cache_misses = 9198048
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89798
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6799640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7778961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1344414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89798
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294681
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16012813
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369354
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.065

icnt_total_pkts_mem_to_simt=16382167
icnt_total_pkts_simt_to_mem=16382167
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16382167
Req_Network_cycles = 5867429
Req_Network_injected_packets_per_cycle =       2.7921 
Req_Network_conflicts_per_cycle =       1.5810
Req_Network_conflicts_per_cycle_util =       2.4285
Req_Bank_Level_Parallism =       4.2887
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.5961
Req_Network_out_buffer_full_per_cycle =       0.0533
Req_Network_out_buffer_avg_util =      20.7694

Reply_Network_injected_packets_num = 16382167
Reply_Network_cycles = 5867429
Reply_Network_injected_packets_per_cycle =        2.7921
Reply_Network_conflicts_per_cycle =        0.6991
Reply_Network_conflicts_per_cycle_util =       1.0733
Reply_Bank_Level_Parallism =       4.2866
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0952
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0931
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 50 min, 49 sec (28249 sec)
gpgpu_simulation_rate = 2669 (inst/sec)
gpgpu_simulation_rate = 207 (cycle/sec)
gpgpu_silicon_slowdown = 6594202x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 26: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 26 
gpu_sim_cycle = 20082
gpu_sim_insn = 6659
gpu_ipc =       0.3316
gpu_tot_sim_cycle = 5887511
gpu_tot_sim_insn = 75426255
gpu_tot_ipc =      12.8112
gpu_tot_issued_cta = 2361
gpu_occupancy = 3.6223% 
gpu_tot_occupancy = 72.7332% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0059
partiton_level_parallism_total  =       2.7825
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.4013
L2_BW  =       0.2588 GB/Sec
L2_BW_total  =     121.5417 GB/Sec
gpu_total_sim_rate=2668

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557410, Miss = 482041, Miss_rate = 0.865, Pending_hits = 15087, Reservation_fails = 1748830
	L1D_cache_core[1]: Access = 563835, Miss = 494686, Miss_rate = 0.877, Pending_hits = 14773, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 577907, Miss = 501490, Miss_rate = 0.868, Pending_hits = 15336, Reservation_fails = 1914158
	L1D_cache_core[3]: Access = 597451, Miss = 520877, Miss_rate = 0.872, Pending_hits = 15996, Reservation_fails = 1979934
	L1D_cache_core[4]: Access = 578294, Miss = 500820, Miss_rate = 0.866, Pending_hits = 15548, Reservation_fails = 1937892
	L1D_cache_core[5]: Access = 604538, Miss = 523216, Miss_rate = 0.865, Pending_hits = 16285, Reservation_fails = 1921078
	L1D_cache_core[6]: Access = 567303, Miss = 491620, Miss_rate = 0.867, Pending_hits = 15071, Reservation_fails = 1813345
	L1D_cache_core[7]: Access = 585711, Miss = 509063, Miss_rate = 0.869, Pending_hits = 15929, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 589889, Miss = 513409, Miss_rate = 0.870, Pending_hits = 15822, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575349, Miss = 500629, Miss_rate = 0.870, Pending_hits = 15427, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593375, Miss = 514474, Miss_rate = 0.867, Pending_hits = 16188, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594446, Miss = 514852, Miss_rate = 0.866, Pending_hits = 15901, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604474, Miss = 527384, Miss_rate = 0.872, Pending_hits = 15822, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593401, Miss = 513292, Miss_rate = 0.865, Pending_hits = 15241, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593856, Miss = 517153, Miss_rate = 0.871, Pending_hits = 16086, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 565458, Miss = 492782, Miss_rate = 0.871, Pending_hits = 14596, Reservation_fails = 1729768
	L1D_cache_core[29]: Access = 582070, Miss = 510696, Miss_rate = 0.877, Pending_hits = 15292, Reservation_fails = 1786093
	L1D_total_cache_accesses = 17417965
	L1D_total_cache_misses = 15148436
	L1D_total_cache_miss_rate = 0.8697
	L1D_total_cache_pending_hits = 465226
	L1D_total_cache_reservation_fails = 55568498
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1778915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 465226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14493590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55560345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 465226
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17048600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369365

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2454244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52097874
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2361, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11021, 12213, 12584, 9358, 8909, 11135, 9958, 9734, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290602080
gpgpu_n_tot_w_icount = 9081315
gpgpu_n_stall_shd_mem = 23200497
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16012921
gpgpu_n_mem_write_global = 369365
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19710841
gpgpu_n_store_insn = 600469
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5438464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22069985
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1130512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25124522	W0_Idle:28780032	W0_Scoreboard:422484739	W1:2511714	W2:1054441	W3:669153	W4:479269	W5:362691	W6:289771	W7:243979	W8:213183	W9:192532	W10:177770	W11:173542	W12:168115	W13:159943	W14:158139	W15:154554	W16:144905	W17:144016	W18:138284	W19:140934	W20:136416	W21:129882	W22:119931	W23:103667	W24:88168	W25:72039	W26:56002	W27:44536	W28:36600	W29:28002	W30:17954	W31:8829	W32:662354
single_issue_nums: WS0:2290644	WS1:2280482	WS2:2261034	WS3:2249155	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118435672 {8:14804459,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14774600 {40:369365,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48338480 {40:1208462,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 592178360 {40:14804459,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2954920 {8:369365,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48338480 {40:1208462,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1048 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1986097 	44623 	111105 	242849 	462913 	767959 	1217239 	1818351 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5046871 	3338877 	2652460 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	742935 	131443 	37364 	18667 	9959945 	852296 	800039 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14820013 	1093295 	295640 	116260 	38761 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1230 	1534 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     74232    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     92580    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     81497    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     88451    123364     79933    149815    109480    179603     74846 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     84449     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     44575    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098343  1.091461  1.098237  1.088941  1.090260  1.100265  1.081721  1.098580  1.100335  1.105748  1.100765  1.101758  1.097815  1.097342  1.087369  1.094685 
dram[1]:  1.089056  1.098996  1.097177  1.101413  1.094963  1.099217  1.088988  1.092428  1.118786  1.109176  1.111866  1.113664  1.097563  1.101214  1.101115  1.092479 
dram[2]:  1.089813  1.087933  1.086415  1.097625  1.090435  1.093771  1.096655  1.101725  1.101051  1.110684  1.097111  1.098835  1.099398  1.090375  1.092749  1.093888 
dram[3]:  1.097585  1.107412  1.099703  1.104829  1.090939  1.098229  1.101063  1.094922  1.107994  1.112332  1.109383  1.120076  1.101940  1.114489  1.097441  1.094660 
dram[4]:  1.087407  1.094222  1.089743  1.097200  1.104532  1.084789  1.090041  1.100838  1.113663  1.111653  1.099875  1.100477  1.096729  1.089591  1.094411  1.085173 
dram[5]:  1.094407  1.093020  1.094191  1.088665  1.088808  1.094239  1.087107  1.083882  1.095114  1.102617  1.115991  1.106907  1.093108  1.092697  1.084652  1.087188 
dram[6]:  1.090765  1.097333  1.099235  1.107370  1.094842  1.093137  1.102847  1.098248  1.117560  1.113039  1.093263  1.117794  1.102677  1.104503  1.096924  1.097317 
dram[7]:  1.092881  1.100321  1.096762  1.091153  1.099442  1.098358  1.090133  1.099576  1.105143  1.118389  1.118031  1.099708  1.098830  1.094022  1.094019  1.093765 
dram[8]:  1.104973  1.099207  1.102022  1.104865  1.092376  1.105029  1.098797  1.093242  1.119934  1.100780  1.114078  1.120633  1.094872  1.105421  1.092637  1.093316 
dram[9]:  1.092197  1.089288  1.092992  1.103659  1.103985  1.093966  1.090492  1.102878  1.114048  1.111844  1.099369  1.103126  1.096287  1.096273  1.097318  1.096233 
dram[10]:  1.100371  1.093182  1.101988  1.088676  1.096785  1.089957  1.087828  1.092386  1.108395  1.099607  1.111847  1.104701  1.092864  1.094587  1.092334  1.088124 
dram[11]:  1.087643  1.094141  1.091799  1.097901  1.095444  1.091365  1.096170  1.094210  1.114371  1.116339  1.102202  1.105994  1.102712  1.097379  1.096138  1.086699 
average row locality = 9651135/8784367 = 1.098672
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47252     46807     47454     46188     46855     48432     45245     47595     47416     48522     48076     48492     47856     48144     45365     47290 
dram[1]:     46737     47996     48003     47805     47620     47262     46648     46402     50142     48139     49781     49626     47786     48531     47562     46315 
dram[2]:     46130     46861     45536     47802     46446     47244     46507     48167     47340     49350     47035     48266     47755     47703     46717     46959 
dram[3]:     47591     48430     47633     48411     46695     47802     47653     46708     48068     48868     48969     50138     47978     49669     46493     47024 
dram[4]:     46364     47230     46375     47357     47971     46291     47154     47437     48638     48593     48137     48175     47903     47460     46704     45944 
dram[5]:     47131     46578     46917     46610     46082     47602     45605     45786     47312     48685     49275     49279     47036     47560     45357     46088 
dram[6]:     46217     47332     47903     48734     46915     46681     47183     47289     49027     48734     47120     49927     48616     48100     47242     46661 
dram[7]:     47199     47321     47310     46591     47601     47019     46462     47593     48106     49986     49683     48278     47397     47336     46641     47212 
dram[8]:     47811     47547     47490     48015     46568     48112     47065     46382     49985     47936     49165     49595     47379     48432     46119     47070 
dram[9]:     46458     46633     46423     48244     46885     46918     46533     48400     49181     49146     48151     49029     47221     47420     46809     46834 
dram[10]:     48031     47212     48579     46032     46873     46859     45805     46217     48491     47529     49412     48505     47282     47604     46501     46151 
dram[11]:     46186     47369     45815     47584     46878     46278     47150     47025     48806     49324     47787     48749     47841     48308     47114     45830 
total dram reads = 9123427
bank skew: 50142/45245 = 1.11
chip skew: 768130/752903 = 1.02
number of total write accesses:
dram[0]:      3229      3161      3331      3200      3283      3325      3176      3336      3473      3506      3480      3493      3460      3508      3238      3292 
dram[1]:      3085      3210      3279      3351      3298      3349      3201      3288      3590      3540      3428      3591      3476      3492      3336      3294 
dram[2]:      3154      3119      3188      3301      3289      3270      3255      3277      3436      3585      3500      3449      3434      3362      3348      3316 
dram[3]:      3212      3192      3361      3339      3243      3319      3278      3195      3566      3458      3464      3498      3456      3517      3302      3328 
dram[4]:      3142      3159      3268      3369      3361      3249      3215      3351      3524      3542      3486      3418      3398      3345      3353      3278 
dram[5]:      3190      3218      3340      3234      3189      3277      3179      3195      3494      3504      3543      3584      3454      3423      3241      3306 
dram[6]:      3094      3153      3338      3371      3225      3206      3281      3254      3548      3588      3397      3538      3471      3493      3368      3304 
dram[7]:      3206      3176      3270      3195      3331      3361      3195      3346      3418      3515      3531      3434      3428      3435      3222      3362 
dram[8]:      3237      3182      3268      3349      3255      3328      3272      3188      3623      3458      3491      3582      3493      3390      3288      3289 
dram[9]:      3194      3123      3287      3331      3357      3241      3245      3280      3507      3544      3478      3464      3387      3465      3350      3350 
dram[10]:      3189      3166      3393      3238      3249      3325      3187      3195      3533      3456      3574      3509      3386      3484      3289      3264 
dram[11]:      3097      3150      3201      3335      3287      3226      3344      3296      3557      3619      3519      3503      3452      3451      3378      3246 
total dram writes = 642587
bank skew: 3623/3085 = 1.17
chip skew: 53808/53283 = 1.01
average mf latency per bank:
dram[0]:       1465      1291      1432      1288      1406      1328      1448      1341      1465      1353      1444      1321      1456      1315      1464      1295
dram[1]:       1890      1697      1923      1703      1870      1703      1844      1633      1917      1733      1926      1722      1923      1687      1926      1695
dram[2]:       1610      1601      1625      1625      1606      1653      1653      1651      1659      1693      1633      1645      1642      1676      1654      1630
dram[3]:       1559      2286      1532      2212      1538      2207      1538      2201      1565      2202      1625      2310      1564      2281      1544      2175
dram[4]:       1855      1713      1801      1724      1843      1679      4426      1678      1889      1800      1806      1727      1822      1657      1910      1636
dram[5]:       1506      1445      1570      1425      1536      1474      1472      1442      1493      1461      1557      1513      1498      1483      1479      1496
dram[6]:       1777      2011      1803      2054      1767      1999      1790      2024      1907      2052      1820      2129      1873      2080      1795      2042
dram[7]:       1882      1804      1841      1797      1916      1796      1848      1795      1863      1868      1915      1794      1878      1800      1828      1811
dram[8]:       2077      1978      2071      1983      2009      1978      2014      1940      2051      2008      2036      2045      2006      2010      2019      2033
dram[9]:       1713      1652      1695      1686      1775      1688      1702      1699      1817      1722      1698      1742      1766      1699      1714      1660
dram[10]:       1837      1539      4075      1527      1853      1564      1845      1559      1822      1580      1859      1591      1859      1561      1816      1564
dram[11]:       1611      1537      1626      1525      1645      1547      1636      1524      1680      1592      1627      1629      1659      1602      1645      1525
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15098287 n_nop=13152878 n_act=730789 n_pre=730773 n_ref_event=0 n_req=800899 n_rd=756989 n_rd_L2_A=0 n_write=0 n_wr_bk=53491 bw_util=0.2147
n_activity=9748693 dram_eff=0.3325
bk0: 47252a 8112469i bk1: 46807a 8161759i bk2: 47454a 8103021i bk3: 46188a 8275355i bk4: 46855a 8199403i bk5: 48432a 7968265i bk6: 45245a 8345587i bk7: 47595a 8080023i bk8: 47416a 8042792i bk9: 48522a 7933954i bk10: 48076a 7990528i bk11: 48492a 7967192i bk12: 47856a 8024666i bk13: 48144a 7996623i bk14: 45365a 8348677i bk15: 47290a 8145646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087542
Row_Buffer_Locality_read = 0.085737
Row_Buffer_Locality_write = 0.118652
Bank_Level_Parallism = 11.832713
Bank_Level_Parallism_Col = 2.389015
Bank_Level_Parallism_Ready = 1.112628
write_to_read_ratio_blp_rw_average = 0.124171
GrpLevelPara = 2.066936 

BW Util details:
bwutil = 0.214721 
total_CMD = 15098287 
util_bw = 3241920 
Wasted_Col = 6030080 
Wasted_Row = 262287 
Idle = 5564000 

BW Util Bottlenecks: 
RCDc_limit = 10950528 
RCDWRc_limit = 323896 
WTRc_limit = 1919795 
RTWc_limit = 2161738 
CCDLc_limit = 694345 
rwq = 0 
CCDLc_limit_alone = 549617 
WTRc_limit_alone = 1870177 
RTWc_limit_alone = 2066628 

Commands details: 
total_CMD = 15098287 
n_nop = 13152878 
Read = 756989 
Write = 0 
L2_Alloc = 0 
L2_WB = 53491 
n_act = 730789 
n_pre = 730773 
n_ref = 0 
n_req = 800899 
total_req = 810480 

Dual Bus Interface Util: 
issued_total_row = 1461562 
issued_total_col = 810480 
Row_Bus_Util =  0.096803 
CoL_Bus_Util = 0.053680 
Either_Row_CoL_Bus_Util = 0.128850 
Issued_on_Two_Bus_Simul_Util = 0.021634 
issued_two_Eff = 0.167899 
queue_avg = 26.111507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1115
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15098287 n_nop=13141099 n_act=736560 n_pre=736544 n_ref_event=0 n_req=810683 n_rd=766355 n_rd_L2_A=0 n_write=0 n_wr_bk=53808 bw_util=0.2173
n_activity=9747390 dram_eff=0.3366
bk0: 46737a 8117212i bk1: 47996a 7957423i bk2: 48003a 7911568i bk3: 47805a 7943425i bk4: 47620a 7977104i bk5: 47262a 7995074i bk6: 46648a 8098070i bk7: 46402a 8113284i bk8: 50142a 7682218i bk9: 48139a 7862966i bk10: 49781a 7697018i bk11: 49626a 7709286i bk12: 47786a 7937538i bk13: 48531a 7831965i bk14: 47562a 8006437i bk15: 46315a 8110015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091433
Row_Buffer_Locality_read = 0.089619
Row_Buffer_Locality_write = 0.122789
Bank_Level_Parallism = 12.118091
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.217286 
total_CMD = 15098287 
util_bw = 3280652 
Wasted_Col = 6016411 
Wasted_Row = 240292 
Idle = 5560932 

BW Util Bottlenecks: 
RCDc_limit = 10983208 
RCDWRc_limit = 322137 
WTRc_limit = 1935767 
RTWc_limit = 2233747 
CCDLc_limit = 711932 
rwq = 0 
CCDLc_limit_alone = 562385 
WTRc_limit_alone = 1885718 
RTWc_limit_alone = 2134249 

Commands details: 
total_CMD = 15098287 
n_nop = 13141099 
Read = 766355 
Write = 0 
L2_Alloc = 0 
L2_WB = 53808 
n_act = 736560 
n_pre = 736544 
n_ref = 0 
n_req = 810683 
total_req = 820163 

Dual Bus Interface Util: 
issued_total_row = 1473104 
issued_total_col = 820163 
Row_Bus_Util =  0.097568 
CoL_Bus_Util = 0.054322 
Either_Row_CoL_Bus_Util = 0.129630 
Issued_on_Two_Bus_Simul_Util = 0.022259 
issued_two_Eff = 0.171715 
queue_avg = 27.709410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.7094
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15098287 n_nop=13153508 n_act=729710 n_pre=729694 n_ref_event=0 n_req=799466 n_rd=755818 n_rd_L2_A=0 n_write=0 n_wr_bk=53283 bw_util=0.2144
n_activity=9745772 dram_eff=0.3321
bk0: 46130a 8327538i bk1: 46861a 8236194i bk2: 45536a 8398344i bk3: 47802a 8150124i bk4: 46446a 8298133i bk5: 47244a 8195492i bk6: 46507a 8265384i bk7: 48167a 8073810i bk8: 47340a 8139358i bk9: 49350a 7933147i bk10: 47035a 8171561i bk11: 48266a 8068793i bk12: 47755a 8106866i bk13: 47703a 8111983i bk14: 46717a 8260874i bk15: 46959a 8257271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087254
Row_Buffer_Locality_read = 0.085622
Row_Buffer_Locality_write = 0.115515
Bank_Level_Parallism = 11.702823
Bank_Level_Parallism_Col = 2.380250
Bank_Level_Parallism_Ready = 1.110852
write_to_read_ratio_blp_rw_average = 0.122143
GrpLevelPara = 2.062395 

BW Util details:
bwutil = 0.214356 
total_CMD = 15098287 
util_bw = 3236404 
Wasted_Col = 6028280 
Wasted_Row = 263477 
Idle = 5570126 

BW Util Bottlenecks: 
RCDc_limit = 10943254 
RCDWRc_limit = 322038 
WTRc_limit = 1916317 
RTWc_limit = 2121647 
CCDLc_limit = 689662 
rwq = 0 
CCDLc_limit_alone = 547627 
WTRc_limit_alone = 1867356 
RTWc_limit_alone = 2028573 

Commands details: 
total_CMD = 15098287 
n_nop = 13153508 
Read = 755818 
Write = 0 
L2_Alloc = 0 
L2_WB = 53283 
n_act = 729710 
n_pre = 729694 
n_ref = 0 
n_req = 799466 
total_req = 809101 

Dual Bus Interface Util: 
issued_total_row = 1459404 
issued_total_col = 809101 
Row_Bus_Util =  0.096660 
CoL_Bus_Util = 0.053589 
Either_Row_CoL_Bus_Util = 0.128808 
Issued_on_Two_Bus_Simul_Util = 0.021441 
issued_two_Eff = 0.166459 
queue_avg = 25.391888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3919
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15098287 n_nop=13136846 n_act=736248 n_pre=736232 n_ref_event=0 n_req=812389 n_rd=768130 n_rd_L2_A=0 n_write=0 n_wr_bk=53728 bw_util=0.2177
n_activity=9759080 dram_eff=0.3369
bk0: 47591a 7867208i bk1: 48430a 7774415i bk2: 47633a 7890735i bk3: 48411a 7772290i bk4: 46695a 7980312i bk5: 47802a 7881244i bk6: 47653a 7857144i bk7: 46708a 7985123i bk8: 48068a 7773540i bk9: 48868a 7680308i bk10: 48969a 7663317i bk11: 50138a 7547434i bk12: 47978a 7780586i bk13: 49669a 7615168i bk14: 46493a 7996562i bk15: 47024a 7945578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093725
Row_Buffer_Locality_read = 0.091721
Row_Buffer_Locality_write = 0.128494
Bank_Level_Parallism = 12.313316
Bank_Level_Parallism_Col = 2.427508
Bank_Level_Parallism_Ready = 1.116969
write_to_read_ratio_blp_rw_average = 0.128939
GrpLevelPara = 2.096217 

BW Util details:
bwutil = 0.217735 
total_CMD = 15098287 
util_bw = 3287432 
Wasted_Col = 6011464 
Wasted_Row = 246157 
Idle = 5553234 

BW Util Bottlenecks: 
RCDc_limit = 10971548 
RCDWRc_limit = 320268 
WTRc_limit = 1925055 
RTWc_limit = 2295007 
CCDLc_limit = 709049 
rwq = 0 
CCDLc_limit_alone = 556013 
WTRc_limit_alone = 1875073 
RTWc_limit_alone = 2191953 

Commands details: 
total_CMD = 15098287 
n_nop = 13136846 
Read = 768130 
Write = 0 
L2_Alloc = 0 
L2_WB = 53728 
n_act = 736248 
n_pre = 736232 
n_ref = 0 
n_req = 812389 
total_req = 821858 

Dual Bus Interface Util: 
issued_total_row = 1472480 
issued_total_col = 821858 
Row_Bus_Util =  0.097526 
CoL_Bus_Util = 0.054434 
Either_Row_CoL_Bus_Util = 0.129911 
Issued_on_Two_Bus_Simul_Util = 0.022049 
issued_two_Eff = 0.169721 
queue_avg = 29.589291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.5893
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15098287 n_nop=13151216 n_act=731218 n_pre=731202 n_ref_event=0 n_req=801666 n_rd=757733 n_rd_L2_A=0 n_write=0 n_wr_bk=53458 bw_util=0.2149
n_activity=9737306 dram_eff=0.3332
bk0: 46364a 8237467i bk1: 47230a 8149760i bk2: 46375a 8244343i bk3: 47357a 8124376i bk4: 47971a 8071164i bk5: 46291a 8244032i bk6: 47154a 8143195i bk7: 47437a 8082226i bk8: 48638a 7909635i bk9: 48593a 7937158i bk10: 48137a 7968059i bk11: 48175a 7983242i bk12: 47903a 7996678i bk13: 47460a 8123349i bk14: 46704a 8243053i bk15: 45944a 8336156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087877
Row_Buffer_Locality_read = 0.086135
Row_Buffer_Locality_write = 0.117930
Bank_Level_Parallism = 11.832845
Bank_Level_Parallism_Col = 2.395503
Bank_Level_Parallism_Ready = 1.113150
write_to_read_ratio_blp_rw_average = 0.125063
GrpLevelPara = 2.071743 

BW Util details:
bwutil = 0.214909 
total_CMD = 15098287 
util_bw = 3244764 
Wasted_Col = 6022226 
Wasted_Row = 258625 
Idle = 5572672 

BW Util Bottlenecks: 
RCDc_limit = 10950014 
RCDWRc_limit = 322654 
WTRc_limit = 1924358 
RTWc_limit = 2184024 
CCDLc_limit = 693233 
rwq = 0 
CCDLc_limit_alone = 547583 
WTRc_limit_alone = 1874997 
RTWc_limit_alone = 2087735 

Commands details: 
total_CMD = 15098287 
n_nop = 13151216 
Read = 757733 
Write = 0 
L2_Alloc = 0 
L2_WB = 53458 
n_act = 731218 
n_pre = 731202 
n_ref = 0 
n_req = 801666 
total_req = 811191 

Dual Bus Interface Util: 
issued_total_row = 1462420 
issued_total_col = 811191 
Row_Bus_Util =  0.096860 
CoL_Bus_Util = 0.053727 
Either_Row_CoL_Bus_Util = 0.128960 
Issued_on_Two_Bus_Simul_Util = 0.021628 
issued_two_Eff = 0.167708 
queue_avg = 26.338690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.3387
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15098287 n_nop=13154606 n_act=728215 n_pre=728199 n_ref_event=0 n_req=796703 n_rd=752903 n_rd_L2_A=0 n_write=0 n_wr_bk=53371 bw_util=0.2136
n_activity=9748538 dram_eff=0.3308
bk0: 47131a 8288204i bk1: 46578a 8385315i bk2: 46917a 8296453i bk3: 46610a 8316050i bk4: 46082a 8364231i bk5: 47602a 8249040i bk6: 45605a 8438351i bk7: 45786a 8410774i bk8: 47312a 8179449i bk9: 48685a 8054899i bk10: 49275a 8016222i bk11: 49279a 7999038i bk12: 47036a 8277991i bk13: 47560a 8185803i bk14: 45357a 8508182i bk15: 46088a 8400808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085964
Row_Buffer_Locality_read = 0.084272
Row_Buffer_Locality_write = 0.115046
Bank_Level_Parallism = 11.558662
Bank_Level_Parallism_Col = 2.375615
Bank_Level_Parallism_Ready = 1.111362
write_to_read_ratio_blp_rw_average = 0.122070
GrpLevelPara = 2.058640 

BW Util details:
bwutil = 0.213607 
total_CMD = 15098287 
util_bw = 3225096 
Wasted_Col = 6032420 
Wasted_Row = 270481 
Idle = 5570290 

BW Util Bottlenecks: 
RCDc_limit = 10935041 
RCDWRc_limit = 324174 
WTRc_limit = 1917817 
RTWc_limit = 2109579 
CCDLc_limit = 684762 
rwq = 0 
CCDLc_limit_alone = 543873 
WTRc_limit_alone = 1868825 
RTWc_limit_alone = 2017682 

Commands details: 
total_CMD = 15098287 
n_nop = 13154606 
Read = 752903 
Write = 0 
L2_Alloc = 0 
L2_WB = 53371 
n_act = 728215 
n_pre = 728199 
n_ref = 0 
n_req = 796703 
total_req = 806274 

Dual Bus Interface Util: 
issued_total_row = 1456414 
issued_total_col = 806274 
Row_Bus_Util =  0.096462 
CoL_Bus_Util = 0.053402 
Either_Row_CoL_Bus_Util = 0.128735 
Issued_on_Two_Bus_Simul_Util = 0.021129 
issued_two_Eff = 0.164125 
queue_avg = 24.557699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5577
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15098287 n_nop=13143189 n_act=733092 n_pre=733076 n_ref_event=0 n_req=807705 n_rd=763681 n_rd_L2_A=0 n_write=0 n_wr_bk=53629 bw_util=0.2165
n_activity=9751847 dram_eff=0.3352
bk0: 46217a 8084877i bk1: 47332a 7968480i bk2: 47903a 7909888i bk3: 48734a 7783724i bk4: 46915a 8025099i bk5: 46681a 8006591i bk6: 47183a 7985765i bk7: 47289a 7898731i bk8: 49027a 7728095i bk9: 48734a 7757564i bk10: 47120a 7976445i bk11: 49927a 7655104i bk12: 48616a 7787235i bk13: 48100a 7873725i bk14: 47242a 7962539i bk15: 46661a 8044804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092379
Row_Buffer_Locality_read = 0.090542
Row_Buffer_Locality_write = 0.124250
Bank_Level_Parallism = 12.178309
Bank_Level_Parallism_Col = 2.421762
Bank_Level_Parallism_Ready = 1.115006
write_to_read_ratio_blp_rw_average = 0.129203
GrpLevelPara = 2.089382 

BW Util details:
bwutil = 0.216531 
total_CMD = 15098287 
util_bw = 3269240 
Wasted_Col = 6006630 
Wasted_Row = 256614 
Idle = 5565803 

BW Util Bottlenecks: 
RCDc_limit = 10942386 
RCDWRc_limit = 320187 
WTRc_limit = 1918169 
RTWc_limit = 2290368 
CCDLc_limit = 705672 
rwq = 0 
CCDLc_limit_alone = 553698 
WTRc_limit_alone = 1868393 
RTWc_limit_alone = 2188170 

Commands details: 
total_CMD = 15098287 
n_nop = 13143189 
Read = 763681 
Write = 0 
L2_Alloc = 0 
L2_WB = 53629 
n_act = 733092 
n_pre = 733076 
n_ref = 0 
n_req = 807705 
total_req = 817310 

Dual Bus Interface Util: 
issued_total_row = 1466168 
issued_total_col = 817310 
Row_Bus_Util =  0.097108 
CoL_Bus_Util = 0.054133 
Either_Row_CoL_Bus_Util = 0.129491 
Issued_on_Two_Bus_Simul_Util = 0.021749 
issued_two_Eff = 0.167961 
queue_avg = 28.870356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.8704
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15098287 n_nop=13147793 n_act=732642 n_pre=732626 n_ref_event=0 n_req=805546 n_rd=761735 n_rd_L2_A=0 n_write=0 n_wr_bk=53425 bw_util=0.216
n_activity=9735858 dram_eff=0.3349
bk0: 47199a 8036565i bk1: 47321a 8000596i bk2: 47310a 8019956i bk3: 46591a 8106460i bk4: 47601a 7999053i bk5: 47019a 8072174i bk6: 46462a 8115514i bk7: 47593a 7956041i bk8: 48106a 7869813i bk9: 49986a 7694585i bk10: 49683a 7719767i bk11: 48278a 7838911i bk12: 47397a 7992877i bk13: 47336a 8003719i bk14: 46641a 8117243i bk15: 47212a 8053093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090503
Row_Buffer_Locality_read = 0.088808
Row_Buffer_Locality_write = 0.119970
Bank_Level_Parallism = 12.069242
Bank_Level_Parallism_Col = 2.407657
Bank_Level_Parallism_Ready = 1.113138
write_to_read_ratio_blp_rw_average = 0.127210
GrpLevelPara = 2.082613 

BW Util details:
bwutil = 0.215961 
total_CMD = 15098287 
util_bw = 3260640 
Wasted_Col = 6010358 
Wasted_Row = 251181 
Idle = 5576108 

BW Util Bottlenecks: 
RCDc_limit = 10946273 
RCDWRc_limit = 320745 
WTRc_limit = 1925405 
RTWc_limit = 2228999 
CCDLc_limit = 703003 
rwq = 0 
CCDLc_limit_alone = 554004 
WTRc_limit_alone = 1875963 
RTWc_limit_alone = 2129442 

Commands details: 
total_CMD = 15098287 
n_nop = 13147793 
Read = 761735 
Write = 0 
L2_Alloc = 0 
L2_WB = 53425 
n_act = 732642 
n_pre = 732626 
n_ref = 0 
n_req = 805546 
total_req = 815160 

Dual Bus Interface Util: 
issued_total_row = 1465268 
issued_total_col = 815160 
Row_Bus_Util =  0.097049 
CoL_Bus_Util = 0.053990 
Either_Row_CoL_Bus_Util = 0.129186 
Issued_on_Two_Bus_Simul_Util = 0.021852 
issued_two_Eff = 0.169154 
queue_avg = 28.088184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.0882
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15098287 n_nop=13147963 n_act=733362 n_pre=733346 n_ref_event=0 n_req=808723 n_rd=764671 n_rd_L2_A=0 n_write=0 n_wr_bk=53693 bw_util=0.2168
n_activity=9740236 dram_eff=0.3361
bk0: 47811a 7956405i bk1: 47547a 7933234i bk2: 47490a 7952487i bk3: 48015a 7883372i bk4: 46568a 8028778i bk5: 48112a 7877732i bk6: 47065a 7996846i bk7: 46382a 8070502i bk8: 49985a 7644057i bk9: 47936a 7799145i bk10: 49165a 7731411i bk11: 49595a 7661849i bk12: 47379a 7925166i bk13: 48432a 7830513i bk14: 46119a 8093794i bk15: 47070a 8003354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093185
Row_Buffer_Locality_read = 0.091254
Row_Buffer_Locality_write = 0.126714
Bank_Level_Parallism = 12.199534
Bank_Level_Parallism_Col = 2.427470
Bank_Level_Parallism_Ready = 1.116889
write_to_read_ratio_blp_rw_average = 0.129888
GrpLevelPara = 2.094410 

BW Util details:
bwutil = 0.216810 
total_CMD = 15098287 
util_bw = 3273456 
Wasted_Col = 5994507 
Wasted_Row = 252856 
Idle = 5577468 

BW Util Bottlenecks: 
RCDc_limit = 10931186 
RCDWRc_limit = 319461 
WTRc_limit = 1925279 
RTWc_limit = 2299413 
CCDLc_limit = 711875 
rwq = 0 
CCDLc_limit_alone = 558987 
WTRc_limit_alone = 1875461 
RTWc_limit_alone = 2196343 

Commands details: 
total_CMD = 15098287 
n_nop = 13147963 
Read = 764671 
Write = 0 
L2_Alloc = 0 
L2_WB = 53693 
n_act = 733362 
n_pre = 733346 
n_ref = 0 
n_req = 808723 
total_req = 818364 

Dual Bus Interface Util: 
issued_total_row = 1466708 
issued_total_col = 818364 
Row_Bus_Util =  0.097144 
CoL_Bus_Util = 0.054202 
Either_Row_CoL_Bus_Util = 0.129175 
Issued_on_Two_Bus_Simul_Util = 0.022171 
issued_two_Eff = 0.171637 
queue_avg = 28.986609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9866
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15098287 n_nop=13148558 n_act=731735 n_pre=731719 n_ref_event=0 n_req=804234 n_rd=760285 n_rd_L2_A=0 n_write=0 n_wr_bk=53603 bw_util=0.2156
n_activity=9739698 dram_eff=0.3343
bk0: 46458a 8149289i bk1: 46633a 8145395i bk2: 46423a 8201200i bk3: 48244a 7995646i bk4: 46885a 8121447i bk5: 46918a 8084315i bk6: 46533a 8144239i bk7: 48400a 7917220i bk8: 49181a 7823934i bk9: 49146a 7841637i bk10: 48151a 7932229i bk11: 49029a 7856262i bk12: 47221a 8090934i bk13: 47420a 8057714i bk14: 46809a 8158882i bk15: 46834a 8122754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090148
Row_Buffer_Locality_read = 0.088275
Row_Buffer_Locality_write = 0.122551
Bank_Level_Parallism = 11.955090
Bank_Level_Parallism_Col = 2.407176
Bank_Level_Parallism_Ready = 1.114303
write_to_read_ratio_blp_rw_average = 0.126774
GrpLevelPara = 2.080618 

BW Util details:
bwutil = 0.215624 
total_CMD = 15098287 
util_bw = 3255552 
Wasted_Col = 6013388 
Wasted_Row = 256301 
Idle = 5573046 

BW Util Bottlenecks: 
RCDc_limit = 10942503 
RCDWRc_limit = 320829 
WTRc_limit = 1915567 
RTWc_limit = 2230739 
CCDLc_limit = 700387 
rwq = 0 
CCDLc_limit_alone = 552051 
WTRc_limit_alone = 1866241 
RTWc_limit_alone = 2131729 

Commands details: 
total_CMD = 15098287 
n_nop = 13148558 
Read = 760285 
Write = 0 
L2_Alloc = 0 
L2_WB = 53603 
n_act = 731735 
n_pre = 731719 
n_ref = 0 
n_req = 804234 
total_req = 813888 

Dual Bus Interface Util: 
issued_total_row = 1463454 
issued_total_col = 813888 
Row_Bus_Util =  0.096928 
CoL_Bus_Util = 0.053906 
Either_Row_CoL_Bus_Util = 0.129136 
Issued_on_Two_Bus_Simul_Util = 0.021699 
issued_two_Eff = 0.168030 
queue_avg = 26.964769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9648
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15098287 n_nop=13160385 n_act=730501 n_pre=730485 n_ref_event=0 n_req=801054 n_rd=757083 n_rd_L2_A=0 n_write=0 n_wr_bk=53437 bw_util=0.2147
n_activity=9733030 dram_eff=0.3331
bk0: 48031a 8067921i bk1: 47212a 8103499i bk2: 48579a 7934757i bk3: 46032a 8223710i bk4: 46873a 8132927i bk5: 46859a 8117120i bk6: 45805a 8218421i bk7: 46217a 8182157i bk8: 48491a 7895288i bk9: 47529a 7979149i bk10: 49412a 7751165i bk11: 48505a 7889600i bk12: 47282a 8054458i bk13: 47604a 8041171i bk14: 46501a 8195644i bk15: 46151a 8250562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088075
Row_Buffer_Locality_read = 0.086437
Row_Buffer_Locality_write = 0.116281
Bank_Level_Parallism = 11.929597
Bank_Level_Parallism_Col = 2.393677
Bank_Level_Parallism_Ready = 1.112553
write_to_read_ratio_blp_rw_average = 0.124378
GrpLevelPara = 2.071723 

BW Util details:
bwutil = 0.214732 
total_CMD = 15098287 
util_bw = 3242080 
Wasted_Col = 6010507 
Wasted_Row = 260125 
Idle = 5585575 

BW Util Bottlenecks: 
RCDc_limit = 10926112 
RCDWRc_limit = 323827 
WTRc_limit = 1922716 
RTWc_limit = 2165935 
CCDLc_limit = 699053 
rwq = 0 
CCDLc_limit_alone = 554257 
WTRc_limit_alone = 1873267 
RTWc_limit_alone = 2070588 

Commands details: 
total_CMD = 15098287 
n_nop = 13160385 
Read = 757083 
Write = 0 
L2_Alloc = 0 
L2_WB = 53437 
n_act = 730501 
n_pre = 730485 
n_ref = 0 
n_req = 801054 
total_req = 810520 

Dual Bus Interface Util: 
issued_total_row = 1460986 
issued_total_col = 810520 
Row_Bus_Util =  0.096765 
CoL_Bus_Util = 0.053683 
Either_Row_CoL_Bus_Util = 0.128352 
Issued_on_Two_Bus_Simul_Util = 0.022095 
issued_two_Eff = 0.172147 
queue_avg = 26.719051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7191
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15098287 n_nop=13151987 n_act=730301 n_pre=730285 n_ref_event=0 n_req=802067 n_rd=758044 n_rd_L2_A=0 n_write=0 n_wr_bk=53661 bw_util=0.215
n_activity=9742233 dram_eff=0.3333
bk0: 46186a 8280461i bk1: 47369a 8150324i bk2: 45815a 8318489i bk3: 47584a 8106303i bk4: 46878a 8174484i bk5: 46278a 8247227i bk6: 47150a 8106791i bk7: 47025a 8103128i bk8: 48806a 7919088i bk9: 49324a 7819337i bk10: 47787a 8015918i bk11: 48749a 7924784i bk12: 47841a 8045572i bk13: 48308a 7979113i bk14: 47114a 8171453i bk15: 45830a 8330321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089476
Row_Buffer_Locality_read = 0.087763
Row_Buffer_Locality_write = 0.118983
Bank_Level_Parallism = 11.845584
Bank_Level_Parallism_Col = 2.393896
Bank_Level_Parallism_Ready = 1.113325
write_to_read_ratio_blp_rw_average = 0.124662
GrpLevelPara = 2.070585 

BW Util details:
bwutil = 0.215046 
total_CMD = 15098287 
util_bw = 3246820 
Wasted_Col = 6015323 
Wasted_Row = 262070 
Idle = 5574074 

BW Util Bottlenecks: 
RCDc_limit = 10927909 
RCDWRc_limit = 323325 
WTRc_limit = 1921286 
RTWc_limit = 2172661 
CCDLc_limit = 696362 
rwq = 0 
CCDLc_limit_alone = 551555 
WTRc_limit_alone = 1871958 
RTWc_limit_alone = 2077182 

Commands details: 
total_CMD = 15098287 
n_nop = 13151987 
Read = 758044 
Write = 0 
L2_Alloc = 0 
L2_WB = 53661 
n_act = 730301 
n_pre = 730285 
n_ref = 0 
n_req = 802067 
total_req = 811705 

Dual Bus Interface Util: 
issued_total_row = 1460586 
issued_total_col = 811705 
Row_Bus_Util =  0.096739 
CoL_Bus_Util = 0.053761 
Either_Row_CoL_Bus_Util = 0.128909 
Issued_on_Two_Bus_Simul_Util = 0.021591 
issued_two_Eff = 0.167493 
queue_avg = 26.564346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5643

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654240, Miss = 378635, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 657186, Miss = 384586, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653831, Miss = 387395, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660735, Miss = 385189, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 650212, Miss = 376574, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672808, Miss = 385458, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654481, Miss = 384179, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653477, Miss = 390150, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954783, Miss = 382342, Miss_rate = 0.400, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 650382, Miss = 381591, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653601, Miss = 377843, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657976, Miss = 381320, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 658219, Miss = 383351, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649887, Miss = 386582, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667738, Miss = 383512, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659609, Miss = 384456, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668507, Miss = 384695, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657494, Miss = 386200, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 655999, Miss = 380762, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662745, Miss = 385725, Miss_rate = 0.582, Pending_hits = 3583, Reservation_fails = 5022
L2_cache_bank[20]: Access = 956789, Miss = 384077, Miss_rate = 0.401, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 654199, Miss = 379204, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 662229, Miss = 380689, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 655159, Miss = 383585, Miss_rate = 0.585, Pending_hits = 3621, Reservation_fails = 20179
L2_total_cache_accesses = 16382286
L2_total_cache_misses = 9198100
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89798
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6799696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7779001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1344426
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89798
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16012921
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369365
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.065

icnt_total_pkts_mem_to_simt=16382286
icnt_total_pkts_simt_to_mem=16382286
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16382286
Req_Network_cycles = 5887511
Req_Network_injected_packets_per_cycle =       2.7825 
Req_Network_conflicts_per_cycle =       1.5756
Req_Network_conflicts_per_cycle_util =       2.4284
Req_Bank_Level_Parallism =       4.2886
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.5872
Req_Network_out_buffer_full_per_cycle =       0.0531
Req_Network_out_buffer_avg_util =      20.6985

Reply_Network_injected_packets_num = 16382286
Reply_Network_cycles = 5887511
Reply_Network_injected_packets_per_cycle =        2.7825
Reply_Network_conflicts_per_cycle =        0.6967
Reply_Network_conflicts_per_cycle_util =       1.0733
Reply_Bank_Level_Parallism =       4.2865
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0949
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0928
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 51 min, 7 sec (28267 sec)
gpgpu_simulation_rate = 2668 (inst/sec)
gpgpu_simulation_rate = 208 (cycle/sec)
gpgpu_silicon_slowdown = 6562500x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 27: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 27 
gpu_sim_cycle = 11366
gpu_sim_insn = 6376
gpu_ipc =       0.5610
gpu_tot_sim_cycle = 5898877
gpu_tot_sim_insn = 75432631
gpu_tot_ipc =      12.7876
gpu_tot_issued_cta = 2362
gpu_occupancy = 4.3065% 
gpu_tot_occupancy = 72.7296% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0059
partiton_level_parallism_total  =       2.7772
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.4013
L2_BW  =       0.2575 GB/Sec
L2_BW_total  =     121.3080 GB/Sec
gpu_total_sim_rate=2667

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557410, Miss = 482041, Miss_rate = 0.865, Pending_hits = 15087, Reservation_fails = 1748830
	L1D_cache_core[1]: Access = 563835, Miss = 494686, Miss_rate = 0.877, Pending_hits = 14773, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 577907, Miss = 501490, Miss_rate = 0.868, Pending_hits = 15336, Reservation_fails = 1914158
	L1D_cache_core[3]: Access = 597451, Miss = 520877, Miss_rate = 0.872, Pending_hits = 15996, Reservation_fails = 1979934
	L1D_cache_core[4]: Access = 578294, Miss = 500820, Miss_rate = 0.866, Pending_hits = 15548, Reservation_fails = 1937892
	L1D_cache_core[5]: Access = 604538, Miss = 523216, Miss_rate = 0.865, Pending_hits = 16285, Reservation_fails = 1921078
	L1D_cache_core[6]: Access = 567303, Miss = 491620, Miss_rate = 0.867, Pending_hits = 15071, Reservation_fails = 1813345
	L1D_cache_core[7]: Access = 585711, Miss = 509063, Miss_rate = 0.869, Pending_hits = 15929, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 590001, Miss = 513463, Miss_rate = 0.870, Pending_hits = 15840, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575349, Miss = 500629, Miss_rate = 0.870, Pending_hits = 15427, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593375, Miss = 514474, Miss_rate = 0.867, Pending_hits = 16188, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594446, Miss = 514852, Miss_rate = 0.866, Pending_hits = 15901, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604474, Miss = 527384, Miss_rate = 0.872, Pending_hits = 15822, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593401, Miss = 513292, Miss_rate = 0.865, Pending_hits = 15241, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593856, Miss = 517153, Miss_rate = 0.871, Pending_hits = 16086, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 565458, Miss = 492782, Miss_rate = 0.871, Pending_hits = 14596, Reservation_fails = 1729768
	L1D_cache_core[29]: Access = 582070, Miss = 510696, Miss_rate = 0.877, Pending_hits = 15292, Reservation_fails = 1786093
	L1D_total_cache_accesses = 17418077
	L1D_total_cache_misses = 15148490
	L1D_total_cache_miss_rate = 0.8697
	L1D_total_cache_pending_hits = 465244
	L1D_total_cache_reservation_fails = 55568498
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1778952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 465244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14493640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55560345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 465244
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17048708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369369

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2454244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52097874
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2362, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11021, 12213, 12584, 9358, 8909, 11135, 9958, 9734, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290612640
gpgpu_n_tot_w_icount = 9081645
gpgpu_n_stall_shd_mem = 23200519
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16012984
gpgpu_n_mem_write_global = 369369
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19711222
gpgpu_n_store_insn = 600474
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5440768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22070002
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1130517
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25124714	W0_Idle:28799844	W0_Scoreboard:422489865	W1:2511744	W2:1054497	W3:669168	W4:479269	W5:362691	W6:289804	W7:243979	W8:213183	W9:192532	W10:177770	W11:173542	W12:168115	W13:159943	W14:158151	W15:154554	W16:144905	W17:144016	W18:138284	W19:140934	W20:136416	W21:129882	W22:119931	W23:103667	W24:88168	W25:72039	W26:56002	W27:44536	W28:36600	W29:28002	W30:17954	W31:8829	W32:662538
single_issue_nums: WS0:2290836	WS1:2280528	WS2:2261080	WS3:2249201	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118436096 {8:14804512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14774760 {40:369369,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48338880 {40:1208472,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 592180480 {40:14804512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2954952 {8:369369,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48338880 {40:1208472,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1048 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1986132 	44623 	111105 	242851 	462913 	767959 	1217239 	1818351 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5046905 	3338910 	2652460 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	742945 	131443 	37364 	18667 	9960002 	852296 	800039 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14820077 	1093298 	295640 	116260 	38761 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1234 	1537 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     74232    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     92580    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     81497    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     88451    123364     79933    149815    109480    179603     74846 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     84449     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     44575    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098343  1.091461  1.098237  1.088941  1.090260  1.100286  1.081721  1.098580  1.100335  1.105748  1.100765  1.101754  1.097815  1.097342  1.087369  1.094683 
dram[1]:  1.089056  1.098996  1.097177  1.101413  1.094963  1.099217  1.088988  1.092428  1.118786  1.109176  1.111866  1.113664  1.097563  1.101214  1.101115  1.092479 
dram[2]:  1.089813  1.087933  1.086415  1.097625  1.090433  1.093771  1.096655  1.101722  1.101051  1.110684  1.097111  1.098835  1.099396  1.090375  1.092747  1.093888 
dram[3]:  1.097585  1.107412  1.099703  1.104829  1.090939  1.098229  1.101063  1.094922  1.107992  1.112327  1.109383  1.120076  1.101940  1.114486  1.097441  1.094660 
dram[4]:  1.087407  1.094222  1.089741  1.097200  1.104532  1.084789  1.090041  1.100838  1.113663  1.111653  1.099875  1.100477  1.096729  1.089591  1.094411  1.085173 
dram[5]:  1.094407  1.093020  1.094191  1.088663  1.088808  1.094259  1.087107  1.083880  1.095114  1.102615  1.115991  1.106907  1.093108  1.092697  1.084652  1.087188 
dram[6]:  1.090763  1.097333  1.099233  1.107367  1.094842  1.093135  1.102847  1.098248  1.117560  1.113039  1.093263  1.117794  1.102677  1.104499  1.096924  1.097317 
dram[7]:  1.092881  1.100321  1.096762  1.091153  1.099442  1.098356  1.090133  1.099576  1.105143  1.118389  1.118031  1.099708  1.098830  1.094022  1.094019  1.093765 
dram[8]:  1.104971  1.099207  1.102022  1.104863  1.092376  1.105026  1.098797  1.093242  1.119934  1.100775  1.114078  1.120633  1.094872  1.105421  1.092637  1.093316 
dram[9]:  1.092195  1.089288  1.092992  1.103657  1.103985  1.093966  1.090492  1.102876  1.114045  1.111844  1.099369  1.103126  1.096285  1.096273  1.097318  1.096233 
dram[10]:  1.100371  1.093182  1.101988  1.088676  1.096785  1.089957  1.087828  1.092386  1.108395  1.099607  1.111847  1.104701  1.092864  1.094587  1.092334  1.088124 
dram[11]:  1.087643  1.094141  1.091799  1.097901  1.095442  1.091365  1.096170  1.094210  1.114371  1.116337  1.102202  1.105994  1.102712  1.097379  1.096138  1.086699 
average row locality = 9651172/8784402 = 1.098671
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47252     46807     47454     46188     46855     48433     45245     47595     47416     48522     48076     48493     47856     48144     45365     47291 
dram[1]:     46737     47996     48003     47805     47620     47262     46648     46402     50142     48139     49781     49626     47786     48531     47562     46315 
dram[2]:     46130     46861     45536     47802     46447     47244     46507     48168     47340     49350     47035     48266     47756     47703     46717     46959 
dram[3]:     47591     48430     47633     48411     46695     47802     47653     46708     48069     48869     48969     50138     47978     49670     46493     47024 
dram[4]:     46364     47230     46376     47357     47971     46291     47154     47437     48638     48593     48137     48175     47903     47460     46704     45944 
dram[5]:     47131     46578     46917     46611     46082     47604     45605     45787     47312     48686     49275     49279     47036     47560     45357     46088 
dram[6]:     46218     47332     47904     48735     46915     46682     47183     47289     49027     48734     47120     49927     48616     48102     47242     46661 
dram[7]:     47199     47321     47310     46591     47601     47020     46462     47593     48106     49986     49683     48278     47397     47336     46641     47212 
dram[8]:     47812     47547     47490     48015     46568     48113     47065     46382     49985     47938     49165     49595     47379     48432     46119     47070 
dram[9]:     46459     46633     46423     48245     46885     46918     46533     48401     49182     49146     48151     49029     47222     47420     46809     46834 
dram[10]:     48031     47212     48579     46032     46873     46859     45805     46217     48491     47529     49412     48505     47282     47604     46501     46151 
dram[11]:     46186     47369     45815     47584     46879     46278     47150     47025     48806     49325     47787     48749     47841     48308     47114     45830 
total dram reads = 9123460
bank skew: 50142/45245 = 1.11
chip skew: 768133/752908 = 1.02
number of total write accesses:
dram[0]:      3229      3161      3331      3200      3283      3325      3176      3336      3473      3506      3480      3494      3460      3508      3238      3292 
dram[1]:      3085      3210      3279      3351      3298      3349      3201      3288      3590      3540      3428      3591      3476      3492      3336      3294 
dram[2]:      3154      3119      3188      3301      3289      3270      3255      3277      3436      3585      3500      3449      3434      3362      3349      3316 
dram[3]:      3212      3192      3361      3339      3243      3319      3278      3195      3566      3459      3464      3498      3456      3517      3302      3328 
dram[4]:      3142      3159      3268      3369      3361      3249      3215      3351      3524      3542      3486      3418      3398      3345      3353      3278 
dram[5]:      3190      3218      3340      3234      3189      3277      3179      3195      3494      3504      3543      3584      3454      3423      3241      3306 
dram[6]:      3094      3153      3338      3371      3225      3206      3281      3254      3548      3588      3397      3538      3471      3493      3368      3304 
dram[7]:      3206      3176      3270      3195      3331      3361      3195      3346      3418      3515      3531      3434      3428      3435      3222      3362 
dram[8]:      3237      3182      3268      3350      3255      3328      3272      3188      3623      3458      3491      3582      3493      3390      3288      3289 
dram[9]:      3194      3123      3287      3331      3357      3241      3245      3280      3507      3544      3478      3464      3387      3465      3350      3350 
dram[10]:      3189      3166      3393      3238      3249      3325      3187      3195      3533      3456      3574      3509      3386      3484      3289      3264 
dram[11]:      3097      3150      3201      3335      3287      3226      3344      3296      3557      3619      3519      3503      3452      3451      3378      3246 
total dram writes = 642591
bank skew: 3623/3085 = 1.17
chip skew: 53808/53284 = 1.01
average mf latency per bank:
dram[0]:       1465      1291      1432      1288      1406      1328      1448      1341      1465      1353      1444      1321      1456      1315      1464      1295
dram[1]:       1890      1697      1923      1703      1870      1703      1844      1633      1917      1733      1926      1722      1923      1687      1926      1695
dram[2]:       1610      1601      1625      1625      1606      1653      1653      1651      1659      1693      1633      1645      1642      1676      1654      1630
dram[3]:       1559      2286      1532      2212      1538      2207      1538      2201      1565      2202      1625      2310      1564      2281      1544      2175
dram[4]:       1855      1713      1801      1724      1843      1679      4426      1678      1889      1800      1806      1727      1822      1657      1910      1636
dram[5]:       1506      1445      1570      1425      1536      1474      1472      1442      1493      1461      1557      1513      1498      1483      1479      1496
dram[6]:       1777      2011      1803      2054      1767      1999      1790      2024      1907      2052      1820      2129      1873      2080      1795      2042
dram[7]:       1882      1804      1841      1797      1916      1796      1848      1795      1863      1868      1915      1794      1878      1800      1828      1811
dram[8]:       2077      1978      2071      1983      2009      1978      2014      1940      2051      2008      2036      2045      2006      2010      2019      2033
dram[9]:       1713      1652      1695      1686      1775      1688      1702      1699      1817      1722      1698      1742      1766      1699      1714      1660
dram[10]:       1837      1539      4075      1527      1853      1564      1845      1559      1822      1580      1859      1591      1859      1561      1816      1564
dram[11]:       1611      1537      1626      1525      1645      1547      1636      1524      1680      1592      1627      1629      1659      1602      1645      1525
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15127433 n_nop=13182014 n_act=730792 n_pre=730776 n_ref_event=0 n_req=800903 n_rd=756992 n_rd_L2_A=0 n_write=0 n_wr_bk=53492 bw_util=0.2143
n_activity=9748928 dram_eff=0.3325
bk0: 47252a 8141612i bk1: 46807a 8190903i bk2: 47454a 8132166i bk3: 46188a 8304501i bk4: 46855a 8228549i bk5: 48433a 7997411i bk6: 45245a 8374734i bk7: 47595a 8109171i bk8: 47416a 8071940i bk9: 48522a 7963102i bk10: 48076a 8019676i bk11: 48493a 7996251i bk12: 47856a 8053810i bk13: 48144a 8025768i bk14: 45365a 8377822i bk15: 47291a 8174742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087542
Row_Buffer_Locality_read = 0.085738
Row_Buffer_Locality_write = 0.118649
Bank_Level_Parallism = 11.832569
Bank_Level_Parallism_Col = 2.389006
Bank_Level_Parallism_Ready = 1.112627
write_to_read_ratio_blp_rw_average = 0.124172
GrpLevelPara = 2.066929 

BW Util details:
bwutil = 0.214308 
total_CMD = 15127433 
util_bw = 3241936 
Wasted_Col = 6030143 
Wasted_Row = 262343 
Idle = 5593011 

BW Util Bottlenecks: 
RCDc_limit = 10950576 
RCDWRc_limit = 323911 
WTRc_limit = 1919804 
RTWc_limit = 2161738 
CCDLc_limit = 694345 
rwq = 0 
CCDLc_limit_alone = 549617 
WTRc_limit_alone = 1870186 
RTWc_limit_alone = 2066628 

Commands details: 
total_CMD = 15127433 
n_nop = 13182014 
Read = 756992 
Write = 0 
L2_Alloc = 0 
L2_WB = 53492 
n_act = 730792 
n_pre = 730776 
n_ref = 0 
n_req = 800903 
total_req = 810484 

Dual Bus Interface Util: 
issued_total_row = 1461568 
issued_total_col = 810484 
Row_Bus_Util =  0.096617 
CoL_Bus_Util = 0.053577 
Either_Row_CoL_Bus_Util = 0.128602 
Issued_on_Two_Bus_Simul_Util = 0.021592 
issued_two_Eff = 0.167899 
queue_avg = 26.061199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0612
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15127433 n_nop=13170245 n_act=736560 n_pre=736544 n_ref_event=0 n_req=810683 n_rd=766355 n_rd_L2_A=0 n_write=0 n_wr_bk=53808 bw_util=0.2169
n_activity=9747390 dram_eff=0.3366
bk0: 46737a 8146358i bk1: 47996a 7986569i bk2: 48003a 7940714i bk3: 47805a 7972571i bk4: 47620a 8006250i bk5: 47262a 8024220i bk6: 46648a 8127216i bk7: 46402a 8142430i bk8: 50142a 7711364i bk9: 48139a 7892112i bk10: 49781a 7726164i bk11: 49626a 7738432i bk12: 47786a 7966684i bk13: 48531a 7861111i bk14: 47562a 8035583i bk15: 46315a 8139161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091433
Row_Buffer_Locality_read = 0.089619
Row_Buffer_Locality_write = 0.122789
Bank_Level_Parallism = 12.118091
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.216868 
total_CMD = 15127433 
util_bw = 3280652 
Wasted_Col = 6016411 
Wasted_Row = 240292 
Idle = 5590078 

BW Util Bottlenecks: 
RCDc_limit = 10983208 
RCDWRc_limit = 322137 
WTRc_limit = 1935767 
RTWc_limit = 2233747 
CCDLc_limit = 711932 
rwq = 0 
CCDLc_limit_alone = 562385 
WTRc_limit_alone = 1885718 
RTWc_limit_alone = 2134249 

Commands details: 
total_CMD = 15127433 
n_nop = 13170245 
Read = 766355 
Write = 0 
L2_Alloc = 0 
L2_WB = 53808 
n_act = 736560 
n_pre = 736544 
n_ref = 0 
n_req = 810683 
total_req = 820163 

Dual Bus Interface Util: 
issued_total_row = 1473104 
issued_total_col = 820163 
Row_Bus_Util =  0.097380 
CoL_Bus_Util = 0.054217 
Either_Row_CoL_Bus_Util = 0.129380 
Issued_on_Two_Bus_Simul_Util = 0.022217 
issued_two_Eff = 0.171715 
queue_avg = 27.656021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.656
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15127433 n_nop=13182642 n_act=729714 n_pre=729698 n_ref_event=0 n_req=799470 n_rd=755821 n_rd_L2_A=0 n_write=0 n_wr_bk=53284 bw_util=0.2139
n_activity=9746000 dram_eff=0.3321
bk0: 46130a 8356682i bk1: 46861a 8265340i bk2: 45536a 8427491i bk3: 47802a 8179272i bk4: 46447a 8327231i bk5: 47244a 8224637i bk6: 46507a 8294530i bk7: 48168a 8102904i bk8: 47340a 8168502i bk9: 49350a 7962292i bk10: 47035a 8200707i bk11: 48266a 8097941i bk12: 47756a 8135964i bk13: 47703a 8141128i bk14: 46717a 8289952i bk15: 46959a 8286414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087254
Row_Buffer_Locality_read = 0.085622
Row_Buffer_Locality_write = 0.115512
Bank_Level_Parallism = 11.702683
Bank_Level_Parallism_Col = 2.380240
Bank_Level_Parallism_Ready = 1.110852
write_to_read_ratio_blp_rw_average = 0.122145
GrpLevelPara = 2.062388 

BW Util details:
bwutil = 0.213944 
total_CMD = 15127433 
util_bw = 3236420 
Wasted_Col = 6028354 
Wasted_Row = 263525 
Idle = 5599134 

BW Util Bottlenecks: 
RCDc_limit = 10943322 
RCDWRc_limit = 322050 
WTRc_limit = 1916317 
RTWc_limit = 2121665 
CCDLc_limit = 689662 
rwq = 0 
CCDLc_limit_alone = 547627 
WTRc_limit_alone = 1867356 
RTWc_limit_alone = 2028591 

Commands details: 
total_CMD = 15127433 
n_nop = 13182642 
Read = 755821 
Write = 0 
L2_Alloc = 0 
L2_WB = 53284 
n_act = 729714 
n_pre = 729698 
n_ref = 0 
n_req = 799470 
total_req = 809105 

Dual Bus Interface Util: 
issued_total_row = 1459412 
issued_total_col = 809105 
Row_Bus_Util =  0.096475 
CoL_Bus_Util = 0.053486 
Either_Row_CoL_Bus_Util = 0.128561 
Issued_on_Two_Bus_Simul_Util = 0.021400 
issued_two_Eff = 0.166458 
queue_avg = 25.342966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.343
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15127433 n_nop=13165980 n_act=736252 n_pre=736236 n_ref_event=0 n_req=812393 n_rd=768133 n_rd_L2_A=0 n_write=0 n_wr_bk=53729 bw_util=0.2173
n_activity=9759398 dram_eff=0.3368
bk0: 47591a 7896352i bk1: 48430a 7803559i bk2: 47633a 7919880i bk3: 48411a 7801436i bk4: 46695a 8009458i bk5: 47802a 7910391i bk6: 47653a 7886292i bk7: 46708a 8014272i bk8: 48069a 7802640i bk9: 48869a 7709339i bk10: 48969a 7692461i bk11: 50138a 7576580i bk12: 47978a 7809732i bk13: 49670a 7644266i bk14: 46493a 8025705i bk15: 47024a 7974722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093724
Row_Buffer_Locality_read = 0.091721
Row_Buffer_Locality_write = 0.128491
Bank_Level_Parallism = 12.313121
Bank_Level_Parallism_Col = 2.427495
Bank_Level_Parallism_Ready = 1.116968
write_to_read_ratio_blp_rw_average = 0.128940
GrpLevelPara = 2.096206 

BW Util details:
bwutil = 0.217317 
total_CMD = 15127433 
util_bw = 3287448 
Wasted_Col = 6011554 
Wasted_Row = 246229 
Idle = 5582202 

BW Util Bottlenecks: 
RCDc_limit = 10971620 
RCDWRc_limit = 320280 
WTRc_limit = 1925055 
RTWc_limit = 2295025 
CCDLc_limit = 709051 
rwq = 0 
CCDLc_limit_alone = 556013 
WTRc_limit_alone = 1875073 
RTWc_limit_alone = 2191969 

Commands details: 
total_CMD = 15127433 
n_nop = 13165980 
Read = 768133 
Write = 0 
L2_Alloc = 0 
L2_WB = 53729 
n_act = 736252 
n_pre = 736236 
n_ref = 0 
n_req = 812393 
total_req = 821862 

Dual Bus Interface Util: 
issued_total_row = 1472488 
issued_total_col = 821862 
Row_Bus_Util =  0.097339 
CoL_Bus_Util = 0.054329 
Either_Row_CoL_Bus_Util = 0.129662 
Issued_on_Two_Bus_Simul_Util = 0.022006 
issued_two_Eff = 0.169720 
queue_avg = 29.532282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.5323
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15127433 n_nop=13180359 n_act=731219 n_pre=731203 n_ref_event=0 n_req=801667 n_rd=757734 n_rd_L2_A=0 n_write=0 n_wr_bk=53458 bw_util=0.2145
n_activity=9737408 dram_eff=0.3332
bk0: 46364a 8266614i bk1: 47230a 8178907i bk2: 46376a 8273441i bk3: 47357a 8153521i bk4: 47971a 8100309i bk5: 46291a 8273177i bk6: 47154a 8172340i bk7: 47437a 8111371i bk8: 48638a 7938780i bk9: 48593a 7966303i bk10: 48137a 7997204i bk11: 48175a 8012389i bk12: 47903a 8025825i bk13: 47460a 8152496i bk14: 46704a 8272200i bk15: 45944a 8365303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087877
Row_Buffer_Locality_read = 0.086134
Row_Buffer_Locality_write = 0.117930
Bank_Level_Parallism = 11.832788
Bank_Level_Parallism_Col = 2.395499
Bank_Level_Parallism_Ready = 1.113150
write_to_read_ratio_blp_rw_average = 0.125063
GrpLevelPara = 2.071740 

BW Util details:
bwutil = 0.214496 
total_CMD = 15127433 
util_bw = 3244768 
Wasted_Col = 6022250 
Wasted_Row = 258649 
Idle = 5601766 

BW Util Bottlenecks: 
RCDc_limit = 10950038 
RCDWRc_limit = 322654 
WTRc_limit = 1924358 
RTWc_limit = 2184024 
CCDLc_limit = 693233 
rwq = 0 
CCDLc_limit_alone = 547583 
WTRc_limit_alone = 1874997 
RTWc_limit_alone = 2087735 

Commands details: 
total_CMD = 15127433 
n_nop = 13180359 
Read = 757734 
Write = 0 
L2_Alloc = 0 
L2_WB = 53458 
n_act = 731219 
n_pre = 731203 
n_ref = 0 
n_req = 801667 
total_req = 811192 

Dual Bus Interface Util: 
issued_total_row = 1462422 
issued_total_col = 811192 
Row_Bus_Util =  0.096674 
CoL_Bus_Util = 0.053624 
Either_Row_CoL_Bus_Util = 0.128711 
Issued_on_Two_Bus_Simul_Util = 0.021586 
issued_two_Eff = 0.167708 
queue_avg = 26.287943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2879
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15127433 n_nop=13183739 n_act=728219 n_pre=728203 n_ref_event=0 n_req=796708 n_rd=752908 n_rd_L2_A=0 n_write=0 n_wr_bk=53371 bw_util=0.2132
n_activity=9748946 dram_eff=0.3308
bk0: 47131a 8317351i bk1: 46578a 8414462i bk2: 46917a 8325600i bk3: 46611a 8345149i bk4: 46082a 8393377i bk5: 47604a 8278133i bk6: 45605a 8467496i bk7: 45787a 8439871i bk8: 47312a 8208594i bk9: 48686a 8083997i bk10: 49275a 8045367i bk11: 49279a 8028183i bk12: 47036a 8307136i bk13: 47560a 8214948i bk14: 45357a 8537327i bk15: 46088a 8429955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085965
Row_Buffer_Locality_read = 0.084273
Row_Buffer_Locality_write = 0.115046
Bank_Level_Parallism = 11.558439
Bank_Level_Parallism_Col = 2.375600
Bank_Level_Parallism_Ready = 1.111361
write_to_read_ratio_blp_rw_average = 0.122068
GrpLevelPara = 2.058628 

BW Util details:
bwutil = 0.213197 
total_CMD = 15127433 
util_bw = 3225116 
Wasted_Col = 6032518 
Wasted_Row = 270577 
Idle = 5599222 

BW Util Bottlenecks: 
RCDc_limit = 10935137 
RCDWRc_limit = 324174 
WTRc_limit = 1917817 
RTWc_limit = 2109579 
CCDLc_limit = 684764 
rwq = 0 
CCDLc_limit_alone = 543875 
WTRc_limit_alone = 1868825 
RTWc_limit_alone = 2017682 

Commands details: 
total_CMD = 15127433 
n_nop = 13183739 
Read = 752908 
Write = 0 
L2_Alloc = 0 
L2_WB = 53371 
n_act = 728219 
n_pre = 728203 
n_ref = 0 
n_req = 796708 
total_req = 806279 

Dual Bus Interface Util: 
issued_total_row = 1456422 
issued_total_col = 806279 
Row_Bus_Util =  0.096277 
CoL_Bus_Util = 0.053299 
Either_Row_CoL_Bus_Util = 0.128488 
Issued_on_Two_Bus_Simul_Util = 0.021088 
issued_two_Eff = 0.164124 
queue_avg = 24.510387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.5104
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15127433 n_nop=13172317 n_act=733098 n_pre=733082 n_ref_event=0 n_req=807711 n_rd=763687 n_rd_L2_A=0 n_write=0 n_wr_bk=53629 bw_util=0.2161
n_activity=9752190 dram_eff=0.3352
bk0: 46218a 8113977i bk1: 47332a 7997626i bk2: 47904a 7938978i bk3: 48735a 7812817i bk4: 46915a 8054241i bk5: 46682a 8035686i bk6: 47183a 8014905i bk7: 47289a 7927873i bk8: 49027a 7757239i bk9: 48734a 7786710i bk10: 47120a 8005594i bk11: 49927a 7684254i bk12: 48616a 7816385i bk13: 48102a 7902769i bk14: 47242a 7991685i bk15: 46661a 8073952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092378
Row_Buffer_Locality_read = 0.090541
Row_Buffer_Locality_write = 0.124250
Bank_Level_Parallism = 12.178107
Bank_Level_Parallism_Col = 2.421749
Bank_Level_Parallism_Ready = 1.115005
write_to_read_ratio_blp_rw_average = 0.129202
GrpLevelPara = 2.089373 

BW Util details:
bwutil = 0.216115 
total_CMD = 15127433 
util_bw = 3269264 
Wasted_Col = 6006727 
Wasted_Row = 256686 
Idle = 5594756 

BW Util Bottlenecks: 
RCDc_limit = 10942515 
RCDWRc_limit = 320187 
WTRc_limit = 1918169 
RTWc_limit = 2290368 
CCDLc_limit = 705672 
rwq = 0 
CCDLc_limit_alone = 553698 
WTRc_limit_alone = 1868393 
RTWc_limit_alone = 2188170 

Commands details: 
total_CMD = 15127433 
n_nop = 13172317 
Read = 763687 
Write = 0 
L2_Alloc = 0 
L2_WB = 53629 
n_act = 733098 
n_pre = 733082 
n_ref = 0 
n_req = 807711 
total_req = 817316 

Dual Bus Interface Util: 
issued_total_row = 1466180 
issued_total_col = 817316 
Row_Bus_Util =  0.096922 
CoL_Bus_Util = 0.054029 
Either_Row_CoL_Bus_Util = 0.129243 
Issued_on_Two_Bus_Simul_Util = 0.021708 
issued_two_Eff = 0.167959 
queue_avg = 28.814732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.8147
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15127433 n_nop=13176936 n_act=732643 n_pre=732627 n_ref_event=0 n_req=805547 n_rd=761736 n_rd_L2_A=0 n_write=0 n_wr_bk=53425 bw_util=0.2155
n_activity=9735960 dram_eff=0.3349
bk0: 47199a 8065711i bk1: 47321a 8029742i bk2: 47310a 8049103i bk3: 46591a 8135607i bk4: 47601a 8028200i bk5: 47020a 8101272i bk6: 46462a 8144659i bk7: 47593a 7985186i bk8: 48106a 7898958i bk9: 49986a 7723730i bk10: 49683a 7748913i bk11: 48278a 7868057i bk12: 47397a 8022023i bk13: 47336a 8032865i bk14: 46641a 8146389i bk15: 47212a 8082239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090502
Row_Buffer_Locality_read = 0.088808
Row_Buffer_Locality_write = 0.119970
Bank_Level_Parallism = 12.069184
Bank_Level_Parallism_Col = 2.407653
Bank_Level_Parallism_Ready = 1.113138
write_to_read_ratio_blp_rw_average = 0.127209
GrpLevelPara = 2.082610 

BW Util details:
bwutil = 0.215545 
total_CMD = 15127433 
util_bw = 3260644 
Wasted_Col = 6010382 
Wasted_Row = 251205 
Idle = 5605202 

BW Util Bottlenecks: 
RCDc_limit = 10946297 
RCDWRc_limit = 320745 
WTRc_limit = 1925405 
RTWc_limit = 2228999 
CCDLc_limit = 703003 
rwq = 0 
CCDLc_limit_alone = 554004 
WTRc_limit_alone = 1875963 
RTWc_limit_alone = 2129442 

Commands details: 
total_CMD = 15127433 
n_nop = 13176936 
Read = 761736 
Write = 0 
L2_Alloc = 0 
L2_WB = 53425 
n_act = 732643 
n_pre = 732627 
n_ref = 0 
n_req = 805547 
total_req = 815161 

Dual Bus Interface Util: 
issued_total_row = 1465270 
issued_total_col = 815161 
Row_Bus_Util =  0.096862 
CoL_Bus_Util = 0.053886 
Either_Row_CoL_Bus_Util = 0.128938 
Issued_on_Two_Bus_Simul_Util = 0.021810 
issued_two_Eff = 0.169154 
queue_avg = 28.034065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.0341
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15127433 n_nop=13177094 n_act=733367 n_pre=733351 n_ref_event=0 n_req=808728 n_rd=764675 n_rd_L2_A=0 n_write=0 n_wr_bk=53694 bw_util=0.2164
n_activity=9740531 dram_eff=0.3361
bk0: 47812a 7985494i bk1: 47547a 7962379i bk2: 47490a 7981635i bk3: 48015a 7912452i bk4: 46568a 8057925i bk5: 48113a 7906831i bk6: 47065a 8025990i bk7: 46382a 8099648i bk8: 49985a 7673205i bk9: 47938a 7828164i bk10: 49165a 7760554i bk11: 49595a 7690994i bk12: 47379a 7954311i bk13: 48432a 7859658i bk14: 46119a 8122939i bk15: 47070a 8032499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093185
Row_Buffer_Locality_read = 0.091253
Row_Buffer_Locality_write = 0.126711
Bank_Level_Parallism = 12.199311
Bank_Level_Parallism_Col = 2.427456
Bank_Level_Parallism_Ready = 1.116888
write_to_read_ratio_blp_rw_average = 0.129890
GrpLevelPara = 2.094400 

BW Util details:
bwutil = 0.216393 
total_CMD = 15127433 
util_bw = 3273476 
Wasted_Col = 5994605 
Wasted_Row = 252943 
Idle = 5606409 

BW Util Bottlenecks: 
RCDc_limit = 10931278 
RCDWRc_limit = 319473 
WTRc_limit = 1925279 
RTWc_limit = 2299431 
CCDLc_limit = 711875 
rwq = 0 
CCDLc_limit_alone = 558987 
WTRc_limit_alone = 1875461 
RTWc_limit_alone = 2196361 

Commands details: 
total_CMD = 15127433 
n_nop = 13177094 
Read = 764675 
Write = 0 
L2_Alloc = 0 
L2_WB = 53694 
n_act = 733367 
n_pre = 733351 
n_ref = 0 
n_req = 808728 
total_req = 818369 

Dual Bus Interface Util: 
issued_total_row = 1466718 
issued_total_col = 818369 
Row_Bus_Util =  0.096957 
CoL_Bus_Util = 0.054098 
Either_Row_CoL_Bus_Util = 0.128927 
Issued_on_Two_Bus_Simul_Util = 0.022129 
issued_two_Eff = 0.171636 
queue_avg = 28.930761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.9308
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15127433 n_nop=13177689 n_act=731740 n_pre=731724 n_ref_event=0 n_req=804239 n_rd=760290 n_rd_L2_A=0 n_write=0 n_wr_bk=53603 bw_util=0.2152
n_activity=9739950 dram_eff=0.3342
bk0: 46459a 8178379i bk1: 46633a 8174541i bk2: 46423a 8230346i bk3: 48245a 8024745i bk4: 46885a 8150591i bk5: 46918a 8113461i bk6: 46533a 8173386i bk7: 48401a 7946318i bk8: 49182a 7853029i bk9: 49146a 7870781i bk10: 48151a 7961375i bk11: 49029a 7885408i bk12: 47222a 8120032i bk13: 47420a 8086859i bk14: 46809a 8188029i bk15: 46834a 8151901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090147
Row_Buffer_Locality_read = 0.088274
Row_Buffer_Locality_write = 0.122551
Bank_Level_Parallism = 11.954932
Bank_Level_Parallism_Col = 2.407164
Bank_Level_Parallism_Ready = 1.114302
write_to_read_ratio_blp_rw_average = 0.126772
GrpLevelPara = 2.080609 

BW Util details:
bwutil = 0.215210 
total_CMD = 15127433 
util_bw = 3255572 
Wasted_Col = 6013472 
Wasted_Row = 256349 
Idle = 5602040 

BW Util Bottlenecks: 
RCDc_limit = 10942611 
RCDWRc_limit = 320829 
WTRc_limit = 1915567 
RTWc_limit = 2230739 
CCDLc_limit = 700389 
rwq = 0 
CCDLc_limit_alone = 552053 
WTRc_limit_alone = 1866241 
RTWc_limit_alone = 2131729 

Commands details: 
total_CMD = 15127433 
n_nop = 13177689 
Read = 760290 
Write = 0 
L2_Alloc = 0 
L2_WB = 53603 
n_act = 731740 
n_pre = 731724 
n_ref = 0 
n_req = 804239 
total_req = 813893 

Dual Bus Interface Util: 
issued_total_row = 1463464 
issued_total_col = 813893 
Row_Bus_Util =  0.096742 
CoL_Bus_Util = 0.053802 
Either_Row_CoL_Bus_Util = 0.128888 
Issued_on_Two_Bus_Simul_Util = 0.021657 
issued_two_Eff = 0.168029 
queue_avg = 26.912817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9128
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15127433 n_nop=13189531 n_act=730501 n_pre=730485 n_ref_event=0 n_req=801054 n_rd=757083 n_rd_L2_A=0 n_write=0 n_wr_bk=53437 bw_util=0.2143
n_activity=9733030 dram_eff=0.3331
bk0: 48031a 8097067i bk1: 47212a 8132645i bk2: 48579a 7963903i bk3: 46032a 8252856i bk4: 46873a 8162073i bk5: 46859a 8146266i bk6: 45805a 8247567i bk7: 46217a 8211303i bk8: 48491a 7924434i bk9: 47529a 8008295i bk10: 49412a 7780311i bk11: 48505a 7918746i bk12: 47282a 8083604i bk13: 47604a 8070317i bk14: 46501a 8224790i bk15: 46151a 8279708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088075
Row_Buffer_Locality_read = 0.086437
Row_Buffer_Locality_write = 0.116281
Bank_Level_Parallism = 11.929597
Bank_Level_Parallism_Col = 2.393677
Bank_Level_Parallism_Ready = 1.112553
write_to_read_ratio_blp_rw_average = 0.124378
GrpLevelPara = 2.071723 

BW Util details:
bwutil = 0.214318 
total_CMD = 15127433 
util_bw = 3242080 
Wasted_Col = 6010507 
Wasted_Row = 260125 
Idle = 5614721 

BW Util Bottlenecks: 
RCDc_limit = 10926112 
RCDWRc_limit = 323827 
WTRc_limit = 1922716 
RTWc_limit = 2165935 
CCDLc_limit = 699053 
rwq = 0 
CCDLc_limit_alone = 554257 
WTRc_limit_alone = 1873267 
RTWc_limit_alone = 2070588 

Commands details: 
total_CMD = 15127433 
n_nop = 13189531 
Read = 757083 
Write = 0 
L2_Alloc = 0 
L2_WB = 53437 
n_act = 730501 
n_pre = 730485 
n_ref = 0 
n_req = 801054 
total_req = 810520 

Dual Bus Interface Util: 
issued_total_row = 1460986 
issued_total_col = 810520 
Row_Bus_Util =  0.096579 
CoL_Bus_Util = 0.053579 
Either_Row_CoL_Bus_Util = 0.128105 
Issued_on_Two_Bus_Simul_Util = 0.022053 
issued_two_Eff = 0.172147 
queue_avg = 26.667572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6676
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15127433 n_nop=13181127 n_act=730303 n_pre=730287 n_ref_event=0 n_req=802069 n_rd=758046 n_rd_L2_A=0 n_write=0 n_wr_bk=53661 bw_util=0.2146
n_activity=9742347 dram_eff=0.3333
bk0: 46186a 8309608i bk1: 47369a 8179472i bk2: 45815a 8347637i bk3: 47584a 8135451i bk4: 46879a 8203582i bk5: 46278a 8276372i bk6: 47150a 8135937i bk7: 47025a 8132274i bk8: 48806a 7948234i bk9: 49325a 7848431i bk10: 47787a 8045062i bk11: 48749a 7953928i bk12: 47841a 8074716i bk13: 48308a 8008257i bk14: 47114a 8200598i bk15: 45830a 8359467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089476
Row_Buffer_Locality_read = 0.087762
Row_Buffer_Locality_write = 0.118983
Bank_Level_Parallism = 11.845518
Bank_Level_Parallism_Col = 2.393892
Bank_Level_Parallism_Ready = 1.113325
write_to_read_ratio_blp_rw_average = 0.124662
GrpLevelPara = 2.070582 

BW Util details:
bwutil = 0.214632 
total_CMD = 15127433 
util_bw = 3246828 
Wasted_Col = 6015355 
Wasted_Row = 262094 
Idle = 5603156 

BW Util Bottlenecks: 
RCDc_limit = 10927953 
RCDWRc_limit = 323325 
WTRc_limit = 1921286 
RTWc_limit = 2172661 
CCDLc_limit = 696362 
rwq = 0 
CCDLc_limit_alone = 551555 
WTRc_limit_alone = 1871958 
RTWc_limit_alone = 2077182 

Commands details: 
total_CMD = 15127433 
n_nop = 13181127 
Read = 758046 
Write = 0 
L2_Alloc = 0 
L2_WB = 53661 
n_act = 730303 
n_pre = 730287 
n_ref = 0 
n_req = 802069 
total_req = 811707 

Dual Bus Interface Util: 
issued_total_row = 1460590 
issued_total_col = 811707 
Row_Bus_Util =  0.096552 
CoL_Bus_Util = 0.053658 
Either_Row_CoL_Bus_Util = 0.128661 
Issued_on_Two_Bus_Simul_Util = 0.021550 
issued_two_Eff = 0.167492 
queue_avg = 26.513165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5132

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654241, Miss = 378635, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 657189, Miss = 384589, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653831, Miss = 387395, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660735, Miss = 385189, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 650215, Miss = 376576, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672810, Miss = 385459, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654483, Miss = 384180, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653480, Miss = 390152, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954786, Miss = 382343, Miss_rate = 0.400, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 650382, Miss = 381591, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653606, Miss = 377843, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657983, Miss = 381325, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 658222, Miss = 383353, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649893, Miss = 386586, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667739, Miss = 383512, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659610, Miss = 384457, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668508, Miss = 384696, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657500, Miss = 386203, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 656003, Miss = 380765, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662748, Miss = 385727, Miss_rate = 0.582, Pending_hits = 3583, Reservation_fails = 5022
L2_cache_bank[20]: Access = 956795, Miss = 384077, Miss_rate = 0.401, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 654199, Miss = 379204, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 662234, Miss = 380690, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 655161, Miss = 383586, Miss_rate = 0.585, Pending_hits = 3621, Reservation_fails = 20179
L2_total_cache_accesses = 16382353
L2_total_cache_misses = 9198133
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89798
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6799726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7779030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1344430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89798
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294696
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16012984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369369
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=16382353
icnt_total_pkts_simt_to_mem=16382353
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16382353
Req_Network_cycles = 5898877
Req_Network_injected_packets_per_cycle =       2.7772 
Req_Network_conflicts_per_cycle =       1.5726
Req_Network_conflicts_per_cycle_util =       2.4284
Req_Bank_Level_Parallism =       4.2885
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.5823
Req_Network_out_buffer_full_per_cycle =       0.0530
Req_Network_out_buffer_avg_util =      20.6587

Reply_Network_injected_packets_num = 16382353
Reply_Network_cycles = 5898877
Reply_Network_injected_packets_per_cycle =        2.7772
Reply_Network_conflicts_per_cycle =        0.6954
Reply_Network_conflicts_per_cycle_util =       1.0733
Reply_Bank_Level_Parallism =       4.2865
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0947
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0926
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 51 min, 17 sec (28277 sec)
gpgpu_simulation_rate = 2667 (inst/sec)
gpgpu_simulation_rate = 208 (cycle/sec)
gpgpu_silicon_slowdown = 6562500x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 28: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 28 
gpu_sim_cycle = 11362
gpu_sim_insn = 6269
gpu_ipc =       0.5518
gpu_tot_sim_cycle = 5910239
gpu_tot_sim_insn = 75438900
gpu_tot_ipc =      12.7641
gpu_tot_issued_cta = 2363
gpu_occupancy = 4.3052% 
gpu_tot_occupancy = 72.7260% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0044
partiton_level_parallism_total  =       2.7719
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.4012
L2_BW  =       0.1922 GB/Sec
L2_BW_total  =     121.0752 GB/Sec
gpu_total_sim_rate=2666

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557410, Miss = 482041, Miss_rate = 0.865, Pending_hits = 15087, Reservation_fails = 1748830
	L1D_cache_core[1]: Access = 563835, Miss = 494686, Miss_rate = 0.877, Pending_hits = 14773, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 577907, Miss = 501490, Miss_rate = 0.868, Pending_hits = 15336, Reservation_fails = 1914158
	L1D_cache_core[3]: Access = 597451, Miss = 520877, Miss_rate = 0.872, Pending_hits = 15996, Reservation_fails = 1979934
	L1D_cache_core[4]: Access = 578294, Miss = 500820, Miss_rate = 0.866, Pending_hits = 15548, Reservation_fails = 1937892
	L1D_cache_core[5]: Access = 604538, Miss = 523216, Miss_rate = 0.865, Pending_hits = 16285, Reservation_fails = 1921078
	L1D_cache_core[6]: Access = 567303, Miss = 491620, Miss_rate = 0.867, Pending_hits = 15071, Reservation_fails = 1813345
	L1D_cache_core[7]: Access = 585711, Miss = 509063, Miss_rate = 0.869, Pending_hits = 15929, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 590001, Miss = 513463, Miss_rate = 0.870, Pending_hits = 15840, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575447, Miss = 500670, Miss_rate = 0.870, Pending_hits = 15438, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593375, Miss = 514474, Miss_rate = 0.867, Pending_hits = 16188, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594446, Miss = 514852, Miss_rate = 0.866, Pending_hits = 15901, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604474, Miss = 527384, Miss_rate = 0.872, Pending_hits = 15822, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593401, Miss = 513292, Miss_rate = 0.865, Pending_hits = 15241, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593856, Miss = 517153, Miss_rate = 0.871, Pending_hits = 16086, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 565458, Miss = 492782, Miss_rate = 0.871, Pending_hits = 14596, Reservation_fails = 1729768
	L1D_cache_core[29]: Access = 582070, Miss = 510696, Miss_rate = 0.877, Pending_hits = 15292, Reservation_fails = 1786093
	L1D_total_cache_accesses = 17418175
	L1D_total_cache_misses = 15148531
	L1D_total_cache_miss_rate = 0.8697
	L1D_total_cache_pending_hits = 465255
	L1D_total_cache_reservation_fails = 55568498
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1778997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 465255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14493677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55560345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 465255
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17048804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369371

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2454244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52097874
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2363, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11021, 12213, 12584, 9358, 8909, 11135, 9958, 9734, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290622560
gpgpu_n_tot_w_icount = 9081955
gpgpu_n_stall_shd_mem = 23200540
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16013032
gpgpu_n_mem_write_global = 369371
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19711585
gpgpu_n_store_insn = 600478
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5443072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22070019
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1130521
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25124906	W0_Idle:28818745	W0_Scoreboard:422495906	W1:2511769	W2:1054497	W3:669199	W4:479315	W5:362715	W6:289804	W7:243979	W8:213183	W9:192532	W10:177770	W11:173542	W12:168115	W13:159943	W14:158151	W15:154554	W16:144905	W17:144016	W18:138284	W19:140934	W20:136416	W21:129882	W22:119931	W23:103667	W24:88168	W25:72039	W26:56002	W27:44536	W28:36600	W29:28002	W30:17954	W31:8829	W32:662722
single_issue_nums: WS0:2291008	WS1:2280574	WS2:2261126	WS3:2249247	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118436416 {8:14804552,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14774840 {40:369371,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48339200 {40:1208480,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 592182080 {40:14804552,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2954968 {8:369371,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48339200 {40:1208480,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1048 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1986155 	44623 	111105 	242852 	462913 	767959 	1217239 	1818351 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5046931 	3338934 	2652460 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	742953 	131443 	37364 	18667 	9960044 	852296 	800039 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14820127 	1093298 	295640 	116260 	38761 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1236 	1542 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     74232    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     92580    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     81497    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     88451    123364     79933    149815    109480    179603     74846 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     84449     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     44575    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098343  1.091461  1.098237  1.088941  1.090260  1.100286  1.081721  1.098577  1.100335  1.105748  1.100765  1.101754  1.097815  1.097342  1.087367  1.094681 
dram[1]:  1.089056  1.098996  1.097177  1.101413  1.094963  1.099217  1.088988  1.092428  1.118786  1.109176  1.111866  1.113664  1.097563  1.101214  1.101115  1.092479 
dram[2]:  1.089811  1.087933  1.086415  1.097625  1.090433  1.093769  1.096655  1.101722  1.101051  1.110679  1.097111  1.098835  1.099396  1.090375  1.092747  1.093888 
dram[3]:  1.097585  1.107412  1.099703  1.104829  1.090939  1.098229  1.101063  1.094920  1.107992  1.112327  1.109383  1.120076  1.101940  1.114486  1.097439  1.094658 
dram[4]:  1.087407  1.094220  1.089741  1.097200  1.104532  1.084789  1.090041  1.100838  1.113663  1.111653  1.099875  1.100477  1.096729  1.089591  1.094411  1.085173 
dram[5]:  1.094407  1.093020  1.094191  1.088661  1.088808  1.094259  1.087107  1.083880  1.095114  1.102615  1.115991  1.106907  1.093106  1.092697  1.084652  1.087188 
dram[6]:  1.090761  1.097333  1.099233  1.107367  1.094842  1.093135  1.102847  1.098248  1.117560  1.113039  1.093263  1.117794  1.102677  1.104499  1.096924  1.097317 
dram[7]:  1.092881  1.100321  1.096762  1.091153  1.099442  1.098356  1.090133  1.099576  1.105163  1.118389  1.118031  1.099708  1.098830  1.094022  1.094019  1.093765 
dram[8]:  1.104971  1.099207  1.102022  1.104863  1.092376  1.105026  1.098797  1.093242  1.119934  1.100775  1.114075  1.120633  1.094872  1.105421  1.092637  1.093316 
dram[9]:  1.092195  1.089286  1.092992  1.103657  1.103985  1.093966  1.090492  1.102874  1.114045  1.111844  1.099369  1.103124  1.096285  1.096273  1.097318  1.096233 
dram[10]:  1.100371  1.093182  1.101988  1.088676  1.096785  1.089957  1.087828  1.092386  1.108415  1.099607  1.111847  1.104701  1.092864  1.094587  1.092334  1.088124 
dram[11]:  1.087643  1.094141  1.091799  1.097901  1.095442  1.091365  1.096170  1.094210  1.114390  1.116337  1.102202  1.105994  1.102712  1.097379  1.096138  1.086699 
average row locality = 9651196/8784423 = 1.098672
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47252     46807     47454     46188     46855     48433     45245     47596     47416     48522     48076     48493     47856     48144     45366     47292 
dram[1]:     46737     47996     48003     47805     47620     47262     46648     46402     50142     48139     49781     49626     47786     48531     47562     46315 
dram[2]:     46131     46861     45536     47802     46447     47245     46507     48168     47340     49352     47035     48266     47756     47703     46717     46959 
dram[3]:     47591     48430     47633     48411     46695     47802     47653     46709     48069     48869     48969     50138     47978     49670     46494     47025 
dram[4]:     46364     47231     46376     47357     47971     46291     47154     47437     48638     48593     48137     48175     47903     47460     46704     45944 
dram[5]:     47131     46578     46917     46612     46082     47604     45605     45787     47312     48686     49275     49279     47037     47560     45357     46088 
dram[6]:     46219     47332     47904     48735     46915     46682     47183     47289     49027     48734     47120     49927     48616     48102     47242     46661 
dram[7]:     47199     47321     47310     46591     47601     47020     46462     47593     48108     49986     49683     48278     47397     47336     46641     47212 
dram[8]:     47812     47547     47490     48015     46568     48113     47065     46382     49985     47938     49166     49595     47379     48432     46119     47070 
dram[9]:     46459     46634     46423     48245     46885     46918     46533     48402     49182     49146     48151     49030     47222     47420     46809     46834 
dram[10]:     48031     47212     48579     46032     46873     46859     45805     46217     48493     47529     49412     48505     47282     47604     46501     46151 
dram[11]:     46186     47369     45815     47584     46879     46278     47150     47025     48808     49325     47787     48749     47841     48308     47114     45830 
total dram reads = 9123484
bank skew: 50142/45245 = 1.11
chip skew: 768136/752910 = 1.02
number of total write accesses:
dram[0]:      3229      3161      3331      3200      3283      3325      3176      3336      3473      3506      3480      3494      3460      3508      3238      3292 
dram[1]:      3085      3210      3279      3351      3298      3349      3201      3288      3590      3540      3428      3591      3476      3492      3336      3294 
dram[2]:      3154      3119      3188      3301      3289      3270      3255      3277      3436      3585      3500      3449      3434      3362      3349      3316 
dram[3]:      3212      3192      3361      3339      3243      3319      3278      3195      3566      3459      3464      3498      3456      3517      3302      3328 
dram[4]:      3142      3159      3268      3369      3361      3249      3215      3351      3524      3542      3486      3418      3398      3345      3353      3278 
dram[5]:      3190      3218      3340      3234      3189      3277      3179      3195      3494      3504      3543      3584      3454      3423      3241      3306 
dram[6]:      3094      3153      3338      3371      3225      3206      3281      3254      3548      3588      3397      3538      3471      3493      3368      3304 
dram[7]:      3206      3176      3270      3195      3331      3361      3195      3346      3418      3515      3531      3434      3428      3435      3222      3362 
dram[8]:      3237      3182      3268      3350      3255      3328      3272      3188      3623      3458      3491      3582      3493      3390      3288      3289 
dram[9]:      3194      3123      3287      3331      3357      3241      3245      3280      3507      3544      3478      3464      3387      3465      3350      3350 
dram[10]:      3189      3166      3393      3238      3249      3325      3187      3195      3533      3456      3574      3509      3386      3484      3289      3264 
dram[11]:      3097      3150      3201      3335      3287      3226      3344      3296      3557      3619      3519      3503      3452      3451      3378      3246 
total dram writes = 642591
bank skew: 3623/3085 = 1.17
chip skew: 53808/53284 = 1.01
average mf latency per bank:
dram[0]:       1465      1291      1432      1288      1406      1328      1448      1340      1465      1353      1444      1321      1456      1315      1464      1295
dram[1]:       1890      1697      1923      1703      1870      1703      1844      1633      1917      1733      1926      1722      1923      1687      1926      1695
dram[2]:       1610      1601      1625      1625      1606      1653      1653      1651      1659      1692      1633      1645      1642      1676      1654      1630
dram[3]:       1559      2286      1532      2212      1538      2207      1538      2201      1565      2202      1625      2310      1564      2281      1544      2175
dram[4]:       1855      1713      1801      1724      1843      1679      4426      1678      1889      1800      1806      1727      1822      1657      1910      1636
dram[5]:       1506      1445      1570      1425      1536      1474      1472      1442      1493      1461      1557      1513      1498      1483      1479      1496
dram[6]:       1777      2011      1803      2054      1767      1999      1790      2024      1907      2052      1820      2129      1873      2080      1795      2042
dram[7]:       1882      1804      1841      1797      1916      1796      1848      1795      1863      1868      1915      1794      1878      1800      1828      1811
dram[8]:       2077      1978      2071      1983      2009      1978      2014      1940      2051      2008      2036      2045      2006      2010      2019      2033
dram[9]:       1713      1652      1695      1686      1775      1688      1702      1699      1817      1722      1698      1742      1766      1699      1714      1660
dram[10]:       1837      1539      4075      1527      1853      1564      1845      1559      1821      1580      1859      1591      1859      1561      1816      1564
dram[11]:       1611      1537      1626      1525      1645      1547      1636      1524      1680      1592      1627      1629      1659      1602      1645      1525
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15156568 n_nop=13211140 n_act=730795 n_pre=730779 n_ref_event=0 n_req=800906 n_rd=756995 n_rd_L2_A=0 n_write=0 n_wr_bk=53492 bw_util=0.2139
n_activity=9749234 dram_eff=0.3325
bk0: 47252a 8170746i bk1: 46807a 8220037i bk2: 47454a 8161300i bk3: 46188a 8333636i bk4: 46855a 8257684i bk5: 48433a 8026547i bk6: 45245a 8403870i bk7: 47596a 8138258i bk8: 47416a 8101074i bk9: 48522a 7992237i bk10: 48076a 8048811i bk11: 48493a 8025386i bk12: 47856a 8082945i bk13: 48144a 8054904i bk14: 45366a 8406909i bk15: 47292a 8203828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087542
Row_Buffer_Locality_read = 0.085738
Row_Buffer_Locality_write = 0.118649
Bank_Level_Parallism = 11.832401
Bank_Level_Parallism_Col = 2.388995
Bank_Level_Parallism_Ready = 1.112627
write_to_read_ratio_blp_rw_average = 0.124171
GrpLevelPara = 2.066921 

BW Util details:
bwutil = 0.213897 
total_CMD = 15156568 
util_bw = 3241948 
Wasted_Col = 6030215 
Wasted_Row = 262415 
Idle = 5621990 

BW Util Bottlenecks: 
RCDc_limit = 10950648 
RCDWRc_limit = 323911 
WTRc_limit = 1919804 
RTWc_limit = 2161738 
CCDLc_limit = 694345 
rwq = 0 
CCDLc_limit_alone = 549617 
WTRc_limit_alone = 1870186 
RTWc_limit_alone = 2066628 

Commands details: 
total_CMD = 15156568 
n_nop = 13211140 
Read = 756995 
Write = 0 
L2_Alloc = 0 
L2_WB = 53492 
n_act = 730795 
n_pre = 730779 
n_ref = 0 
n_req = 800906 
total_req = 810487 

Dual Bus Interface Util: 
issued_total_row = 1461574 
issued_total_col = 810487 
Row_Bus_Util =  0.096432 
CoL_Bus_Util = 0.053474 
Either_Row_CoL_Bus_Util = 0.128355 
Issued_on_Two_Bus_Simul_Util = 0.021551 
issued_two_Eff = 0.167898 
queue_avg = 26.011103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0111
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15156568 n_nop=13199380 n_act=736560 n_pre=736544 n_ref_event=0 n_req=810683 n_rd=766355 n_rd_L2_A=0 n_write=0 n_wr_bk=53808 bw_util=0.2165
n_activity=9747390 dram_eff=0.3366
bk0: 46737a 8175493i bk1: 47996a 8015704i bk2: 48003a 7969849i bk3: 47805a 8001706i bk4: 47620a 8035385i bk5: 47262a 8053355i bk6: 46648a 8156351i bk7: 46402a 8171565i bk8: 50142a 7740499i bk9: 48139a 7921247i bk10: 49781a 7755299i bk11: 49626a 7767567i bk12: 47786a 7995819i bk13: 48531a 7890246i bk14: 47562a 8064718i bk15: 46315a 8168296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091433
Row_Buffer_Locality_read = 0.089619
Row_Buffer_Locality_write = 0.122789
Bank_Level_Parallism = 12.118091
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.216451 
total_CMD = 15156568 
util_bw = 3280652 
Wasted_Col = 6016411 
Wasted_Row = 240292 
Idle = 5619213 

BW Util Bottlenecks: 
RCDc_limit = 10983208 
RCDWRc_limit = 322137 
WTRc_limit = 1935767 
RTWc_limit = 2233747 
CCDLc_limit = 711932 
rwq = 0 
CCDLc_limit_alone = 562385 
WTRc_limit_alone = 1885718 
RTWc_limit_alone = 2134249 

Commands details: 
total_CMD = 15156568 
n_nop = 13199380 
Read = 766355 
Write = 0 
L2_Alloc = 0 
L2_WB = 53808 
n_act = 736560 
n_pre = 736544 
n_ref = 0 
n_req = 810683 
total_req = 820163 

Dual Bus Interface Util: 
issued_total_row = 1473104 
issued_total_col = 820163 
Row_Bus_Util =  0.097192 
CoL_Bus_Util = 0.054113 
Either_Row_CoL_Bus_Util = 0.129131 
Issued_on_Two_Bus_Simul_Util = 0.022174 
issued_two_Eff = 0.171715 
queue_avg = 27.602859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.6029
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15156568 n_nop=13211765 n_act=729718 n_pre=729702 n_ref_event=0 n_req=799474 n_rd=755825 n_rd_L2_A=0 n_write=0 n_wr_bk=53284 bw_util=0.2135
n_activity=9746408 dram_eff=0.3321
bk0: 46131a 8385769i bk1: 46861a 8294475i bk2: 45536a 8456626i bk3: 47802a 8208407i bk4: 46447a 8356367i bk5: 47245a 8253724i bk6: 46507a 8323664i bk7: 48168a 8132039i bk8: 47340a 8197637i bk9: 49352a 7991330i bk10: 47035a 8229839i bk11: 48266a 8127076i bk12: 47756a 8165099i bk13: 47703a 8170263i bk14: 46717a 8319087i bk15: 46959a 8315549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087254
Row_Buffer_Locality_read = 0.085622
Row_Buffer_Locality_write = 0.115512
Bank_Level_Parallism = 11.702462
Bank_Level_Parallism_Col = 2.380226
Bank_Level_Parallism_Ready = 1.110851
write_to_read_ratio_blp_rw_average = 0.122144
GrpLevelPara = 2.062377 

BW Util details:
bwutil = 0.213534 
total_CMD = 15156568 
util_bw = 3236436 
Wasted_Col = 6028450 
Wasted_Row = 263621 
Idle = 5628061 

BW Util Bottlenecks: 
RCDc_limit = 10943418 
RCDWRc_limit = 322050 
WTRc_limit = 1916317 
RTWc_limit = 2121665 
CCDLc_limit = 689662 
rwq = 0 
CCDLc_limit_alone = 547627 
WTRc_limit_alone = 1867356 
RTWc_limit_alone = 2028591 

Commands details: 
total_CMD = 15156568 
n_nop = 13211765 
Read = 755825 
Write = 0 
L2_Alloc = 0 
L2_WB = 53284 
n_act = 729718 
n_pre = 729702 
n_ref = 0 
n_req = 799474 
total_req = 809109 

Dual Bus Interface Util: 
issued_total_row = 1459420 
issued_total_col = 809109 
Row_Bus_Util =  0.096290 
CoL_Bus_Util = 0.053383 
Either_Row_CoL_Bus_Util = 0.128314 
Issued_on_Two_Bus_Simul_Util = 0.021359 
issued_two_Eff = 0.166457 
queue_avg = 25.294250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2943
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15156568 n_nop=13195106 n_act=736255 n_pre=736239 n_ref_event=0 n_req=812396 n_rd=768136 n_rd_L2_A=0 n_write=0 n_wr_bk=53729 bw_util=0.2169
n_activity=9759704 dram_eff=0.3368
bk0: 47591a 7925486i bk1: 48430a 7832693i bk2: 47633a 7949014i bk3: 48411a 7830570i bk4: 46695a 8038592i bk5: 47802a 7939526i bk6: 47653a 7915428i bk7: 46709a 8043359i bk8: 48069a 7831774i bk9: 48869a 7738474i bk10: 48969a 7721597i bk11: 50138a 7605716i bk12: 47978a 7838868i bk13: 49670a 7673402i bk14: 46494a 8054792i bk15: 47025a 8003808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093724
Row_Buffer_Locality_read = 0.091721
Row_Buffer_Locality_write = 0.128491
Bank_Level_Parallism = 12.312946
Bank_Level_Parallism_Col = 2.427483
Bank_Level_Parallism_Ready = 1.116968
write_to_read_ratio_blp_rw_average = 0.128939
GrpLevelPara = 2.096198 

BW Util details:
bwutil = 0.216900 
total_CMD = 15156568 
util_bw = 3287460 
Wasted_Col = 6011626 
Wasted_Row = 246301 
Idle = 5611181 

BW Util Bottlenecks: 
RCDc_limit = 10971692 
RCDWRc_limit = 320280 
WTRc_limit = 1925055 
RTWc_limit = 2295025 
CCDLc_limit = 709051 
rwq = 0 
CCDLc_limit_alone = 556013 
WTRc_limit_alone = 1875073 
RTWc_limit_alone = 2191969 

Commands details: 
total_CMD = 15156568 
n_nop = 13195106 
Read = 768136 
Write = 0 
L2_Alloc = 0 
L2_WB = 53729 
n_act = 736255 
n_pre = 736239 
n_ref = 0 
n_req = 812396 
total_req = 821865 

Dual Bus Interface Util: 
issued_total_row = 1472494 
issued_total_col = 821865 
Row_Bus_Util =  0.097152 
CoL_Bus_Util = 0.054225 
Either_Row_CoL_Bus_Util = 0.129413 
Issued_on_Two_Bus_Simul_Util = 0.021964 
issued_two_Eff = 0.169719 
queue_avg = 29.475513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.4755
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15156568 n_nop=13209491 n_act=731220 n_pre=731204 n_ref_event=0 n_req=801668 n_rd=757735 n_rd_L2_A=0 n_write=0 n_wr_bk=53458 bw_util=0.2141
n_activity=9737510 dram_eff=0.3332
bk0: 46364a 8295750i bk1: 47231a 8207994i bk2: 46376a 8302575i bk3: 47357a 8182655i bk4: 47971a 8129444i bk5: 46291a 8302312i bk6: 47154a 8201475i bk7: 47437a 8140506i bk8: 48638a 7967915i bk9: 48593a 7995438i bk10: 48137a 8026339i bk11: 48175a 8041524i bk12: 47903a 8054960i bk13: 47460a 8181631i bk14: 46704a 8301335i bk15: 45944a 8394438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087877
Row_Buffer_Locality_read = 0.086134
Row_Buffer_Locality_write = 0.117930
Bank_Level_Parallism = 11.832733
Bank_Level_Parallism_Col = 2.395496
Bank_Level_Parallism_Ready = 1.113150
write_to_read_ratio_blp_rw_average = 0.125063
GrpLevelPara = 2.071737 

BW Util details:
bwutil = 0.214084 
total_CMD = 15156568 
util_bw = 3244772 
Wasted_Col = 6022274 
Wasted_Row = 258673 
Idle = 5630849 

BW Util Bottlenecks: 
RCDc_limit = 10950062 
RCDWRc_limit = 322654 
WTRc_limit = 1924358 
RTWc_limit = 2184024 
CCDLc_limit = 693233 
rwq = 0 
CCDLc_limit_alone = 547583 
WTRc_limit_alone = 1874997 
RTWc_limit_alone = 2087735 

Commands details: 
total_CMD = 15156568 
n_nop = 13209491 
Read = 757735 
Write = 0 
L2_Alloc = 0 
L2_WB = 53458 
n_act = 731220 
n_pre = 731204 
n_ref = 0 
n_req = 801668 
total_req = 811193 

Dual Bus Interface Util: 
issued_total_row = 1462424 
issued_total_col = 811193 
Row_Bus_Util =  0.096488 
CoL_Bus_Util = 0.053521 
Either_Row_CoL_Bus_Util = 0.128464 
Issued_on_Two_Bus_Simul_Util = 0.021544 
issued_two_Eff = 0.167708 
queue_avg = 26.237410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15156568 n_nop=13212868 n_act=728221 n_pre=728205 n_ref_event=0 n_req=796710 n_rd=752910 n_rd_L2_A=0 n_write=0 n_wr_bk=53371 bw_util=0.2128
n_activity=9749150 dram_eff=0.3308
bk0: 47131a 8346487i bk1: 46578a 8443598i bk2: 46917a 8354736i bk3: 46612a 8374236i bk4: 46082a 8422511i bk5: 47604a 8307267i bk6: 45605a 8496630i bk7: 45787a 8469005i bk8: 47312a 8237728i bk9: 48686a 8113131i bk10: 49275a 8074502i bk11: 49279a 8057319i bk12: 47037a 8336223i bk13: 47560a 8244082i bk14: 45357a 8566462i bk15: 46088a 8459091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085965
Row_Buffer_Locality_read = 0.084273
Row_Buffer_Locality_write = 0.115046
Bank_Level_Parallism = 11.558330
Bank_Level_Parallism_Col = 2.375592
Bank_Level_Parallism_Ready = 1.111361
write_to_read_ratio_blp_rw_average = 0.122068
GrpLevelPara = 2.058622 

BW Util details:
bwutil = 0.212787 
total_CMD = 15156568 
util_bw = 3225124 
Wasted_Col = 6032566 
Wasted_Row = 270625 
Idle = 5628253 

BW Util Bottlenecks: 
RCDc_limit = 10935185 
RCDWRc_limit = 324174 
WTRc_limit = 1917817 
RTWc_limit = 2109579 
CCDLc_limit = 684764 
rwq = 0 
CCDLc_limit_alone = 543875 
WTRc_limit_alone = 1868825 
RTWc_limit_alone = 2017682 

Commands details: 
total_CMD = 15156568 
n_nop = 13212868 
Read = 752910 
Write = 0 
L2_Alloc = 0 
L2_WB = 53371 
n_act = 728221 
n_pre = 728205 
n_ref = 0 
n_req = 796710 
total_req = 806281 

Dual Bus Interface Util: 
issued_total_row = 1456426 
issued_total_col = 806281 
Row_Bus_Util =  0.096092 
CoL_Bus_Util = 0.053197 
Either_Row_CoL_Bus_Util = 0.128241 
Issued_on_Two_Bus_Simul_Util = 0.021047 
issued_two_Eff = 0.164124 
queue_avg = 24.463270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4633
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15156568 n_nop=13201449 n_act=733099 n_pre=733083 n_ref_event=0 n_req=807712 n_rd=763688 n_rd_L2_A=0 n_write=0 n_wr_bk=53629 bw_util=0.2157
n_activity=9752292 dram_eff=0.3352
bk0: 46219a 8143064i bk1: 47332a 8026760i bk2: 47904a 7968112i bk3: 48735a 7841952i bk4: 46915a 8083376i bk5: 46682a 8064821i bk6: 47183a 8044040i bk7: 47289a 7957008i bk8: 49027a 7786374i bk9: 48734a 7815845i bk10: 47120a 8034729i bk11: 49927a 7713389i bk12: 48616a 7845520i bk13: 48102a 7931904i bk14: 47242a 8020820i bk15: 46661a 8103088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092378
Row_Buffer_Locality_read = 0.090541
Row_Buffer_Locality_write = 0.124250
Bank_Level_Parallism = 12.178049
Bank_Level_Parallism_Col = 2.421746
Bank_Level_Parallism_Ready = 1.115005
write_to_read_ratio_blp_rw_average = 0.129202
GrpLevelPara = 2.089370 

BW Util details:
bwutil = 0.215700 
total_CMD = 15156568 
util_bw = 3269268 
Wasted_Col = 6006751 
Wasted_Row = 256710 
Idle = 5623839 

BW Util Bottlenecks: 
RCDc_limit = 10942539 
RCDWRc_limit = 320187 
WTRc_limit = 1918169 
RTWc_limit = 2290368 
CCDLc_limit = 705672 
rwq = 0 
CCDLc_limit_alone = 553698 
WTRc_limit_alone = 1868393 
RTWc_limit_alone = 2188170 

Commands details: 
total_CMD = 15156568 
n_nop = 13201449 
Read = 763688 
Write = 0 
L2_Alloc = 0 
L2_WB = 53629 
n_act = 733099 
n_pre = 733083 
n_ref = 0 
n_req = 807712 
total_req = 817317 

Dual Bus Interface Util: 
issued_total_row = 1466182 
issued_total_col = 817317 
Row_Bus_Util =  0.096736 
CoL_Bus_Util = 0.053925 
Either_Row_CoL_Bus_Util = 0.128995 
Issued_on_Two_Bus_Simul_Util = 0.021666 
issued_two_Eff = 0.167959 
queue_avg = 28.759342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.7593
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15156568 n_nop=13206067 n_act=732644 n_pre=732628 n_ref_event=0 n_req=805549 n_rd=761738 n_rd_L2_A=0 n_write=0 n_wr_bk=53425 bw_util=0.2151
n_activity=9736084 dram_eff=0.3349
bk0: 47199a 8094846i bk1: 47321a 8058877i bk2: 47310a 8078238i bk3: 46591a 8164742i bk4: 47601a 8057335i bk5: 47020a 8130407i bk6: 46462a 8173794i bk7: 47593a 8014322i bk8: 48108a 7928045i bk9: 49986a 7752864i bk10: 49683a 7778047i bk11: 48278a 7897192i bk12: 47397a 8051158i bk13: 47336a 8062000i bk14: 46641a 8175524i bk15: 47212a 8111374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090503
Row_Buffer_Locality_read = 0.088809
Row_Buffer_Locality_write = 0.119970
Bank_Level_Parallism = 12.069126
Bank_Level_Parallism_Col = 2.407650
Bank_Level_Parallism_Ready = 1.113138
write_to_read_ratio_blp_rw_average = 0.127209
GrpLevelPara = 2.082607 

BW Util details:
bwutil = 0.215131 
total_CMD = 15156568 
util_bw = 3260652 
Wasted_Col = 6010406 
Wasted_Row = 251229 
Idle = 5634281 

BW Util Bottlenecks: 
RCDc_limit = 10946321 
RCDWRc_limit = 320745 
WTRc_limit = 1925405 
RTWc_limit = 2228999 
CCDLc_limit = 703003 
rwq = 0 
CCDLc_limit_alone = 554004 
WTRc_limit_alone = 1875963 
RTWc_limit_alone = 2129442 

Commands details: 
total_CMD = 15156568 
n_nop = 13206067 
Read = 761738 
Write = 0 
L2_Alloc = 0 
L2_WB = 53425 
n_act = 732644 
n_pre = 732628 
n_ref = 0 
n_req = 805549 
total_req = 815163 

Dual Bus Interface Util: 
issued_total_row = 1465272 
issued_total_col = 815163 
Row_Bus_Util =  0.096676 
CoL_Bus_Util = 0.053783 
Either_Row_CoL_Bus_Util = 0.128690 
Issued_on_Two_Bus_Simul_Util = 0.021768 
issued_two_Eff = 0.169153 
queue_avg = 27.980177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.9802
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15156568 n_nop=13206226 n_act=733368 n_pre=733352 n_ref_event=0 n_req=808729 n_rd=764676 n_rd_L2_A=0 n_write=0 n_wr_bk=53694 bw_util=0.216
n_activity=9740633 dram_eff=0.3361
bk0: 47812a 8014628i bk1: 47547a 7991514i bk2: 47490a 8010770i bk3: 48015a 7941587i bk4: 46568a 8087060i bk5: 48113a 7935967i bk6: 47065a 8055126i bk7: 46382a 8128784i bk8: 49985a 7702341i bk9: 47938a 7857300i bk10: 49166a 7789641i bk11: 49595a 7720128i bk12: 47379a 7983445i bk13: 48432a 7888792i bk14: 46119a 8152073i bk15: 47070a 8061633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093184
Row_Buffer_Locality_read = 0.091253
Row_Buffer_Locality_write = 0.126711
Bank_Level_Parallism = 12.199253
Bank_Level_Parallism_Col = 2.427453
Bank_Level_Parallism_Ready = 1.116888
write_to_read_ratio_blp_rw_average = 0.129889
GrpLevelPara = 2.094397 

BW Util details:
bwutil = 0.215978 
total_CMD = 15156568 
util_bw = 3273480 
Wasted_Col = 5994629 
Wasted_Row = 252967 
Idle = 5635492 

BW Util Bottlenecks: 
RCDc_limit = 10931302 
RCDWRc_limit = 319473 
WTRc_limit = 1925279 
RTWc_limit = 2299431 
CCDLc_limit = 711875 
rwq = 0 
CCDLc_limit_alone = 558987 
WTRc_limit_alone = 1875461 
RTWc_limit_alone = 2196361 

Commands details: 
total_CMD = 15156568 
n_nop = 13206226 
Read = 764676 
Write = 0 
L2_Alloc = 0 
L2_WB = 53694 
n_act = 733368 
n_pre = 733352 
n_ref = 0 
n_req = 808729 
total_req = 818370 

Dual Bus Interface Util: 
issued_total_row = 1466720 
issued_total_col = 818370 
Row_Bus_Util =  0.096771 
CoL_Bus_Util = 0.053994 
Either_Row_CoL_Bus_Util = 0.128680 
Issued_on_Two_Bus_Simul_Util = 0.022086 
issued_two_Eff = 0.171636 
queue_avg = 28.875149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.8751
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15156568 n_nop=13206815 n_act=731743 n_pre=731727 n_ref_event=0 n_req=804242 n_rd=760293 n_rd_L2_A=0 n_write=0 n_wr_bk=53603 bw_util=0.2148
n_activity=9740166 dram_eff=0.3342
bk0: 46459a 8207515i bk1: 46634a 8203617i bk2: 46423a 8259480i bk3: 48245a 8053880i bk4: 46885a 8179726i bk5: 46918a 8142597i bk6: 46533a 8202522i bk7: 48402a 7975406i bk8: 49182a 7882162i bk9: 49146a 7899915i bk10: 48151a 7990509i bk11: 49030a 7914494i bk12: 47222a 8149166i bk13: 47420a 8115993i bk14: 46809a 8217165i bk15: 46834a 8181037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090147
Row_Buffer_Locality_read = 0.088274
Row_Buffer_Locality_write = 0.122551
Bank_Level_Parallism = 11.954810
Bank_Level_Parallism_Col = 2.407156
Bank_Level_Parallism_Ready = 1.114302
write_to_read_ratio_blp_rw_average = 0.126772
GrpLevelPara = 2.080603 

BW Util details:
bwutil = 0.214797 
total_CMD = 15156568 
util_bw = 3255584 
Wasted_Col = 6013528 
Wasted_Row = 256397 
Idle = 5631059 

BW Util Bottlenecks: 
RCDc_limit = 10942679 
RCDWRc_limit = 320829 
WTRc_limit = 1915567 
RTWc_limit = 2230739 
CCDLc_limit = 700389 
rwq = 0 
CCDLc_limit_alone = 552053 
WTRc_limit_alone = 1866241 
RTWc_limit_alone = 2131729 

Commands details: 
total_CMD = 15156568 
n_nop = 13206815 
Read = 760293 
Write = 0 
L2_Alloc = 0 
L2_WB = 53603 
n_act = 731743 
n_pre = 731727 
n_ref = 0 
n_req = 804242 
total_req = 813896 

Dual Bus Interface Util: 
issued_total_row = 1463470 
issued_total_col = 813896 
Row_Bus_Util =  0.096557 
CoL_Bus_Util = 0.053699 
Either_Row_CoL_Bus_Util = 0.128641 
Issued_on_Two_Bus_Simul_Util = 0.021615 
issued_two_Eff = 0.168028 
queue_avg = 26.861082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8611
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15156568 n_nop=13218662 n_act=730502 n_pre=730486 n_ref_event=0 n_req=801056 n_rd=757085 n_rd_L2_A=0 n_write=0 n_wr_bk=53437 bw_util=0.2139
n_activity=9733154 dram_eff=0.3331
bk0: 48031a 8126202i bk1: 47212a 8161780i bk2: 48579a 7993039i bk3: 46032a 8281992i bk4: 46873a 8191209i bk5: 46859a 8175402i bk6: 45805a 8276703i bk7: 46217a 8240439i bk8: 48493a 7953521i bk9: 47529a 8037429i bk10: 49412a 7809445i bk11: 48505a 7947880i bk12: 47282a 8112738i bk13: 47604a 8099451i bk14: 46501a 8253924i bk15: 46151a 8308842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088076
Row_Buffer_Locality_read = 0.086438
Row_Buffer_Locality_write = 0.116281
Bank_Level_Parallism = 11.929539
Bank_Level_Parallism_Col = 2.393673
Bank_Level_Parallism_Ready = 1.112553
write_to_read_ratio_blp_rw_average = 0.124378
GrpLevelPara = 2.071721 

BW Util details:
bwutil = 0.213906 
total_CMD = 15156568 
util_bw = 3242088 
Wasted_Col = 6010531 
Wasted_Row = 260149 
Idle = 5643800 

BW Util Bottlenecks: 
RCDc_limit = 10926136 
RCDWRc_limit = 323827 
WTRc_limit = 1922716 
RTWc_limit = 2165935 
CCDLc_limit = 699053 
rwq = 0 
CCDLc_limit_alone = 554257 
WTRc_limit_alone = 1873267 
RTWc_limit_alone = 2070588 

Commands details: 
total_CMD = 15156568 
n_nop = 13218662 
Read = 757085 
Write = 0 
L2_Alloc = 0 
L2_WB = 53437 
n_act = 730502 
n_pre = 730486 
n_ref = 0 
n_req = 801056 
total_req = 810522 

Dual Bus Interface Util: 
issued_total_row = 1460988 
issued_total_col = 810522 
Row_Bus_Util =  0.096393 
CoL_Bus_Util = 0.053477 
Either_Row_CoL_Bus_Util = 0.127859 
Issued_on_Two_Bus_Simul_Util = 0.022011 
issued_two_Eff = 0.172147 
queue_avg = 26.616310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6163
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15156568 n_nop=13210258 n_act=730304 n_pre=730288 n_ref_event=0 n_req=802071 n_rd=758048 n_rd_L2_A=0 n_write=0 n_wr_bk=53661 bw_util=0.2142
n_activity=9742449 dram_eff=0.3333
bk0: 46186a 8338743i bk1: 47369a 8208607i bk2: 45815a 8376772i bk3: 47584a 8164586i bk4: 46879a 8232717i bk5: 46278a 8305507i bk6: 47150a 8165072i bk7: 47025a 8161410i bk8: 48808a 7977316i bk9: 49325a 7877565i bk10: 47787a 8074196i bk11: 48749a 7983063i bk12: 47841a 8103851i bk13: 48308a 8037392i bk14: 47114a 8229733i bk15: 45830a 8388602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089477
Row_Buffer_Locality_read = 0.087764
Row_Buffer_Locality_write = 0.118983
Bank_Level_Parallism = 11.845455
Bank_Level_Parallism_Col = 2.393887
Bank_Level_Parallism_Ready = 1.113325
write_to_read_ratio_blp_rw_average = 0.124661
GrpLevelPara = 2.070579 

BW Util details:
bwutil = 0.214220 
total_CMD = 15156568 
util_bw = 3246836 
Wasted_Col = 6015381 
Wasted_Row = 262118 
Idle = 5632233 

BW Util Bottlenecks: 
RCDc_limit = 10927977 
RCDWRc_limit = 323325 
WTRc_limit = 1921286 
RTWc_limit = 2172661 
CCDLc_limit = 696364 
rwq = 0 
CCDLc_limit_alone = 551557 
WTRc_limit_alone = 1871958 
RTWc_limit_alone = 2077182 

Commands details: 
total_CMD = 15156568 
n_nop = 13210258 
Read = 758048 
Write = 0 
L2_Alloc = 0 
L2_WB = 53661 
n_act = 730304 
n_pre = 730288 
n_ref = 0 
n_req = 802071 
total_req = 811709 

Dual Bus Interface Util: 
issued_total_row = 1460592 
issued_total_col = 811709 
Row_Bus_Util =  0.096367 
CoL_Bus_Util = 0.053555 
Either_Row_CoL_Bus_Util = 0.128414 
Issued_on_Two_Bus_Simul_Util = 0.021508 
issued_two_Eff = 0.167492 
queue_avg = 26.462202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4622

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654242, Miss = 378636, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 657191, Miss = 384591, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653831, Miss = 387395, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660735, Miss = 385189, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 650218, Miss = 376577, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672815, Miss = 385462, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654486, Miss = 384181, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653482, Miss = 390154, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954791, Miss = 382343, Miss_rate = 0.400, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 650383, Miss = 381592, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653609, Miss = 377844, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657986, Miss = 381326, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 658225, Miss = 383354, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649894, Miss = 386586, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667742, Miss = 383514, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659610, Miss = 384457, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668509, Miss = 384697, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657500, Miss = 386203, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 656003, Miss = 380765, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662754, Miss = 385730, Miss_rate = 0.582, Pending_hits = 3583, Reservation_fails = 5022
L2_cache_bank[20]: Access = 956798, Miss = 384079, Miss_rate = 0.401, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 654199, Miss = 379204, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 662238, Miss = 380692, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 655162, Miss = 383586, Miss_rate = 0.585, Pending_hits = 3621, Reservation_fails = 20179
L2_total_cache_accesses = 16382403
L2_total_cache_misses = 9198157
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89798
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6799750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7779048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1344436
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89798
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16013032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369371
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=16382403
icnt_total_pkts_simt_to_mem=16382403
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16382403
Req_Network_cycles = 5910239
Req_Network_injected_packets_per_cycle =       2.7719 
Req_Network_conflicts_per_cycle =       1.5696
Req_Network_conflicts_per_cycle_util =       2.4283
Req_Bank_Level_Parallism =       4.2885
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.5773
Req_Network_out_buffer_full_per_cycle =       0.0529
Req_Network_out_buffer_avg_util =      20.6189

Reply_Network_injected_packets_num = 16382403
Reply_Network_cycles = 5910239
Reply_Network_injected_packets_per_cycle =        2.7719
Reply_Network_conflicts_per_cycle =        0.6940
Reply_Network_conflicts_per_cycle_util =       1.0732
Reply_Bank_Level_Parallism =       4.2864
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0945
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0924
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 51 min, 28 sec (28288 sec)
gpgpu_simulation_rate = 2666 (inst/sec)
gpgpu_simulation_rate = 208 (cycle/sec)
gpgpu_silicon_slowdown = 6562500x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 29: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 29 
gpu_sim_cycle = 13234
gpu_sim_insn = 6166
gpu_ipc =       0.4659
gpu_tot_sim_cycle = 5923473
gpu_tot_sim_insn = 75445066
gpu_tot_ipc =      12.7366
gpu_tot_issued_cta = 2364
gpu_occupancy = 4.0281% 
gpu_tot_occupancy = 72.7214% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0036
partiton_level_parallism_total  =       2.7657
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.4012
L2_BW  =       0.1551 GB/Sec
L2_BW_total  =     120.8050 GB/Sec
gpu_total_sim_rate=2665

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557410, Miss = 482041, Miss_rate = 0.865, Pending_hits = 15087, Reservation_fails = 1748830
	L1D_cache_core[1]: Access = 563835, Miss = 494686, Miss_rate = 0.877, Pending_hits = 14773, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 577907, Miss = 501490, Miss_rate = 0.868, Pending_hits = 15336, Reservation_fails = 1914158
	L1D_cache_core[3]: Access = 597451, Miss = 520877, Miss_rate = 0.872, Pending_hits = 15996, Reservation_fails = 1979934
	L1D_cache_core[4]: Access = 578294, Miss = 500820, Miss_rate = 0.866, Pending_hits = 15548, Reservation_fails = 1937892
	L1D_cache_core[5]: Access = 604538, Miss = 523216, Miss_rate = 0.865, Pending_hits = 16285, Reservation_fails = 1921078
	L1D_cache_core[6]: Access = 567303, Miss = 491620, Miss_rate = 0.867, Pending_hits = 15071, Reservation_fails = 1813345
	L1D_cache_core[7]: Access = 585711, Miss = 509063, Miss_rate = 0.869, Pending_hits = 15929, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 590001, Miss = 513463, Miss_rate = 0.870, Pending_hits = 15840, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575447, Miss = 500670, Miss_rate = 0.870, Pending_hits = 15438, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593451, Miss = 514511, Miss_rate = 0.867, Pending_hits = 16198, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594446, Miss = 514852, Miss_rate = 0.866, Pending_hits = 15901, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604474, Miss = 527384, Miss_rate = 0.872, Pending_hits = 15822, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593401, Miss = 513292, Miss_rate = 0.865, Pending_hits = 15241, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593856, Miss = 517153, Miss_rate = 0.871, Pending_hits = 16086, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 565458, Miss = 492782, Miss_rate = 0.871, Pending_hits = 14596, Reservation_fails = 1729768
	L1D_cache_core[29]: Access = 582070, Miss = 510696, Miss_rate = 0.877, Pending_hits = 15292, Reservation_fails = 1786093
	L1D_total_cache_accesses = 17418251
	L1D_total_cache_misses = 15148568
	L1D_total_cache_miss_rate = 0.8697
	L1D_total_cache_pending_hits = 465265
	L1D_total_cache_reservation_fails = 55568498
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1779024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 465265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14493706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55560345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 465265
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17048877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369374

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2454244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52097874
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2364, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11021, 12213, 12584, 9358, 8909, 11135, 9958, 9734, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290632800
gpgpu_n_tot_w_icount = 9082275
gpgpu_n_stall_shd_mem = 23200552
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16013076
gpgpu_n_mem_write_global = 369374
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19711921
gpgpu_n_store_insn = 600482
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5445376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22070029
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1130523
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25125090	W0_Idle:28843679	W0_Scoreboard:422503400	W1:2511825	W2:1054507	W3:669245	W4:479339	W5:362715	W6:289804	W7:243979	W8:213183	W9:192532	W10:177770	W11:173542	W12:168115	W13:159943	W14:158151	W15:154554	W16:144905	W17:144016	W18:138284	W19:140934	W20:136416	W21:129882	W22:119931	W23:103667	W24:88168	W25:72039	W26:56002	W27:44536	W28:36600	W29:28002	W30:17954	W31:8829	W32:662906
single_issue_nums: WS0:2291190	WS1:2280620	WS2:2261172	WS3:2249293	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118436704 {8:14804588,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14774960 {40:369374,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48339520 {40:1208488,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 592183520 {40:14804588,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2954992 {8:369374,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48339520 {40:1208488,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1048 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1986179 	44623 	111105 	242853 	462914 	767959 	1217239 	1818351 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5046956 	3338956 	2652460 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	742961 	131443 	37364 	18667 	9960083 	852296 	800039 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14820174 	1093298 	295640 	116260 	38761 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1239 	1548 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     74232    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     92580    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     81497    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     88451    123364     79933    149815    109480    179603     74846 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     84449     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     44575    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098343  1.091461  1.098237  1.088941  1.090260  1.100286  1.081721  1.098577  1.100333  1.105748  1.100762  1.101754  1.097815  1.097342  1.087367  1.094681 
dram[1]:  1.089056  1.098996  1.097177  1.101413  1.094963  1.099217  1.088988  1.092428  1.118786  1.109176  1.111866  1.113664  1.097563  1.101214  1.101115  1.092479 
dram[2]:  1.089809  1.087933  1.086415  1.097625  1.090433  1.093769  1.096655  1.101722  1.101051  1.110679  1.097111  1.098835  1.099396  1.090375  1.092744  1.093888 
dram[3]:  1.097585  1.107412  1.099703  1.104848  1.090939  1.098229  1.101063  1.094920  1.107992  1.112327  1.109383  1.120076  1.101938  1.114484  1.097439  1.094658 
dram[4]:  1.087407  1.094220  1.089741  1.097200  1.104532  1.084789  1.090041  1.100838  1.113663  1.111653  1.099875  1.100477  1.096729  1.089591  1.094411  1.085173 
dram[5]:  1.094407  1.093020  1.094191  1.088661  1.088808  1.094257  1.087107  1.083880  1.095114  1.102615  1.115991  1.106907  1.093106  1.092697  1.084652  1.087188 
dram[6]:  1.090761  1.097333  1.099233  1.107367  1.094842  1.093135  1.102867  1.098248  1.117560  1.113039  1.093263  1.117794  1.102675  1.104499  1.096924  1.097317 
dram[7]:  1.092881  1.100321  1.096762  1.091153  1.099442  1.098356  1.090133  1.099576  1.105163  1.118389  1.118050  1.099708  1.098830  1.094022  1.094019  1.093765 
dram[8]:  1.104971  1.099207  1.102022  1.104863  1.092394  1.105026  1.098797  1.093242  1.119934  1.100775  1.114075  1.120633  1.094870  1.105421  1.092637  1.093316 
dram[9]:  1.092195  1.089286  1.092992  1.103657  1.104005  1.093966  1.090492  1.102874  1.114045  1.111844  1.099369  1.103124  1.096285  1.096273  1.097318  1.096233 
dram[10]:  1.100371  1.093182  1.101988  1.088676  1.096785  1.089957  1.087828  1.092386  1.108415  1.099607  1.111866  1.104701  1.092864  1.094587  1.092330  1.088124 
dram[11]:  1.087643  1.094141  1.091799  1.097901  1.095462  1.091365  1.096170  1.094210  1.114390  1.116337  1.102202  1.105994  1.102712  1.097379  1.096138  1.086699 
average row locality = 9651222/8784442 = 1.098672
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47252     46807     47454     46188     46855     48433     45245     47596     47417     48522     48076     48493     47856     48144     45366     47292 
dram[1]:     46737     47996     48003     47805     47620     47262     46648     46402     50142     48139     49781     49626     47786     48531     47562     46315 
dram[2]:     46132     46861     45536     47802     46447     47245     46507     48168     47340     49352     47035     48266     47756     47703     46718     46959 
dram[3]:     47591     48430     47633     48413     46695     47802     47653     46709     48069     48869     48969     50138     47979     49670     46494     47025 
dram[4]:     46364     47231     46376     47357     47971     46291     47154     47437     48638     48593     48137     48175     47903     47460     46704     45944 
dram[5]:     47131     46578     46917     46612     46082     47605     45605     45787     47312     48686     49275     49279     47037     47560     45357     46088 
dram[6]:     46219     47332     47904     48735     46915     46682     47185     47289     49027     48734     47120     49927     48617     48102     47242     46661 
dram[7]:     47199     47321     47310     46591     47601     47020     46462     47593     48108     49986     49685     48278     47397     47336     46641     47212 
dram[8]:     47812     47547     47490     48015     46571     48113     47065     46382     49985     47938     49166     49595     47379     48432     46119     47070 
dram[9]:     46459     46634     46423     48245     46887     46918     46533     48402     49182     49146     48151     49030     47222     47420     46809     46834 
dram[10]:     48031     47212     48579     46032     46873     46859     45805     46217     48493     47529     49414     48505     47282     47604     46502     46151 
dram[11]:     46186     47369     45815     47584     46881     46278     47150     47025     48808     49325     47787     48749     47841     48308     47114     45830 
total dram reads = 9123506
bank skew: 50142/45245 = 1.11
chip skew: 768139/752911 = 1.02
number of total write accesses:
dram[0]:      3229      3161      3331      3200      3283      3325      3176      3336      3473      3506      3481      3494      3460      3508      3238      3292 
dram[1]:      3085      3210      3279      3351      3298      3349      3201      3288      3590      3540      3428      3591      3476      3492      3336      3294 
dram[2]:      3154      3119      3188      3301      3289      3270      3255      3277      3436      3585      3500      3449      3434      3362      3349      3316 
dram[3]:      3212      3192      3361      3339      3243      3319      3278      3195      3566      3459      3464      3498      3456      3518      3302      3328 
dram[4]:      3142      3159      3268      3369      3361      3249      3215      3351      3524      3542      3486      3418      3398      3345      3353      3278 
dram[5]:      3190      3218      3340      3234      3189      3277      3179      3195      3494      3504      3543      3584      3454      3423      3241      3306 
dram[6]:      3094      3153      3338      3371      3225      3206      3281      3254      3548      3588      3397      3538      3471      3493      3368      3304 
dram[7]:      3206      3176      3270      3195      3331      3361      3195      3346      3418      3515      3531      3434      3428      3435      3222      3362 
dram[8]:      3237      3182      3268      3350      3255      3328      3272      3188      3623      3458      3491      3582      3495      3390      3288      3289 
dram[9]:      3194      3123      3287      3331      3357      3241      3245      3280      3507      3544      3478      3464      3387      3465      3350      3350 
dram[10]:      3189      3166      3393      3238      3249      3325      3187      3195      3533      3456      3574      3509      3386      3484      3290      3264 
dram[11]:      3097      3150      3201      3335      3287      3226      3344      3296      3557      3619      3519      3503      3452      3451      3378      3246 
total dram writes = 642596
bank skew: 3623/3085 = 1.17
chip skew: 53808/53284 = 1.01
average mf latency per bank:
dram[0]:       1465      1291      1432      1288      1406      1328      1448      1340      1465      1353      1444      1321      1456      1315      1464      1295
dram[1]:       1890      1697      1923      1703      1870      1703      1844      1633      1917      1733      1926      1722      1923      1687      1926      1695
dram[2]:       1610      1601      1625      1625      1606      1653      1653      1651      1659      1692      1633      1645      1642      1676      1654      1630
dram[3]:       1559      2286      1532      2212      1538      2207      1538      2201      1565      2202      1625      2310      1564      2281      1544      2175
dram[4]:       1855      1713      1801      1724      1843      1679      4426      1678      1889      1800      1806      1727      1822      1657      1910      1636
dram[5]:       1506      1445      1570      1425      1536      1474      1472      1442      1493      1461      1557      1513      1498      1483      1479      1496
dram[6]:       1777      2011      1803      2054      1767      1999      1790      2024      1907      2052      1820      2129      1873      2080      1795      2042
dram[7]:       1882      1804      1841      1797      1916      1796      1848      1795      1863      1868      1915      1794      1878      1800      1828      1811
dram[8]:       2077      1978      2071      1983      2009      1978      2014      1940      2051      2008      2036      2045      2006      2010      2019      2033
dram[9]:       1713      1652      1695      1686      1775      1688      1702      1699      1817      1722      1698      1742      1766      1699      1714      1660
dram[10]:       1837      1539      4075      1527      1853      1564      1845      1559      1821      1580      1859      1591      1859      1561      1816      1564
dram[11]:       1611      1537      1626      1525      1645      1547      1636      1524      1680      1592      1627      1629      1659      1602      1645      1525
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15190504 n_nop=13245070 n_act=730797 n_pre=730781 n_ref_event=0 n_req=800908 n_rd=756996 n_rd_L2_A=0 n_write=0 n_wr_bk=53493 bw_util=0.2134
n_activity=9749348 dram_eff=0.3325
bk0: 47252a 8204681i bk1: 46807a 8253974i bk2: 47454a 8195237i bk3: 46188a 8367573i bk4: 46855a 8291621i bk5: 48433a 8060484i bk6: 45245a 8437807i bk7: 47596a 8172196i bk8: 47417a 8134962i bk9: 48522a 8026172i bk10: 48076a 8082679i bk11: 48493a 8059319i bk12: 47856a 8116879i bk13: 48144a 8088839i bk14: 45366a 8440844i bk15: 47292a 8237763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087542
Row_Buffer_Locality_read = 0.085738
Row_Buffer_Locality_write = 0.118646
Bank_Level_Parallism = 11.832326
Bank_Level_Parallism_Col = 2.388989
Bank_Level_Parallism_Ready = 1.112627
write_to_read_ratio_blp_rw_average = 0.124174
GrpLevelPara = 2.066917 

BW Util details:
bwutil = 0.213420 
total_CMD = 15190504 
util_bw = 3241956 
Wasted_Col = 6030257 
Wasted_Row = 262439 
Idle = 5655852 

BW Util Bottlenecks: 
RCDc_limit = 10950672 
RCDWRc_limit = 323923 
WTRc_limit = 1919804 
RTWc_limit = 2161756 
CCDLc_limit = 694345 
rwq = 0 
CCDLc_limit_alone = 549617 
WTRc_limit_alone = 1870186 
RTWc_limit_alone = 2066646 

Commands details: 
total_CMD = 15190504 
n_nop = 13245070 
Read = 756996 
Write = 0 
L2_Alloc = 0 
L2_WB = 53493 
n_act = 730797 
n_pre = 730781 
n_ref = 0 
n_req = 800908 
total_req = 810489 

Dual Bus Interface Util: 
issued_total_row = 1461578 
issued_total_col = 810489 
Row_Bus_Util =  0.096217 
CoL_Bus_Util = 0.053355 
Either_Row_CoL_Bus_Util = 0.128069 
Issued_on_Two_Bus_Simul_Util = 0.021502 
issued_two_Eff = 0.167897 
queue_avg = 25.952993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.953
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15190504 n_nop=13233316 n_act=736560 n_pre=736544 n_ref_event=0 n_req=810683 n_rd=766355 n_rd_L2_A=0 n_write=0 n_wr_bk=53808 bw_util=0.216
n_activity=9747390 dram_eff=0.3366
bk0: 46737a 8209429i bk1: 47996a 8049640i bk2: 48003a 8003785i bk3: 47805a 8035642i bk4: 47620a 8069321i bk5: 47262a 8087291i bk6: 46648a 8190287i bk7: 46402a 8205501i bk8: 50142a 7774435i bk9: 48139a 7955183i bk10: 49781a 7789235i bk11: 49626a 7801503i bk12: 47786a 8029755i bk13: 48531a 7924182i bk14: 47562a 8098654i bk15: 46315a 8202232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091433
Row_Buffer_Locality_read = 0.089619
Row_Buffer_Locality_write = 0.122789
Bank_Level_Parallism = 12.118091
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.215967 
total_CMD = 15190504 
util_bw = 3280652 
Wasted_Col = 6016411 
Wasted_Row = 240292 
Idle = 5653149 

BW Util Bottlenecks: 
RCDc_limit = 10983208 
RCDWRc_limit = 322137 
WTRc_limit = 1935767 
RTWc_limit = 2233747 
CCDLc_limit = 711932 
rwq = 0 
CCDLc_limit_alone = 562385 
WTRc_limit_alone = 1885718 
RTWc_limit_alone = 2134249 

Commands details: 
total_CMD = 15190504 
n_nop = 13233316 
Read = 766355 
Write = 0 
L2_Alloc = 0 
L2_WB = 53808 
n_act = 736560 
n_pre = 736544 
n_ref = 0 
n_req = 810683 
total_req = 820163 

Dual Bus Interface Util: 
issued_total_row = 1473104 
issued_total_col = 820163 
Row_Bus_Util =  0.096975 
CoL_Bus_Util = 0.053992 
Either_Row_CoL_Bus_Util = 0.128843 
Issued_on_Two_Bus_Simul_Util = 0.022124 
issued_two_Eff = 0.171715 
queue_avg = 27.541193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15190504 n_nop=13245695 n_act=729720 n_pre=729704 n_ref_event=0 n_req=799476 n_rd=755827 n_rd_L2_A=0 n_write=0 n_wr_bk=53284 bw_util=0.2131
n_activity=9746612 dram_eff=0.3321
bk0: 46132a 8419656i bk1: 46861a 8328409i bk2: 45536a 8490562i bk3: 47802a 8242343i bk4: 46447a 8390303i bk5: 47245a 8287660i bk6: 46507a 8357600i bk7: 48168a 8165975i bk8: 47340a 8231573i bk9: 49352a 8025266i bk10: 47035a 8263775i bk11: 48266a 8161012i bk12: 47756a 8199036i bk13: 47703a 8204200i bk14: 46718a 8352975i bk15: 46959a 8349484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087253
Row_Buffer_Locality_read = 0.085621
Row_Buffer_Locality_write = 0.115512
Bank_Level_Parallism = 11.702352
Bank_Level_Parallism_Col = 2.380219
Bank_Level_Parallism_Ready = 1.110851
write_to_read_ratio_blp_rw_average = 0.122143
GrpLevelPara = 2.062371 

BW Util details:
bwutil = 0.213057 
total_CMD = 15190504 
util_bw = 3236444 
Wasted_Col = 6028498 
Wasted_Row = 263669 
Idle = 5661893 

BW Util Bottlenecks: 
RCDc_limit = 10943466 
RCDWRc_limit = 322050 
WTRc_limit = 1916317 
RTWc_limit = 2121665 
CCDLc_limit = 689662 
rwq = 0 
CCDLc_limit_alone = 547627 
WTRc_limit_alone = 1867356 
RTWc_limit_alone = 2028591 

Commands details: 
total_CMD = 15190504 
n_nop = 13245695 
Read = 755827 
Write = 0 
L2_Alloc = 0 
L2_WB = 53284 
n_act = 729720 
n_pre = 729704 
n_ref = 0 
n_req = 799476 
total_req = 809111 

Dual Bus Interface Util: 
issued_total_row = 1459424 
issued_total_col = 809111 
Row_Bus_Util =  0.096075 
CoL_Bus_Util = 0.053264 
Either_Row_CoL_Bus_Util = 0.128028 
Issued_on_Two_Bus_Simul_Util = 0.021311 
issued_two_Eff = 0.166456 
queue_avg = 25.237741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2377
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15190504 n_nop=13229032 n_act=736258 n_pre=736242 n_ref_event=0 n_req=812400 n_rd=768139 n_rd_L2_A=0 n_write=0 n_wr_bk=53730 bw_util=0.2164
n_activity=9759920 dram_eff=0.3368
bk0: 47591a 7959421i bk1: 48430a 7866629i bk2: 47633a 7982950i bk3: 48413a 7864453i bk4: 46695a 8072525i bk5: 47802a 7973460i bk6: 47653a 7949362i bk7: 46709a 8077295i bk8: 48069a 7865711i bk9: 48869a 7772411i bk10: 48969a 7755536i bk11: 50138a 7639655i bk12: 47979a 7872758i bk13: 49670a 7707264i bk14: 46494a 8088726i bk15: 47025a 8037742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093725
Row_Buffer_Locality_read = 0.091722
Row_Buffer_Locality_write = 0.128488
Bank_Level_Parallism = 12.312802
Bank_Level_Parallism_Col = 2.427474
Bank_Level_Parallism_Ready = 1.116967
write_to_read_ratio_blp_rw_average = 0.128942
GrpLevelPara = 2.096191 

BW Util details:
bwutil = 0.216417 
total_CMD = 15190504 
util_bw = 3287476 
Wasted_Col = 6011694 
Wasted_Row = 246349 
Idle = 5644985 

BW Util Bottlenecks: 
RCDc_limit = 10971740 
RCDWRc_limit = 320292 
WTRc_limit = 1925055 
RTWc_limit = 2295045 
CCDLc_limit = 709053 
rwq = 0 
CCDLc_limit_alone = 556015 
WTRc_limit_alone = 1875073 
RTWc_limit_alone = 2191989 

Commands details: 
total_CMD = 15190504 
n_nop = 13229032 
Read = 768139 
Write = 0 
L2_Alloc = 0 
L2_WB = 53730 
n_act = 736258 
n_pre = 736242 
n_ref = 0 
n_req = 812400 
total_req = 821869 

Dual Bus Interface Util: 
issued_total_row = 1472500 
issued_total_col = 821869 
Row_Bus_Util =  0.096936 
CoL_Bus_Util = 0.054104 
Either_Row_CoL_Bus_Util = 0.129125 
Issued_on_Two_Bus_Simul_Util = 0.021915 
issued_two_Eff = 0.169718 
queue_avg = 29.409666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.4097
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15190504 n_nop=13243427 n_act=731220 n_pre=731204 n_ref_event=0 n_req=801668 n_rd=757735 n_rd_L2_A=0 n_write=0 n_wr_bk=53458 bw_util=0.2136
n_activity=9737510 dram_eff=0.3332
bk0: 46364a 8329686i bk1: 47231a 8241930i bk2: 46376a 8336511i bk3: 47357a 8216591i bk4: 47971a 8163380i bk5: 46291a 8336248i bk6: 47154a 8235411i bk7: 47437a 8174442i bk8: 48638a 8001851i bk9: 48593a 8029374i bk10: 48137a 8060275i bk11: 48175a 8075460i bk12: 47903a 8088896i bk13: 47460a 8215567i bk14: 46704a 8335271i bk15: 45944a 8428374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087877
Row_Buffer_Locality_read = 0.086134
Row_Buffer_Locality_write = 0.117930
Bank_Level_Parallism = 11.832733
Bank_Level_Parallism_Col = 2.395496
Bank_Level_Parallism_Ready = 1.113150
write_to_read_ratio_blp_rw_average = 0.125063
GrpLevelPara = 2.071737 

BW Util details:
bwutil = 0.213605 
total_CMD = 15190504 
util_bw = 3244772 
Wasted_Col = 6022274 
Wasted_Row = 258673 
Idle = 5664785 

BW Util Bottlenecks: 
RCDc_limit = 10950062 
RCDWRc_limit = 322654 
WTRc_limit = 1924358 
RTWc_limit = 2184024 
CCDLc_limit = 693233 
rwq = 0 
CCDLc_limit_alone = 547583 
WTRc_limit_alone = 1874997 
RTWc_limit_alone = 2087735 

Commands details: 
total_CMD = 15190504 
n_nop = 13243427 
Read = 757735 
Write = 0 
L2_Alloc = 0 
L2_WB = 53458 
n_act = 731220 
n_pre = 731204 
n_ref = 0 
n_req = 801668 
total_req = 811193 

Dual Bus Interface Util: 
issued_total_row = 1462424 
issued_total_col = 811193 
Row_Bus_Util =  0.096272 
CoL_Bus_Util = 0.053401 
Either_Row_CoL_Bus_Util = 0.128177 
Issued_on_Two_Bus_Simul_Util = 0.021496 
issued_two_Eff = 0.167708 
queue_avg = 26.178795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1788
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15190504 n_nop=13246801 n_act=728222 n_pre=728206 n_ref_event=0 n_req=796711 n_rd=752911 n_rd_L2_A=0 n_write=0 n_wr_bk=53371 bw_util=0.2123
n_activity=9749252 dram_eff=0.3308
bk0: 47131a 8380423i bk1: 46578a 8477534i bk2: 46917a 8388672i bk3: 46612a 8408172i bk4: 46082a 8456447i bk5: 47605a 8341155i bk6: 45605a 8530565i bk7: 45787a 8502941i bk8: 47312a 8271664i bk9: 48686a 8147067i bk10: 49275a 8108438i bk11: 49279a 8091255i bk12: 47037a 8370159i bk13: 47560a 8278018i bk14: 45357a 8600398i bk15: 46088a 8493027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085965
Row_Buffer_Locality_read = 0.084273
Row_Buffer_Locality_write = 0.115046
Bank_Level_Parallism = 11.558275
Bank_Level_Parallism_Col = 2.375589
Bank_Level_Parallism_Ready = 1.111361
write_to_read_ratio_blp_rw_average = 0.122067
GrpLevelPara = 2.058620 

BW Util details:
bwutil = 0.212312 
total_CMD = 15190504 
util_bw = 3225128 
Wasted_Col = 6032590 
Wasted_Row = 270649 
Idle = 5662137 

BW Util Bottlenecks: 
RCDc_limit = 10935209 
RCDWRc_limit = 324174 
WTRc_limit = 1917817 
RTWc_limit = 2109579 
CCDLc_limit = 684764 
rwq = 0 
CCDLc_limit_alone = 543875 
WTRc_limit_alone = 1868825 
RTWc_limit_alone = 2017682 

Commands details: 
total_CMD = 15190504 
n_nop = 13246801 
Read = 752911 
Write = 0 
L2_Alloc = 0 
L2_WB = 53371 
n_act = 728222 
n_pre = 728206 
n_ref = 0 
n_req = 796711 
total_req = 806282 

Dual Bus Interface Util: 
issued_total_row = 1456428 
issued_total_col = 806282 
Row_Bus_Util =  0.095878 
CoL_Bus_Util = 0.053078 
Either_Row_CoL_Bus_Util = 0.127955 
Issued_on_Two_Bus_Simul_Util = 0.021000 
issued_two_Eff = 0.164123 
queue_avg = 24.408619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.4086
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15190504 n_nop=13235378 n_act=733101 n_pre=733085 n_ref_event=0 n_req=807715 n_rd=763691 n_rd_L2_A=0 n_write=0 n_wr_bk=53629 bw_util=0.2152
n_activity=9752518 dram_eff=0.3352
bk0: 46219a 8176999i bk1: 47332a 8060695i bk2: 47904a 8002049i bk3: 48735a 7875889i bk4: 46915a 8117313i bk5: 46682a 8098758i bk6: 47185a 8077928i bk7: 47289a 7990943i bk8: 49027a 7820310i bk9: 48734a 7849781i bk10: 47120a 8068665i bk11: 49927a 7747325i bk12: 48617a 7879408i bk13: 48102a 7965839i bk14: 47242a 8054755i bk15: 46661a 8137023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092379
Row_Buffer_Locality_read = 0.090542
Row_Buffer_Locality_write = 0.124250
Bank_Level_Parallism = 12.177934
Bank_Level_Parallism_Col = 2.421738
Bank_Level_Parallism_Ready = 1.115004
write_to_read_ratio_blp_rw_average = 0.129201
GrpLevelPara = 2.089365 

BW Util details:
bwutil = 0.215219 
total_CMD = 15190504 
util_bw = 3269280 
Wasted_Col = 6006799 
Wasted_Row = 256758 
Idle = 5657667 

BW Util Bottlenecks: 
RCDc_limit = 10942587 
RCDWRc_limit = 320187 
WTRc_limit = 1918169 
RTWc_limit = 2290368 
CCDLc_limit = 705672 
rwq = 0 
CCDLc_limit_alone = 553698 
WTRc_limit_alone = 1868393 
RTWc_limit_alone = 2188170 

Commands details: 
total_CMD = 15190504 
n_nop = 13235378 
Read = 763691 
Write = 0 
L2_Alloc = 0 
L2_WB = 53629 
n_act = 733101 
n_pre = 733085 
n_ref = 0 
n_req = 807715 
total_req = 817320 

Dual Bus Interface Util: 
issued_total_row = 1466186 
issued_total_col = 817320 
Row_Bus_Util =  0.096520 
CoL_Bus_Util = 0.053805 
Either_Row_CoL_Bus_Util = 0.128707 
Issued_on_Two_Bus_Simul_Util = 0.021617 
issued_two_Eff = 0.167958 
queue_avg = 28.695093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6951
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15190504 n_nop=13239999 n_act=732645 n_pre=732629 n_ref_event=0 n_req=805551 n_rd=761740 n_rd_L2_A=0 n_write=0 n_wr_bk=53425 bw_util=0.2147
n_activity=9736208 dram_eff=0.3349
bk0: 47199a 8128782i bk1: 47321a 8092813i bk2: 47310a 8112174i bk3: 46591a 8198678i bk4: 47601a 8091271i bk5: 47020a 8164343i bk6: 46462a 8207730i bk7: 47593a 8048258i bk8: 48108a 7961981i bk9: 49986a 7786800i bk10: 49685a 7811935i bk11: 48278a 7931128i bk12: 47397a 8085094i bk13: 47336a 8095936i bk14: 46641a 8209460i bk15: 47212a 8145310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090505
Row_Buffer_Locality_read = 0.088810
Row_Buffer_Locality_write = 0.119970
Bank_Level_Parallism = 12.069068
Bank_Level_Parallism_Col = 2.407646
Bank_Level_Parallism_Ready = 1.113137
write_to_read_ratio_blp_rw_average = 0.127209
GrpLevelPara = 2.082603 

BW Util details:
bwutil = 0.214651 
total_CMD = 15190504 
util_bw = 3260660 
Wasted_Col = 6010430 
Wasted_Row = 251253 
Idle = 5668161 

BW Util Bottlenecks: 
RCDc_limit = 10946345 
RCDWRc_limit = 320745 
WTRc_limit = 1925405 
RTWc_limit = 2228999 
CCDLc_limit = 703003 
rwq = 0 
CCDLc_limit_alone = 554004 
WTRc_limit_alone = 1875963 
RTWc_limit_alone = 2129442 

Commands details: 
total_CMD = 15190504 
n_nop = 13239999 
Read = 761740 
Write = 0 
L2_Alloc = 0 
L2_WB = 53425 
n_act = 732645 
n_pre = 732629 
n_ref = 0 
n_req = 805551 
total_req = 815165 

Dual Bus Interface Util: 
issued_total_row = 1465274 
issued_total_col = 815165 
Row_Bus_Util =  0.096460 
CoL_Bus_Util = 0.053663 
Either_Row_CoL_Bus_Util = 0.128403 
Issued_on_Two_Bus_Simul_Util = 0.021720 
issued_two_Eff = 0.169153 
queue_avg = 27.917669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.9177
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15190504 n_nop=13240151 n_act=733371 n_pre=733355 n_ref_event=0 n_req=808733 n_rd=764679 n_rd_L2_A=0 n_write=0 n_wr_bk=53696 bw_util=0.2155
n_activity=9740871 dram_eff=0.3361
bk0: 47812a 8048565i bk1: 47547a 8025451i bk2: 47490a 8044707i bk3: 48015a 7975524i bk4: 46571a 8120900i bk5: 48113a 7969901i bk6: 47065a 8089061i bk7: 46382a 8162719i bk8: 49985a 7736276i bk9: 47938a 7891235i bk10: 49166a 7823576i bk11: 49595a 7754064i bk12: 47379a 8017307i bk13: 48432a 7922727i bk14: 46119a 8186009i bk15: 47070a 8095570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093185
Row_Buffer_Locality_read = 0.091254
Row_Buffer_Locality_write = 0.126708
Bank_Level_Parallism = 12.199109
Bank_Level_Parallism_Col = 2.427442
Bank_Level_Parallism_Ready = 1.116888
write_to_read_ratio_blp_rw_average = 0.129892
GrpLevelPara = 2.094388 

BW Util details:
bwutil = 0.215496 
total_CMD = 15190504 
util_bw = 3273500 
Wasted_Col = 5994697 
Wasted_Row = 253015 
Idle = 5669292 

BW Util Bottlenecks: 
RCDc_limit = 10931350 
RCDWRc_limit = 319485 
WTRc_limit = 1925279 
RTWc_limit = 2299449 
CCDLc_limit = 711879 
rwq = 0 
CCDLc_limit_alone = 558989 
WTRc_limit_alone = 1875461 
RTWc_limit_alone = 2196377 

Commands details: 
total_CMD = 15190504 
n_nop = 13240151 
Read = 764679 
Write = 0 
L2_Alloc = 0 
L2_WB = 53696 
n_act = 733371 
n_pre = 733355 
n_ref = 0 
n_req = 808733 
total_req = 818375 

Dual Bus Interface Util: 
issued_total_row = 1466726 
issued_total_col = 818375 
Row_Bus_Util =  0.096555 
CoL_Bus_Util = 0.053874 
Either_Row_CoL_Bus_Util = 0.128393 
Issued_on_Two_Bus_Simul_Util = 0.022037 
issued_two_Eff = 0.171635 
queue_avg = 28.810640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.8106
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15190504 n_nop=13240747 n_act=731744 n_pre=731728 n_ref_event=0 n_req=804244 n_rd=760295 n_rd_L2_A=0 n_write=0 n_wr_bk=53603 bw_util=0.2143
n_activity=9740290 dram_eff=0.3342
bk0: 46459a 8241452i bk1: 46634a 8237554i bk2: 46423a 8293417i bk3: 48245a 8087817i bk4: 46887a 8213614i bk5: 46918a 8176532i bk6: 46533a 8236457i bk7: 48402a 8009341i bk8: 49182a 7916097i bk9: 49146a 7933850i bk10: 48151a 8024444i bk11: 49030a 7948429i bk12: 47222a 8183101i bk13: 47420a 8149930i bk14: 46809a 8251102i bk15: 46834a 8214974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090148
Row_Buffer_Locality_read = 0.088275
Row_Buffer_Locality_write = 0.122551
Bank_Level_Parallism = 11.954753
Bank_Level_Parallism_Col = 2.407152
Bank_Level_Parallism_Ready = 1.114302
write_to_read_ratio_blp_rw_average = 0.126771
GrpLevelPara = 2.080600 

BW Util details:
bwutil = 0.214318 
total_CMD = 15190504 
util_bw = 3255592 
Wasted_Col = 6013552 
Wasted_Row = 256421 
Idle = 5664939 

BW Util Bottlenecks: 
RCDc_limit = 10942703 
RCDWRc_limit = 320829 
WTRc_limit = 1915567 
RTWc_limit = 2230739 
CCDLc_limit = 700389 
rwq = 0 
CCDLc_limit_alone = 552053 
WTRc_limit_alone = 1866241 
RTWc_limit_alone = 2131729 

Commands details: 
total_CMD = 15190504 
n_nop = 13240747 
Read = 760295 
Write = 0 
L2_Alloc = 0 
L2_WB = 53603 
n_act = 731744 
n_pre = 731728 
n_ref = 0 
n_req = 804244 
total_req = 813898 

Dual Bus Interface Util: 
issued_total_row = 1463472 
issued_total_col = 813898 
Row_Bus_Util =  0.096341 
CoL_Bus_Util = 0.053579 
Either_Row_CoL_Bus_Util = 0.128354 
Issued_on_Two_Bus_Simul_Util = 0.021567 
issued_two_Eff = 0.168028 
queue_avg = 26.801075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8011
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15190504 n_nop=13252588 n_act=730505 n_pre=730489 n_ref_event=0 n_req=801060 n_rd=757088 n_rd_L2_A=0 n_write=0 n_wr_bk=53438 bw_util=0.2134
n_activity=9733459 dram_eff=0.3331
bk0: 48031a 8160137i bk1: 47212a 8195715i bk2: 48579a 8026974i bk3: 46032a 8315928i bk4: 46873a 8225145i bk5: 46859a 8209338i bk6: 45805a 8310640i bk7: 46217a 8274376i bk8: 48493a 7987458i bk9: 47529a 8071366i bk10: 49414a 7843333i bk11: 48505a 7981816i bk12: 47282a 8146674i bk13: 47604a 8133387i bk14: 46502a 8287742i bk15: 46151a 8342775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088077
Row_Buffer_Locality_read = 0.086439
Row_Buffer_Locality_write = 0.116279
Bank_Level_Parallism = 11.929344
Bank_Level_Parallism_Col = 2.393664
Bank_Level_Parallism_Ready = 1.112552
write_to_read_ratio_blp_rw_average = 0.124379
GrpLevelPara = 2.071713 

BW Util details:
bwutil = 0.213430 
total_CMD = 15190504 
util_bw = 3242104 
Wasted_Col = 6010594 
Wasted_Row = 260248 
Idle = 5677558 

BW Util Bottlenecks: 
RCDc_limit = 10926184 
RCDWRc_limit = 323842 
WTRc_limit = 1922716 
RTWc_limit = 2165935 
CCDLc_limit = 699053 
rwq = 0 
CCDLc_limit_alone = 554257 
WTRc_limit_alone = 1873267 
RTWc_limit_alone = 2070588 

Commands details: 
total_CMD = 15190504 
n_nop = 13252588 
Read = 757088 
Write = 0 
L2_Alloc = 0 
L2_WB = 53438 
n_act = 730505 
n_pre = 730489 
n_ref = 0 
n_req = 801060 
total_req = 810526 

Dual Bus Interface Util: 
issued_total_row = 1460994 
issued_total_col = 810526 
Row_Bus_Util =  0.096178 
CoL_Bus_Util = 0.053357 
Either_Row_CoL_Bus_Util = 0.127574 
Issued_on_Two_Bus_Simul_Util = 0.021961 
issued_two_Eff = 0.172146 
queue_avg = 26.556850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5569
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15190504 n_nop=13244190 n_act=730305 n_pre=730289 n_ref_event=0 n_req=802073 n_rd=758050 n_rd_L2_A=0 n_write=0 n_wr_bk=53661 bw_util=0.2137
n_activity=9742573 dram_eff=0.3333
bk0: 46186a 8372680i bk1: 47369a 8242544i bk2: 45815a 8410709i bk3: 47584a 8198523i bk4: 46881a 8266605i bk5: 46278a 8339442i bk6: 47150a 8199007i bk7: 47025a 8195345i bk8: 48808a 8011251i bk9: 49325a 7911500i bk10: 47787a 8108131i bk11: 48749a 8016999i bk12: 47841a 8137787i bk13: 48308a 8071328i bk14: 47114a 8263669i bk15: 45830a 8422539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089478
Row_Buffer_Locality_read = 0.087765
Row_Buffer_Locality_write = 0.118983
Bank_Level_Parallism = 11.845399
Bank_Level_Parallism_Col = 2.393884
Bank_Level_Parallism_Ready = 1.113324
write_to_read_ratio_blp_rw_average = 0.124661
GrpLevelPara = 2.070576 

BW Util details:
bwutil = 0.213742 
total_CMD = 15190504 
util_bw = 3246844 
Wasted_Col = 6015405 
Wasted_Row = 262142 
Idle = 5666113 

BW Util Bottlenecks: 
RCDc_limit = 10928001 
RCDWRc_limit = 323325 
WTRc_limit = 1921286 
RTWc_limit = 2172661 
CCDLc_limit = 696364 
rwq = 0 
CCDLc_limit_alone = 551557 
WTRc_limit_alone = 1871958 
RTWc_limit_alone = 2077182 

Commands details: 
total_CMD = 15190504 
n_nop = 13244190 
Read = 758050 
Write = 0 
L2_Alloc = 0 
L2_WB = 53661 
n_act = 730305 
n_pre = 730289 
n_ref = 0 
n_req = 802073 
total_req = 811711 

Dual Bus Interface Util: 
issued_total_row = 1460594 
issued_total_col = 811711 
Row_Bus_Util =  0.096152 
CoL_Bus_Util = 0.053435 
Either_Row_CoL_Bus_Util = 0.128127 
Issued_on_Two_Bus_Simul_Util = 0.021460 
issued_two_Eff = 0.167491 
queue_avg = 26.403084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4031

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654244, Miss = 378637, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 657191, Miss = 384591, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653831, Miss = 387395, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660735, Miss = 385189, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 650222, Miss = 376579, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672817, Miss = 385462, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654488, Miss = 384182, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653484, Miss = 390156, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954792, Miss = 382343, Miss_rate = 0.400, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 650384, Miss = 381592, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653612, Miss = 377844, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657989, Miss = 381327, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 658230, Miss = 383357, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649894, Miss = 386586, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667744, Miss = 383516, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659610, Miss = 384457, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668513, Miss = 384700, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657500, Miss = 386203, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 656006, Miss = 380767, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662755, Miss = 385730, Miss_rate = 0.582, Pending_hits = 3583, Reservation_fails = 5022
L2_cache_bank[20]: Access = 956805, Miss = 384082, Miss_rate = 0.401, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 654199, Miss = 379204, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 662241, Miss = 380694, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 655164, Miss = 383586, Miss_rate = 0.585, Pending_hits = 3621, Reservation_fails = 20179
L2_total_cache_accesses = 16382450
L2_total_cache_misses = 9198179
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89798
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6799772
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7779063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1344443
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89798
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294701
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16013076
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369374
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=16382450
icnt_total_pkts_simt_to_mem=16382450
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16382450
Req_Network_cycles = 5923473
Req_Network_injected_packets_per_cycle =       2.7657 
Req_Network_conflicts_per_cycle =       1.5661
Req_Network_conflicts_per_cycle_util =       2.4283
Req_Bank_Level_Parallism =       4.2884
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.5715
Req_Network_out_buffer_full_per_cycle =       0.0528
Req_Network_out_buffer_avg_util =      20.5729

Reply_Network_injected_packets_num = 16382450
Reply_Network_cycles = 5923473
Reply_Network_injected_packets_per_cycle =        2.7657
Reply_Network_conflicts_per_cycle =        0.6925
Reply_Network_conflicts_per_cycle_util =       1.0732
Reply_Bank_Level_Parallism =       4.2864
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0943
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0922
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 51 min, 39 sec (28299 sec)
gpgpu_simulation_rate = 2665 (inst/sec)
gpgpu_simulation_rate = 209 (cycle/sec)
gpgpu_silicon_slowdown = 6531100x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 30: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 30 
gpu_sim_cycle = 11527
gpu_sim_insn = 6164
gpu_ipc =       0.5347
gpu_tot_sim_cycle = 5935000
gpu_tot_sim_insn = 75451230
gpu_tot_ipc =      12.7129
gpu_tot_issued_cta = 2365
gpu_occupancy = 4.2615% 
gpu_tot_occupancy = 72.7177% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0033
partiton_level_parallism_total  =       2.7603
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.4012
L2_BW  =       0.1440 GB/Sec
L2_BW_total  =     120.5707 GB/Sec
gpu_total_sim_rate=2665

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557410, Miss = 482041, Miss_rate = 0.865, Pending_hits = 15087, Reservation_fails = 1748830
	L1D_cache_core[1]: Access = 563835, Miss = 494686, Miss_rate = 0.877, Pending_hits = 14773, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 577907, Miss = 501490, Miss_rate = 0.868, Pending_hits = 15336, Reservation_fails = 1914158
	L1D_cache_core[3]: Access = 597451, Miss = 520877, Miss_rate = 0.872, Pending_hits = 15996, Reservation_fails = 1979934
	L1D_cache_core[4]: Access = 578294, Miss = 500820, Miss_rate = 0.866, Pending_hits = 15548, Reservation_fails = 1937892
	L1D_cache_core[5]: Access = 604538, Miss = 523216, Miss_rate = 0.865, Pending_hits = 16285, Reservation_fails = 1921078
	L1D_cache_core[6]: Access = 567303, Miss = 491620, Miss_rate = 0.867, Pending_hits = 15071, Reservation_fails = 1813345
	L1D_cache_core[7]: Access = 585711, Miss = 509063, Miss_rate = 0.869, Pending_hits = 15929, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 590001, Miss = 513463, Miss_rate = 0.870, Pending_hits = 15840, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575447, Miss = 500670, Miss_rate = 0.870, Pending_hits = 15438, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593451, Miss = 514511, Miss_rate = 0.867, Pending_hits = 16198, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594519, Miss = 514882, Miss_rate = 0.866, Pending_hits = 15911, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604474, Miss = 527384, Miss_rate = 0.872, Pending_hits = 15822, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593401, Miss = 513292, Miss_rate = 0.865, Pending_hits = 15241, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593856, Miss = 517153, Miss_rate = 0.871, Pending_hits = 16086, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 565458, Miss = 492782, Miss_rate = 0.871, Pending_hits = 14596, Reservation_fails = 1729768
	L1D_cache_core[29]: Access = 582070, Miss = 510696, Miss_rate = 0.877, Pending_hits = 15292, Reservation_fails = 1786093
	L1D_total_cache_accesses = 17418324
	L1D_total_cache_misses = 15148598
	L1D_total_cache_miss_rate = 0.8697
	L1D_total_cache_pending_hits = 465275
	L1D_total_cache_reservation_fails = 55568498
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1779055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 465275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14493734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55560345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 465275
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17048947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369377

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2454244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52097874
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2365, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11021, 12213, 12584, 9358, 8909, 11135, 9958, 9734, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290643520
gpgpu_n_tot_w_icount = 9082610
gpgpu_n_stall_shd_mem = 23200563
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16013111
gpgpu_n_mem_write_global = 369377
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19712250
gpgpu_n_store_insn = 600485
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5447680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22070040
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1130523
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25125274	W0_Idle:28863576	W0_Scoreboard:422509088	W1:2511870	W2:1054589	W3:669245	W4:479363	W5:362715	W6:289804	W7:243979	W8:213183	W9:192532	W10:177770	W11:173542	W12:168115	W13:159943	W14:158151	W15:154554	W16:144905	W17:144016	W18:138284	W19:140934	W20:136416	W21:129882	W22:119931	W23:103667	W24:88168	W25:72039	W26:56002	W27:44536	W28:36600	W29:28002	W30:17954	W31:8829	W32:663090
single_issue_nums: WS0:2291387	WS1:2280666	WS2:2261218	WS3:2249339	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118436936 {8:14804617,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14775080 {40:369377,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48339760 {40:1208494,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 592184680 {40:14804617,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2955016 {8:369377,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48339760 {40:1208494,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1048 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1986196 	44623 	111105 	242853 	462916 	767959 	1217239 	1818351 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5046978 	3338972 	2652460 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	742967 	131443 	37364 	18667 	9960115 	852296 	800039 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14820212 	1093298 	295640 	116260 	38761 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1242 	1552 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     74232    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     92580    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     81497    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     88451    123364     79933    149815    109480    179603     74846 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     84449     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     44575    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098343  1.091461  1.098235  1.088941  1.090260  1.100286  1.081719  1.098577  1.100333  1.105748  1.100762  1.101752  1.097815  1.097342  1.087367  1.094681 
dram[1]:  1.089056  1.098996  1.097177  1.101413  1.094963  1.099217  1.088988  1.092428  1.118786  1.109176  1.111866  1.113664  1.097563  1.101214  1.101115  1.092479 
dram[2]:  1.089809  1.087933  1.086415  1.097625  1.090433  1.093769  1.096655  1.101722  1.101051  1.110679  1.097130  1.098835  1.099396  1.090375  1.092744  1.093886 
dram[3]:  1.097585  1.107412  1.099703  1.104846  1.090939  1.098229  1.101061  1.094920  1.107992  1.112327  1.109383  1.120076  1.101938  1.114484  1.097436  1.094658 
dram[4]:  1.087407  1.094220  1.089741  1.097200  1.104532  1.084789  1.090041  1.100838  1.113663  1.111653  1.099875  1.100477  1.096729  1.089591  1.094411  1.085173 
dram[5]:  1.094407  1.093020  1.094191  1.088661  1.088808  1.094257  1.087107  1.083880  1.095114  1.102615  1.115989  1.106907  1.093106  1.092697  1.084652  1.087188 
dram[6]:  1.090761  1.097333  1.099233  1.107367  1.094842  1.093130  1.102867  1.098248  1.117560  1.113039  1.093263  1.117794  1.102675  1.104499  1.096922  1.097317 
dram[7]:  1.092881  1.100321  1.096762  1.091153  1.099442  1.098356  1.090133  1.099576  1.105163  1.118389  1.118050  1.099708  1.098828  1.094022  1.094019  1.093765 
dram[8]:  1.104971  1.099207  1.102022  1.104863  1.092394  1.105026  1.098797  1.093242  1.119934  1.100775  1.114075  1.120633  1.094870  1.105421  1.092637  1.093316 
dram[9]:  1.092195  1.089286  1.092992  1.103657  1.104005  1.093964  1.090492  1.102871  1.114045  1.111844  1.099369  1.103122  1.096285  1.096271  1.097318  1.096233 
dram[10]:  1.100371  1.093182  1.101988  1.088674  1.096785  1.089957  1.087828  1.092386  1.108415  1.099607  1.111866  1.104701  1.092864  1.094587  1.092330  1.088124 
dram[11]:  1.087643  1.094141  1.091799  1.097901  1.095462  1.091365  1.096170  1.094210  1.114390  1.116337  1.102202  1.105994  1.102712  1.097379  1.096138  1.086699 
average row locality = 9651241/8784460 = 1.098672
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47252     46807     47454     46188     46855     48433     45246     47596     47417     48522     48076     48494     47856     48144     45366     47292 
dram[1]:     46737     47996     48003     47805     47620     47262     46648     46402     50142     48139     49781     49626     47786     48531     47562     46315 
dram[2]:     46132     46861     45536     47802     46447     47245     46507     48168     47340     49352     47037     48266     47756     47703     46718     46960 
dram[3]:     47591     48430     47633     48414     46695     47802     47654     46709     48069     48869     48969     50138     47979     49670     46495     47025 
dram[4]:     46364     47231     46376     47357     47971     46291     47154     47437     48638     48593     48137     48175     47903     47460     46704     45944 
dram[5]:     47131     46578     46917     46612     46082     47605     45605     45787     47312     48686     49276     49279     47037     47560     45357     46088 
dram[6]:     46219     47332     47904     48735     46915     46683     47185     47289     49027     48734     47120     49927     48617     48102     47243     46661 
dram[7]:     47199     47321     47310     46591     47601     47020     46462     47593     48108     49986     49685     48278     47398     47336     46641     47212 
dram[8]:     47812     47547     47490     48015     46571     48113     47065     46382     49985     47938     49166     49595     47379     48432     46119     47070 
dram[9]:     46459     46634     46423     48245     46887     46919     46533     48402     49182     49146     48151     49031     47222     47421     46809     46834 
dram[10]:     48031     47212     48579     46033     46873     46859     45805     46217     48493     47529     49414     48505     47282     47604     46502     46151 
dram[11]:     46186     47369     45815     47584     46881     46278     47150     47025     48808     49325     47787     48749     47841     48308     47114     45830 
total dram reads = 9123522
bank skew: 50142/45246 = 1.11
chip skew: 768142/752912 = 1.02
number of total write accesses:
dram[0]:      3229      3161      3332      3200      3283      3325      3176      3336      3473      3506      3481      3494      3460      3508      3238      3292 
dram[1]:      3085      3210      3279      3351      3298      3349      3201      3288      3590      3540      3428      3591      3476      3492      3336      3294 
dram[2]:      3154      3119      3188      3301      3289      3270      3255      3277      3436      3585      3500      3449      3434      3362      3349      3316 
dram[3]:      3212      3192      3361      3339      3243      3319      3278      3195      3566      3459      3464      3498      3456      3518      3302      3328 
dram[4]:      3142      3159      3268      3369      3361      3249      3215      3351      3524      3542      3486      3418      3398      3345      3353      3278 
dram[5]:      3190      3218      3340      3234      3189      3277      3179      3195      3494      3504      3543      3584      3454      3423      3241      3306 
dram[6]:      3094      3153      3338      3371      3225      3207      3281      3254      3548      3588      3397      3538      3471      3493      3368      3304 
dram[7]:      3206      3176      3270      3195      3331      3361      3195      3346      3418      3515      3531      3434      3428      3435      3222      3362 
dram[8]:      3237      3182      3268      3350      3255      3328      3272      3188      3623      3458      3491      3582      3495      3390      3288      3289 
dram[9]:      3194      3123      3287      3331      3357      3241      3245      3281      3507      3544      3478      3464      3387      3465      3350      3350 
dram[10]:      3189      3166      3393      3238      3249      3325      3187      3195      3533      3456      3574      3509      3386      3484      3290      3264 
dram[11]:      3097      3150      3201      3335      3287      3226      3344      3296      3557      3619      3519      3503      3452      3451      3378      3246 
total dram writes = 642599
bank skew: 3623/3085 = 1.17
chip skew: 53808/53284 = 1.01
average mf latency per bank:
dram[0]:       1465      1291      1432      1288      1406      1328      1448      1340      1465      1353      1444      1321      1456      1315      1464      1295
dram[1]:       1890      1697      1923      1703      1870      1703      1844      1633      1917      1733      1926      1722      1923      1687      1926      1695
dram[2]:       1610      1601      1625      1625      1606      1653      1653      1651      1659      1692      1633      1645      1642      1676      1654      1630
dram[3]:       1559      2286      1532      2212      1538      2207      1538      2201      1565      2202      1625      2310      1564      2281      1544      2175
dram[4]:       1855      1713      1801      1724      1843      1679      4426      1678      1889      1800      1806      1727      1822      1657      1910      1636
dram[5]:       1506      1445      1570      1425      1536      1474      1472      1442      1493      1461      1557      1513      1498      1483      1479      1496
dram[6]:       1777      2011      1803      2054      1767      1999      1790      2024      1907      2052      1820      2129      1873      2080      1795      2042
dram[7]:       1882      1804      1841      1797      1916      1796      1848      1795      1863      1868      1915      1794      1878      1800      1828      1811
dram[8]:       2077      1978      2071      1983      2009      1978      2014      1940      2051      2008      2036      2045      2006      2010      2019      2033
dram[9]:       1713      1652      1695      1686      1775      1688      1702      1699      1817      1722      1698      1742      1766      1699      1714      1660
dram[10]:       1837      1539      4075      1527      1853      1564      1845      1559      1821      1580      1859      1591      1859      1561      1816      1564
dram[11]:       1611      1537      1626      1525      1645      1547      1636      1524      1680      1592      1627      1629      1659      1602      1645      1525
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15220063 n_nop=13274620 n_act=730800 n_pre=730784 n_ref_event=0 n_req=800911 n_rd=756998 n_rd_L2_A=0 n_write=0 n_wr_bk=53494 bw_util=0.213
n_activity=9749564 dram_eff=0.3325
bk0: 47252a 8234242i bk1: 46807a 8283536i bk2: 47454a 8224730i bk3: 46188a 8397132i bk4: 46855a 8321180i bk5: 48433a 8090043i bk6: 45246a 8467318i bk7: 47596a 8201752i bk8: 47417a 8164519i bk9: 48522a 8055729i bk10: 48076a 8112236i bk11: 48494a 8088829i bk12: 47856a 8146437i bk13: 48144a 8118398i bk14: 45366a 8470404i bk15: 47292a 8267324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087542
Row_Buffer_Locality_read = 0.085737
Row_Buffer_Locality_write = 0.118644
Bank_Level_Parallism = 11.832194
Bank_Level_Parallism_Col = 2.388980
Bank_Level_Parallism_Ready = 1.112626
write_to_read_ratio_blp_rw_average = 0.124176
GrpLevelPara = 2.066908 

BW Util details:
bwutil = 0.213006 
total_CMD = 15220063 
util_bw = 3241968 
Wasted_Col = 6030323 
Wasted_Row = 262487 
Idle = 5685285 

BW Util Bottlenecks: 
RCDc_limit = 10950720 
RCDWRc_limit = 323935 
WTRc_limit = 1919804 
RTWc_limit = 2161774 
CCDLc_limit = 694347 
rwq = 0 
CCDLc_limit_alone = 549617 
WTRc_limit_alone = 1870186 
RTWc_limit_alone = 2066662 

Commands details: 
total_CMD = 15220063 
n_nop = 13274620 
Read = 756998 
Write = 0 
L2_Alloc = 0 
L2_WB = 53494 
n_act = 730800 
n_pre = 730784 
n_ref = 0 
n_req = 800911 
total_req = 810492 

Dual Bus Interface Util: 
issued_total_row = 1461584 
issued_total_col = 810492 
Row_Bus_Util =  0.096030 
CoL_Bus_Util = 0.053252 
Either_Row_CoL_Bus_Util = 0.127821 
Issued_on_Two_Bus_Simul_Util = 0.021461 
issued_two_Eff = 0.167896 
queue_avg = 25.902590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9026
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15220063 n_nop=13262875 n_act=736560 n_pre=736544 n_ref_event=0 n_req=810683 n_rd=766355 n_rd_L2_A=0 n_write=0 n_wr_bk=53808 bw_util=0.2155
n_activity=9747390 dram_eff=0.3366
bk0: 46737a 8238988i bk1: 47996a 8079199i bk2: 48003a 8033344i bk3: 47805a 8065201i bk4: 47620a 8098880i bk5: 47262a 8116850i bk6: 46648a 8219846i bk7: 46402a 8235060i bk8: 50142a 7803994i bk9: 48139a 7984742i bk10: 49781a 7818794i bk11: 49626a 7831062i bk12: 47786a 8059314i bk13: 48531a 7953741i bk14: 47562a 8128213i bk15: 46315a 8231791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091433
Row_Buffer_Locality_read = 0.089619
Row_Buffer_Locality_write = 0.122789
Bank_Level_Parallism = 12.118091
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.215548 
total_CMD = 15220063 
util_bw = 3280652 
Wasted_Col = 6016411 
Wasted_Row = 240292 
Idle = 5682708 

BW Util Bottlenecks: 
RCDc_limit = 10983208 
RCDWRc_limit = 322137 
WTRc_limit = 1935767 
RTWc_limit = 2233747 
CCDLc_limit = 711932 
rwq = 0 
CCDLc_limit_alone = 562385 
WTRc_limit_alone = 1885718 
RTWc_limit_alone = 2134249 

Commands details: 
total_CMD = 15220063 
n_nop = 13262875 
Read = 766355 
Write = 0 
L2_Alloc = 0 
L2_WB = 53808 
n_act = 736560 
n_pre = 736544 
n_ref = 0 
n_req = 810683 
total_req = 820163 

Dual Bus Interface Util: 
issued_total_row = 1473104 
issued_total_col = 820163 
Row_Bus_Util =  0.096787 
CoL_Bus_Util = 0.053887 
Either_Row_CoL_Bus_Util = 0.128593 
Issued_on_Two_Bus_Simul_Util = 0.022081 
issued_two_Eff = 0.171715 
queue_avg = 27.487705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.4877
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15220063 n_nop=13275247 n_act=729722 n_pre=729706 n_ref_event=0 n_req=799479 n_rd=755830 n_rd_L2_A=0 n_write=0 n_wr_bk=53284 bw_util=0.2126
n_activity=9746726 dram_eff=0.3321
bk0: 46132a 8449213i bk1: 46861a 8357966i bk2: 45536a 8520119i bk3: 47802a 8271900i bk4: 46447a 8419861i bk5: 47245a 8317219i bk6: 46507a 8387161i bk7: 48168a 8195536i bk8: 47340a 8261134i bk9: 49352a 8054827i bk10: 47037a 8293281i bk11: 48266a 8190570i bk12: 47756a 8228595i bk13: 47703a 8233759i bk14: 46718a 8382534i bk15: 46960a 8378987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087254
Row_Buffer_Locality_read = 0.085622
Row_Buffer_Locality_write = 0.115512
Bank_Level_Parallism = 11.702289
Bank_Level_Parallism_Col = 2.380215
Bank_Level_Parallism_Ready = 1.110851
write_to_read_ratio_blp_rw_average = 0.122143
GrpLevelPara = 2.062369 

BW Util details:
bwutil = 0.212644 
total_CMD = 15220063 
util_bw = 3236456 
Wasted_Col = 6028526 
Wasted_Row = 263693 
Idle = 5691388 

BW Util Bottlenecks: 
RCDc_limit = 10943506 
RCDWRc_limit = 322050 
WTRc_limit = 1916317 
RTWc_limit = 2121665 
CCDLc_limit = 689664 
rwq = 0 
CCDLc_limit_alone = 547629 
WTRc_limit_alone = 1867356 
RTWc_limit_alone = 2028591 

Commands details: 
total_CMD = 15220063 
n_nop = 13275247 
Read = 755830 
Write = 0 
L2_Alloc = 0 
L2_WB = 53284 
n_act = 729722 
n_pre = 729706 
n_ref = 0 
n_req = 799479 
total_req = 809114 

Dual Bus Interface Util: 
issued_total_row = 1459428 
issued_total_col = 809114 
Row_Bus_Util =  0.095888 
CoL_Bus_Util = 0.053161 
Either_Row_CoL_Bus_Util = 0.127780 
Issued_on_Two_Bus_Simul_Util = 0.021270 
issued_two_Eff = 0.166456 
queue_avg = 25.188730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1887
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15220063 n_nop=13258582 n_act=736261 n_pre=736245 n_ref_event=0 n_req=812403 n_rd=768142 n_rd_L2_A=0 n_write=0 n_wr_bk=53730 bw_util=0.216
n_activity=9760226 dram_eff=0.3368
bk0: 47591a 7988982i bk1: 48430a 7896190i bk2: 47633a 8012511i bk3: 48414a 7893965i bk4: 46695a 8102084i bk5: 47802a 8003019i bk6: 47654a 7978872i bk7: 46709a 8106852i bk8: 48069a 7895269i bk9: 48869a 7801969i bk10: 48969a 7785094i bk11: 50138a 7669213i bk12: 47979a 7902316i bk13: 49670a 7736822i bk14: 46495a 8118237i bk15: 47025a 8067300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093724
Row_Buffer_Locality_read = 0.091721
Row_Buffer_Locality_write = 0.128488
Bank_Level_Parallism = 12.312627
Bank_Level_Parallism_Col = 2.427462
Bank_Level_Parallism_Ready = 1.116967
write_to_read_ratio_blp_rw_average = 0.128941
GrpLevelPara = 2.096182 

BW Util details:
bwutil = 0.215997 
total_CMD = 15220063 
util_bw = 3287488 
Wasted_Col = 6011766 
Wasted_Row = 246421 
Idle = 5674388 

BW Util Bottlenecks: 
RCDc_limit = 10971812 
RCDWRc_limit = 320292 
WTRc_limit = 1925055 
RTWc_limit = 2295045 
CCDLc_limit = 709053 
rwq = 0 
CCDLc_limit_alone = 556015 
WTRc_limit_alone = 1875073 
RTWc_limit_alone = 2191989 

Commands details: 
total_CMD = 15220063 
n_nop = 13258582 
Read = 768142 
Write = 0 
L2_Alloc = 0 
L2_WB = 53730 
n_act = 736261 
n_pre = 736245 
n_ref = 0 
n_req = 812403 
total_req = 821872 

Dual Bus Interface Util: 
issued_total_row = 1472506 
issued_total_col = 821872 
Row_Bus_Util =  0.096748 
CoL_Bus_Util = 0.053999 
Either_Row_CoL_Bus_Util = 0.128875 
Issued_on_Two_Bus_Simul_Util = 0.021872 
issued_two_Eff = 0.169717 
queue_avg = 29.352549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.3525
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15220063 n_nop=13272986 n_act=731220 n_pre=731204 n_ref_event=0 n_req=801668 n_rd=757735 n_rd_L2_A=0 n_write=0 n_wr_bk=53458 bw_util=0.2132
n_activity=9737510 dram_eff=0.3332
bk0: 46364a 8359245i bk1: 47231a 8271489i bk2: 46376a 8366070i bk3: 47357a 8246150i bk4: 47971a 8192939i bk5: 46291a 8365807i bk6: 47154a 8264970i bk7: 47437a 8204001i bk8: 48638a 8031410i bk9: 48593a 8058933i bk10: 48137a 8089834i bk11: 48175a 8105019i bk12: 47903a 8118455i bk13: 47460a 8245126i bk14: 46704a 8364830i bk15: 45944a 8457933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087877
Row_Buffer_Locality_read = 0.086134
Row_Buffer_Locality_write = 0.117930
Bank_Level_Parallism = 11.832733
Bank_Level_Parallism_Col = 2.395496
Bank_Level_Parallism_Ready = 1.113150
write_to_read_ratio_blp_rw_average = 0.125063
GrpLevelPara = 2.071737 

BW Util details:
bwutil = 0.213190 
total_CMD = 15220063 
util_bw = 3244772 
Wasted_Col = 6022274 
Wasted_Row = 258673 
Idle = 5694344 

BW Util Bottlenecks: 
RCDc_limit = 10950062 
RCDWRc_limit = 322654 
WTRc_limit = 1924358 
RTWc_limit = 2184024 
CCDLc_limit = 693233 
rwq = 0 
CCDLc_limit_alone = 547583 
WTRc_limit_alone = 1874997 
RTWc_limit_alone = 2087735 

Commands details: 
total_CMD = 15220063 
n_nop = 13272986 
Read = 757735 
Write = 0 
L2_Alloc = 0 
L2_WB = 53458 
n_act = 731220 
n_pre = 731204 
n_ref = 0 
n_req = 801668 
total_req = 811193 

Dual Bus Interface Util: 
issued_total_row = 1462424 
issued_total_col = 811193 
Row_Bus_Util =  0.096085 
CoL_Bus_Util = 0.053298 
Either_Row_CoL_Bus_Util = 0.127928 
Issued_on_Two_Bus_Simul_Util = 0.021455 
issued_two_Eff = 0.167708 
queue_avg = 26.127953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.128
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15220063 n_nop=13276357 n_act=728223 n_pre=728207 n_ref_event=0 n_req=796712 n_rd=752912 n_rd_L2_A=0 n_write=0 n_wr_bk=53371 bw_util=0.2119
n_activity=9749354 dram_eff=0.3308
bk0: 47131a 8409982i bk1: 46578a 8507093i bk2: 46917a 8418231i bk3: 46612a 8437731i bk4: 46082a 8486006i bk5: 47605a 8370714i bk6: 45605a 8560124i bk7: 45787a 8532501i bk8: 47312a 8301224i bk9: 48686a 8176627i bk10: 49276a 8137949i bk11: 49279a 8120813i bk12: 47037a 8399717i bk13: 47560a 8307576i bk14: 45357a 8629956i bk15: 46088a 8522586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085965
Row_Buffer_Locality_read = 0.084273
Row_Buffer_Locality_write = 0.115046
Bank_Level_Parallism = 11.558221
Bank_Level_Parallism_Col = 2.375585
Bank_Level_Parallism_Ready = 1.111361
write_to_read_ratio_blp_rw_average = 0.122067
GrpLevelPara = 2.058617 

BW Util details:
bwutil = 0.211900 
total_CMD = 15220063 
util_bw = 3225132 
Wasted_Col = 6032614 
Wasted_Row = 270673 
Idle = 5691644 

BW Util Bottlenecks: 
RCDc_limit = 10935233 
RCDWRc_limit = 324174 
WTRc_limit = 1917817 
RTWc_limit = 2109579 
CCDLc_limit = 684764 
rwq = 0 
CCDLc_limit_alone = 543875 
WTRc_limit_alone = 1868825 
RTWc_limit_alone = 2017682 

Commands details: 
total_CMD = 15220063 
n_nop = 13276357 
Read = 752912 
Write = 0 
L2_Alloc = 0 
L2_WB = 53371 
n_act = 728223 
n_pre = 728207 
n_ref = 0 
n_req = 796712 
total_req = 806283 

Dual Bus Interface Util: 
issued_total_row = 1456430 
issued_total_col = 806283 
Row_Bus_Util =  0.095691 
CoL_Bus_Util = 0.052975 
Either_Row_CoL_Bus_Util = 0.127707 
Issued_on_Two_Bus_Simul_Util = 0.020960 
issued_two_Eff = 0.164123 
queue_avg = 24.361216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3612
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15220063 n_nop=13264928 n_act=733104 n_pre=733088 n_ref_event=0 n_req=807718 n_rd=763693 n_rd_L2_A=0 n_write=0 n_wr_bk=53630 bw_util=0.2148
n_activity=9752801 dram_eff=0.3352
bk0: 46219a 8206559i bk1: 47332a 8090255i bk2: 47904a 8031609i bk3: 48735a 7905449i bk4: 46915a 8146873i bk5: 46683a 8128200i bk6: 47185a 8107485i bk7: 47289a 8020501i bk8: 49027a 7849868i bk9: 48734a 7879339i bk10: 47120a 8098223i bk11: 49927a 7776883i bk12: 48617a 7908967i bk13: 48102a 7995398i bk14: 47243a 8084266i bk15: 46661a 8166582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092379
Row_Buffer_Locality_read = 0.090542
Row_Buffer_Locality_write = 0.124248
Bank_Level_Parallism = 12.177736
Bank_Level_Parallism_Col = 2.421728
Bank_Level_Parallism_Ready = 1.115004
write_to_read_ratio_blp_rw_average = 0.129202
GrpLevelPara = 2.089357 

BW Util details:
bwutil = 0.214801 
total_CMD = 15220063 
util_bw = 3269292 
Wasted_Col = 6006862 
Wasted_Row = 256857 
Idle = 5687052 

BW Util Bottlenecks: 
RCDc_limit = 10942635 
RCDWRc_limit = 320202 
WTRc_limit = 1918169 
RTWc_limit = 2290368 
CCDLc_limit = 705672 
rwq = 0 
CCDLc_limit_alone = 553698 
WTRc_limit_alone = 1868393 
RTWc_limit_alone = 2188170 

Commands details: 
total_CMD = 15220063 
n_nop = 13264928 
Read = 763693 
Write = 0 
L2_Alloc = 0 
L2_WB = 53630 
n_act = 733104 
n_pre = 733088 
n_ref = 0 
n_req = 807718 
total_req = 817323 

Dual Bus Interface Util: 
issued_total_row = 1466192 
issued_total_col = 817323 
Row_Bus_Util =  0.096333 
CoL_Bus_Util = 0.053700 
Either_Row_CoL_Bus_Util = 0.128458 
Issued_on_Two_Bus_Simul_Util = 0.021575 
issued_two_Eff = 0.167958 
queue_avg = 28.639366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6394
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15220063 n_nop=13269555 n_act=732646 n_pre=732630 n_ref_event=0 n_req=805552 n_rd=761741 n_rd_L2_A=0 n_write=0 n_wr_bk=53425 bw_util=0.2142
n_activity=9736310 dram_eff=0.3349
bk0: 47199a 8158341i bk1: 47321a 8122372i bk2: 47310a 8141733i bk3: 46591a 8228237i bk4: 47601a 8120830i bk5: 47020a 8193902i bk6: 46462a 8237289i bk7: 47593a 8077817i bk8: 48108a 7991540i bk9: 49986a 7816359i bk10: 49685a 7841494i bk11: 48278a 7960687i bk12: 47398a 8114605i bk13: 47336a 8125495i bk14: 46641a 8239019i bk15: 47212a 8174869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090504
Row_Buffer_Locality_read = 0.088810
Row_Buffer_Locality_write = 0.119970
Bank_Level_Parallism = 12.069012
Bank_Level_Parallism_Col = 2.407642
Bank_Level_Parallism_Ready = 1.113137
write_to_read_ratio_blp_rw_average = 0.127208
GrpLevelPara = 2.082601 

BW Util details:
bwutil = 0.214235 
total_CMD = 15220063 
util_bw = 3260664 
Wasted_Col = 6010454 
Wasted_Row = 251277 
Idle = 5697668 

BW Util Bottlenecks: 
RCDc_limit = 10946369 
RCDWRc_limit = 320745 
WTRc_limit = 1925405 
RTWc_limit = 2228999 
CCDLc_limit = 703003 
rwq = 0 
CCDLc_limit_alone = 554004 
WTRc_limit_alone = 1875963 
RTWc_limit_alone = 2129442 

Commands details: 
total_CMD = 15220063 
n_nop = 13269555 
Read = 761741 
Write = 0 
L2_Alloc = 0 
L2_WB = 53425 
n_act = 732646 
n_pre = 732630 
n_ref = 0 
n_req = 805552 
total_req = 815166 

Dual Bus Interface Util: 
issued_total_row = 1465276 
issued_total_col = 815166 
Row_Bus_Util =  0.096273 
CoL_Bus_Util = 0.053559 
Either_Row_CoL_Bus_Util = 0.128154 
Issued_on_Two_Bus_Simul_Util = 0.021678 
issued_two_Eff = 0.169153 
queue_avg = 27.863449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.8634
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15220063 n_nop=13269710 n_act=733371 n_pre=733355 n_ref_event=0 n_req=808733 n_rd=764679 n_rd_L2_A=0 n_write=0 n_wr_bk=53696 bw_util=0.2151
n_activity=9740871 dram_eff=0.3361
bk0: 47812a 8078124i bk1: 47547a 8055010i bk2: 47490a 8074266i bk3: 48015a 8005083i bk4: 46571a 8150459i bk5: 48113a 7999460i bk6: 47065a 8118620i bk7: 46382a 8192278i bk8: 49985a 7765835i bk9: 47938a 7920794i bk10: 49166a 7853135i bk11: 49595a 7783623i bk12: 47379a 8046866i bk13: 48432a 7952286i bk14: 46119a 8215568i bk15: 47070a 8125129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093185
Row_Buffer_Locality_read = 0.091254
Row_Buffer_Locality_write = 0.126708
Bank_Level_Parallism = 12.199109
Bank_Level_Parallism_Col = 2.427442
Bank_Level_Parallism_Ready = 1.116888
write_to_read_ratio_blp_rw_average = 0.129892
GrpLevelPara = 2.094388 

BW Util details:
bwutil = 0.215078 
total_CMD = 15220063 
util_bw = 3273500 
Wasted_Col = 5994697 
Wasted_Row = 253015 
Idle = 5698851 

BW Util Bottlenecks: 
RCDc_limit = 10931350 
RCDWRc_limit = 319485 
WTRc_limit = 1925279 
RTWc_limit = 2299449 
CCDLc_limit = 711879 
rwq = 0 
CCDLc_limit_alone = 558989 
WTRc_limit_alone = 1875461 
RTWc_limit_alone = 2196377 

Commands details: 
total_CMD = 15220063 
n_nop = 13269710 
Read = 764679 
Write = 0 
L2_Alloc = 0 
L2_WB = 53696 
n_act = 733371 
n_pre = 733355 
n_ref = 0 
n_req = 808733 
total_req = 818375 

Dual Bus Interface Util: 
issued_total_row = 1466726 
issued_total_col = 818375 
Row_Bus_Util =  0.096368 
CoL_Bus_Util = 0.053769 
Either_Row_CoL_Bus_Util = 0.128144 
Issued_on_Two_Bus_Simul_Util = 0.021994 
issued_two_Eff = 0.171635 
queue_avg = 28.754688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.7547
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15220063 n_nop=13270294 n_act=731748 n_pre=731732 n_ref_event=0 n_req=804248 n_rd=760298 n_rd_L2_A=0 n_write=0 n_wr_bk=53604 bw_util=0.2139
n_activity=9740608 dram_eff=0.3342
bk0: 46459a 8271009i bk1: 46634a 8267112i bk2: 46423a 8322975i bk3: 48245a 8117377i bk4: 46887a 8243175i bk5: 46919a 8206045i bk6: 46533a 8266017i bk7: 48402a 8038833i bk8: 49182a 7945656i bk9: 49146a 7963410i bk10: 48151a 8054004i bk11: 49031a 7977941i bk12: 47222a 8212658i bk13: 47421a 8179439i bk14: 46809a 8280658i bk15: 46834a 8244530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090148
Row_Buffer_Locality_read = 0.088275
Row_Buffer_Locality_write = 0.122548
Bank_Level_Parallism = 11.954563
Bank_Level_Parallism_Col = 2.407139
Bank_Level_Parallism_Ready = 1.114301
write_to_read_ratio_blp_rw_average = 0.126773
GrpLevelPara = 2.080590 

BW Util details:
bwutil = 0.213902 
total_CMD = 15220063 
util_bw = 3255608 
Wasted_Col = 6013642 
Wasted_Row = 256493 
Idle = 5694320 

BW Util Bottlenecks: 
RCDc_limit = 10942775 
RCDWRc_limit = 320841 
WTRc_limit = 1915567 
RTWc_limit = 2230757 
CCDLc_limit = 700391 
rwq = 0 
CCDLc_limit_alone = 552053 
WTRc_limit_alone = 1866241 
RTWc_limit_alone = 2131745 

Commands details: 
total_CMD = 15220063 
n_nop = 13270294 
Read = 760298 
Write = 0 
L2_Alloc = 0 
L2_WB = 53604 
n_act = 731748 
n_pre = 731732 
n_ref = 0 
n_req = 804248 
total_req = 813902 

Dual Bus Interface Util: 
issued_total_row = 1463480 
issued_total_col = 813902 
Row_Bus_Util =  0.096155 
CoL_Bus_Util = 0.053476 
Either_Row_CoL_Bus_Util = 0.128105 
Issued_on_Two_Bus_Simul_Util = 0.021525 
issued_two_Eff = 0.168027 
queue_avg = 26.749023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.749
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15220063 n_nop=13282144 n_act=730506 n_pre=730490 n_ref_event=0 n_req=801061 n_rd=757089 n_rd_L2_A=0 n_write=0 n_wr_bk=53438 bw_util=0.213
n_activity=9733561 dram_eff=0.3331
bk0: 48031a 8189697i bk1: 47212a 8225275i bk2: 48579a 8056534i bk3: 46033a 8345439i bk4: 46873a 8254703i bk5: 46859a 8238896i bk6: 45805a 8340198i bk7: 46217a 8303934i bk8: 48493a 8017016i bk9: 47529a 8100924i bk10: 49414a 7872891i bk11: 48505a 8011375i bk12: 47282a 8176233i bk13: 47604a 8162947i bk14: 46502a 8317302i bk15: 46151a 8372335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088077
Row_Buffer_Locality_read = 0.086439
Row_Buffer_Locality_write = 0.116279
Bank_Level_Parallism = 11.929288
Bank_Level_Parallism_Col = 2.393660
Bank_Level_Parallism_Ready = 1.112552
write_to_read_ratio_blp_rw_average = 0.124378
GrpLevelPara = 2.071710 

BW Util details:
bwutil = 0.213015 
total_CMD = 15220063 
util_bw = 3242108 
Wasted_Col = 6010618 
Wasted_Row = 260272 
Idle = 5707065 

BW Util Bottlenecks: 
RCDc_limit = 10926208 
RCDWRc_limit = 323842 
WTRc_limit = 1922716 
RTWc_limit = 2165935 
CCDLc_limit = 699053 
rwq = 0 
CCDLc_limit_alone = 554257 
WTRc_limit_alone = 1873267 
RTWc_limit_alone = 2070588 

Commands details: 
total_CMD = 15220063 
n_nop = 13282144 
Read = 757089 
Write = 0 
L2_Alloc = 0 
L2_WB = 53438 
n_act = 730506 
n_pre = 730490 
n_ref = 0 
n_req = 801061 
total_req = 810527 

Dual Bus Interface Util: 
issued_total_row = 1460996 
issued_total_col = 810527 
Row_Bus_Util =  0.095991 
CoL_Bus_Util = 0.053254 
Either_Row_CoL_Bus_Util = 0.127327 
Issued_on_Two_Bus_Simul_Util = 0.021919 
issued_two_Eff = 0.172145 
queue_avg = 26.505274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5053
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15220063 n_nop=13273749 n_act=730305 n_pre=730289 n_ref_event=0 n_req=802073 n_rd=758050 n_rd_L2_A=0 n_write=0 n_wr_bk=53661 bw_util=0.2133
n_activity=9742573 dram_eff=0.3333
bk0: 46186a 8402239i bk1: 47369a 8272103i bk2: 45815a 8440268i bk3: 47584a 8228082i bk4: 46881a 8296164i bk5: 46278a 8369001i bk6: 47150a 8228566i bk7: 47025a 8224904i bk8: 48808a 8040810i bk9: 49325a 7941059i bk10: 47787a 8137690i bk11: 48749a 8046558i bk12: 47841a 8167346i bk13: 48308a 8100887i bk14: 47114a 8293228i bk15: 45830a 8452098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089478
Row_Buffer_Locality_read = 0.087765
Row_Buffer_Locality_write = 0.118983
Bank_Level_Parallism = 11.845399
Bank_Level_Parallism_Col = 2.393884
Bank_Level_Parallism_Ready = 1.113324
write_to_read_ratio_blp_rw_average = 0.124661
GrpLevelPara = 2.070576 

BW Util details:
bwutil = 0.213327 
total_CMD = 15220063 
util_bw = 3246844 
Wasted_Col = 6015405 
Wasted_Row = 262142 
Idle = 5695672 

BW Util Bottlenecks: 
RCDc_limit = 10928001 
RCDWRc_limit = 323325 
WTRc_limit = 1921286 
RTWc_limit = 2172661 
CCDLc_limit = 696364 
rwq = 0 
CCDLc_limit_alone = 551557 
WTRc_limit_alone = 1871958 
RTWc_limit_alone = 2077182 

Commands details: 
total_CMD = 15220063 
n_nop = 13273749 
Read = 758050 
Write = 0 
L2_Alloc = 0 
L2_WB = 53661 
n_act = 730305 
n_pre = 730289 
n_ref = 0 
n_req = 802073 
total_req = 811711 

Dual Bus Interface Util: 
issued_total_row = 1460594 
issued_total_col = 811711 
Row_Bus_Util =  0.095965 
CoL_Bus_Util = 0.053332 
Either_Row_CoL_Bus_Util = 0.127878 
Issued_on_Two_Bus_Simul_Util = 0.021419 
issued_two_Eff = 0.167491 
queue_avg = 26.351807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.3518

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654246, Miss = 378638, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 657192, Miss = 384592, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653831, Miss = 387395, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660735, Miss = 385189, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 650226, Miss = 376581, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672820, Miss = 385463, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654491, Miss = 384184, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653486, Miss = 390157, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954795, Miss = 382343, Miss_rate = 0.400, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 650384, Miss = 381592, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653614, Miss = 377845, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657989, Miss = 381327, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 658232, Miss = 383358, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649895, Miss = 386587, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667746, Miss = 383517, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659610, Miss = 384457, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668514, Miss = 384700, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657500, Miss = 386203, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 656006, Miss = 380767, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662761, Miss = 385733, Miss_rate = 0.582, Pending_hits = 3583, Reservation_fails = 5022
L2_cache_bank[20]: Access = 956806, Miss = 384082, Miss_rate = 0.401, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 654200, Miss = 379205, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 662244, Miss = 380694, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 655165, Miss = 383586, Miss_rate = 0.585, Pending_hits = 3621, Reservation_fails = 20179
L2_total_cache_accesses = 16382488
L2_total_cache_misses = 9198195
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89798
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6799791
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7779077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1344445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89798
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16013111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369377
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=16382488
icnt_total_pkts_simt_to_mem=16382488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16382488
Req_Network_cycles = 5935000
Req_Network_injected_packets_per_cycle =       2.7603 
Req_Network_conflicts_per_cycle =       1.5630
Req_Network_conflicts_per_cycle_util =       2.4283
Req_Bank_Level_Parallism =       4.2884
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.5665
Req_Network_out_buffer_full_per_cycle =       0.0527
Req_Network_out_buffer_avg_util =      20.5329

Reply_Network_injected_packets_num = 16382488
Reply_Network_cycles = 5935000
Reply_Network_injected_packets_per_cycle =        2.7603
Reply_Network_conflicts_per_cycle =        0.6911
Reply_Network_conflicts_per_cycle_util =       1.0732
Reply_Bank_Level_Parallism =       4.2863
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0941
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0920
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 51 min, 50 sec (28310 sec)
gpgpu_simulation_rate = 2665 (inst/sec)
gpgpu_simulation_rate = 209 (cycle/sec)
gpgpu_silicon_slowdown = 6531100x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 31: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 31 
gpu_sim_cycle = 9904
gpu_sim_insn = 6072
gpu_ipc =       0.6131
gpu_tot_sim_cycle = 5944904
gpu_tot_sim_insn = 75457302
gpu_tot_ipc =      12.6928
gpu_tot_issued_cta = 2366
gpu_occupancy = 4.6563% 
gpu_tot_occupancy = 72.7149% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0027
partiton_level_parallism_total  =       2.7557
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.4011
L2_BW  =       0.1191 GB/Sec
L2_BW_total  =     120.3700 GB/Sec
gpu_total_sim_rate=2664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557410, Miss = 482041, Miss_rate = 0.865, Pending_hits = 15087, Reservation_fails = 1748830
	L1D_cache_core[1]: Access = 563835, Miss = 494686, Miss_rate = 0.877, Pending_hits = 14773, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 577907, Miss = 501490, Miss_rate = 0.868, Pending_hits = 15336, Reservation_fails = 1914158
	L1D_cache_core[3]: Access = 597451, Miss = 520877, Miss_rate = 0.872, Pending_hits = 15996, Reservation_fails = 1979934
	L1D_cache_core[4]: Access = 578294, Miss = 500820, Miss_rate = 0.866, Pending_hits = 15548, Reservation_fails = 1937892
	L1D_cache_core[5]: Access = 604538, Miss = 523216, Miss_rate = 0.865, Pending_hits = 16285, Reservation_fails = 1921078
	L1D_cache_core[6]: Access = 567303, Miss = 491620, Miss_rate = 0.867, Pending_hits = 15071, Reservation_fails = 1813345
	L1D_cache_core[7]: Access = 585711, Miss = 509063, Miss_rate = 0.869, Pending_hits = 15929, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 590001, Miss = 513463, Miss_rate = 0.870, Pending_hits = 15840, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575447, Miss = 500670, Miss_rate = 0.870, Pending_hits = 15438, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593451, Miss = 514511, Miss_rate = 0.867, Pending_hits = 16198, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594519, Miss = 514882, Miss_rate = 0.866, Pending_hits = 15911, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604524, Miss = 527407, Miss_rate = 0.872, Pending_hits = 15831, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593401, Miss = 513292, Miss_rate = 0.865, Pending_hits = 15241, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593856, Miss = 517153, Miss_rate = 0.871, Pending_hits = 16086, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 565458, Miss = 492782, Miss_rate = 0.871, Pending_hits = 14596, Reservation_fails = 1729768
	L1D_cache_core[29]: Access = 582070, Miss = 510696, Miss_rate = 0.877, Pending_hits = 15292, Reservation_fails = 1786093
	L1D_total_cache_accesses = 17418374
	L1D_total_cache_misses = 15148621
	L1D_total_cache_miss_rate = 0.8697
	L1D_total_cache_pending_hits = 465284
	L1D_total_cache_reservation_fails = 55568498
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1779073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 465284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14493755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55560345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 465284
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17048996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369378

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2454244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52097874
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2366, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11021, 12213, 12584, 9358, 8909, 11135, 9958, 9734, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290652640
gpgpu_n_tot_w_icount = 9082895
gpgpu_n_stall_shd_mem = 23200571
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16013137
gpgpu_n_mem_write_global = 369378
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19712557
gpgpu_n_store_insn = 600487
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5449984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22070046
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1130525
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25125466	W0_Idle:28877693	W0_Scoreboard:422514106	W1:2511891	W2:1054645	W3:669269	W4:479363	W5:362715	W6:289804	W7:243979	W8:213183	W9:192532	W10:177770	W11:173542	W12:168115	W13:159943	W14:158151	W15:154554	W16:144905	W17:144016	W18:138284	W19:140934	W20:136416	W21:129882	W22:119931	W23:103667	W24:88168	W25:72039	W26:56002	W27:44536	W28:36600	W29:28002	W30:17954	W31:8829	W32:663274
single_issue_nums: WS0:2291534	WS1:2280712	WS2:2261264	WS3:2249385	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118437112 {8:14804639,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14775120 {40:369378,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48339920 {40:1208498,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 592185560 {40:14804639,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2955024 {8:369378,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48339920 {40:1208498,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1048 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1986206 	44623 	111105 	242853 	462917 	767959 	1217239 	1818351 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5046994 	3338983 	2652460 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	742971 	131443 	37364 	18667 	9960138 	852296 	800039 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14820239 	1093298 	295640 	116260 	38761 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1244 	1555 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     74232    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     92580    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     81497    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     88451    123364     79933    149815    109480    179603     74846 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     84449     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     44575    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098343  1.091461  1.098235  1.088941  1.090260  1.100286  1.081719  1.098577  1.100333  1.105748  1.100762  1.101749  1.097815  1.097342  1.087367  1.094681 
dram[1]:  1.089054  1.098996  1.097177  1.101413  1.094963  1.099217  1.088988  1.092428  1.118786  1.109176  1.111866  1.113664  1.097563  1.101214  1.101115  1.092479 
dram[2]:  1.089809  1.087933  1.086415  1.097625  1.090433  1.093769  1.096655  1.101722  1.101051  1.110679  1.097130  1.098835  1.099396  1.090375  1.092744  1.093886 
dram[3]:  1.097585  1.107412  1.099703  1.104846  1.090939  1.098229  1.101061  1.094920  1.107992  1.112327  1.109383  1.120076  1.101938  1.114484  1.097436  1.094658 
dram[4]:  1.087407  1.094220  1.089741  1.097200  1.104532  1.084789  1.090041  1.100838  1.113663  1.111653  1.099875  1.100477  1.096729  1.089591  1.094411  1.085173 
dram[5]:  1.094407  1.093020  1.094191  1.088661  1.088808  1.094257  1.087107  1.083901  1.095114  1.102615  1.115989  1.106905  1.093106  1.092697  1.084652  1.087188 
dram[6]:  1.090761  1.097333  1.099233  1.107367  1.094842  1.093130  1.102867  1.098248  1.117560  1.113039  1.093263  1.117794  1.102675  1.104496  1.096922  1.097317 
dram[7]:  1.092881  1.100321  1.096762  1.091153  1.099442  1.098356  1.090133  1.099576  1.105163  1.118410  1.118050  1.099708  1.098828  1.094022  1.094019  1.093765 
dram[8]:  1.104971  1.099207  1.102022  1.104863  1.092394  1.105026  1.098797  1.093242  1.119934  1.100775  1.114075  1.120630  1.094870  1.105421  1.092637  1.093316 
dram[9]:  1.092195  1.089286  1.092992  1.103657  1.104005  1.093964  1.090492  1.102871  1.114045  1.111844  1.099369  1.103119  1.096285  1.096271  1.097318  1.096233 
dram[10]:  1.100371  1.093182  1.101986  1.088674  1.096785  1.089957  1.087828  1.092386  1.108415  1.099607  1.111866  1.104701  1.092864  1.094587  1.092330  1.088124 
dram[11]:  1.087643  1.094141  1.091799  1.097901  1.095462  1.091365  1.096170  1.094210  1.114390  1.116334  1.102202  1.105994  1.102712  1.097379  1.096138  1.086699 
average row locality = 9651252/8784469 = 1.098672
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47252     46807     47454     46188     46855     48433     45246     47596     47417     48522     48076     48495     47856     48144     45366     47292 
dram[1]:     46738     47996     48003     47805     47620     47262     46648     46402     50142     48139     49781     49626     47786     48531     47562     46315 
dram[2]:     46132     46861     45536     47802     46447     47245     46507     48168     47340     49352     47037     48266     47756     47703     46718     46960 
dram[3]:     47591     48430     47633     48414     46695     47802     47654     46709     48069     48869     48969     50138     47979     49670     46495     47025 
dram[4]:     46364     47231     46376     47357     47971     46291     47154     47437     48638     48593     48137     48175     47903     47460     46704     45944 
dram[5]:     47131     46578     46917     46612     46082     47605     45605     45789     47312     48686     49276     49280     47037     47560     45357     46088 
dram[6]:     46219     47332     47904     48735     46915     46683     47185     47289     49027     48734     47120     49927     48617     48103     47243     46661 
dram[7]:     47199     47321     47310     46591     47601     47020     46462     47593     48108     49987     49685     48278     47398     47336     46641     47212 
dram[8]:     47812     47547     47490     48015     46571     48113     47065     46382     49985     47938     49166     49596     47379     48432     46119     47070 
dram[9]:     46459     46634     46423     48245     46887     46919     46533     48402     49182     49146     48151     49032     47222     47421     46809     46834 
dram[10]:     48031     47212     48580     46033     46873     46859     45805     46217     48493     47529     49414     48505     47282     47604     46502     46151 
dram[11]:     46186     47369     45815     47584     46881     46278     47150     47025     48808     49326     47787     48749     47841     48308     47114     45830 
total dram reads = 9123533
bank skew: 50142/45246 = 1.11
chip skew: 768142/752915 = 1.02
number of total write accesses:
dram[0]:      3229      3161      3332      3200      3283      3325      3176      3336      3473      3506      3481      3494      3460      3508      3238      3292 
dram[1]:      3085      3210      3279      3351      3298      3349      3201      3288      3590      3540      3428      3591      3476      3492      3336      3294 
dram[2]:      3154      3119      3188      3301      3289      3270      3255      3277      3436      3585      3500      3449      3434      3362      3349      3316 
dram[3]:      3212      3192      3361      3339      3243      3319      3278      3195      3566      3459      3464      3498      3456      3518      3302      3328 
dram[4]:      3142      3159      3268      3369      3361      3249      3215      3351      3524      3542      3486      3418      3398      3345      3353      3278 
dram[5]:      3190      3218      3340      3234      3189      3277      3179      3195      3494      3504      3543      3584      3454      3423      3241      3306 
dram[6]:      3094      3153      3338      3371      3225      3207      3281      3254      3548      3588      3397      3538      3471      3493      3368      3304 
dram[7]:      3206      3176      3270      3195      3331      3361      3195      3346      3418      3515      3531      3434      3428      3435      3222      3362 
dram[8]:      3237      3182      3268      3350      3255      3328      3272      3188      3623      3458      3491      3582      3495      3390      3288      3289 
dram[9]:      3194      3123      3287      3331      3357      3241      3245      3281      3507      3544      3478      3464      3387      3465      3350      3350 
dram[10]:      3189      3166      3393      3238      3249      3325      3187      3195      3533      3456      3574      3509      3386      3484      3290      3264 
dram[11]:      3097      3150      3201      3335      3287      3226      3344      3296      3557      3619      3519      3503      3452      3451      3378      3246 
total dram writes = 642599
bank skew: 3623/3085 = 1.17
chip skew: 53808/53284 = 1.01
average mf latency per bank:
dram[0]:       1465      1291      1432      1288      1406      1328      1448      1340      1465      1353      1444      1321      1456      1315      1464      1295
dram[1]:       1890      1697      1923      1703      1870      1703      1844      1633      1917      1733      1926      1722      1923      1687      1926      1695
dram[2]:       1610      1601      1625      1625      1606      1653      1653      1651      1659      1692      1633      1645      1642      1676      1654      1630
dram[3]:       1559      2286      1532      2212      1538      2207      1538      2201      1565      2202      1625      2310      1564      2281      1544      2175
dram[4]:       1855      1713      1801      1724      1843      1679      4426      1678      1889      1800      1806      1727      1822      1657      1910      1636
dram[5]:       1506      1445      1570      1425      1536      1474      1472      1441      1493      1461      1557      1513      1498      1483      1479      1496
dram[6]:       1777      2011      1803      2054      1767      1999      1790      2024      1907      2052      1820      2129      1873      2080      1795      2042
dram[7]:       1882      1804      1841      1797      1916      1796      1848      1795      1863      1868      1915      1794      1878      1800      1828      1811
dram[8]:       2077      1978      2071      1983      2009      1978      2014      1940      2051      2008      2036      2045      2006      2010      2019      2033
dram[9]:       1713      1652      1695      1686      1775      1688      1702      1699      1817      1722      1698      1742      1766      1699      1714      1660
dram[10]:       1837      1539      4075      1527      1853      1564      1845      1559      1821      1580      1859      1591      1859      1561      1816      1564
dram[11]:       1611      1537      1626      1525      1645      1547      1636      1524      1680      1592      1627      1629      1659      1602      1645      1525
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15245459 n_nop=13300013 n_act=730801 n_pre=730785 n_ref_event=0 n_req=800912 n_rd=756999 n_rd_L2_A=0 n_write=0 n_wr_bk=53494 bw_util=0.2127
n_activity=9749666 dram_eff=0.3325
bk0: 47252a 8259637i bk1: 46807a 8308931i bk2: 47454a 8250125i bk3: 46188a 8422527i bk4: 46855a 8346577i bk5: 48433a 8115440i bk6: 45246a 8492715i bk7: 47596a 8227149i bk8: 47417a 8189916i bk9: 48522a 8081126i bk10: 48076a 8137633i bk11: 48495a 8114177i bk12: 47856a 8171832i bk13: 48144a 8143793i bk14: 45366a 8495799i bk15: 47292a 8292719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087541
Row_Buffer_Locality_read = 0.085737
Row_Buffer_Locality_write = 0.118644
Bank_Level_Parallism = 11.832139
Bank_Level_Parallism_Col = 2.388976
Bank_Level_Parallism_Ready = 1.112626
write_to_read_ratio_blp_rw_average = 0.124175
GrpLevelPara = 2.066905 

BW Util details:
bwutil = 0.212652 
total_CMD = 15245459 
util_bw = 3241972 
Wasted_Col = 6030347 
Wasted_Row = 262511 
Idle = 5710629 

BW Util Bottlenecks: 
RCDc_limit = 10950744 
RCDWRc_limit = 323935 
WTRc_limit = 1919804 
RTWc_limit = 2161774 
CCDLc_limit = 694347 
rwq = 0 
CCDLc_limit_alone = 549617 
WTRc_limit_alone = 1870186 
RTWc_limit_alone = 2066662 

Commands details: 
total_CMD = 15245459 
n_nop = 13300013 
Read = 756999 
Write = 0 
L2_Alloc = 0 
L2_WB = 53494 
n_act = 730801 
n_pre = 730785 
n_ref = 0 
n_req = 800912 
total_req = 810493 

Dual Bus Interface Util: 
issued_total_row = 1461586 
issued_total_col = 810493 
Row_Bus_Util =  0.095870 
CoL_Bus_Util = 0.053163 
Either_Row_CoL_Bus_Util = 0.127608 
Issued_on_Two_Bus_Simul_Util = 0.021425 
issued_two_Eff = 0.167896 
queue_avg = 25.859440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8594
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15245459 n_nop=13288268 n_act=736561 n_pre=736545 n_ref_event=0 n_req=810684 n_rd=766356 n_rd_L2_A=0 n_write=0 n_wr_bk=53808 bw_util=0.2152
n_activity=9747492 dram_eff=0.3366
bk0: 46738a 8264336i bk1: 47996a 8104594i bk2: 48003a 8058739i bk3: 47805a 8090596i bk4: 47620a 8124275i bk5: 47262a 8142245i bk6: 46648a 8245242i bk7: 46402a 8260456i bk8: 50142a 7829390i bk9: 48139a 8010138i bk10: 49781a 7844190i bk11: 49626a 7856458i bk12: 47786a 8084711i bk13: 48531a 7979138i bk14: 47562a 8153610i bk15: 46315a 8257188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091433
Row_Buffer_Locality_read = 0.089619
Row_Buffer_Locality_write = 0.122789
Bank_Level_Parallism = 12.118032
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.215189 
total_CMD = 15245459 
util_bw = 3280656 
Wasted_Col = 6016435 
Wasted_Row = 240316 
Idle = 5708052 

BW Util Bottlenecks: 
RCDc_limit = 10983232 
RCDWRc_limit = 322137 
WTRc_limit = 1935767 
RTWc_limit = 2233747 
CCDLc_limit = 711932 
rwq = 0 
CCDLc_limit_alone = 562385 
WTRc_limit_alone = 1885718 
RTWc_limit_alone = 2134249 

Commands details: 
total_CMD = 15245459 
n_nop = 13288268 
Read = 766356 
Write = 0 
L2_Alloc = 0 
L2_WB = 53808 
n_act = 736561 
n_pre = 736545 
n_ref = 0 
n_req = 810684 
total_req = 820164 

Dual Bus Interface Util: 
issued_total_row = 1473106 
issued_total_col = 820164 
Row_Bus_Util =  0.096626 
CoL_Bus_Util = 0.053797 
Either_Row_CoL_Bus_Util = 0.128379 
Issued_on_Two_Bus_Simul_Util = 0.022045 
issued_two_Eff = 0.171715 
queue_avg = 27.441916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.4419
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15245459 n_nop=13300643 n_act=729722 n_pre=729706 n_ref_event=0 n_req=799479 n_rd=755830 n_rd_L2_A=0 n_write=0 n_wr_bk=53284 bw_util=0.2123
n_activity=9746726 dram_eff=0.3321
bk0: 46132a 8474609i bk1: 46861a 8383362i bk2: 45536a 8545515i bk3: 47802a 8297296i bk4: 46447a 8445257i bk5: 47245a 8342615i bk6: 46507a 8412557i bk7: 48168a 8220932i bk8: 47340a 8286530i bk9: 49352a 8080223i bk10: 47037a 8318677i bk11: 48266a 8215966i bk12: 47756a 8253991i bk13: 47703a 8259155i bk14: 46718a 8407930i bk15: 46960a 8404383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087254
Row_Buffer_Locality_read = 0.085622
Row_Buffer_Locality_write = 0.115512
Bank_Level_Parallism = 11.702289
Bank_Level_Parallism_Col = 2.380215
Bank_Level_Parallism_Ready = 1.110851
write_to_read_ratio_blp_rw_average = 0.122143
GrpLevelPara = 2.062369 

BW Util details:
bwutil = 0.212290 
total_CMD = 15245459 
util_bw = 3236456 
Wasted_Col = 6028526 
Wasted_Row = 263693 
Idle = 5716784 

BW Util Bottlenecks: 
RCDc_limit = 10943506 
RCDWRc_limit = 322050 
WTRc_limit = 1916317 
RTWc_limit = 2121665 
CCDLc_limit = 689664 
rwq = 0 
CCDLc_limit_alone = 547629 
WTRc_limit_alone = 1867356 
RTWc_limit_alone = 2028591 

Commands details: 
total_CMD = 15245459 
n_nop = 13300643 
Read = 755830 
Write = 0 
L2_Alloc = 0 
L2_WB = 53284 
n_act = 729722 
n_pre = 729706 
n_ref = 0 
n_req = 799479 
total_req = 809114 

Dual Bus Interface Util: 
issued_total_row = 1459428 
issued_total_col = 809114 
Row_Bus_Util =  0.095729 
CoL_Bus_Util = 0.053072 
Either_Row_CoL_Bus_Util = 0.127567 
Issued_on_Two_Bus_Simul_Util = 0.021234 
issued_two_Eff = 0.166456 
queue_avg = 25.146770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1468
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15245459 n_nop=13283978 n_act=736261 n_pre=736245 n_ref_event=0 n_req=812403 n_rd=768142 n_rd_L2_A=0 n_write=0 n_wr_bk=53730 bw_util=0.2156
n_activity=9760226 dram_eff=0.3368
bk0: 47591a 8014378i bk1: 48430a 7921586i bk2: 47633a 8037907i bk3: 48414a 7919361i bk4: 46695a 8127480i bk5: 47802a 8028415i bk6: 47654a 8004268i bk7: 46709a 8132248i bk8: 48069a 7920665i bk9: 48869a 7827365i bk10: 48969a 7810490i bk11: 50138a 7694609i bk12: 47979a 7927712i bk13: 49670a 7762218i bk14: 46495a 8143633i bk15: 47025a 8092696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093724
Row_Buffer_Locality_read = 0.091721
Row_Buffer_Locality_write = 0.128488
Bank_Level_Parallism = 12.312627
Bank_Level_Parallism_Col = 2.427462
Bank_Level_Parallism_Ready = 1.116967
write_to_read_ratio_blp_rw_average = 0.128941
GrpLevelPara = 2.096182 

BW Util details:
bwutil = 0.215637 
total_CMD = 15245459 
util_bw = 3287488 
Wasted_Col = 6011766 
Wasted_Row = 246421 
Idle = 5699784 

BW Util Bottlenecks: 
RCDc_limit = 10971812 
RCDWRc_limit = 320292 
WTRc_limit = 1925055 
RTWc_limit = 2295045 
CCDLc_limit = 709053 
rwq = 0 
CCDLc_limit_alone = 556015 
WTRc_limit_alone = 1875073 
RTWc_limit_alone = 2191989 

Commands details: 
total_CMD = 15245459 
n_nop = 13283978 
Read = 768142 
Write = 0 
L2_Alloc = 0 
L2_WB = 53730 
n_act = 736261 
n_pre = 736245 
n_ref = 0 
n_req = 812403 
total_req = 821872 

Dual Bus Interface Util: 
issued_total_row = 1472506 
issued_total_col = 821872 
Row_Bus_Util =  0.096587 
CoL_Bus_Util = 0.053909 
Either_Row_CoL_Bus_Util = 0.128660 
Issued_on_Two_Bus_Simul_Util = 0.021836 
issued_two_Eff = 0.169717 
queue_avg = 29.303654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.3037
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15245459 n_nop=13298382 n_act=731220 n_pre=731204 n_ref_event=0 n_req=801668 n_rd=757735 n_rd_L2_A=0 n_write=0 n_wr_bk=53458 bw_util=0.2128
n_activity=9737510 dram_eff=0.3332
bk0: 46364a 8384641i bk1: 47231a 8296885i bk2: 46376a 8391466i bk3: 47357a 8271546i bk4: 47971a 8218335i bk5: 46291a 8391203i bk6: 47154a 8290366i bk7: 47437a 8229397i bk8: 48638a 8056806i bk9: 48593a 8084329i bk10: 48137a 8115230i bk11: 48175a 8130415i bk12: 47903a 8143851i bk13: 47460a 8270522i bk14: 46704a 8390226i bk15: 45944a 8483329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087877
Row_Buffer_Locality_read = 0.086134
Row_Buffer_Locality_write = 0.117930
Bank_Level_Parallism = 11.832733
Bank_Level_Parallism_Col = 2.395496
Bank_Level_Parallism_Ready = 1.113150
write_to_read_ratio_blp_rw_average = 0.125063
GrpLevelPara = 2.071737 

BW Util details:
bwutil = 0.212835 
total_CMD = 15245459 
util_bw = 3244772 
Wasted_Col = 6022274 
Wasted_Row = 258673 
Idle = 5719740 

BW Util Bottlenecks: 
RCDc_limit = 10950062 
RCDWRc_limit = 322654 
WTRc_limit = 1924358 
RTWc_limit = 2184024 
CCDLc_limit = 693233 
rwq = 0 
CCDLc_limit_alone = 547583 
WTRc_limit_alone = 1874997 
RTWc_limit_alone = 2087735 

Commands details: 
total_CMD = 15245459 
n_nop = 13298382 
Read = 757735 
Write = 0 
L2_Alloc = 0 
L2_WB = 53458 
n_act = 731220 
n_pre = 731204 
n_ref = 0 
n_req = 801668 
total_req = 811193 

Dual Bus Interface Util: 
issued_total_row = 1462424 
issued_total_col = 811193 
Row_Bus_Util =  0.095925 
CoL_Bus_Util = 0.053209 
Either_Row_CoL_Bus_Util = 0.127715 
Issued_on_Two_Bus_Simul_Util = 0.021419 
issued_two_Eff = 0.167708 
queue_avg = 26.084429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0844
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15245459 n_nop=13301746 n_act=728225 n_pre=728209 n_ref_event=0 n_req=796715 n_rd=752915 n_rd_L2_A=0 n_write=0 n_wr_bk=53371 bw_util=0.2115
n_activity=9749468 dram_eff=0.3308
bk0: 47131a 8435378i bk1: 46578a 8532489i bk2: 46917a 8443627i bk3: 46612a 8463128i bk4: 46082a 8511404i bk5: 47605a 8396112i bk6: 45605a 8585522i bk7: 45789a 8557834i bk8: 47312a 8326619i bk9: 48686a 8202022i bk10: 49276a 8163344i bk11: 49280a 8146161i bk12: 47037a 8425111i bk13: 47560a 8332971i bk14: 45357a 8655351i bk15: 46088a 8547981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085965
Row_Buffer_Locality_read = 0.084274
Row_Buffer_Locality_write = 0.115046
Bank_Level_Parallism = 11.558151
Bank_Level_Parallism_Col = 2.375580
Bank_Level_Parallism_Ready = 1.111361
write_to_read_ratio_blp_rw_average = 0.122067
GrpLevelPara = 2.058612 

BW Util details:
bwutil = 0.211548 
total_CMD = 15245459 
util_bw = 3225144 
Wasted_Col = 6032648 
Wasted_Row = 270697 
Idle = 5716970 

BW Util Bottlenecks: 
RCDc_limit = 10935277 
RCDWRc_limit = 324174 
WTRc_limit = 1917817 
RTWc_limit = 2109579 
CCDLc_limit = 684768 
rwq = 0 
CCDLc_limit_alone = 543879 
WTRc_limit_alone = 1868825 
RTWc_limit_alone = 2017682 

Commands details: 
total_CMD = 15245459 
n_nop = 13301746 
Read = 752915 
Write = 0 
L2_Alloc = 0 
L2_WB = 53371 
n_act = 728225 
n_pre = 728209 
n_ref = 0 
n_req = 796715 
total_req = 806286 

Dual Bus Interface Util: 
issued_total_row = 1456434 
issued_total_col = 806286 
Row_Bus_Util =  0.095532 
CoL_Bus_Util = 0.052887 
Either_Row_CoL_Bus_Util = 0.127495 
Issued_on_Two_Bus_Simul_Util = 0.020925 
issued_two_Eff = 0.164122 
queue_avg = 24.320637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.3206
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15245459 n_nop=13290321 n_act=733105 n_pre=733089 n_ref_event=0 n_req=807719 n_rd=763694 n_rd_L2_A=0 n_write=0 n_wr_bk=53630 bw_util=0.2144
n_activity=9752903 dram_eff=0.3352
bk0: 46219a 8231954i bk1: 47332a 8115650i bk2: 47904a 8057004i bk3: 48735a 7930844i bk4: 46915a 8172268i bk5: 46683a 8153596i bk6: 47185a 8132881i bk7: 47289a 8045898i bk8: 49027a 7875265i bk9: 48734a 7904736i bk10: 47120a 8123620i bk11: 49927a 7802280i bk12: 48617a 7934364i bk13: 48103a 8020746i bk14: 47243a 8109661i bk15: 46661a 8191977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092379
Row_Buffer_Locality_read = 0.090541
Row_Buffer_Locality_write = 0.124248
Bank_Level_Parallism = 12.177678
Bank_Level_Parallism_Col = 2.421725
Bank_Level_Parallism_Ready = 1.115004
write_to_read_ratio_blp_rw_average = 0.129201
GrpLevelPara = 2.089355 

BW Util details:
bwutil = 0.214444 
total_CMD = 15245459 
util_bw = 3269296 
Wasted_Col = 6006886 
Wasted_Row = 256881 
Idle = 5712396 

BW Util Bottlenecks: 
RCDc_limit = 10942659 
RCDWRc_limit = 320202 
WTRc_limit = 1918169 
RTWc_limit = 2290368 
CCDLc_limit = 705672 
rwq = 0 
CCDLc_limit_alone = 553698 
WTRc_limit_alone = 1868393 
RTWc_limit_alone = 2188170 

Commands details: 
total_CMD = 15245459 
n_nop = 13290321 
Read = 763694 
Write = 0 
L2_Alloc = 0 
L2_WB = 53630 
n_act = 733105 
n_pre = 733089 
n_ref = 0 
n_req = 807719 
total_req = 817324 

Dual Bus Interface Util: 
issued_total_row = 1466194 
issued_total_col = 817324 
Row_Bus_Util =  0.096173 
CoL_Bus_Util = 0.053611 
Either_Row_CoL_Bus_Util = 0.128244 
Issued_on_Two_Bus_Simul_Util = 0.021540 
issued_two_Eff = 0.167957 
queue_avg = 28.591660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.5917
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15245459 n_nop=13294950 n_act=732646 n_pre=732630 n_ref_event=0 n_req=805553 n_rd=761742 n_rd_L2_A=0 n_write=0 n_wr_bk=53425 bw_util=0.2139
n_activity=9736332 dram_eff=0.3349
bk0: 47199a 8183737i bk1: 47321a 8147768i bk2: 47310a 8167129i bk3: 46591a 8253633i bk4: 47601a 8146226i bk5: 47020a 8219298i bk6: 46462a 8262685i bk7: 47593a 8103213i bk8: 48108a 8016936i bk9: 49987a 7841755i bk10: 49685a 7866890i bk11: 48278a 7986083i bk12: 47398a 8140001i bk13: 47336a 8150891i bk14: 46641a 8264415i bk15: 47212a 8200265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090506
Row_Buffer_Locality_read = 0.088811
Row_Buffer_Locality_write = 0.119970
Bank_Level_Parallism = 12.069010
Bank_Level_Parallism_Col = 2.407642
Bank_Level_Parallism_Ready = 1.113137
write_to_read_ratio_blp_rw_average = 0.127208
GrpLevelPara = 2.082601 

BW Util details:
bwutil = 0.213878 
total_CMD = 15245459 
util_bw = 3260668 
Wasted_Col = 6010454 
Wasted_Row = 251277 
Idle = 5723060 

BW Util Bottlenecks: 
RCDc_limit = 10946369 
RCDWRc_limit = 320745 
WTRc_limit = 1925405 
RTWc_limit = 2228999 
CCDLc_limit = 703003 
rwq = 0 
CCDLc_limit_alone = 554004 
WTRc_limit_alone = 1875963 
RTWc_limit_alone = 2129442 

Commands details: 
total_CMD = 15245459 
n_nop = 13294950 
Read = 761742 
Write = 0 
L2_Alloc = 0 
L2_WB = 53425 
n_act = 732646 
n_pre = 732630 
n_ref = 0 
n_req = 805553 
total_req = 815167 

Dual Bus Interface Util: 
issued_total_row = 1465276 
issued_total_col = 815167 
Row_Bus_Util =  0.096112 
CoL_Bus_Util = 0.053469 
Either_Row_CoL_Bus_Util = 0.127940 
Issued_on_Two_Bus_Simul_Util = 0.021641 
issued_two_Eff = 0.169153 
queue_avg = 27.817034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.817
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15245459 n_nop=13295103 n_act=733372 n_pre=733356 n_ref_event=0 n_req=808734 n_rd=764680 n_rd_L2_A=0 n_write=0 n_wr_bk=53696 bw_util=0.2147
n_activity=9740973 dram_eff=0.3361
bk0: 47812a 8103519i bk1: 47547a 8080405i bk2: 47490a 8099662i bk3: 48015a 8030479i bk4: 46571a 8175855i bk5: 48113a 8024856i bk6: 47065a 8144017i bk7: 46382a 8217675i bk8: 49985a 7791232i bk9: 47938a 7946191i bk10: 49166a 7878532i bk11: 49596a 7808971i bk12: 47379a 8072261i bk13: 48432a 7977681i bk14: 46119a 8240963i bk15: 47070a 8150524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093185
Row_Buffer_Locality_read = 0.091254
Row_Buffer_Locality_write = 0.126708
Bank_Level_Parallism = 12.199051
Bank_Level_Parallism_Col = 2.427438
Bank_Level_Parallism_Ready = 1.116887
write_to_read_ratio_blp_rw_average = 0.129892
GrpLevelPara = 2.094385 

BW Util details:
bwutil = 0.214720 
total_CMD = 15245459 
util_bw = 3273504 
Wasted_Col = 5994721 
Wasted_Row = 253039 
Idle = 5724195 

BW Util Bottlenecks: 
RCDc_limit = 10931374 
RCDWRc_limit = 319485 
WTRc_limit = 1925279 
RTWc_limit = 2299449 
CCDLc_limit = 711879 
rwq = 0 
CCDLc_limit_alone = 558989 
WTRc_limit_alone = 1875461 
RTWc_limit_alone = 2196377 

Commands details: 
total_CMD = 15245459 
n_nop = 13295103 
Read = 764680 
Write = 0 
L2_Alloc = 0 
L2_WB = 53696 
n_act = 733372 
n_pre = 733356 
n_ref = 0 
n_req = 808734 
total_req = 818376 

Dual Bus Interface Util: 
issued_total_row = 1466728 
issued_total_col = 818376 
Row_Bus_Util =  0.096208 
CoL_Bus_Util = 0.053680 
Either_Row_CoL_Bus_Util = 0.127930 
Issued_on_Two_Bus_Simul_Util = 0.021957 
issued_two_Eff = 0.171634 
queue_avg = 28.706787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.7068
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15245459 n_nop=13295687 n_act=731749 n_pre=731733 n_ref_event=0 n_req=804249 n_rd=760299 n_rd_L2_A=0 n_write=0 n_wr_bk=53604 bw_util=0.2135
n_activity=9740710 dram_eff=0.3342
bk0: 46459a 8296405i bk1: 46634a 8292508i bk2: 46423a 8348371i bk3: 48245a 8142773i bk4: 46887a 8268571i bk5: 46919a 8231441i bk6: 46533a 8291413i bk7: 48402a 8064229i bk8: 49182a 7971052i bk9: 49146a 7988807i bk10: 48151a 8079401i bk11: 49032a 8003289i bk12: 47222a 8238053i bk13: 47421a 8204834i bk14: 46809a 8306053i bk15: 46834a 8269926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090147
Row_Buffer_Locality_read = 0.088274
Row_Buffer_Locality_write = 0.122548
Bank_Level_Parallism = 11.954507
Bank_Level_Parallism_Col = 2.407135
Bank_Level_Parallism_Ready = 1.114301
write_to_read_ratio_blp_rw_average = 0.126773
GrpLevelPara = 2.080587 

BW Util details:
bwutil = 0.213546 
total_CMD = 15245459 
util_bw = 3255612 
Wasted_Col = 6013666 
Wasted_Row = 256517 
Idle = 5719664 

BW Util Bottlenecks: 
RCDc_limit = 10942799 
RCDWRc_limit = 320841 
WTRc_limit = 1915567 
RTWc_limit = 2230757 
CCDLc_limit = 700391 
rwq = 0 
CCDLc_limit_alone = 552053 
WTRc_limit_alone = 1866241 
RTWc_limit_alone = 2131745 

Commands details: 
total_CMD = 15245459 
n_nop = 13295687 
Read = 760299 
Write = 0 
L2_Alloc = 0 
L2_WB = 53604 
n_act = 731749 
n_pre = 731733 
n_ref = 0 
n_req = 804249 
total_req = 813903 

Dual Bus Interface Util: 
issued_total_row = 1463482 
issued_total_col = 813903 
Row_Bus_Util =  0.095995 
CoL_Bus_Util = 0.053387 
Either_Row_CoL_Bus_Util = 0.127892 
Issued_on_Two_Bus_Simul_Util = 0.021489 
issued_two_Eff = 0.168026 
queue_avg = 26.704464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7045
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15245459 n_nop=13307537 n_act=730507 n_pre=730491 n_ref_event=0 n_req=801062 n_rd=757090 n_rd_L2_A=0 n_write=0 n_wr_bk=53438 bw_util=0.2127
n_activity=9733663 dram_eff=0.3331
bk0: 48031a 8215093i bk1: 47212a 8250672i bk2: 48580a 8081882i bk3: 46033a 8370834i bk4: 46873a 8280098i bk5: 46859a 8264292i bk6: 45805a 8365594i bk7: 46217a 8329330i bk8: 48493a 8042412i bk9: 47529a 8126320i bk10: 49414a 7898287i bk11: 48505a 8036771i bk12: 47282a 8201629i bk13: 47604a 8188343i bk14: 46502a 8342698i bk15: 46151a 8397731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088077
Row_Buffer_Locality_read = 0.086439
Row_Buffer_Locality_write = 0.116279
Bank_Level_Parallism = 11.929231
Bank_Level_Parallism_Col = 2.393656
Bank_Level_Parallism_Ready = 1.112552
write_to_read_ratio_blp_rw_average = 0.124378
GrpLevelPara = 2.071707 

BW Util details:
bwutil = 0.212661 
total_CMD = 15245459 
util_bw = 3242112 
Wasted_Col = 6010642 
Wasted_Row = 260296 
Idle = 5732409 

BW Util Bottlenecks: 
RCDc_limit = 10926232 
RCDWRc_limit = 323842 
WTRc_limit = 1922716 
RTWc_limit = 2165935 
CCDLc_limit = 699053 
rwq = 0 
CCDLc_limit_alone = 554257 
WTRc_limit_alone = 1873267 
RTWc_limit_alone = 2070588 

Commands details: 
total_CMD = 15245459 
n_nop = 13307537 
Read = 757090 
Write = 0 
L2_Alloc = 0 
L2_WB = 53438 
n_act = 730507 
n_pre = 730491 
n_ref = 0 
n_req = 801062 
total_req = 810528 

Dual Bus Interface Util: 
issued_total_row = 1460998 
issued_total_col = 810528 
Row_Bus_Util =  0.095832 
CoL_Bus_Util = 0.053165 
Either_Row_CoL_Bus_Util = 0.127115 
Issued_on_Two_Bus_Simul_Util = 0.021882 
issued_two_Eff = 0.172145 
queue_avg = 26.461121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4611
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15245459 n_nop=13299142 n_act=730306 n_pre=730290 n_ref_event=0 n_req=802074 n_rd=758051 n_rd_L2_A=0 n_write=0 n_wr_bk=53661 bw_util=0.213
n_activity=9742675 dram_eff=0.3333
bk0: 46186a 8427635i bk1: 47369a 8297499i bk2: 45815a 8465664i bk3: 47584a 8253478i bk4: 46881a 8321560i bk5: 46278a 8394397i bk6: 47150a 8253962i bk7: 47025a 8250301i bk8: 48808a 8066207i bk9: 49326a 7966407i bk10: 47787a 8163085i bk11: 48749a 8071953i bk12: 47841a 8192741i bk13: 48308a 8126283i bk14: 47114a 8318624i bk15: 45830a 8477494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089478
Row_Buffer_Locality_read = 0.087765
Row_Buffer_Locality_write = 0.118983
Bank_Level_Parallism = 11.845343
Bank_Level_Parallism_Col = 2.393880
Bank_Level_Parallism_Ready = 1.113324
write_to_read_ratio_blp_rw_average = 0.124661
GrpLevelPara = 2.070573 

BW Util details:
bwutil = 0.212971 
total_CMD = 15245459 
util_bw = 3246848 
Wasted_Col = 6015429 
Wasted_Row = 262166 
Idle = 5721016 

BW Util Bottlenecks: 
RCDc_limit = 10928025 
RCDWRc_limit = 323325 
WTRc_limit = 1921286 
RTWc_limit = 2172661 
CCDLc_limit = 696364 
rwq = 0 
CCDLc_limit_alone = 551557 
WTRc_limit_alone = 1871958 
RTWc_limit_alone = 2077182 

Commands details: 
total_CMD = 15245459 
n_nop = 13299142 
Read = 758051 
Write = 0 
L2_Alloc = 0 
L2_WB = 53661 
n_act = 730306 
n_pre = 730290 
n_ref = 0 
n_req = 802074 
total_req = 811712 

Dual Bus Interface Util: 
issued_total_row = 1460596 
issued_total_col = 811712 
Row_Bus_Util =  0.095805 
CoL_Bus_Util = 0.053243 
Either_Row_CoL_Bus_Util = 0.127665 
Issued_on_Two_Bus_Simul_Util = 0.021383 
issued_two_Eff = 0.167491 
queue_avg = 26.307909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.3079

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654247, Miss = 378638, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 657193, Miss = 384593, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653832, Miss = 387396, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660735, Miss = 385189, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 650226, Miss = 376581, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672821, Miss = 385463, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654491, Miss = 384184, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653487, Miss = 390157, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954796, Miss = 382343, Miss_rate = 0.400, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 650384, Miss = 381592, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653615, Miss = 377845, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657992, Miss = 381330, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 658233, Miss = 383358, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649898, Miss = 386588, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667747, Miss = 383517, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659612, Miss = 384458, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668514, Miss = 384700, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657501, Miss = 386204, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 656007, Miss = 380767, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662763, Miss = 385734, Miss_rate = 0.582, Pending_hits = 3583, Reservation_fails = 5022
L2_cache_bank[20]: Access = 956809, Miss = 384083, Miss_rate = 0.401, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 654200, Miss = 379205, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 662245, Miss = 380694, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 655167, Miss = 383587, Miss_rate = 0.585, Pending_hits = 3621, Reservation_fails = 20179
L2_total_cache_accesses = 16382515
L2_total_cache_misses = 9198206
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89798
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6799806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7779086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1344447
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89798
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294705
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16013137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369378
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=16382515
icnt_total_pkts_simt_to_mem=16382515
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16382515
Req_Network_cycles = 5944904
Req_Network_injected_packets_per_cycle =       2.7557 
Req_Network_conflicts_per_cycle =       1.5604
Req_Network_conflicts_per_cycle_util =       2.4283
Req_Bank_Level_Parallism =       4.2884
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.5623
Req_Network_out_buffer_full_per_cycle =       0.0526
Req_Network_out_buffer_avg_util =      20.4987

Reply_Network_injected_packets_num = 16382515
Reply_Network_cycles = 5944904
Reply_Network_injected_packets_per_cycle =        2.7557
Reply_Network_conflicts_per_cycle =        0.6900
Reply_Network_conflicts_per_cycle_util =       1.0732
Reply_Bank_Level_Parallism =       4.2863
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0940
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0919
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 51 min, 58 sec (28318 sec)
gpgpu_simulation_rate = 2664 (inst/sec)
gpgpu_simulation_rate = 209 (cycle/sec)
gpgpu_silicon_slowdown = 6531100x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 32: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 32 
gpu_sim_cycle = 10520
gpu_sim_insn = 6058
gpu_ipc =       0.5759
gpu_tot_sim_cycle = 5955424
gpu_tot_sim_insn = 75463360
gpu_tot_ipc =      12.6714
gpu_tot_issued_cta = 2367
gpu_occupancy = 4.4819% 
gpu_tot_occupancy = 72.7118% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0026
partiton_level_parallism_total  =       2.7509
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.4011
L2_BW  =       0.1121 GB/Sec
L2_BW_total  =     120.1576 GB/Sec
gpu_total_sim_rate=2663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557410, Miss = 482041, Miss_rate = 0.865, Pending_hits = 15087, Reservation_fails = 1748830
	L1D_cache_core[1]: Access = 563835, Miss = 494686, Miss_rate = 0.877, Pending_hits = 14773, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 577907, Miss = 501490, Miss_rate = 0.868, Pending_hits = 15336, Reservation_fails = 1914158
	L1D_cache_core[3]: Access = 597451, Miss = 520877, Miss_rate = 0.872, Pending_hits = 15996, Reservation_fails = 1979934
	L1D_cache_core[4]: Access = 578294, Miss = 500820, Miss_rate = 0.866, Pending_hits = 15548, Reservation_fails = 1937892
	L1D_cache_core[5]: Access = 604538, Miss = 523216, Miss_rate = 0.865, Pending_hits = 16285, Reservation_fails = 1921078
	L1D_cache_core[6]: Access = 567303, Miss = 491620, Miss_rate = 0.867, Pending_hits = 15071, Reservation_fails = 1813345
	L1D_cache_core[7]: Access = 585711, Miss = 509063, Miss_rate = 0.869, Pending_hits = 15929, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 590001, Miss = 513463, Miss_rate = 0.870, Pending_hits = 15840, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575447, Miss = 500670, Miss_rate = 0.870, Pending_hits = 15438, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593451, Miss = 514511, Miss_rate = 0.867, Pending_hits = 16198, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594519, Miss = 514882, Miss_rate = 0.866, Pending_hits = 15911, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604524, Miss = 527407, Miss_rate = 0.872, Pending_hits = 15831, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593453, Miss = 513312, Miss_rate = 0.865, Pending_hits = 15249, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593856, Miss = 517153, Miss_rate = 0.871, Pending_hits = 16086, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 565458, Miss = 492782, Miss_rate = 0.871, Pending_hits = 14596, Reservation_fails = 1729768
	L1D_cache_core[29]: Access = 582070, Miss = 510696, Miss_rate = 0.877, Pending_hits = 15292, Reservation_fails = 1786093
	L1D_total_cache_accesses = 17418426
	L1D_total_cache_misses = 15148641
	L1D_total_cache_miss_rate = 0.8697
	L1D_total_cache_pending_hits = 465292
	L1D_total_cache_reservation_fails = 55568498
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1779096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 465292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14493773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55560345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 465292
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25397
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17049046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369380

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2454244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52097874
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2367, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11021, 12213, 12584, 9358, 8909, 11135, 9958, 9734, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290662080
gpgpu_n_tot_w_icount = 9083190
gpgpu_n_stall_shd_mem = 23200574
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16013162
gpgpu_n_mem_write_global = 369380
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19712864
gpgpu_n_store_insn = 600490
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5452288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22070047
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1130527
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25125658	W0_Idle:28894066	W0_Scoreboard:422519322	W1:2511922	W2:1054725	W3:669269	W4:479363	W5:362715	W6:289804	W7:243979	W8:213183	W9:192532	W10:177770	W11:173542	W12:168115	W13:159943	W14:158151	W15:154554	W16:144905	W17:144016	W18:138284	W19:140934	W20:136416	W21:129882	W22:119931	W23:103667	W24:88168	W25:72039	W26:56002	W27:44536	W28:36600	W29:28002	W30:17954	W31:8829	W32:663458
single_issue_nums: WS0:2291691	WS1:2280758	WS2:2261310	WS3:2249431	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118437264 {8:14804658,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14775200 {40:369380,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48340160 {40:1208504,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 592186320 {40:14804658,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2955040 {8:369380,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48340160 {40:1208504,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1048 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1986216 	44623 	111105 	242853 	462918 	767959 	1217239 	1818351 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5047011 	3338993 	2652460 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	742977 	131443 	37364 	18667 	9960159 	852296 	800039 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14820266 	1093298 	295640 	116260 	38761 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1246 	1559 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     74232    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     92580    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     81497    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     88451    123364     79933    149815    109480    179603     74846 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     84449     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     44575    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098343  1.091461  1.098235  1.088941  1.090260  1.100286  1.081719  1.098577  1.100333  1.105748  1.100760  1.101749  1.097815  1.097342  1.087367  1.094681 
dram[1]:  1.089054  1.098996  1.097177  1.101411  1.094963  1.099217  1.088988  1.092428  1.118786  1.109176  1.111866  1.113664  1.097563  1.101214  1.101115  1.092479 
dram[2]:  1.089809  1.087933  1.086415  1.097625  1.090433  1.093769  1.096655  1.101722  1.101051  1.110679  1.097130  1.098835  1.099396  1.090375  1.092744  1.093886 
dram[3]:  1.097585  1.107412  1.099703  1.104846  1.090939  1.098229  1.101061  1.094920  1.107992  1.112327  1.109383  1.120076  1.101938  1.114484  1.097436  1.094658 
dram[4]:  1.087407  1.094220  1.089741  1.097200  1.104532  1.084787  1.090041  1.100838  1.113663  1.111653  1.099875  1.100477  1.096729  1.089591  1.094411  1.085173 
dram[5]:  1.094407  1.093020  1.094191  1.088661  1.088808  1.094257  1.087107  1.083901  1.095114  1.102615  1.115989  1.106905  1.093106  1.092697  1.084652  1.087188 
dram[6]:  1.090761  1.097333  1.099233  1.107367  1.094842  1.093130  1.102867  1.098248  1.117560  1.113039  1.093263  1.117794  1.102675  1.104496  1.096922  1.097317 
dram[7]:  1.092881  1.100321  1.096762  1.091153  1.099442  1.098353  1.090133  1.099576  1.105163  1.118410  1.118050  1.099708  1.098828  1.094022  1.094019  1.093765 
dram[8]:  1.104971  1.099207  1.102022  1.104863  1.092394  1.105026  1.098797  1.093242  1.119934  1.100775  1.114075  1.120630  1.094870  1.105421  1.092637  1.093316 
dram[9]:  1.092195  1.089286  1.092992  1.103657  1.104005  1.093964  1.090492  1.102871  1.114045  1.111844  1.099367  1.103119  1.096285  1.096271  1.097318  1.096233 
dram[10]:  1.100371  1.093182  1.101986  1.088670  1.096785  1.089955  1.087828  1.092386  1.108415  1.099607  1.111866  1.104701  1.092864  1.094587  1.092330  1.088124 
dram[11]:  1.087643  1.094139  1.091799  1.097901  1.095462  1.091386  1.096170  1.094210  1.114390  1.116334  1.102202  1.105994  1.102712  1.097379  1.096138  1.086699 
average row locality = 9651263/8784479 = 1.098672
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47252     46807     47454     46188     46855     48433     45246     47596     47417     48522     48077     48495     47856     48144     45366     47292 
dram[1]:     46738     47996     48003     47806     47620     47262     46648     46402     50142     48139     49781     49626     47786     48531     47562     46315 
dram[2]:     46132     46861     45536     47802     46447     47245     46507     48168     47340     49352     47037     48266     47756     47703     46718     46960 
dram[3]:     47591     48430     47633     48414     46695     47802     47654     46709     48069     48869     48969     50138     47979     49670     46495     47025 
dram[4]:     46364     47231     46376     47357     47971     46292     47154     47437     48638     48593     48137     48175     47903     47460     46704     45944 
dram[5]:     47131     46578     46917     46612     46082     47605     45605     45789     47312     48686     49276     49280     47037     47560     45357     46088 
dram[6]:     46219     47332     47904     48735     46915     46683     47185     47289     49027     48734     47120     49927     48617     48103     47243     46661 
dram[7]:     47199     47321     47310     46591     47601     47021     46462     47593     48108     49987     49685     48278     47398     47336     46641     47212 
dram[8]:     47812     47547     47490     48015     46571     48113     47065     46382     49985     47938     49166     49596     47379     48432     46119     47070 
dram[9]:     46459     46634     46423     48245     46887     46919     46533     48402     49182     49146     48152     49032     47222     47421     46809     46834 
dram[10]:     48031     47212     48580     46035     46873     46860     45805     46217     48493     47529     49414     48505     47282     47604     46502     46151 
dram[11]:     46186     47369     45815     47584     46881     46280     47150     47025     48808     49326     47787     48749     47841     48308     47114     45830 
total dram reads = 9123543
bank skew: 50142/45246 = 1.11
chip skew: 768142/752915 = 1.02
number of total write accesses:
dram[0]:      3229      3161      3332      3200      3283      3325      3176      3336      3473      3506      3481      3494      3460      3508      3238      3292 
dram[1]:      3085      3210      3279      3351      3298      3349      3201      3288      3590      3540      3428      3591      3476      3492      3336      3294 
dram[2]:      3154      3119      3188      3301      3289      3270      3255      3277      3436      3585      3500      3449      3434      3362      3349      3316 
dram[3]:      3212      3192      3361      3339      3243      3319      3278      3195      3566      3459      3464      3498      3456      3518      3302      3328 
dram[4]:      3142      3159      3268      3369      3361      3249      3215      3351      3524      3542      3486      3418      3398      3345      3353      3278 
dram[5]:      3190      3218      3340      3234      3189      3277      3179      3195      3494      3504      3543      3584      3454      3423      3241      3306 
dram[6]:      3094      3153      3338      3371      3225      3207      3281      3254      3548      3588      3397      3538      3471      3493      3368      3304 
dram[7]:      3206      3176      3270      3195      3331      3361      3195      3346      3418      3515      3531      3434      3428      3435      3222      3362 
dram[8]:      3237      3182      3268      3350      3255      3328      3272      3188      3623      3458      3491      3582      3495      3390      3288      3289 
dram[9]:      3194      3123      3287      3331      3357      3241      3245      3281      3507      3544      3478      3464      3387      3465      3350      3350 
dram[10]:      3189      3166      3393      3238      3249      3325      3187      3195      3533      3456      3574      3509      3386      3484      3290      3264 
dram[11]:      3097      3151      3201      3335      3287      3226      3344      3296      3557      3619      3519      3503      3452      3451      3378      3246 
total dram writes = 642600
bank skew: 3623/3085 = 1.17
chip skew: 53808/53284 = 1.01
average mf latency per bank:
dram[0]:       1465      1291      1432      1288      1406      1328      1448      1340      1465      1353      1444      1321      1456      1315      1464      1295
dram[1]:       1890      1697      1923      1703      1870      1703      1844      1633      1917      1733      1926      1722      1923      1687      1926      1695
dram[2]:       1610      1601      1625      1625      1606      1653      1653      1651      1659      1692      1633      1645      1642      1676      1654      1630
dram[3]:       1559      2286      1532      2212      1538      2207      1538      2201      1565      2202      1625      2310      1564      2281      1544      2175
dram[4]:       1855      1713      1801      1724      1843      1679      4426      1678      1889      1800      1806      1727      1822      1657      1910      1636
dram[5]:       1506      1445      1570      1425      1536      1474      1472      1441      1493      1461      1557      1513      1498      1483      1479      1496
dram[6]:       1777      2011      1803      2054      1767      1999      1790      2024      1907      2052      1820      2129      1873      2080      1795      2042
dram[7]:       1882      1804      1841      1797      1916      1796      1848      1795      1863      1868      1915      1794      1878      1800      1828      1811
dram[8]:       2077      1978      2071      1983      2009      1978      2014      1940      2051      2008      2036      2045      2006      2010      2019      2033
dram[9]:       1713      1652      1695      1686      1775      1688      1702      1699      1817      1722      1698      1742      1766      1699      1714      1660
dram[10]:       1837      1539      4075      1527      1853      1564      1845      1559      1821      1580      1859      1591      1859      1561      1816      1564
dram[11]:       1611      1537      1626      1525      1645      1547      1636      1524      1680      1592      1627      1629      1659      1602      1645      1525
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15272435 n_nop=13326986 n_act=730802 n_pre=730786 n_ref_event=0 n_req=800913 n_rd=757000 n_rd_L2_A=0 n_write=0 n_wr_bk=53494 bw_util=0.2123
n_activity=9749768 dram_eff=0.3325
bk0: 47252a 8286613i bk1: 46807a 8335907i bk2: 47454a 8277101i bk3: 46188a 8449503i bk4: 46855a 8373553i bk5: 48433a 8142416i bk6: 45246a 8519691i bk7: 47596a 8254125i bk8: 47417a 8216892i bk9: 48522a 8108103i bk10: 48077a 8164561i bk11: 48495a 8141152i bk12: 47856a 8198807i bk13: 48144a 8170769i bk14: 45366a 8522775i bk15: 47292a 8319695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087541
Row_Buffer_Locality_read = 0.085737
Row_Buffer_Locality_write = 0.118644
Bank_Level_Parallism = 11.832083
Bank_Level_Parallism_Col = 2.388973
Bank_Level_Parallism_Ready = 1.112626
write_to_read_ratio_blp_rw_average = 0.124175
GrpLevelPara = 2.066903 

BW Util details:
bwutil = 0.212276 
total_CMD = 15272435 
util_bw = 3241976 
Wasted_Col = 6030371 
Wasted_Row = 262535 
Idle = 5737553 

BW Util Bottlenecks: 
RCDc_limit = 10950768 
RCDWRc_limit = 323935 
WTRc_limit = 1919804 
RTWc_limit = 2161774 
CCDLc_limit = 694347 
rwq = 0 
CCDLc_limit_alone = 549617 
WTRc_limit_alone = 1870186 
RTWc_limit_alone = 2066662 

Commands details: 
total_CMD = 15272435 
n_nop = 13326986 
Read = 757000 
Write = 0 
L2_Alloc = 0 
L2_WB = 53494 
n_act = 730802 
n_pre = 730786 
n_ref = 0 
n_req = 800913 
total_req = 810494 

Dual Bus Interface Util: 
issued_total_row = 1461588 
issued_total_col = 810494 
Row_Bus_Util =  0.095701 
CoL_Bus_Util = 0.053069 
Either_Row_CoL_Bus_Util = 0.127383 
Issued_on_Two_Bus_Simul_Util = 0.021387 
issued_two_Eff = 0.167896 
queue_avg = 25.813765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8138
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15272435 n_nop=13315241 n_act=736562 n_pre=736546 n_ref_event=0 n_req=810685 n_rd=766357 n_rd_L2_A=0 n_write=0 n_wr_bk=53808 bw_util=0.2148
n_activity=9747594 dram_eff=0.3366
bk0: 46738a 8291312i bk1: 47996a 8131570i bk2: 48003a 8085716i bk3: 47806a 8117524i bk4: 47620a 8151250i bk5: 47262a 8169220i bk6: 46648a 8272218i bk7: 46402a 8287432i bk8: 50142a 7856366i bk9: 48139a 8037114i bk10: 49781a 7871166i bk11: 49626a 7883434i bk12: 47786a 8111687i bk13: 48531a 8006114i bk14: 47562a 8180586i bk15: 46315a 8284164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091433
Row_Buffer_Locality_read = 0.089619
Row_Buffer_Locality_write = 0.122789
Bank_Level_Parallism = 12.117975
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.214809 
total_CMD = 15272435 
util_bw = 3280660 
Wasted_Col = 6016459 
Wasted_Row = 240340 
Idle = 5734976 

BW Util Bottlenecks: 
RCDc_limit = 10983256 
RCDWRc_limit = 322137 
WTRc_limit = 1935767 
RTWc_limit = 2233747 
CCDLc_limit = 711932 
rwq = 0 
CCDLc_limit_alone = 562385 
WTRc_limit_alone = 1885718 
RTWc_limit_alone = 2134249 

Commands details: 
total_CMD = 15272435 
n_nop = 13315241 
Read = 766357 
Write = 0 
L2_Alloc = 0 
L2_WB = 53808 
n_act = 736562 
n_pre = 736546 
n_ref = 0 
n_req = 810685 
total_req = 820165 

Dual Bus Interface Util: 
issued_total_row = 1473108 
issued_total_col = 820165 
Row_Bus_Util =  0.096455 
CoL_Bus_Util = 0.053702 
Either_Row_CoL_Bus_Util = 0.128152 
Issued_on_Two_Bus_Simul_Util = 0.022006 
issued_two_Eff = 0.171715 
queue_avg = 27.393444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.3934
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15272435 n_nop=13327619 n_act=729722 n_pre=729706 n_ref_event=0 n_req=799479 n_rd=755830 n_rd_L2_A=0 n_write=0 n_wr_bk=53284 bw_util=0.2119
n_activity=9746726 dram_eff=0.3321
bk0: 46132a 8501585i bk1: 46861a 8410338i bk2: 45536a 8572491i bk3: 47802a 8324272i bk4: 46447a 8472233i bk5: 47245a 8369591i bk6: 46507a 8439533i bk7: 48168a 8247908i bk8: 47340a 8313506i bk9: 49352a 8107199i bk10: 47037a 8345653i bk11: 48266a 8242942i bk12: 47756a 8280967i bk13: 47703a 8286131i bk14: 46718a 8434906i bk15: 46960a 8431359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087254
Row_Buffer_Locality_read = 0.085622
Row_Buffer_Locality_write = 0.115512
Bank_Level_Parallism = 11.702289
Bank_Level_Parallism_Col = 2.380215
Bank_Level_Parallism_Ready = 1.110851
write_to_read_ratio_blp_rw_average = 0.122143
GrpLevelPara = 2.062369 

BW Util details:
bwutil = 0.211915 
total_CMD = 15272435 
util_bw = 3236456 
Wasted_Col = 6028526 
Wasted_Row = 263693 
Idle = 5743760 

BW Util Bottlenecks: 
RCDc_limit = 10943506 
RCDWRc_limit = 322050 
WTRc_limit = 1916317 
RTWc_limit = 2121665 
CCDLc_limit = 689664 
rwq = 0 
CCDLc_limit_alone = 547629 
WTRc_limit_alone = 1867356 
RTWc_limit_alone = 2028591 

Commands details: 
total_CMD = 15272435 
n_nop = 13327619 
Read = 755830 
Write = 0 
L2_Alloc = 0 
L2_WB = 53284 
n_act = 729722 
n_pre = 729706 
n_ref = 0 
n_req = 799479 
total_req = 809114 

Dual Bus Interface Util: 
issued_total_row = 1459428 
issued_total_col = 809114 
Row_Bus_Util =  0.095560 
CoL_Bus_Util = 0.052979 
Either_Row_CoL_Bus_Util = 0.127342 
Issued_on_Two_Bus_Simul_Util = 0.021197 
issued_two_Eff = 0.166456 
queue_avg = 25.102352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1024
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15272435 n_nop=13310954 n_act=736261 n_pre=736245 n_ref_event=0 n_req=812403 n_rd=768142 n_rd_L2_A=0 n_write=0 n_wr_bk=53730 bw_util=0.2153
n_activity=9760226 dram_eff=0.3368
bk0: 47591a 8041354i bk1: 48430a 7948562i bk2: 47633a 8064883i bk3: 48414a 7946337i bk4: 46695a 8154456i bk5: 47802a 8055391i bk6: 47654a 8031244i bk7: 46709a 8159224i bk8: 48069a 7947641i bk9: 48869a 7854341i bk10: 48969a 7837466i bk11: 50138a 7721585i bk12: 47979a 7954688i bk13: 49670a 7789194i bk14: 46495a 8170609i bk15: 47025a 8119672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093724
Row_Buffer_Locality_read = 0.091721
Row_Buffer_Locality_write = 0.128488
Bank_Level_Parallism = 12.312627
Bank_Level_Parallism_Col = 2.427462
Bank_Level_Parallism_Ready = 1.116967
write_to_read_ratio_blp_rw_average = 0.128941
GrpLevelPara = 2.096182 

BW Util details:
bwutil = 0.215256 
total_CMD = 15272435 
util_bw = 3287488 
Wasted_Col = 6011766 
Wasted_Row = 246421 
Idle = 5726760 

BW Util Bottlenecks: 
RCDc_limit = 10971812 
RCDWRc_limit = 320292 
WTRc_limit = 1925055 
RTWc_limit = 2295045 
CCDLc_limit = 709053 
rwq = 0 
CCDLc_limit_alone = 556015 
WTRc_limit_alone = 1875073 
RTWc_limit_alone = 2191989 

Commands details: 
total_CMD = 15272435 
n_nop = 13310954 
Read = 768142 
Write = 0 
L2_Alloc = 0 
L2_WB = 53730 
n_act = 736261 
n_pre = 736245 
n_ref = 0 
n_req = 812403 
total_req = 821872 

Dual Bus Interface Util: 
issued_total_row = 1472506 
issued_total_col = 821872 
Row_Bus_Util =  0.096416 
CoL_Bus_Util = 0.053814 
Either_Row_CoL_Bus_Util = 0.128433 
Issued_on_Two_Bus_Simul_Util = 0.021797 
issued_two_Eff = 0.169717 
queue_avg = 29.251894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.2519
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15272435 n_nop=13325355 n_act=731221 n_pre=731205 n_ref_event=0 n_req=801669 n_rd=757736 n_rd_L2_A=0 n_write=0 n_wr_bk=53458 bw_util=0.2125
n_activity=9737612 dram_eff=0.3332
bk0: 46364a 8411617i bk1: 47231a 8323861i bk2: 46376a 8418442i bk3: 47357a 8298523i bk4: 47971a 8245312i bk5: 46292a 8418131i bk6: 47154a 8317341i bk7: 47437a 8256372i bk8: 48638a 8083781i bk9: 48593a 8111305i bk10: 48137a 8142206i bk11: 48175a 8157391i bk12: 47903a 8170827i bk13: 47460a 8297498i bk14: 46704a 8417202i bk15: 45944a 8510305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087877
Row_Buffer_Locality_read = 0.086134
Row_Buffer_Locality_write = 0.117930
Bank_Level_Parallism = 11.832677
Bank_Level_Parallism_Col = 2.395492
Bank_Level_Parallism_Ready = 1.113149
write_to_read_ratio_blp_rw_average = 0.125062
GrpLevelPara = 2.071734 

BW Util details:
bwutil = 0.212460 
total_CMD = 15272435 
util_bw = 3244776 
Wasted_Col = 6022298 
Wasted_Row = 258697 
Idle = 5746664 

BW Util Bottlenecks: 
RCDc_limit = 10950086 
RCDWRc_limit = 322654 
WTRc_limit = 1924358 
RTWc_limit = 2184024 
CCDLc_limit = 693233 
rwq = 0 
CCDLc_limit_alone = 547583 
WTRc_limit_alone = 1874997 
RTWc_limit_alone = 2087735 

Commands details: 
total_CMD = 15272435 
n_nop = 13325355 
Read = 757736 
Write = 0 
L2_Alloc = 0 
L2_WB = 53458 
n_act = 731221 
n_pre = 731205 
n_ref = 0 
n_req = 801669 
total_req = 811194 

Dual Bus Interface Util: 
issued_total_row = 1462426 
issued_total_col = 811194 
Row_Bus_Util =  0.095756 
CoL_Bus_Util = 0.053115 
Either_Row_CoL_Bus_Util = 0.127490 
Issued_on_Two_Bus_Simul_Util = 0.021381 
issued_two_Eff = 0.167708 
queue_avg = 26.038355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15272435 n_nop=13328722 n_act=728225 n_pre=728209 n_ref_event=0 n_req=796715 n_rd=752915 n_rd_L2_A=0 n_write=0 n_wr_bk=53371 bw_util=0.2112
n_activity=9749468 dram_eff=0.3308
bk0: 47131a 8462354i bk1: 46578a 8559465i bk2: 46917a 8470603i bk3: 46612a 8490104i bk4: 46082a 8538380i bk5: 47605a 8423088i bk6: 45605a 8612498i bk7: 45789a 8584810i bk8: 47312a 8353595i bk9: 48686a 8228998i bk10: 49276a 8190320i bk11: 49280a 8173137i bk12: 47037a 8452087i bk13: 47560a 8359947i bk14: 45357a 8682327i bk15: 46088a 8574957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085965
Row_Buffer_Locality_read = 0.084274
Row_Buffer_Locality_write = 0.115046
Bank_Level_Parallism = 11.558151
Bank_Level_Parallism_Col = 2.375580
Bank_Level_Parallism_Ready = 1.111361
write_to_read_ratio_blp_rw_average = 0.122067
GrpLevelPara = 2.058612 

BW Util details:
bwutil = 0.211174 
total_CMD = 15272435 
util_bw = 3225144 
Wasted_Col = 6032648 
Wasted_Row = 270697 
Idle = 5743946 

BW Util Bottlenecks: 
RCDc_limit = 10935277 
RCDWRc_limit = 324174 
WTRc_limit = 1917817 
RTWc_limit = 2109579 
CCDLc_limit = 684768 
rwq = 0 
CCDLc_limit_alone = 543879 
WTRc_limit_alone = 1868825 
RTWc_limit_alone = 2017682 

Commands details: 
total_CMD = 15272435 
n_nop = 13328722 
Read = 752915 
Write = 0 
L2_Alloc = 0 
L2_WB = 53371 
n_act = 728225 
n_pre = 728209 
n_ref = 0 
n_req = 796715 
total_req = 806286 

Dual Bus Interface Util: 
issued_total_row = 1456434 
issued_total_col = 806286 
Row_Bus_Util =  0.095364 
CoL_Bus_Util = 0.052794 
Either_Row_CoL_Bus_Util = 0.127269 
Issued_on_Two_Bus_Simul_Util = 0.020888 
issued_two_Eff = 0.164122 
queue_avg = 24.277678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2777
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15272435 n_nop=13317297 n_act=733105 n_pre=733089 n_ref_event=0 n_req=807719 n_rd=763694 n_rd_L2_A=0 n_write=0 n_wr_bk=53630 bw_util=0.2141
n_activity=9752903 dram_eff=0.3352
bk0: 46219a 8258930i bk1: 47332a 8142626i bk2: 47904a 8083980i bk3: 48735a 7957820i bk4: 46915a 8199244i bk5: 46683a 8180572i bk6: 47185a 8159857i bk7: 47289a 8072874i bk8: 49027a 7902241i bk9: 48734a 7931712i bk10: 47120a 8150596i bk11: 49927a 7829256i bk12: 48617a 7961340i bk13: 48103a 8047722i bk14: 47243a 8136637i bk15: 46661a 8218953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092379
Row_Buffer_Locality_read = 0.090541
Row_Buffer_Locality_write = 0.124248
Bank_Level_Parallism = 12.177678
Bank_Level_Parallism_Col = 2.421725
Bank_Level_Parallism_Ready = 1.115004
write_to_read_ratio_blp_rw_average = 0.129201
GrpLevelPara = 2.089355 

BW Util details:
bwutil = 0.214065 
total_CMD = 15272435 
util_bw = 3269296 
Wasted_Col = 6006886 
Wasted_Row = 256881 
Idle = 5739372 

BW Util Bottlenecks: 
RCDc_limit = 10942659 
RCDWRc_limit = 320202 
WTRc_limit = 1918169 
RTWc_limit = 2290368 
CCDLc_limit = 705672 
rwq = 0 
CCDLc_limit_alone = 553698 
WTRc_limit_alone = 1868393 
RTWc_limit_alone = 2188170 

Commands details: 
total_CMD = 15272435 
n_nop = 13317297 
Read = 763694 
Write = 0 
L2_Alloc = 0 
L2_WB = 53630 
n_act = 733105 
n_pre = 733089 
n_ref = 0 
n_req = 807719 
total_req = 817324 

Dual Bus Interface Util: 
issued_total_row = 1466194 
issued_total_col = 817324 
Row_Bus_Util =  0.096003 
CoL_Bus_Util = 0.053516 
Either_Row_CoL_Bus_Util = 0.128017 
Issued_on_Two_Bus_Simul_Util = 0.021501 
issued_two_Eff = 0.167957 
queue_avg = 28.541157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.5412
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15272435 n_nop=13321923 n_act=732647 n_pre=732631 n_ref_event=0 n_req=805554 n_rd=761743 n_rd_L2_A=0 n_write=0 n_wr_bk=53425 bw_util=0.2135
n_activity=9736434 dram_eff=0.3349
bk0: 47199a 8210714i bk1: 47321a 8174745i bk2: 47310a 8194106i bk3: 46591a 8280610i bk4: 47601a 8173203i bk5: 47021a 8246226i bk6: 46462a 8289660i bk7: 47593a 8130188i bk8: 48108a 8043911i bk9: 49987a 7868730i bk10: 49685a 7893865i bk11: 48278a 8013058i bk12: 47398a 8166976i bk13: 47336a 8177867i bk14: 46641a 8291391i bk15: 47212a 8227242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090505
Row_Buffer_Locality_read = 0.088811
Row_Buffer_Locality_write = 0.119970
Bank_Level_Parallism = 12.068953
Bank_Level_Parallism_Col = 2.407638
Bank_Level_Parallism_Ready = 1.113137
write_to_read_ratio_blp_rw_average = 0.127208
GrpLevelPara = 2.082598 

BW Util details:
bwutil = 0.213500 
total_CMD = 15272435 
util_bw = 3260672 
Wasted_Col = 6010478 
Wasted_Row = 251301 
Idle = 5749984 

BW Util Bottlenecks: 
RCDc_limit = 10946393 
RCDWRc_limit = 320745 
WTRc_limit = 1925405 
RTWc_limit = 2228999 
CCDLc_limit = 703003 
rwq = 0 
CCDLc_limit_alone = 554004 
WTRc_limit_alone = 1875963 
RTWc_limit_alone = 2129442 

Commands details: 
total_CMD = 15272435 
n_nop = 13321923 
Read = 761743 
Write = 0 
L2_Alloc = 0 
L2_WB = 53425 
n_act = 732647 
n_pre = 732631 
n_ref = 0 
n_req = 805554 
total_req = 815168 

Dual Bus Interface Util: 
issued_total_row = 1465278 
issued_total_col = 815168 
Row_Bus_Util =  0.095943 
CoL_Bus_Util = 0.053375 
Either_Row_CoL_Bus_Util = 0.127715 
Issued_on_Two_Bus_Simul_Util = 0.021603 
issued_two_Eff = 0.169153 
queue_avg = 27.767900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.7679
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15272435 n_nop=13322079 n_act=733372 n_pre=733356 n_ref_event=0 n_req=808734 n_rd=764680 n_rd_L2_A=0 n_write=0 n_wr_bk=53696 bw_util=0.2143
n_activity=9740973 dram_eff=0.3361
bk0: 47812a 8130495i bk1: 47547a 8107381i bk2: 47490a 8126638i bk3: 48015a 8057455i bk4: 46571a 8202831i bk5: 48113a 8051832i bk6: 47065a 8170993i bk7: 46382a 8244651i bk8: 49985a 7818208i bk9: 47938a 7973167i bk10: 49166a 7905508i bk11: 49596a 7835947i bk12: 47379a 8099237i bk13: 48432a 8004657i bk14: 46119a 8267939i bk15: 47070a 8177500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093185
Row_Buffer_Locality_read = 0.091254
Row_Buffer_Locality_write = 0.126708
Bank_Level_Parallism = 12.199051
Bank_Level_Parallism_Col = 2.427438
Bank_Level_Parallism_Ready = 1.116887
write_to_read_ratio_blp_rw_average = 0.129892
GrpLevelPara = 2.094385 

BW Util details:
bwutil = 0.214341 
total_CMD = 15272435 
util_bw = 3273504 
Wasted_Col = 5994721 
Wasted_Row = 253039 
Idle = 5751171 

BW Util Bottlenecks: 
RCDc_limit = 10931374 
RCDWRc_limit = 319485 
WTRc_limit = 1925279 
RTWc_limit = 2299449 
CCDLc_limit = 711879 
rwq = 0 
CCDLc_limit_alone = 558989 
WTRc_limit_alone = 1875461 
RTWc_limit_alone = 2196377 

Commands details: 
total_CMD = 15272435 
n_nop = 13322079 
Read = 764680 
Write = 0 
L2_Alloc = 0 
L2_WB = 53696 
n_act = 733372 
n_pre = 733356 
n_ref = 0 
n_req = 808734 
total_req = 818376 

Dual Bus Interface Util: 
issued_total_row = 1466728 
issued_total_col = 818376 
Row_Bus_Util =  0.096038 
CoL_Bus_Util = 0.053585 
Either_Row_CoL_Bus_Util = 0.127704 
Issued_on_Two_Bus_Simul_Util = 0.021918 
issued_two_Eff = 0.171634 
queue_avg = 28.656082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6561
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15272435 n_nop=13322660 n_act=731750 n_pre=731734 n_ref_event=0 n_req=804250 n_rd=760300 n_rd_L2_A=0 n_write=0 n_wr_bk=53604 bw_util=0.2132
n_activity=9740812 dram_eff=0.3342
bk0: 46459a 8323381i bk1: 46634a 8319484i bk2: 46423a 8375347i bk3: 48245a 8169749i bk4: 46887a 8295547i bk5: 46919a 8258417i bk6: 46533a 8318389i bk7: 48402a 8091205i bk8: 49182a 7998028i bk9: 49146a 8015784i bk10: 48152a 8106329i bk11: 49032a 8030264i bk12: 47222a 8265028i bk13: 47421a 8231810i bk14: 46809a 8333029i bk15: 46834a 8296902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090147
Row_Buffer_Locality_read = 0.088274
Row_Buffer_Locality_write = 0.122548
Bank_Level_Parallism = 11.954451
Bank_Level_Parallism_Col = 2.407132
Bank_Level_Parallism_Ready = 1.114301
write_to_read_ratio_blp_rw_average = 0.126772
GrpLevelPara = 2.080584 

BW Util details:
bwutil = 0.213169 
total_CMD = 15272435 
util_bw = 3255616 
Wasted_Col = 6013690 
Wasted_Row = 256541 
Idle = 5746588 

BW Util Bottlenecks: 
RCDc_limit = 10942823 
RCDWRc_limit = 320841 
WTRc_limit = 1915567 
RTWc_limit = 2230757 
CCDLc_limit = 700391 
rwq = 0 
CCDLc_limit_alone = 552053 
WTRc_limit_alone = 1866241 
RTWc_limit_alone = 2131745 

Commands details: 
total_CMD = 15272435 
n_nop = 13322660 
Read = 760300 
Write = 0 
L2_Alloc = 0 
L2_WB = 53604 
n_act = 731750 
n_pre = 731734 
n_ref = 0 
n_req = 804250 
total_req = 813904 

Dual Bus Interface Util: 
issued_total_row = 1463484 
issued_total_col = 813904 
Row_Bus_Util =  0.095825 
CoL_Bus_Util = 0.053292 
Either_Row_CoL_Bus_Util = 0.127666 
Issued_on_Two_Bus_Simul_Util = 0.021451 
issued_two_Eff = 0.168026 
queue_avg = 26.657297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6573
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15272435 n_nop=13334504 n_act=730510 n_pre=730494 n_ref_event=0 n_req=801065 n_rd=757093 n_rd_L2_A=0 n_write=0 n_wr_bk=53438 bw_util=0.2123
n_activity=9733969 dram_eff=0.3331
bk0: 48031a 8242069i bk1: 47212a 8277648i bk2: 48580a 8108858i bk3: 46035a 8397714i bk4: 46873a 8307073i bk5: 46860a 8291220i bk6: 45805a 8392569i bk7: 46217a 8356306i bk8: 48493a 8069388i bk9: 47529a 8153296i bk10: 49414a 7925263i bk11: 48505a 8063747i bk12: 47282a 8228605i bk13: 47604a 8215319i bk14: 46502a 8369674i bk15: 46151a 8424707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088076
Row_Buffer_Locality_read = 0.086439
Row_Buffer_Locality_write = 0.116279
Bank_Level_Parallism = 11.929062
Bank_Level_Parallism_Col = 2.393646
Bank_Level_Parallism_Ready = 1.112551
write_to_read_ratio_blp_rw_average = 0.124377
GrpLevelPara = 2.071699 

BW Util details:
bwutil = 0.212286 
total_CMD = 15272435 
util_bw = 3242124 
Wasted_Col = 6010714 
Wasted_Row = 260368 
Idle = 5759229 

BW Util Bottlenecks: 
RCDc_limit = 10926304 
RCDWRc_limit = 323842 
WTRc_limit = 1922716 
RTWc_limit = 2165935 
CCDLc_limit = 699053 
rwq = 0 
CCDLc_limit_alone = 554257 
WTRc_limit_alone = 1873267 
RTWc_limit_alone = 2070588 

Commands details: 
total_CMD = 15272435 
n_nop = 13334504 
Read = 757093 
Write = 0 
L2_Alloc = 0 
L2_WB = 53438 
n_act = 730510 
n_pre = 730494 
n_ref = 0 
n_req = 801065 
total_req = 810531 

Dual Bus Interface Util: 
issued_total_row = 1461004 
issued_total_col = 810531 
Row_Bus_Util =  0.095663 
CoL_Bus_Util = 0.053071 
Either_Row_CoL_Bus_Util = 0.126891 
Issued_on_Two_Bus_Simul_Util = 0.021844 
issued_two_Eff = 0.172144 
queue_avg = 26.414383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4144
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15272435 n_nop=13326111 n_act=730308 n_pre=730292 n_ref_event=0 n_req=802077 n_rd=758053 n_rd_L2_A=0 n_write=0 n_wr_bk=53662 bw_util=0.2126
n_activity=9742789 dram_eff=0.3333
bk0: 46186a 8454613i bk1: 47369a 8324403i bk2: 45815a 8492640i bk3: 47584a 8280454i bk4: 46881a 8348536i bk5: 46280a 8421320i bk6: 47150a 8280935i bk7: 47025a 8277275i bk8: 48808a 8093181i bk9: 49326a 7993381i bk10: 47787a 8190060i bk11: 48749a 8098929i bk12: 47841a 8219717i bk13: 48308a 8153260i bk14: 47114a 8345602i bk15: 45830a 8504472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089479
Row_Buffer_Locality_read = 0.087766
Row_Buffer_Locality_write = 0.118981
Bank_Level_Parallism = 11.845261
Bank_Level_Parallism_Col = 2.393874
Bank_Level_Parallism_Ready = 1.113324
write_to_read_ratio_blp_rw_average = 0.124663
GrpLevelPara = 2.070567 

BW Util details:
bwutil = 0.212596 
total_CMD = 15272435 
util_bw = 3246860 
Wasted_Col = 6015473 
Wasted_Row = 262190 
Idle = 5747912 

BW Util Bottlenecks: 
RCDc_limit = 10928049 
RCDWRc_limit = 323337 
WTRc_limit = 1921286 
RTWc_limit = 2172681 
CCDLc_limit = 696370 
rwq = 0 
CCDLc_limit_alone = 551559 
WTRc_limit_alone = 1871958 
RTWc_limit_alone = 2077198 

Commands details: 
total_CMD = 15272435 
n_nop = 13326111 
Read = 758053 
Write = 0 
L2_Alloc = 0 
L2_WB = 53662 
n_act = 730308 
n_pre = 730292 
n_ref = 0 
n_req = 802077 
total_req = 811715 

Dual Bus Interface Util: 
issued_total_row = 1460600 
issued_total_col = 811715 
Row_Bus_Util =  0.095636 
CoL_Bus_Util = 0.053149 
Either_Row_CoL_Bus_Util = 0.127440 
Issued_on_Two_Bus_Simul_Util = 0.021345 
issued_two_Eff = 0.167491 
queue_avg = 26.261444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2614

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654248, Miss = 378639, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 657193, Miss = 384593, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653832, Miss = 387396, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660736, Miss = 385190, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 650226, Miss = 376581, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672822, Miss = 385463, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654492, Miss = 384184, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653488, Miss = 390157, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954799, Miss = 382343, Miss_rate = 0.400, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 650386, Miss = 381593, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653616, Miss = 377845, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657992, Miss = 381330, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 658234, Miss = 383358, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649899, Miss = 386588, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667747, Miss = 383517, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659614, Miss = 384459, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668514, Miss = 384700, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657501, Miss = 386204, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 656008, Miss = 380768, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662763, Miss = 385734, Miss_rate = 0.582, Pending_hits = 3583, Reservation_fails = 5022
L2_cache_bank[20]: Access = 956810, Miss = 384083, Miss_rate = 0.401, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 654205, Miss = 379208, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 662247, Miss = 380694, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 655170, Miss = 383589, Miss_rate = 0.585, Pending_hits = 3621, Reservation_fails = 20179
L2_total_cache_accesses = 16382542
L2_total_cache_misses = 9198216
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89798
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6799821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7779095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1344448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89798
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16013162
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369380
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=16382542
icnt_total_pkts_simt_to_mem=16382542
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16382542
Req_Network_cycles = 5955424
Req_Network_injected_packets_per_cycle =       2.7509 
Req_Network_conflicts_per_cycle =       1.5577
Req_Network_conflicts_per_cycle_util =       2.4283
Req_Bank_Level_Parallism =       4.2884
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.5577
Req_Network_out_buffer_full_per_cycle =       0.0525
Req_Network_out_buffer_avg_util =      20.4625

Reply_Network_injected_packets_num = 16382542
Reply_Network_cycles = 5955424
Reply_Network_injected_packets_per_cycle =        2.7509
Reply_Network_conflicts_per_cycle =        0.6888
Reply_Network_conflicts_per_cycle_util =       1.0732
Reply_Bank_Level_Parallism =       4.2863
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0938
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0917
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 52 min, 8 sec (28328 sec)
gpgpu_simulation_rate = 2663 (inst/sec)
gpgpu_simulation_rate = 210 (cycle/sec)
gpgpu_silicon_slowdown = 6500000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 33: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 33 
gpu_sim_cycle = 11814
gpu_sim_insn = 6142
gpu_ipc =       0.5199
gpu_tot_sim_cycle = 5967238
gpu_tot_sim_insn = 75469502
gpu_tot_ipc =      12.6473
gpu_tot_issued_cta = 2368
gpu_occupancy = 4.2145% 
gpu_tot_occupancy = 72.7080% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0030
partiton_level_parallism_total  =       2.7454
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.4011
L2_BW  =       0.1331 GB/Sec
L2_BW_total  =     119.9200 GB/Sec
gpu_total_sim_rate=2663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557410, Miss = 482041, Miss_rate = 0.865, Pending_hits = 15087, Reservation_fails = 1748830
	L1D_cache_core[1]: Access = 563835, Miss = 494686, Miss_rate = 0.877, Pending_hits = 14773, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 577907, Miss = 501490, Miss_rate = 0.868, Pending_hits = 15336, Reservation_fails = 1914158
	L1D_cache_core[3]: Access = 597451, Miss = 520877, Miss_rate = 0.872, Pending_hits = 15996, Reservation_fails = 1979934
	L1D_cache_core[4]: Access = 578294, Miss = 500820, Miss_rate = 0.866, Pending_hits = 15548, Reservation_fails = 1937892
	L1D_cache_core[5]: Access = 604538, Miss = 523216, Miss_rate = 0.865, Pending_hits = 16285, Reservation_fails = 1921078
	L1D_cache_core[6]: Access = 567303, Miss = 491620, Miss_rate = 0.867, Pending_hits = 15071, Reservation_fails = 1813345
	L1D_cache_core[7]: Access = 585711, Miss = 509063, Miss_rate = 0.869, Pending_hits = 15929, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 590001, Miss = 513463, Miss_rate = 0.870, Pending_hits = 15840, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575447, Miss = 500670, Miss_rate = 0.870, Pending_hits = 15438, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593451, Miss = 514511, Miss_rate = 0.867, Pending_hits = 16198, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594519, Miss = 514882, Miss_rate = 0.866, Pending_hits = 15911, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604524, Miss = 527407, Miss_rate = 0.872, Pending_hits = 15831, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593453, Miss = 513312, Miss_rate = 0.865, Pending_hits = 15249, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593928, Miss = 517182, Miss_rate = 0.871, Pending_hits = 16096, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 574968, Miss = 499433, Miss_rate = 0.869, Pending_hits = 15733, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 565458, Miss = 492782, Miss_rate = 0.871, Pending_hits = 14596, Reservation_fails = 1729768
	L1D_cache_core[29]: Access = 582070, Miss = 510696, Miss_rate = 0.877, Pending_hits = 15292, Reservation_fails = 1786093
	L1D_total_cache_accesses = 17418498
	L1D_total_cache_misses = 15148670
	L1D_total_cache_miss_rate = 0.8697
	L1D_total_cache_pending_hits = 465302
	L1D_total_cache_reservation_fails = 55568498
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1779128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 465302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14493799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55560345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 465302
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17049116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369382

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2454244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52097874
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2368, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11021, 12213, 12584, 9358, 8909, 11135, 9958, 9734, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290671520
gpgpu_n_tot_w_icount = 9083485
gpgpu_n_stall_shd_mem = 23200581
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16013196
gpgpu_n_mem_write_global = 369382
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19713194
gpgpu_n_store_insn = 600493
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5454592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22070052
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1130529
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25125842	W0_Idle:28914330	W0_Scoreboard:422525831	W1:2511932	W2:1054756	W3:669339	W4:479363	W5:362715	W6:289804	W7:243979	W8:213183	W9:192532	W10:177770	W11:173542	W12:168115	W13:159943	W14:158151	W15:154554	W16:144905	W17:144016	W18:138284	W19:140934	W20:136416	W21:129882	W22:119931	W23:103667	W24:88168	W25:72039	W26:56002	W27:44536	W28:36600	W29:28002	W30:17954	W31:8829	W32:663642
single_issue_nums: WS0:2291848	WS1:2280804	WS2:2261356	WS3:2249477	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118437488 {8:14804686,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14775280 {40:369382,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48340400 {40:1208510,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 592187440 {40:14804686,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2955056 {8:369382,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48340400 {40:1208510,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1048 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1986232 	44623 	111105 	242853 	462919 	767959 	1217239 	1818351 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5047031 	3339009 	2652460 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	742983 	131443 	37364 	18667 	9960189 	852296 	800039 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14820302 	1093298 	295640 	116260 	38761 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1249 	1563 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     74232    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     92580    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     81497    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     88451    123364     79933    149815    109480    179603     74846 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     84449     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     44575    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098343  1.091459  1.098235  1.088941  1.090260  1.100286  1.081719  1.098577  1.100355  1.105748  1.100760  1.101749  1.097815  1.097340  1.087367  1.094681 
dram[1]:  1.089054  1.098996  1.097177  1.101411  1.094963  1.099217  1.088988  1.092428  1.118786  1.109176  1.111866  1.113664  1.097561  1.101214  1.101115  1.092477 
dram[2]:  1.089830  1.087933  1.086415  1.097625  1.090433  1.093769  1.096655  1.101722  1.101051  1.110679  1.097130  1.098835  1.099396  1.090375  1.092744  1.093886 
dram[3]:  1.097585  1.107412  1.099703  1.104846  1.090939  1.098229  1.101061  1.094920  1.107992  1.112327  1.109383  1.120076  1.101938  1.114484  1.097436  1.094658 
dram[4]:  1.087403  1.094220  1.089741  1.097200  1.104532  1.084787  1.090041  1.100838  1.113663  1.111653  1.099875  1.100477  1.096729  1.089591  1.094411  1.085171 
dram[5]:  1.094407  1.093020  1.094191  1.088661  1.088808  1.094257  1.087107  1.083901  1.095114  1.102615  1.115989  1.106905  1.093106  1.092697  1.084673  1.087188 
dram[6]:  1.090761  1.097333  1.099233  1.107367  1.094842  1.093130  1.102867  1.098248  1.117560  1.113039  1.093263  1.117794  1.102675  1.104496  1.096922  1.097317 
dram[7]:  1.092881  1.100321  1.096762  1.091151  1.099442  1.098353  1.090133  1.099576  1.105163  1.118407  1.118047  1.099708  1.098828  1.094022  1.094019  1.093765 
dram[8]:  1.104971  1.099207  1.102022  1.104863  1.092394  1.105026  1.098797  1.093242  1.119934  1.100775  1.114075  1.120630  1.094870  1.105421  1.092637  1.093316 
dram[9]:  1.092195  1.089286  1.092992  1.103657  1.104005  1.093964  1.090492  1.102871  1.114045  1.111844  1.099367  1.103119  1.096285  1.096271  1.097318  1.096231 
dram[10]:  1.100371  1.093182  1.101986  1.088670  1.096785  1.089955  1.087828  1.092386  1.108415  1.099607  1.111866  1.104701  1.092864  1.094587  1.092328  1.088124 
dram[11]:  1.087643  1.094139  1.091799  1.097901  1.095462  1.091386  1.096170  1.094210  1.114390  1.116334  1.102202  1.105994  1.102712  1.097379  1.096138  1.086699 
average row locality = 9651280/8784493 = 1.098672
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47252     46808     47454     46188     46855     48433     45246     47596     47418     48522     48077     48495     47856     48145     45366     47292 
dram[1]:     46738     47996     48003     47806     47620     47262     46648     46402     50142     48139     49781     49626     47787     48531     47562     46316 
dram[2]:     46134     46861     45536     47802     46447     47245     46507     48168     47340     49352     47037     48266     47756     47703     46718     46960 
dram[3]:     47591     48430     47633     48414     46695     47802     47654     46709     48069     48869     48969     50138     47979     49670     46495     47025 
dram[4]:     46365     47231     46376     47357     47971     46292     47154     47437     48638     48593     48137     48175     47903     47460     46704     45945 
dram[5]:     47131     46578     46917     46612     46082     47605     45605     45789     47312     48686     49276     49280     47037     47560     45359     46088 
dram[6]:     46219     47332     47904     48735     46915     46683     47185     47289     49027     48734     47120     49927     48617     48103     47243     46661 
dram[7]:     47199     47321     47310     46592     47601     47021     46462     47593     48108     49988     49686     48278     47398     47336     46641     47212 
dram[8]:     47812     47547     47490     48015     46571     48113     47065     46382     49985     47938     49166     49596     47379     48432     46119     47070 
dram[9]:     46459     46634     46423     48245     46887     46919     46533     48402     49182     49146     48152     49032     47222     47421     46809     46835 
dram[10]:     48031     47212     48580     46035     46873     46860     45805     46217     48493     47529     49414     48505     47282     47604     46503     46151 
dram[11]:     46186     47369     45815     47584     46881     46280     47150     47025     48808     49326     47787     48749     47841     48308     47114     45830 
total dram reads = 9123559
bank skew: 50142/45246 = 1.11
chip skew: 768142/752917 = 1.02
number of total write accesses:
dram[0]:      3229      3161      3332      3200      3283      3325      3176      3336      3473      3506      3481      3494      3460      3508      3238      3292 
dram[1]:      3085      3210      3279      3351      3298      3349      3201      3288      3590      3540      3428      3591      3476      3492      3336      3294 
dram[2]:      3154      3119      3188      3301      3289      3270      3255      3277      3436      3585      3500      3449      3434      3362      3349      3316 
dram[3]:      3212      3192      3361      3339      3243      3319      3278      3195      3566      3459      3464      3498      3456      3518      3302      3328 
dram[4]:      3143      3159      3268      3369      3361      3249      3215      3351      3524      3542      3486      3418      3398      3345      3353      3278 
dram[5]:      3190      3218      3340      3234      3189      3277      3179      3195      3494      3504      3543      3584      3454      3423      3241      3306 
dram[6]:      3094      3153      3338      3371      3225      3207      3281      3254      3548      3588      3397      3538      3471      3493      3368      3304 
dram[7]:      3206      3176      3270      3195      3331      3361      3195      3346      3418      3515      3531      3434      3428      3435      3222      3362 
dram[8]:      3237      3182      3268      3350      3255      3328      3272      3188      3623      3458      3491      3582      3495      3390      3288      3289 
dram[9]:      3194      3123      3287      3331      3357      3241      3245      3281      3507      3544      3478      3464      3387      3465      3350      3350 
dram[10]:      3189      3166      3393      3238      3249      3325      3187      3195      3533      3456      3574      3509      3386      3484      3290      3264 
dram[11]:      3097      3151      3201      3335      3287      3226      3344      3296      3557      3619      3519      3503      3452      3451      3378      3246 
total dram writes = 642601
bank skew: 3623/3085 = 1.17
chip skew: 53808/53284 = 1.01
average mf latency per bank:
dram[0]:       1465      1291      1432      1288      1406      1328      1448      1340      1465      1353      1444      1321      1456      1315      1464      1295
dram[1]:       1890      1697      1923      1703      1870      1703      1844      1633      1917      1733      1926      1722      1923      1687      1926      1695
dram[2]:       1610      1601      1625      1625      1606      1653      1653      1651      1659      1692      1633      1645      1642      1676      1654      1630
dram[3]:       1559      2286      1532      2212      1538      2207      1538      2201      1565      2202      1625      2310      1564      2281      1544      2175
dram[4]:       1855      1713      1801      1724      1843      1679      4426      1678      1889      1800      1806      1727      1822      1657      1910      1636
dram[5]:       1506      1445      1570      1425      1536      1474      1472      1441      1493      1461      1557      1513      1498      1483      1479      1496
dram[6]:       1777      2011      1803      2054      1767      1999      1790      2024      1907      2052      1820      2129      1873      2080      1795      2042
dram[7]:       1882      1804      1841      1797      1916      1796      1848      1795      1863      1868      1915      1794      1878      1800      1828      1811
dram[8]:       2077      1978      2071      1983      2009      1978      2014      1940      2051      2008      2036      2045      2006      2010      2019      2033
dram[9]:       1713      1652      1695      1686      1775      1688      1702      1699      1817      1722      1698      1742      1766      1699      1714      1660
dram[10]:       1837      1539      4075      1527      1853      1564      1845      1559      1821      1580      1859      1591      1859      1561      1816      1564
dram[11]:       1611      1537      1626      1525      1645      1547      1636      1524      1680      1592      1627      1629      1659      1602      1645      1525
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15302730 n_nop=13357274 n_act=730804 n_pre=730788 n_ref_event=0 n_req=800916 n_rd=757003 n_rd_L2_A=0 n_write=0 n_wr_bk=53494 bw_util=0.2119
n_activity=9749994 dram_eff=0.3325
bk0: 47252a 8316909i bk1: 46808a 8366154i bk2: 47454a 8307395i bk3: 46188a 8479797i bk4: 46855a 8403848i bk5: 48433a 8172711i bk6: 45246a 8549986i bk7: 47596a 8284420i bk8: 47418a 8247187i bk9: 48522a 8138398i bk10: 48077a 8194856i bk11: 48495a 8171447i bk12: 47856a 8229103i bk13: 48145a 8201016i bk14: 45366a 8553069i bk15: 47292a 8349989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087542
Row_Buffer_Locality_read = 0.085738
Row_Buffer_Locality_write = 0.118644
Bank_Level_Parallism = 11.831969
Bank_Level_Parallism_Col = 2.388965
Bank_Level_Parallism_Ready = 1.112626
write_to_read_ratio_blp_rw_average = 0.124174
GrpLevelPara = 2.066897 

BW Util details:
bwutil = 0.211857 
total_CMD = 15302730 
util_bw = 3241988 
Wasted_Col = 6030419 
Wasted_Row = 262583 
Idle = 5767740 

BW Util Bottlenecks: 
RCDc_limit = 10950816 
RCDWRc_limit = 323935 
WTRc_limit = 1919804 
RTWc_limit = 2161774 
CCDLc_limit = 694347 
rwq = 0 
CCDLc_limit_alone = 549617 
WTRc_limit_alone = 1870186 
RTWc_limit_alone = 2066662 

Commands details: 
total_CMD = 15302730 
n_nop = 13357274 
Read = 757003 
Write = 0 
L2_Alloc = 0 
L2_WB = 53494 
n_act = 730804 
n_pre = 730788 
n_ref = 0 
n_req = 800916 
total_req = 810497 

Dual Bus Interface Util: 
issued_total_row = 1461592 
issued_total_col = 810497 
Row_Bus_Util =  0.095512 
CoL_Bus_Util = 0.052964 
Either_Row_CoL_Bus_Util = 0.127131 
Issued_on_Two_Bus_Simul_Util = 0.021345 
issued_two_Eff = 0.167895 
queue_avg = 25.762661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7627
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15302730 n_nop=13345530 n_act=736564 n_pre=736548 n_ref_event=0 n_req=810687 n_rd=766359 n_rd_L2_A=0 n_write=0 n_wr_bk=53808 bw_util=0.2144
n_activity=9747798 dram_eff=0.3366
bk0: 46738a 8321605i bk1: 47996a 8161864i bk2: 48003a 8116010i bk3: 47806a 8147818i bk4: 47620a 8181544i bk5: 47262a 8199515i bk6: 46648a 8302513i bk7: 46402a 8317727i bk8: 50142a 7886661i bk9: 48139a 8067410i bk10: 49781a 7901462i bk11: 49626a 7913731i bk12: 47787a 8141935i bk13: 48531a 8036409i bk14: 47562a 8210881i bk15: 46316a 8314410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091432
Row_Buffer_Locality_read = 0.089619
Row_Buffer_Locality_write = 0.122789
Bank_Level_Parallism = 12.117862
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.214384 
total_CMD = 15302730 
util_bw = 3280668 
Wasted_Col = 6016507 
Wasted_Row = 240388 
Idle = 5765167 

BW Util Bottlenecks: 
RCDc_limit = 10983304 
RCDWRc_limit = 322137 
WTRc_limit = 1935767 
RTWc_limit = 2233747 
CCDLc_limit = 711932 
rwq = 0 
CCDLc_limit_alone = 562385 
WTRc_limit_alone = 1885718 
RTWc_limit_alone = 2134249 

Commands details: 
total_CMD = 15302730 
n_nop = 13345530 
Read = 766359 
Write = 0 
L2_Alloc = 0 
L2_WB = 53808 
n_act = 736564 
n_pre = 736548 
n_ref = 0 
n_req = 810687 
total_req = 820167 

Dual Bus Interface Util: 
issued_total_row = 1473112 
issued_total_col = 820167 
Row_Bus_Util =  0.096265 
CoL_Bus_Util = 0.053596 
Either_Row_CoL_Bus_Util = 0.127899 
Issued_on_Two_Bus_Simul_Util = 0.021962 
issued_two_Eff = 0.171714 
queue_avg = 27.339214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.3392
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15302730 n_nop=13357910 n_act=729723 n_pre=729707 n_ref_event=0 n_req=799481 n_rd=755832 n_rd_L2_A=0 n_write=0 n_wr_bk=53284 bw_util=0.2115
n_activity=9746850 dram_eff=0.3321
bk0: 46134a 8531832i bk1: 46861a 8440632i bk2: 45536a 8602786i bk3: 47802a 8354567i bk4: 46447a 8502528i bk5: 47245a 8399886i bk6: 46507a 8469828i bk7: 48168a 8278203i bk8: 47340a 8343801i bk9: 49352a 8137494i bk10: 47037a 8375948i bk11: 48266a 8273237i bk12: 47756a 8311262i bk13: 47703a 8316426i bk14: 46718a 8465201i bk15: 46960a 8461654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087255
Row_Buffer_Locality_read = 0.085624
Row_Buffer_Locality_write = 0.115512
Bank_Level_Parallism = 11.702233
Bank_Level_Parallism_Col = 2.380212
Bank_Level_Parallism_Ready = 1.110850
write_to_read_ratio_blp_rw_average = 0.122143
GrpLevelPara = 2.062366 

BW Util details:
bwutil = 0.211496 
total_CMD = 15302730 
util_bw = 3236464 
Wasted_Col = 6028550 
Wasted_Row = 263717 
Idle = 5773999 

BW Util Bottlenecks: 
RCDc_limit = 10943530 
RCDWRc_limit = 322050 
WTRc_limit = 1916317 
RTWc_limit = 2121665 
CCDLc_limit = 689664 
rwq = 0 
CCDLc_limit_alone = 547629 
WTRc_limit_alone = 1867356 
RTWc_limit_alone = 2028591 

Commands details: 
total_CMD = 15302730 
n_nop = 13357910 
Read = 755832 
Write = 0 
L2_Alloc = 0 
L2_WB = 53284 
n_act = 729723 
n_pre = 729707 
n_ref = 0 
n_req = 799481 
total_req = 809116 

Dual Bus Interface Util: 
issued_total_row = 1459430 
issued_total_col = 809116 
Row_Bus_Util =  0.095371 
CoL_Bus_Util = 0.052874 
Either_Row_CoL_Bus_Util = 0.127090 
Issued_on_Two_Bus_Simul_Util = 0.021155 
issued_two_Eff = 0.166456 
queue_avg = 25.052658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0527
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15302730 n_nop=13341249 n_act=736261 n_pre=736245 n_ref_event=0 n_req=812403 n_rd=768142 n_rd_L2_A=0 n_write=0 n_wr_bk=53730 bw_util=0.2148
n_activity=9760226 dram_eff=0.3368
bk0: 47591a 8071649i bk1: 48430a 7978857i bk2: 47633a 8095178i bk3: 48414a 7976632i bk4: 46695a 8184751i bk5: 47802a 8085686i bk6: 47654a 8061539i bk7: 46709a 8189519i bk8: 48069a 7977936i bk9: 48869a 7884636i bk10: 48969a 7867761i bk11: 50138a 7751880i bk12: 47979a 7984983i bk13: 49670a 7819489i bk14: 46495a 8200904i bk15: 47025a 8149967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093724
Row_Buffer_Locality_read = 0.091721
Row_Buffer_Locality_write = 0.128488
Bank_Level_Parallism = 12.312627
Bank_Level_Parallism_Col = 2.427462
Bank_Level_Parallism_Ready = 1.116967
write_to_read_ratio_blp_rw_average = 0.128941
GrpLevelPara = 2.096182 

BW Util details:
bwutil = 0.214830 
total_CMD = 15302730 
util_bw = 3287488 
Wasted_Col = 6011766 
Wasted_Row = 246421 
Idle = 5757055 

BW Util Bottlenecks: 
RCDc_limit = 10971812 
RCDWRc_limit = 320292 
WTRc_limit = 1925055 
RTWc_limit = 2295045 
CCDLc_limit = 709053 
rwq = 0 
CCDLc_limit_alone = 556015 
WTRc_limit_alone = 1875073 
RTWc_limit_alone = 2191989 

Commands details: 
total_CMD = 15302730 
n_nop = 13341249 
Read = 768142 
Write = 0 
L2_Alloc = 0 
L2_WB = 53730 
n_act = 736261 
n_pre = 736245 
n_ref = 0 
n_req = 812403 
total_req = 821872 

Dual Bus Interface Util: 
issued_total_row = 1472506 
issued_total_col = 821872 
Row_Bus_Util =  0.096225 
CoL_Bus_Util = 0.053708 
Either_Row_CoL_Bus_Util = 0.128179 
Issued_on_Two_Bus_Simul_Util = 0.021754 
issued_two_Eff = 0.169717 
queue_avg = 29.193983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.194
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15302730 n_nop=13355641 n_act=731224 n_pre=731208 n_ref_event=0 n_req=801672 n_rd=757738 n_rd_L2_A=0 n_write=0 n_wr_bk=53459 bw_util=0.212
n_activity=9737895 dram_eff=0.3332
bk0: 46365a 8441794i bk1: 47231a 8354154i bk2: 46376a 8448736i bk3: 47357a 8328817i bk4: 47971a 8275606i bk5: 46292a 8448425i bk6: 47154a 8347635i bk7: 47437a 8286667i bk8: 48638a 8114076i bk9: 48593a 8141601i bk10: 48137a 8172502i bk11: 48175a 8187687i bk12: 47903a 8201123i bk13: 47460a 8327794i bk14: 46704a 8447498i bk15: 45945a 8540552i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087876
Row_Buffer_Locality_read = 0.086134
Row_Buffer_Locality_write = 0.117927
Bank_Level_Parallism = 11.832485
Bank_Level_Parallism_Col = 2.395482
Bank_Level_Parallism_Ready = 1.113149
write_to_read_ratio_blp_rw_average = 0.125063
GrpLevelPara = 2.071727 

BW Util details:
bwutil = 0.212040 
total_CMD = 15302730 
util_bw = 3244788 
Wasted_Col = 6022361 
Wasted_Row = 258796 
Idle = 5776785 

BW Util Bottlenecks: 
RCDc_limit = 10950134 
RCDWRc_limit = 322669 
WTRc_limit = 1924358 
RTWc_limit = 2184024 
CCDLc_limit = 693233 
rwq = 0 
CCDLc_limit_alone = 547583 
WTRc_limit_alone = 1874997 
RTWc_limit_alone = 2087735 

Commands details: 
total_CMD = 15302730 
n_nop = 13355641 
Read = 757738 
Write = 0 
L2_Alloc = 0 
L2_WB = 53459 
n_act = 731224 
n_pre = 731208 
n_ref = 0 
n_req = 801672 
total_req = 811197 

Dual Bus Interface Util: 
issued_total_row = 1462432 
issued_total_col = 811197 
Row_Bus_Util =  0.095567 
CoL_Bus_Util = 0.053010 
Either_Row_CoL_Bus_Util = 0.127238 
Issued_on_Two_Bus_Simul_Util = 0.021339 
issued_two_Eff = 0.167707 
queue_avg = 25.986809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9868
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15302730 n_nop=13359013 n_act=728226 n_pre=728210 n_ref_event=0 n_req=796717 n_rd=752917 n_rd_L2_A=0 n_write=0 n_wr_bk=53371 bw_util=0.2108
n_activity=9749592 dram_eff=0.3308
bk0: 47131a 8492648i bk1: 46578a 8589759i bk2: 46917a 8500897i bk3: 46612a 8520398i bk4: 46082a 8568675i bk5: 47605a 8453383i bk6: 45605a 8642793i bk7: 45789a 8615105i bk8: 47312a 8383890i bk9: 48686a 8259293i bk10: 49276a 8220616i bk11: 49280a 8203433i bk12: 47037a 8482383i bk13: 47560a 8390243i bk14: 45359a 8712574i bk15: 46088a 8605251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085967
Row_Buffer_Locality_read = 0.084275
Row_Buffer_Locality_write = 0.115046
Bank_Level_Parallism = 11.558096
Bank_Level_Parallism_Col = 2.375576
Bank_Level_Parallism_Ready = 1.111360
write_to_read_ratio_blp_rw_average = 0.122066
GrpLevelPara = 2.058609 

BW Util details:
bwutil = 0.210757 
total_CMD = 15302730 
util_bw = 3225152 
Wasted_Col = 6032672 
Wasted_Row = 270721 
Idle = 5774185 

BW Util Bottlenecks: 
RCDc_limit = 10935301 
RCDWRc_limit = 324174 
WTRc_limit = 1917817 
RTWc_limit = 2109579 
CCDLc_limit = 684768 
rwq = 0 
CCDLc_limit_alone = 543879 
WTRc_limit_alone = 1868825 
RTWc_limit_alone = 2017682 

Commands details: 
total_CMD = 15302730 
n_nop = 13359013 
Read = 752917 
Write = 0 
L2_Alloc = 0 
L2_WB = 53371 
n_act = 728226 
n_pre = 728210 
n_ref = 0 
n_req = 796717 
total_req = 806288 

Dual Bus Interface Util: 
issued_total_row = 1456436 
issued_total_col = 806288 
Row_Bus_Util =  0.095175 
CoL_Bus_Util = 0.052689 
Either_Row_CoL_Bus_Util = 0.127018 
Issued_on_Two_Bus_Simul_Util = 0.020846 
issued_two_Eff = 0.164122 
queue_avg = 24.229616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.2296
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15302730 n_nop=13347592 n_act=733105 n_pre=733089 n_ref_event=0 n_req=807719 n_rd=763694 n_rd_L2_A=0 n_write=0 n_wr_bk=53630 bw_util=0.2136
n_activity=9752903 dram_eff=0.3352
bk0: 46219a 8289225i bk1: 47332a 8172921i bk2: 47904a 8114275i bk3: 48735a 7988115i bk4: 46915a 8229539i bk5: 46683a 8210867i bk6: 47185a 8190152i bk7: 47289a 8103169i bk8: 49027a 7932536i bk9: 48734a 7962007i bk10: 47120a 8180891i bk11: 49927a 7859551i bk12: 48617a 7991635i bk13: 48103a 8078017i bk14: 47243a 8166932i bk15: 46661a 8249248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092379
Row_Buffer_Locality_read = 0.090541
Row_Buffer_Locality_write = 0.124248
Bank_Level_Parallism = 12.177678
Bank_Level_Parallism_Col = 2.421725
Bank_Level_Parallism_Ready = 1.115004
write_to_read_ratio_blp_rw_average = 0.129201
GrpLevelPara = 2.089355 

BW Util details:
bwutil = 0.213641 
total_CMD = 15302730 
util_bw = 3269296 
Wasted_Col = 6006886 
Wasted_Row = 256881 
Idle = 5769667 

BW Util Bottlenecks: 
RCDc_limit = 10942659 
RCDWRc_limit = 320202 
WTRc_limit = 1918169 
RTWc_limit = 2290368 
CCDLc_limit = 705672 
rwq = 0 
CCDLc_limit_alone = 553698 
WTRc_limit_alone = 1868393 
RTWc_limit_alone = 2188170 

Commands details: 
total_CMD = 15302730 
n_nop = 13347592 
Read = 763694 
Write = 0 
L2_Alloc = 0 
L2_WB = 53630 
n_act = 733105 
n_pre = 733089 
n_ref = 0 
n_req = 807719 
total_req = 817324 

Dual Bus Interface Util: 
issued_total_row = 1466194 
issued_total_col = 817324 
Row_Bus_Util =  0.095813 
CoL_Bus_Util = 0.053410 
Either_Row_CoL_Bus_Util = 0.127764 
Issued_on_Two_Bus_Simul_Util = 0.021459 
issued_two_Eff = 0.167957 
queue_avg = 28.484653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.4847
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15302730 n_nop=13352210 n_act=732650 n_pre=732634 n_ref_event=0 n_req=805557 n_rd=761746 n_rd_L2_A=0 n_write=0 n_wr_bk=53425 bw_util=0.2131
n_activity=9736560 dram_eff=0.3349
bk0: 47199a 8241009i bk1: 47321a 8205042i bk2: 47310a 8224403i bk3: 46592a 8310857i bk4: 47601a 8203497i bk5: 47021a 8276521i bk6: 46462a 8319955i bk7: 47593a 8160484i bk8: 48108a 8074208i bk9: 49988a 7898971i bk10: 49686a 7924090i bk11: 48278a 8043349i bk12: 47398a 8197269i bk13: 47336a 8208160i bk14: 46641a 8321685i bk15: 47212a 8257536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090505
Row_Buffer_Locality_read = 0.088810
Row_Buffer_Locality_write = 0.119970
Bank_Level_Parallism = 12.068878
Bank_Level_Parallism_Col = 2.407633
Bank_Level_Parallism_Ready = 1.113137
write_to_read_ratio_blp_rw_average = 0.127207
GrpLevelPara = 2.082595 

BW Util details:
bwutil = 0.213079 
total_CMD = 15302730 
util_bw = 3260684 
Wasted_Col = 6010518 
Wasted_Row = 251325 
Idle = 5780203 

BW Util Bottlenecks: 
RCDc_limit = 10946453 
RCDWRc_limit = 320745 
WTRc_limit = 1925405 
RTWc_limit = 2228999 
CCDLc_limit = 703003 
rwq = 0 
CCDLc_limit_alone = 554004 
WTRc_limit_alone = 1875963 
RTWc_limit_alone = 2129442 

Commands details: 
total_CMD = 15302730 
n_nop = 13352210 
Read = 761746 
Write = 0 
L2_Alloc = 0 
L2_WB = 53425 
n_act = 732650 
n_pre = 732634 
n_ref = 0 
n_req = 805557 
total_req = 815171 

Dual Bus Interface Util: 
issued_total_row = 1465284 
issued_total_col = 815171 
Row_Bus_Util =  0.095753 
CoL_Bus_Util = 0.053270 
Either_Row_CoL_Bus_Util = 0.127462 
Issued_on_Two_Bus_Simul_Util = 0.021561 
issued_two_Eff = 0.169152 
queue_avg = 27.712929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.7129
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15302730 n_nop=13352374 n_act=733372 n_pre=733356 n_ref_event=0 n_req=808734 n_rd=764680 n_rd_L2_A=0 n_write=0 n_wr_bk=53696 bw_util=0.2139
n_activity=9740973 dram_eff=0.3361
bk0: 47812a 8160790i bk1: 47547a 8137676i bk2: 47490a 8156933i bk3: 48015a 8087750i bk4: 46571a 8233126i bk5: 48113a 8082127i bk6: 47065a 8201288i bk7: 46382a 8274946i bk8: 49985a 7848503i bk9: 47938a 8003462i bk10: 49166a 7935803i bk11: 49596a 7866242i bk12: 47379a 8129532i bk13: 48432a 8034952i bk14: 46119a 8298234i bk15: 47070a 8207795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093185
Row_Buffer_Locality_read = 0.091254
Row_Buffer_Locality_write = 0.126708
Bank_Level_Parallism = 12.199051
Bank_Level_Parallism_Col = 2.427438
Bank_Level_Parallism_Ready = 1.116887
write_to_read_ratio_blp_rw_average = 0.129892
GrpLevelPara = 2.094385 

BW Util details:
bwutil = 0.213916 
total_CMD = 15302730 
util_bw = 3273504 
Wasted_Col = 5994721 
Wasted_Row = 253039 
Idle = 5781466 

BW Util Bottlenecks: 
RCDc_limit = 10931374 
RCDWRc_limit = 319485 
WTRc_limit = 1925279 
RTWc_limit = 2299449 
CCDLc_limit = 711879 
rwq = 0 
CCDLc_limit_alone = 558989 
WTRc_limit_alone = 1875461 
RTWc_limit_alone = 2196377 

Commands details: 
total_CMD = 15302730 
n_nop = 13352374 
Read = 764680 
Write = 0 
L2_Alloc = 0 
L2_WB = 53696 
n_act = 733372 
n_pre = 733356 
n_ref = 0 
n_req = 808734 
total_req = 818376 

Dual Bus Interface Util: 
issued_total_row = 1466728 
issued_total_col = 818376 
Row_Bus_Util =  0.095847 
CoL_Bus_Util = 0.053479 
Either_Row_CoL_Bus_Util = 0.127452 
Issued_on_Two_Bus_Simul_Util = 0.021875 
issued_two_Eff = 0.171634 
queue_avg = 28.599352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.5994
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15302730 n_nop=13352952 n_act=731751 n_pre=731735 n_ref_event=0 n_req=804251 n_rd=760301 n_rd_L2_A=0 n_write=0 n_wr_bk=53604 bw_util=0.2127
n_activity=9740914 dram_eff=0.3342
bk0: 46459a 8353675i bk1: 46634a 8349778i bk2: 46423a 8405641i bk3: 48245a 8200043i bk4: 46887a 8325842i bk5: 46919a 8288712i bk6: 46533a 8348684i bk7: 48402a 8121500i bk8: 49182a 8028323i bk9: 49146a 8046079i bk10: 48152a 8136624i bk11: 49032a 8060559i bk12: 47222a 8295324i bk13: 47421a 8262106i bk14: 46809a 8363325i bk15: 46835a 8327149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090147
Row_Buffer_Locality_read = 0.088274
Row_Buffer_Locality_write = 0.122548
Bank_Level_Parallism = 11.954393
Bank_Level_Parallism_Col = 2.407128
Bank_Level_Parallism_Ready = 1.114301
write_to_read_ratio_blp_rw_average = 0.126772
GrpLevelPara = 2.080581 

BW Util details:
bwutil = 0.212748 
total_CMD = 15302730 
util_bw = 3255620 
Wasted_Col = 6013714 
Wasted_Row = 256565 
Idle = 5776831 

BW Util Bottlenecks: 
RCDc_limit = 10942847 
RCDWRc_limit = 320841 
WTRc_limit = 1915567 
RTWc_limit = 2230757 
CCDLc_limit = 700391 
rwq = 0 
CCDLc_limit_alone = 552053 
WTRc_limit_alone = 1866241 
RTWc_limit_alone = 2131745 

Commands details: 
total_CMD = 15302730 
n_nop = 13352952 
Read = 760301 
Write = 0 
L2_Alloc = 0 
L2_WB = 53604 
n_act = 731751 
n_pre = 731735 
n_ref = 0 
n_req = 804251 
total_req = 813905 

Dual Bus Interface Util: 
issued_total_row = 1463486 
issued_total_col = 813905 
Row_Bus_Util =  0.095636 
CoL_Bus_Util = 0.053187 
Either_Row_CoL_Bus_Util = 0.127414 
Issued_on_Two_Bus_Simul_Util = 0.021409 
issued_two_Eff = 0.168026 
queue_avg = 26.604523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6045
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15302730 n_nop=13364796 n_act=730511 n_pre=730495 n_ref_event=0 n_req=801066 n_rd=757094 n_rd_L2_A=0 n_write=0 n_wr_bk=53438 bw_util=0.2119
n_activity=9734071 dram_eff=0.3331
bk0: 48031a 8272363i bk1: 47212a 8307942i bk2: 48580a 8139152i bk3: 46035a 8428008i bk4: 46873a 8337367i bk5: 46860a 8321514i bk6: 45805a 8422863i bk7: 46217a 8386602i bk8: 48493a 8099684i bk9: 47529a 8183592i bk10: 49414a 7955559i bk11: 48505a 8094043i bk12: 47282a 8258901i bk13: 47604a 8245615i bk14: 46503a 8399921i bk15: 46151a 8455001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088076
Row_Buffer_Locality_read = 0.086438
Row_Buffer_Locality_write = 0.116279
Bank_Level_Parallism = 11.929006
Bank_Level_Parallism_Col = 2.393642
Bank_Level_Parallism_Ready = 1.112551
write_to_read_ratio_blp_rw_average = 0.124377
GrpLevelPara = 2.071696 

BW Util details:
bwutil = 0.211866 
total_CMD = 15302730 
util_bw = 3242128 
Wasted_Col = 6010738 
Wasted_Row = 260392 
Idle = 5789472 

BW Util Bottlenecks: 
RCDc_limit = 10926328 
RCDWRc_limit = 323842 
WTRc_limit = 1922716 
RTWc_limit = 2165935 
CCDLc_limit = 699053 
rwq = 0 
CCDLc_limit_alone = 554257 
WTRc_limit_alone = 1873267 
RTWc_limit_alone = 2070588 

Commands details: 
total_CMD = 15302730 
n_nop = 13364796 
Read = 757094 
Write = 0 
L2_Alloc = 0 
L2_WB = 53438 
n_act = 730511 
n_pre = 730495 
n_ref = 0 
n_req = 801066 
total_req = 810532 

Dual Bus Interface Util: 
issued_total_row = 1461006 
issued_total_col = 810532 
Row_Bus_Util =  0.095474 
CoL_Bus_Util = 0.052966 
Either_Row_CoL_Bus_Util = 0.126640 
Issued_on_Two_Bus_Simul_Util = 0.021800 
issued_two_Eff = 0.172144 
queue_avg = 26.362089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.3621
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15302730 n_nop=13356406 n_act=730308 n_pre=730292 n_ref_event=0 n_req=802077 n_rd=758053 n_rd_L2_A=0 n_write=0 n_wr_bk=53662 bw_util=0.2122
n_activity=9742789 dram_eff=0.3333
bk0: 46186a 8484908i bk1: 47369a 8354698i bk2: 45815a 8522935i bk3: 47584a 8310749i bk4: 46881a 8378831i bk5: 46280a 8451615i bk6: 47150a 8311230i bk7: 47025a 8307570i bk8: 48808a 8123476i bk9: 49326a 8023676i bk10: 47787a 8220355i bk11: 48749a 8129224i bk12: 47841a 8250012i bk13: 48308a 8183555i bk14: 47114a 8375897i bk15: 45830a 8534767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089479
Row_Buffer_Locality_read = 0.087766
Row_Buffer_Locality_write = 0.118981
Bank_Level_Parallism = 11.845261
Bank_Level_Parallism_Col = 2.393874
Bank_Level_Parallism_Ready = 1.113324
write_to_read_ratio_blp_rw_average = 0.124663
GrpLevelPara = 2.070567 

BW Util details:
bwutil = 0.212175 
total_CMD = 15302730 
util_bw = 3246860 
Wasted_Col = 6015473 
Wasted_Row = 262190 
Idle = 5778207 

BW Util Bottlenecks: 
RCDc_limit = 10928049 
RCDWRc_limit = 323337 
WTRc_limit = 1921286 
RTWc_limit = 2172681 
CCDLc_limit = 696370 
rwq = 0 
CCDLc_limit_alone = 551559 
WTRc_limit_alone = 1871958 
RTWc_limit_alone = 2077198 

Commands details: 
total_CMD = 15302730 
n_nop = 13356406 
Read = 758053 
Write = 0 
L2_Alloc = 0 
L2_WB = 53662 
n_act = 730308 
n_pre = 730292 
n_ref = 0 
n_req = 802077 
total_req = 811715 

Dual Bus Interface Util: 
issued_total_row = 1460600 
issued_total_col = 811715 
Row_Bus_Util =  0.095447 
CoL_Bus_Util = 0.053044 
Either_Row_CoL_Bus_Util = 0.127188 
Issued_on_Two_Bus_Simul_Util = 0.021303 
issued_two_Eff = 0.167491 
queue_avg = 26.209454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654250, Miss = 378640, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 657196, Miss = 384595, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653833, Miss = 387397, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660737, Miss = 385191, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 650228, Miss = 376583, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672823, Miss = 385463, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654493, Miss = 384184, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653488, Miss = 390157, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954802, Miss = 382344, Miss_rate = 0.400, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 650388, Miss = 381594, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653620, Miss = 377847, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657992, Miss = 381330, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 658235, Miss = 383358, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649899, Miss = 386588, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667748, Miss = 383518, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659617, Miss = 384461, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668514, Miss = 384700, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657501, Miss = 386204, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 656009, Miss = 380768, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662765, Miss = 385735, Miss_rate = 0.582, Pending_hits = 3583, Reservation_fails = 5022
L2_cache_bank[20]: Access = 956814, Miss = 384084, Miss_rate = 0.401, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 654207, Miss = 379208, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 662249, Miss = 380694, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 655170, Miss = 383589, Miss_rate = 0.585, Pending_hits = 3621, Reservation_fails = 20179
L2_total_cache_accesses = 16382578
L2_total_cache_misses = 9198232
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89798
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6799839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7779108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1344451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89798
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294709
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16013196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369382
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=16382578
icnt_total_pkts_simt_to_mem=16382578
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16382578
Req_Network_cycles = 5967238
Req_Network_injected_packets_per_cycle =       2.7454 
Req_Network_conflicts_per_cycle =       1.5546
Req_Network_conflicts_per_cycle_util =       2.4282
Req_Bank_Level_Parallism =       4.2883
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.5527
Req_Network_out_buffer_full_per_cycle =       0.0524
Req_Network_out_buffer_avg_util =      20.4220

Reply_Network_injected_packets_num = 16382578
Reply_Network_cycles = 5967238
Reply_Network_injected_packets_per_cycle =        2.7454
Reply_Network_conflicts_per_cycle =        0.6874
Reply_Network_conflicts_per_cycle_util =       1.0732
Reply_Bank_Level_Parallism =       4.2863
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0936
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0915
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 52 min, 18 sec (28338 sec)
gpgpu_simulation_rate = 2663 (inst/sec)
gpgpu_simulation_rate = 210 (cycle/sec)
gpgpu_silicon_slowdown = 6500000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0b7075cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0b7075a8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077d0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7fff0b7077f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a8c019153 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 34: size 0
kernel_name = _Z12bellman_fordiPKmPKiPiS3_9Worklist2S4_ 
kernel_launch_uid = 34 
gpu_sim_cycle = 10206
gpu_sim_insn = 6088
gpu_ipc =       0.5965
gpu_tot_sim_cycle = 5977444
gpu_tot_sim_insn = 75475590
gpu_tot_ipc =      12.6267
gpu_tot_issued_cta = 2369
gpu_occupancy = 4.5650% 
gpu_tot_occupancy = 72.7051% 
max_total_param_size = 0
gpu_stall_dramfull = 18966245
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0023
partiton_level_parallism_total  =       2.7407
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       4.4010
L2_BW  =       0.0984 GB/Sec
L2_BW_total  =     119.7154 GB/Sec
gpu_total_sim_rate=2662

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 557410, Miss = 482041, Miss_rate = 0.865, Pending_hits = 15087, Reservation_fails = 1748830
	L1D_cache_core[1]: Access = 563835, Miss = 494686, Miss_rate = 0.877, Pending_hits = 14773, Reservation_fails = 1809366
	L1D_cache_core[2]: Access = 577907, Miss = 501490, Miss_rate = 0.868, Pending_hits = 15336, Reservation_fails = 1914158
	L1D_cache_core[3]: Access = 597451, Miss = 520877, Miss_rate = 0.872, Pending_hits = 15996, Reservation_fails = 1979934
	L1D_cache_core[4]: Access = 578294, Miss = 500820, Miss_rate = 0.866, Pending_hits = 15548, Reservation_fails = 1937892
	L1D_cache_core[5]: Access = 604538, Miss = 523216, Miss_rate = 0.865, Pending_hits = 16285, Reservation_fails = 1921078
	L1D_cache_core[6]: Access = 567303, Miss = 491620, Miss_rate = 0.867, Pending_hits = 15071, Reservation_fails = 1813345
	L1D_cache_core[7]: Access = 585711, Miss = 509063, Miss_rate = 0.869, Pending_hits = 15929, Reservation_fails = 1908241
	L1D_cache_core[8]: Access = 590001, Miss = 513463, Miss_rate = 0.870, Pending_hits = 15840, Reservation_fails = 1887717
	L1D_cache_core[9]: Access = 575447, Miss = 500670, Miss_rate = 0.870, Pending_hits = 15438, Reservation_fails = 1816781
	L1D_cache_core[10]: Access = 593451, Miss = 514511, Miss_rate = 0.867, Pending_hits = 16198, Reservation_fails = 1972916
	L1D_cache_core[11]: Access = 594519, Miss = 514882, Miss_rate = 0.866, Pending_hits = 15911, Reservation_fails = 1933901
	L1D_cache_core[12]: Access = 604524, Miss = 527407, Miss_rate = 0.872, Pending_hits = 15831, Reservation_fails = 1872145
	L1D_cache_core[13]: Access = 593453, Miss = 513312, Miss_rate = 0.865, Pending_hits = 15249, Reservation_fails = 1823244
	L1D_cache_core[14]: Access = 593928, Miss = 517182, Miss_rate = 0.871, Pending_hits = 16096, Reservation_fails = 1895622
	L1D_cache_core[15]: Access = 575025, Miss = 499456, Miss_rate = 0.869, Pending_hits = 15743, Reservation_fails = 1826234
	L1D_cache_core[16]: Access = 566803, Miss = 490260, Miss_rate = 0.865, Pending_hits = 15368, Reservation_fails = 1868120
	L1D_cache_core[17]: Access = 566257, Miss = 491985, Miss_rate = 0.869, Pending_hits = 15341, Reservation_fails = 1878897
	L1D_cache_core[18]: Access = 580786, Miss = 505347, Miss_rate = 0.870, Pending_hits = 15295, Reservation_fails = 1763460
	L1D_cache_core[19]: Access = 602985, Miss = 526887, Miss_rate = 0.874, Pending_hits = 15864, Reservation_fails = 1895856
	L1D_cache_core[20]: Access = 567434, Miss = 494671, Miss_rate = 0.872, Pending_hits = 15307, Reservation_fails = 1825484
	L1D_cache_core[21]: Access = 562523, Miss = 493323, Miss_rate = 0.877, Pending_hits = 14844, Reservation_fails = 1740085
	L1D_cache_core[22]: Access = 573878, Miss = 500543, Miss_rate = 0.872, Pending_hits = 15197, Reservation_fails = 1860706
	L1D_cache_core[23]: Access = 559573, Miss = 480942, Miss_rate = 0.859, Pending_hits = 15366, Reservation_fails = 1742752
	L1D_cache_core[24]: Access = 571461, Miss = 496791, Miss_rate = 0.869, Pending_hits = 15564, Reservation_fails = 1818454
	L1D_cache_core[25]: Access = 558545, Miss = 485215, Miss_rate = 0.869, Pending_hits = 14651, Reservation_fails = 1740162
	L1D_cache_core[26]: Access = 592920, Miss = 516284, Miss_rate = 0.871, Pending_hits = 15774, Reservation_fails = 1822849
	L1D_cache_core[27]: Access = 615065, Miss = 538271, Miss_rate = 0.875, Pending_hits = 16522, Reservation_fails = 2034408
	L1D_cache_core[28]: Access = 565458, Miss = 492782, Miss_rate = 0.871, Pending_hits = 14596, Reservation_fails = 1729768
	L1D_cache_core[29]: Access = 582070, Miss = 510696, Miss_rate = 0.877, Pending_hits = 15292, Reservation_fails = 1786093
	L1D_total_cache_accesses = 17418555
	L1D_total_cache_misses = 15148693
	L1D_total_cache_miss_rate = 0.8697
	L1D_total_cache_pending_hits = 465312
	L1D_total_cache_reservation_fails = 55568498
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.122
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1779152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 465312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14493822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55560345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 465312
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17049173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369382

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1008227
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2454244
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 52097874
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7207
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 946
ctas_completed 2369, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11021, 12213, 12584, 9358, 8909, 11135, 9958, 9734, 9658, 9417, 9611, 9173, 10172, 9160, 10039, 10509, 7928, 10734, 8568, 7783, 7347, 9458, 9822, 8797, 8098, 8745, 7902, 7370, 7732, 9373, 7427, 7588, 
gpgpu_n_tot_thrd_icount = 290681280
gpgpu_n_tot_w_icount = 9083790
gpgpu_n_stall_shd_mem = 23200587
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16013219
gpgpu_n_mem_write_global = 369382
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19713503
gpgpu_n_store_insn = 600493
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5456896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22070058
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1130529
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25126034	W0_Idle:28928952	W0_Scoreboard:422531532	W1:2511983	W2:1054802	W3:669363	W4:479363	W5:362715	W6:289804	W7:243979	W8:213183	W9:192532	W10:177770	W11:173542	W12:168115	W13:159943	W14:158151	W15:154554	W16:144905	W17:144016	W18:138284	W19:140934	W20:136416	W21:129882	W22:119931	W23:103667	W24:88168	W25:72039	W26:56002	W27:44536	W28:36600	W29:28002	W30:17954	W31:8829	W32:663826
single_issue_nums: WS0:2292015	WS1:2280850	WS2:2261402	WS3:2249523	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118437672 {8:14804709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14775280 {40:369382,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 48340400 {40:1208510,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 592188360 {40:14804709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2955056 {8:369382,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 48340400 {40:1208510,}
maxmflatency = 9901 
max_icnt2mem_latency = 6287 
maxmrqlatency = 5607 
max_icnt2sh_latency = 382 
averagemflatency = 1048 
avg_icnt2mem_latency = 292 
avg_mrq_latency = 199 
avg_icnt2sh_latency = 2 
mrq_lat_table:1986244 	44623 	111105 	242853 	462919 	767959 	1217239 	1818351 	2040606 	903000 	55552 	722 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5047042 	3339021 	2652460 	2416865 	2514444 	412733 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	742983 	131443 	37364 	18667 	9960212 	852296 	800039 	1002643 	1257080 	1136506 	432693 	10675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14820325 	1093298 	295640 	116260 	38761 	11539 	5729 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1250 	1568 	1315 	1029 	657 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        48        48        64        64        48        48         9         8         6         8        20        21        62        64 
dram[1]:        64        64        48        48        64        64        48        48         9        10         9         8        22        21        64        64 
dram[2]:        64        64        48        48        64        64        48        48        12         8         6         8        21        20        64        64 
dram[3]:        64        64        48        48        64        64        48        48        12        12         6         8        20        20        64        64 
dram[4]:        64        64        48        48        64        64        48        48         8        12         6         6        21        20        64        64 
dram[5]:        64        64        48        48        64        64        48        48        12        12        11         8        25        25        64        64 
dram[6]:        64        64        48        48        64        64        48        48         8        12         6         8        25        24        64        64 
dram[7]:        64        64        48        48        64        64        48        48         8         8         7         8        24        24        64        64 
dram[8]:        64        64        48        48        64        64        48        48         8         8         8         8        24        24        64        64 
dram[9]:        64        64        48        48        64        64        48        49        12         8         8         5        24        25        64        64 
dram[10]:        64        64        48        48        64        64        48        48        12        12         6         6        24        25        64        64 
dram[11]:        64        64        52        52        64        64        44        44         8        10         6         8        24        25        64        64 
maximum service time to same row:
dram[0]:    133648    116370     91390     88003     85483     93159     57434    160956     77407     62645     87373    247935     74232    199233     63640    121425 
dram[1]:    151603     65044    114925    152493     90419    111945    112022    193556    195689     82786     92580    152323     99741    169384    101418    120634 
dram[2]:     61734     60787     58016    142539     93324     63948     77941    139792     78548     99192    105632    200703     74565    224283    104246    104524 
dram[3]:    190060     76279     84778     75295    163830    217840    164457     74093    139367    147673     67083     89484    164278    100964     83686    178995 
dram[4]:     81426    117796     75001    102279    100863     42138     77097    149379     81497    144274     95445     87190    115343    121134    116123     77430 
dram[5]:    226400    142674     87910    111154    142772    130949    121633    250255    119888     92045    120419    109639    117581    115518     53401    150494 
dram[6]:    109120     95594    163455    178783    128555    131620    151021     97969     93209     88451    123364     79933    149815    109480    179603     74846 
dram[7]:    110080    100996    129672     94600    199437     86398     54708     69683    107777     85813    122689     73986     80410     73728     98437    112757 
dram[8]:     79593     72380     76180    108323     79075    112668    135624    113739    172390     84449     94859     69297    113526    119690     84426     70219 
dram[9]:     86879    219910    108313    198888    107760     70771    162088     83260     85747    117386    135888    148158    107667    169401     72185     82492 
dram[10]:     84899     44575    101308     97798     88660    154225    113363    140640    267347     57480    120880    119129     97272     91192     99843    131656 
dram[11]:     81650    122786    110577    143753    173893    107967     82798     85983    176415     90897    178055    155039     88003    196130    135427    198601 
average row accesses per activate:
dram[0]:  1.098343  1.091459  1.098235  1.088941  1.090260  1.100286  1.081719  1.098575  1.100355  1.105748  1.100760  1.101749  1.097815  1.097340  1.087365  1.094681 
dram[1]:  1.089054  1.098996  1.097177  1.101411  1.094963  1.099217  1.088988  1.092428  1.118786  1.109176  1.111866  1.113664  1.097561  1.101214  1.101115  1.092477 
dram[2]:  1.089830  1.087933  1.086415  1.097625  1.090433  1.093769  1.096655  1.101722  1.101051  1.110679  1.097130  1.098835  1.099396  1.090375  1.092744  1.093886 
dram[3]:  1.097585  1.107412  1.099703  1.104846  1.090939  1.098227  1.101061  1.094920  1.107992  1.112327  1.109383  1.120076  1.101938  1.114484  1.097436  1.094658 
dram[4]:  1.087403  1.094220  1.089741  1.097200  1.104532  1.084787  1.090041  1.100838  1.113663  1.111653  1.099875  1.100477  1.096729  1.089591  1.094411  1.085171 
dram[5]:  1.094407  1.093020  1.094191  1.088661  1.088808  1.094257  1.087107  1.083899  1.095114  1.102615  1.115989  1.106905  1.093106  1.092697  1.084673  1.087188 
dram[6]:  1.090761  1.097333  1.099231  1.107367  1.094842  1.093130  1.102867  1.098248  1.117560  1.113039  1.093263  1.117794  1.102675  1.104496  1.096922  1.097317 
dram[7]:  1.092881  1.100321  1.096762  1.091151  1.099442  1.098353  1.090133  1.099576  1.105160  1.118405  1.118047  1.099708  1.098828  1.094022  1.094019  1.093765 
dram[8]:  1.104971  1.099207  1.102022  1.104863  1.092394  1.105026  1.098797  1.093240  1.119934  1.100775  1.114075  1.120630  1.094870  1.105421  1.092637  1.093316 
dram[9]:  1.092195  1.089286  1.092992  1.103657  1.104005  1.093964  1.090492  1.102871  1.114045  1.111844  1.099367  1.103119  1.096285  1.096271  1.097318  1.096231 
dram[10]:  1.100371  1.093182  1.101983  1.088670  1.096785  1.089955  1.087826  1.092384  1.108415  1.099607  1.111866  1.104701  1.092864  1.094587  1.092328  1.088124 
dram[11]:  1.087643  1.094139  1.091797  1.097901  1.095462  1.091386  1.096170  1.094210  1.114390  1.116334  1.102202  1.105994  1.102712  1.097379  1.096138  1.086699 
average row locality = 9651292/8784505 = 1.098672
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     47252     46808     47454     46188     46855     48433     45246     47597     47418     48522     48077     48495     47856     48145     45367     47292 
dram[1]:     46738     47996     48003     47806     47620     47262     46648     46402     50142     48139     49781     49626     47787     48531     47562     46316 
dram[2]:     46134     46861     45536     47802     46447     47245     46507     48168     47340     49352     47037     48266     47756     47703     46718     46960 
dram[3]:     47591     48430     47633     48414     46695     47803     47654     46709     48069     48869     48969     50138     47979     49670     46495     47025 
dram[4]:     46365     47231     46376     47357     47971     46292     47154     47437     48638     48593     48137     48175     47903     47460     46704     45945 
dram[5]:     47131     46578     46917     46612     46082     47605     45605     45790     47312     48686     49276     49280     47037     47560     45359     46088 
dram[6]:     46219     47332     47905     48735     46915     46683     47185     47289     49027     48734     47120     49927     48617     48103     47243     46661 
dram[7]:     47199     47321     47310     46592     47601     47021     46462     47593     48109     49989     49686     48278     47398     47336     46641     47212 
dram[8]:     47812     47547     47490     48015     46571     48113     47065     46383     49985     47938     49166     49596     47379     48432     46119     47070 
dram[9]:     46459     46634     46423     48245     46887     46919     46533     48402     49182     49146     48152     49032     47222     47421     46809     46835 
dram[10]:     48031     47212     48581     46035     46873     46860     45806     46218     48493     47529     49414     48505     47282     47604     46503     46151 
dram[11]:     46186     47369     45816     47584     46881     46280     47150     47025     48808     49326     47787     48749     47841     48308     47114     45830 
total dram reads = 9123571
bank skew: 50142/45246 = 1.11
chip skew: 768143/752918 = 1.02
number of total write accesses:
dram[0]:      3229      3161      3332      3200      3283      3325      3176      3336      3473      3506      3481      3494      3460      3508      3238      3292 
dram[1]:      3085      3210      3279      3351      3298      3349      3201      3288      3590      3540      3428      3591      3476      3492      3336      3294 
dram[2]:      3154      3119      3188      3301      3289      3270      3255      3277      3436      3585      3500      3449      3434      3362      3349      3316 
dram[3]:      3212      3192      3361      3339      3243      3319      3278      3195      3566      3459      3464      3498      3456      3518      3302      3328 
dram[4]:      3143      3159      3268      3369      3361      3249      3215      3351      3524      3542      3486      3418      3398      3345      3353      3278 
dram[5]:      3190      3218      3340      3234      3189      3277      3179      3195      3494      3504      3543      3584      3454      3423      3241      3306 
dram[6]:      3094      3153      3338      3371      3225      3207      3281      3254      3548      3588      3397      3538      3471      3493      3368      3304 
dram[7]:      3206      3176      3270      3195      3331      3361      3195      3346      3418      3515      3531      3434      3428      3435      3222      3362 
dram[8]:      3237      3182      3268      3350      3255      3328      3272      3188      3623      3458      3491      3582      3495      3390      3288      3289 
dram[9]:      3194      3123      3287      3331      3357      3241      3245      3281      3507      3544      3478      3464      3387      3465      3350      3350 
dram[10]:      3189      3166      3393      3238      3249      3325      3187      3195      3533      3456      3574      3509      3386      3484      3290      3264 
dram[11]:      3097      3151      3201      3335      3287      3226      3344      3296      3557      3619      3519      3503      3452      3451      3378      3246 
total dram writes = 642601
bank skew: 3623/3085 = 1.17
chip skew: 53808/53284 = 1.01
average mf latency per bank:
dram[0]:       1465      1291      1432      1288      1406      1328      1448      1340      1465      1353      1444      1321      1456      1315      1464      1295
dram[1]:       1890      1697      1923      1703      1870      1703      1844      1633      1917      1733      1926      1722      1923      1687      1926      1695
dram[2]:       1610      1601      1625      1625      1606      1653      1653      1651      1659      1692      1633      1645      1642      1676      1654      1630
dram[3]:       1559      2286      1532      2212      1538      2207      1538      2201      1565      2202      1625      2310      1564      2281      1544      2175
dram[4]:       1855      1713      1801      1724      1843      1679      4426      1678      1889      1800      1806      1727      1822      1657      1910      1636
dram[5]:       1506      1445      1570      1425      1536      1474      1472      1441      1493      1461      1557      1513      1498      1483      1479      1496
dram[6]:       1777      2011      1803      2054      1767      1999      1790      2024      1907      2052      1820      2129      1873      2080      1795      2042
dram[7]:       1882      1804      1841      1797      1916      1796      1848      1795      1863      1868      1915      1794      1878      1800      1828      1811
dram[8]:       2077      1978      2071      1983      2009      1978      2014      1940      2051      2008      2036      2045      2006      2010      2019      2033
dram[9]:       1713      1652      1695      1686      1775      1688      1702      1699      1817      1722      1698      1742      1766      1699      1714      1660
dram[10]:       1837      1539      4075      1527      1853      1564      1845      1559      1821      1580      1859      1591      1859      1561      1816      1564
dram[11]:       1611      1537      1626      1525      1645      1547      1636      1524      1680      1592      1627      1629      1659      1602      1645      1525
maximum mf latency per bank:
dram[0]:       6892      6072      6649      6169      5876      5858      5832      5746      6331      6636      5766      6225      5954      5822      6421      7436
dram[1]:       8036      6241      7940      8479      7834      6202      7410      6796      8300      6569      7338      6871      8247      6411      8109      6048
dram[2]:       6786      7354      6827      7450      7085      7601      7120      8689      6546      8120      7012      7713      6697      7714      7057      7499
dram[3]:       5833      7398      6116      7001      5618      6784      5975      6616      5532      7096      5753      6738      6491      7032      5434      6696
dram[4]:       7113      7205      6698      7147      6840      7228      7804      6912      7978      7116      6718      7053      7113      6918      7126      6685
dram[5]:       5593      6332      5694      6360      6302      6713      5616      6510      5953      6803      8422      7034      5735      6753      5869      6250
dram[6]:       6370      7990      6537      6234      6745      6174      6599      6535      6841      6528      6368      6720      6519      6209      6477      9901
dram[7]:       5937      7777      5971      7456      6214      7601      5729      8095      5953      7323      6451      7032      6329      7192      5749      7311
dram[8]:       8467      5874      8087      6080      8525      7800      7770      5582      7840      6030      8420      7986      8323      5956      8444      6062
dram[9]:       7713      6448      7518      6524      7535      6602      8038      6924      7532      6910      7644      6791      7860      7211      7766      6370
dram[10]:       5923      6889      6357      6526      6966      6907      6593      6588      6138      7841      6039      6453      6052      6694      6488      6407
dram[11]:       5731      6319      5870      6291      6331      6893      6108      5891      6138      9309      7186      7099      6204      6464      6172      6454

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15328901 n_nop=13383439 n_act=730806 n_pre=730790 n_ref_event=0 n_req=800918 n_rd=757005 n_rd_L2_A=0 n_write=0 n_wr_bk=53494 bw_util=0.2115
n_activity=9750198 dram_eff=0.3325
bk0: 47252a 8343079i bk1: 46808a 8392324i bk2: 47454a 8333565i bk3: 46188a 8505968i bk4: 46855a 8430019i bk5: 48433a 8198883i bk6: 45246a 8576158i bk7: 47597a 8310543i bk8: 47418a 8273357i bk9: 48522a 8164569i bk10: 48077a 8221027i bk11: 48495a 8197618i bk12: 47856a 8255274i bk13: 48145a 8227188i bk14: 45367a 8579192i bk15: 47292a 8376159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087542
Row_Buffer_Locality_read = 0.085738
Row_Buffer_Locality_write = 0.118644
Bank_Level_Parallism = 11.831859
Bank_Level_Parallism_Col = 2.388958
Bank_Level_Parallism_Ready = 1.112625
write_to_read_ratio_blp_rw_average = 0.124174
GrpLevelPara = 2.066892 

BW Util details:
bwutil = 0.211496 
total_CMD = 15328901 
util_bw = 3241996 
Wasted_Col = 6030467 
Wasted_Row = 262631 
Idle = 5793807 

BW Util Bottlenecks: 
RCDc_limit = 10950864 
RCDWRc_limit = 323935 
WTRc_limit = 1919804 
RTWc_limit = 2161774 
CCDLc_limit = 694347 
rwq = 0 
CCDLc_limit_alone = 549617 
WTRc_limit_alone = 1870186 
RTWc_limit_alone = 2066662 

Commands details: 
total_CMD = 15328901 
n_nop = 13383439 
Read = 757005 
Write = 0 
L2_Alloc = 0 
L2_WB = 53494 
n_act = 730806 
n_pre = 730790 
n_ref = 0 
n_req = 800918 
total_req = 810499 

Dual Bus Interface Util: 
issued_total_row = 1461596 
issued_total_col = 810499 
Row_Bus_Util =  0.095349 
CoL_Bus_Util = 0.052874 
Either_Row_CoL_Bus_Util = 0.126915 
Issued_on_Two_Bus_Simul_Util = 0.021308 
issued_two_Eff = 0.167895 
queue_avg = 25.718676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7187
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15328901 n_nop=13371701 n_act=736564 n_pre=736548 n_ref_event=0 n_req=810687 n_rd=766359 n_rd_L2_A=0 n_write=0 n_wr_bk=53808 bw_util=0.214
n_activity=9747798 dram_eff=0.3366
bk0: 46738a 8347776i bk1: 47996a 8188035i bk2: 48003a 8142181i bk3: 47806a 8173989i bk4: 47620a 8207715i bk5: 47262a 8225686i bk6: 46648a 8328684i bk7: 46402a 8343898i bk8: 50142a 7912832i bk9: 48139a 8093581i bk10: 49781a 7927633i bk11: 49626a 7939902i bk12: 47787a 8168106i bk13: 48531a 8062580i bk14: 47562a 8237052i bk15: 46316a 8340581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091432
Row_Buffer_Locality_read = 0.089619
Row_Buffer_Locality_write = 0.122789
Bank_Level_Parallism = 12.117862
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.114794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.214018 
total_CMD = 15328901 
util_bw = 3280668 
Wasted_Col = 6016507 
Wasted_Row = 240388 
Idle = 5791338 

BW Util Bottlenecks: 
RCDc_limit = 10983304 
RCDWRc_limit = 322137 
WTRc_limit = 1935767 
RTWc_limit = 2233747 
CCDLc_limit = 711932 
rwq = 0 
CCDLc_limit_alone = 562385 
WTRc_limit_alone = 1885718 
RTWc_limit_alone = 2134249 

Commands details: 
total_CMD = 15328901 
n_nop = 13371701 
Read = 766359 
Write = 0 
L2_Alloc = 0 
L2_WB = 53808 
n_act = 736564 
n_pre = 736548 
n_ref = 0 
n_req = 810687 
total_req = 820167 

Dual Bus Interface Util: 
issued_total_row = 1473112 
issued_total_col = 820167 
Row_Bus_Util =  0.096100 
CoL_Bus_Util = 0.053505 
Either_Row_CoL_Bus_Util = 0.127680 
Issued_on_Two_Bus_Simul_Util = 0.021925 
issued_two_Eff = 0.171714 
queue_avg = 27.292538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.2925
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15328901 n_nop=13384081 n_act=729723 n_pre=729707 n_ref_event=0 n_req=799481 n_rd=755832 n_rd_L2_A=0 n_write=0 n_wr_bk=53284 bw_util=0.2111
n_activity=9746850 dram_eff=0.3321
bk0: 46134a 8558003i bk1: 46861a 8466803i bk2: 45536a 8628957i bk3: 47802a 8380738i bk4: 46447a 8528699i bk5: 47245a 8426057i bk6: 46507a 8495999i bk7: 48168a 8304374i bk8: 47340a 8369972i bk9: 49352a 8163665i bk10: 47037a 8402119i bk11: 48266a 8299408i bk12: 47756a 8337433i bk13: 47703a 8342597i bk14: 46718a 8491372i bk15: 46960a 8487825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087255
Row_Buffer_Locality_read = 0.085624
Row_Buffer_Locality_write = 0.115512
Bank_Level_Parallism = 11.702233
Bank_Level_Parallism_Col = 2.380212
Bank_Level_Parallism_Ready = 1.110850
write_to_read_ratio_blp_rw_average = 0.122143
GrpLevelPara = 2.062366 

BW Util details:
bwutil = 0.211135 
total_CMD = 15328901 
util_bw = 3236464 
Wasted_Col = 6028550 
Wasted_Row = 263717 
Idle = 5800170 

BW Util Bottlenecks: 
RCDc_limit = 10943530 
RCDWRc_limit = 322050 
WTRc_limit = 1916317 
RTWc_limit = 2121665 
CCDLc_limit = 689664 
rwq = 0 
CCDLc_limit_alone = 547629 
WTRc_limit_alone = 1867356 
RTWc_limit_alone = 2028591 

Commands details: 
total_CMD = 15328901 
n_nop = 13384081 
Read = 755832 
Write = 0 
L2_Alloc = 0 
L2_WB = 53284 
n_act = 729723 
n_pre = 729707 
n_ref = 0 
n_req = 799481 
total_req = 809116 

Dual Bus Interface Util: 
issued_total_row = 1459430 
issued_total_col = 809116 
Row_Bus_Util =  0.095208 
CoL_Bus_Util = 0.052784 
Either_Row_CoL_Bus_Util = 0.126873 
Issued_on_Two_Bus_Simul_Util = 0.021119 
issued_two_Eff = 0.166456 
queue_avg = 25.009884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0099
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15328901 n_nop=13367417 n_act=736262 n_pre=736246 n_ref_event=0 n_req=812404 n_rd=768143 n_rd_L2_A=0 n_write=0 n_wr_bk=53730 bw_util=0.2145
n_activity=9760328 dram_eff=0.3368
bk0: 47591a 8097820i bk1: 48430a 8005028i bk2: 47633a 8121349i bk3: 48414a 8002803i bk4: 46695a 8210922i bk5: 47803a 8111809i bk6: 47654a 8087709i bk7: 46709a 8215690i bk8: 48069a 8004107i bk9: 48869a 7910807i bk10: 48969a 7893932i bk11: 50138a 7778051i bk12: 47979a 8011154i bk13: 49670a 7845660i bk14: 46495a 8227075i bk15: 47025a 8176138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093724
Row_Buffer_Locality_read = 0.091721
Row_Buffer_Locality_write = 0.128488
Bank_Level_Parallism = 12.312569
Bank_Level_Parallism_Col = 2.427459
Bank_Level_Parallism_Ready = 1.116966
write_to_read_ratio_blp_rw_average = 0.128940
GrpLevelPara = 2.096179 

BW Util details:
bwutil = 0.214464 
total_CMD = 15328901 
util_bw = 3287492 
Wasted_Col = 6011790 
Wasted_Row = 246445 
Idle = 5783174 

BW Util Bottlenecks: 
RCDc_limit = 10971836 
RCDWRc_limit = 320292 
WTRc_limit = 1925055 
RTWc_limit = 2295045 
CCDLc_limit = 709053 
rwq = 0 
CCDLc_limit_alone = 556015 
WTRc_limit_alone = 1875073 
RTWc_limit_alone = 2191989 

Commands details: 
total_CMD = 15328901 
n_nop = 13367417 
Read = 768143 
Write = 0 
L2_Alloc = 0 
L2_WB = 53730 
n_act = 736262 
n_pre = 736246 
n_ref = 0 
n_req = 812404 
total_req = 821873 

Dual Bus Interface Util: 
issued_total_row = 1472508 
issued_total_col = 821873 
Row_Bus_Util =  0.096061 
CoL_Bus_Util = 0.053616 
Either_Row_CoL_Bus_Util = 0.127960 
Issued_on_Two_Bus_Simul_Util = 0.021717 
issued_two_Eff = 0.169717 
queue_avg = 29.144140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.1441
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15328901 n_nop=13381812 n_act=731224 n_pre=731208 n_ref_event=0 n_req=801672 n_rd=757738 n_rd_L2_A=0 n_write=0 n_wr_bk=53459 bw_util=0.2117
n_activity=9737895 dram_eff=0.3332
bk0: 46365a 8467965i bk1: 47231a 8380325i bk2: 46376a 8474907i bk3: 47357a 8354988i bk4: 47971a 8301777i bk5: 46292a 8474596i bk6: 47154a 8373806i bk7: 47437a 8312838i bk8: 48638a 8140247i bk9: 48593a 8167772i bk10: 48137a 8198673i bk11: 48175a 8213858i bk12: 47903a 8227294i bk13: 47460a 8353965i bk14: 46704a 8473669i bk15: 45945a 8566723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087876
Row_Buffer_Locality_read = 0.086134
Row_Buffer_Locality_write = 0.117927
Bank_Level_Parallism = 11.832485
Bank_Level_Parallism_Col = 2.395482
Bank_Level_Parallism_Ready = 1.113149
write_to_read_ratio_blp_rw_average = 0.125063
GrpLevelPara = 2.071727 

BW Util details:
bwutil = 0.211678 
total_CMD = 15328901 
util_bw = 3244788 
Wasted_Col = 6022361 
Wasted_Row = 258796 
Idle = 5802956 

BW Util Bottlenecks: 
RCDc_limit = 10950134 
RCDWRc_limit = 322669 
WTRc_limit = 1924358 
RTWc_limit = 2184024 
CCDLc_limit = 693233 
rwq = 0 
CCDLc_limit_alone = 547583 
WTRc_limit_alone = 1874997 
RTWc_limit_alone = 2087735 

Commands details: 
total_CMD = 15328901 
n_nop = 13381812 
Read = 757738 
Write = 0 
L2_Alloc = 0 
L2_WB = 53459 
n_act = 731224 
n_pre = 731208 
n_ref = 0 
n_req = 801672 
total_req = 811197 

Dual Bus Interface Util: 
issued_total_row = 1462432 
issued_total_col = 811197 
Row_Bus_Util =  0.095404 
CoL_Bus_Util = 0.052919 
Either_Row_CoL_Bus_Util = 0.127021 
Issued_on_Two_Bus_Simul_Util = 0.021302 
issued_two_Eff = 0.167707 
queue_avg = 25.942442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9424
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15328901 n_nop=13385181 n_act=728227 n_pre=728211 n_ref_event=0 n_req=796718 n_rd=752918 n_rd_L2_A=0 n_write=0 n_wr_bk=53371 bw_util=0.2104
n_activity=9749694 dram_eff=0.3308
bk0: 47131a 8518819i bk1: 46578a 8615931i bk2: 46917a 8527069i bk3: 46612a 8546570i bk4: 46082a 8594847i bk5: 47605a 8479555i bk6: 45605a 8668965i bk7: 45790a 8641228i bk8: 47312a 8410060i bk9: 48686a 8285463i bk10: 49276a 8246786i bk11: 49280a 8229603i bk12: 47037a 8508553i bk13: 47560a 8416413i bk14: 45359a 8738744i bk15: 46088a 8631422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085966
Row_Buffer_Locality_read = 0.084275
Row_Buffer_Locality_write = 0.115046
Bank_Level_Parallism = 11.558042
Bank_Level_Parallism_Col = 2.375573
Bank_Level_Parallism_Ready = 1.111360
write_to_read_ratio_blp_rw_average = 0.122066
GrpLevelPara = 2.058606 

BW Util details:
bwutil = 0.210397 
total_CMD = 15328901 
util_bw = 3225156 
Wasted_Col = 6032696 
Wasted_Row = 270745 
Idle = 5800304 

BW Util Bottlenecks: 
RCDc_limit = 10935325 
RCDWRc_limit = 324174 
WTRc_limit = 1917817 
RTWc_limit = 2109579 
CCDLc_limit = 684768 
rwq = 0 
CCDLc_limit_alone = 543879 
WTRc_limit_alone = 1868825 
RTWc_limit_alone = 2017682 

Commands details: 
total_CMD = 15328901 
n_nop = 13385181 
Read = 752918 
Write = 0 
L2_Alloc = 0 
L2_WB = 53371 
n_act = 728227 
n_pre = 728211 
n_ref = 0 
n_req = 796718 
total_req = 806289 

Dual Bus Interface Util: 
issued_total_row = 1456438 
issued_total_col = 806289 
Row_Bus_Util =  0.095013 
CoL_Bus_Util = 0.052599 
Either_Row_CoL_Bus_Util = 0.126801 
Issued_on_Two_Bus_Simul_Util = 0.020811 
issued_two_Eff = 0.164122 
queue_avg = 24.188248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.1882
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15328901 n_nop=13373760 n_act=733106 n_pre=733090 n_ref_event=0 n_req=807720 n_rd=763695 n_rd_L2_A=0 n_write=0 n_wr_bk=53630 bw_util=0.2133
n_activity=9753005 dram_eff=0.3352
bk0: 46219a 8315397i bk1: 47332a 8199093i bk2: 47905a 8140398i bk3: 48735a 8014285i bk4: 46915a 8255709i bk5: 46683a 8237037i bk6: 47185a 8216322i bk7: 47289a 8129340i bk8: 49027a 7958707i bk9: 48734a 7988178i bk10: 47120a 8207062i bk11: 49927a 7885722i bk12: 48617a 8017806i bk13: 48103a 8104188i bk14: 47243a 8193103i bk15: 46661a 8275420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.092379
Row_Buffer_Locality_read = 0.090541
Row_Buffer_Locality_write = 0.124248
Bank_Level_Parallism = 12.177621
Bank_Level_Parallism_Col = 2.421721
Bank_Level_Parallism_Ready = 1.115004
write_to_read_ratio_blp_rw_average = 0.129201
GrpLevelPara = 2.089352 

BW Util details:
bwutil = 0.213277 
total_CMD = 15328901 
util_bw = 3269300 
Wasted_Col = 6006910 
Wasted_Row = 256905 
Idle = 5795786 

BW Util Bottlenecks: 
RCDc_limit = 10942683 
RCDWRc_limit = 320202 
WTRc_limit = 1918169 
RTWc_limit = 2290368 
CCDLc_limit = 705672 
rwq = 0 
CCDLc_limit_alone = 553698 
WTRc_limit_alone = 1868393 
RTWc_limit_alone = 2188170 

Commands details: 
total_CMD = 15328901 
n_nop = 13373760 
Read = 763695 
Write = 0 
L2_Alloc = 0 
L2_WB = 53630 
n_act = 733106 
n_pre = 733090 
n_ref = 0 
n_req = 807720 
total_req = 817325 

Dual Bus Interface Util: 
issued_total_row = 1466196 
issued_total_col = 817325 
Row_Bus_Util =  0.095649 
CoL_Bus_Util = 0.053319 
Either_Row_CoL_Bus_Util = 0.127546 
Issued_on_Two_Bus_Simul_Util = 0.021422 
issued_two_Eff = 0.167957 
queue_avg = 28.436022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.436
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15328901 n_nop=13378375 n_act=732652 n_pre=732636 n_ref_event=0 n_req=805559 n_rd=761748 n_rd_L2_A=0 n_write=0 n_wr_bk=53425 bw_util=0.2127
n_activity=9736764 dram_eff=0.3349
bk0: 47199a 8267180i bk1: 47321a 8231213i bk2: 47310a 8250574i bk3: 46592a 8337028i bk4: 47601a 8229668i bk5: 47021a 8302692i bk6: 46462a 8346127i bk7: 47593a 8186656i bk8: 48109a 8100331i bk9: 49989a 7925093i bk10: 49686a 7950260i bk11: 48278a 8069519i bk12: 47398a 8223440i bk13: 47336a 8234331i bk14: 46641a 8347856i bk15: 47212a 8283707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090505
Row_Buffer_Locality_read = 0.088810
Row_Buffer_Locality_write = 0.119970
Bank_Level_Parallism = 12.068765
Bank_Level_Parallism_Col = 2.407626
Bank_Level_Parallism_Ready = 1.113136
write_to_read_ratio_blp_rw_average = 0.127207
GrpLevelPara = 2.082589 

BW Util details:
bwutil = 0.212715 
total_CMD = 15328901 
util_bw = 3260692 
Wasted_Col = 6010566 
Wasted_Row = 251373 
Idle = 5806270 

BW Util Bottlenecks: 
RCDc_limit = 10946501 
RCDWRc_limit = 320745 
WTRc_limit = 1925405 
RTWc_limit = 2228999 
CCDLc_limit = 703003 
rwq = 0 
CCDLc_limit_alone = 554004 
WTRc_limit_alone = 1875963 
RTWc_limit_alone = 2129442 

Commands details: 
total_CMD = 15328901 
n_nop = 13378375 
Read = 761748 
Write = 0 
L2_Alloc = 0 
L2_WB = 53425 
n_act = 732652 
n_pre = 732636 
n_ref = 0 
n_req = 805559 
total_req = 815173 

Dual Bus Interface Util: 
issued_total_row = 1465288 
issued_total_col = 815173 
Row_Bus_Util =  0.095590 
CoL_Bus_Util = 0.053179 
Either_Row_CoL_Bus_Util = 0.127245 
Issued_on_Two_Bus_Simul_Util = 0.021524 
issued_two_Eff = 0.169152 
queue_avg = 27.665613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.6656
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15328901 n_nop=13378542 n_act=733373 n_pre=733357 n_ref_event=0 n_req=808735 n_rd=764681 n_rd_L2_A=0 n_write=0 n_wr_bk=53696 bw_util=0.2136
n_activity=9741075 dram_eff=0.3361
bk0: 47812a 8186961i bk1: 47547a 8163847i bk2: 47490a 8183104i bk3: 48015a 8113922i bk4: 46571a 8259298i bk5: 48113a 8108299i bk6: 47065a 8227460i bk7: 46383a 8301069i bk8: 49985a 7874673i bk9: 47938a 8029632i bk10: 49166a 7961973i bk11: 49596a 7892412i bk12: 47379a 8155702i bk13: 48432a 8061123i bk14: 46119a 8324405i bk15: 47070a 8233966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093185
Row_Buffer_Locality_read = 0.091254
Row_Buffer_Locality_write = 0.126708
Bank_Level_Parallism = 12.198993
Bank_Level_Parallism_Col = 2.427435
Bank_Level_Parallism_Ready = 1.116887
write_to_read_ratio_blp_rw_average = 0.129891
GrpLevelPara = 2.094382 

BW Util details:
bwutil = 0.213551 
total_CMD = 15328901 
util_bw = 3273508 
Wasted_Col = 5994745 
Wasted_Row = 253063 
Idle = 5807585 

BW Util Bottlenecks: 
RCDc_limit = 10931398 
RCDWRc_limit = 319485 
WTRc_limit = 1925279 
RTWc_limit = 2299449 
CCDLc_limit = 711879 
rwq = 0 
CCDLc_limit_alone = 558989 
WTRc_limit_alone = 1875461 
RTWc_limit_alone = 2196377 

Commands details: 
total_CMD = 15328901 
n_nop = 13378542 
Read = 764681 
Write = 0 
L2_Alloc = 0 
L2_WB = 53696 
n_act = 733373 
n_pre = 733357 
n_ref = 0 
n_req = 808735 
total_req = 818377 

Dual Bus Interface Util: 
issued_total_row = 1466730 
issued_total_col = 818377 
Row_Bus_Util =  0.095684 
CoL_Bus_Util = 0.053388 
Either_Row_CoL_Bus_Util = 0.127234 
Issued_on_Two_Bus_Simul_Util = 0.021838 
issued_two_Eff = 0.171634 
queue_avg = 28.550524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.5505
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15328901 n_nop=13379123 n_act=731751 n_pre=731735 n_ref_event=0 n_req=804251 n_rd=760301 n_rd_L2_A=0 n_write=0 n_wr_bk=53604 bw_util=0.2124
n_activity=9740914 dram_eff=0.3342
bk0: 46459a 8379846i bk1: 46634a 8375949i bk2: 46423a 8431812i bk3: 48245a 8226214i bk4: 46887a 8352013i bk5: 46919a 8314883i bk6: 46533a 8374855i bk7: 48402a 8147671i bk8: 49182a 8054494i bk9: 49146a 8072250i bk10: 48152a 8162795i bk11: 49032a 8086730i bk12: 47222a 8321495i bk13: 47421a 8288277i bk14: 46809a 8389496i bk15: 46835a 8353320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090147
Row_Buffer_Locality_read = 0.088274
Row_Buffer_Locality_write = 0.122548
Bank_Level_Parallism = 11.954393
Bank_Level_Parallism_Col = 2.407128
Bank_Level_Parallism_Ready = 1.114301
write_to_read_ratio_blp_rw_average = 0.126772
GrpLevelPara = 2.080581 

BW Util details:
bwutil = 0.212384 
total_CMD = 15328901 
util_bw = 3255620 
Wasted_Col = 6013714 
Wasted_Row = 256565 
Idle = 5803002 

BW Util Bottlenecks: 
RCDc_limit = 10942847 
RCDWRc_limit = 320841 
WTRc_limit = 1915567 
RTWc_limit = 2230757 
CCDLc_limit = 700391 
rwq = 0 
CCDLc_limit_alone = 552053 
WTRc_limit_alone = 1866241 
RTWc_limit_alone = 2131745 

Commands details: 
total_CMD = 15328901 
n_nop = 13379123 
Read = 760301 
Write = 0 
L2_Alloc = 0 
L2_WB = 53604 
n_act = 731751 
n_pre = 731735 
n_ref = 0 
n_req = 804251 
total_req = 813905 

Dual Bus Interface Util: 
issued_total_row = 1463486 
issued_total_col = 813905 
Row_Bus_Util =  0.095472 
CoL_Bus_Util = 0.053096 
Either_Row_CoL_Bus_Util = 0.127196 
Issued_on_Two_Bus_Simul_Util = 0.021372 
issued_two_Eff = 0.168026 
queue_avg = 26.559101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5591
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15328901 n_nop=13390958 n_act=730514 n_pre=730498 n_ref_event=0 n_req=801069 n_rd=757097 n_rd_L2_A=0 n_write=0 n_wr_bk=53438 bw_util=0.2115
n_activity=9734377 dram_eff=0.3331
bk0: 48031a 8298535i bk1: 47212a 8334114i bk2: 48581a 8165275i bk3: 46035a 8454178i bk4: 46873a 8363538i bk5: 46860a 8347685i bk6: 45806a 8448986i bk7: 46218a 8412724i bk8: 48493a 8125854i bk9: 47529a 8209762i bk10: 49414a 7981730i bk11: 48505a 8120214i bk12: 47282a 8285072i bk13: 47604a 8271786i bk14: 46503a 8426092i bk15: 46151a 8481172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.088076
Row_Buffer_Locality_read = 0.086438
Row_Buffer_Locality_write = 0.116279
Bank_Level_Parallism = 11.928836
Bank_Level_Parallism_Col = 2.393631
Bank_Level_Parallism_Ready = 1.112551
write_to_read_ratio_blp_rw_average = 0.124376
GrpLevelPara = 2.071688 

BW Util details:
bwutil = 0.211505 
total_CMD = 15328901 
util_bw = 3242140 
Wasted_Col = 6010810 
Wasted_Row = 260464 
Idle = 5815487 

BW Util Bottlenecks: 
RCDc_limit = 10926400 
RCDWRc_limit = 323842 
WTRc_limit = 1922716 
RTWc_limit = 2165935 
CCDLc_limit = 699053 
rwq = 0 
CCDLc_limit_alone = 554257 
WTRc_limit_alone = 1873267 
RTWc_limit_alone = 2070588 

Commands details: 
total_CMD = 15328901 
n_nop = 13390958 
Read = 757097 
Write = 0 
L2_Alloc = 0 
L2_WB = 53438 
n_act = 730514 
n_pre = 730498 
n_ref = 0 
n_req = 801069 
total_req = 810535 

Dual Bus Interface Util: 
issued_total_row = 1461012 
issued_total_col = 810535 
Row_Bus_Util =  0.095311 
CoL_Bus_Util = 0.052876 
Either_Row_CoL_Bus_Util = 0.126424 
Issued_on_Two_Bus_Simul_Util = 0.021763 
issued_two_Eff = 0.172143 
queue_avg = 26.317081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.3171
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15328901 n_nop=13382574 n_act=730309 n_pre=730293 n_ref_event=0 n_req=802078 n_rd=758054 n_rd_L2_A=0 n_write=0 n_wr_bk=53662 bw_util=0.2118
n_activity=9742891 dram_eff=0.3333
bk0: 46186a 8511079i bk1: 47369a 8380869i bk2: 45816a 8549058i bk3: 47584a 8336919i bk4: 46881a 8405002i bk5: 46280a 8477786i bk6: 47150a 8337401i bk7: 47025a 8333741i bk8: 48808a 8149647i bk9: 49326a 8049847i bk10: 47787a 8246526i bk11: 48749a 8155395i bk12: 47841a 8276183i bk13: 48308a 8209726i bk14: 47114a 8402068i bk15: 45830a 8560938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089479
Row_Buffer_Locality_read = 0.087766
Row_Buffer_Locality_write = 0.118981
Bank_Level_Parallism = 11.845204
Bank_Level_Parallism_Col = 2.393871
Bank_Level_Parallism_Ready = 1.113324
write_to_read_ratio_blp_rw_average = 0.124663
GrpLevelPara = 2.070564 

BW Util details:
bwutil = 0.211813 
total_CMD = 15328901 
util_bw = 3246864 
Wasted_Col = 6015497 
Wasted_Row = 262214 
Idle = 5804326 

BW Util Bottlenecks: 
RCDc_limit = 10928073 
RCDWRc_limit = 323337 
WTRc_limit = 1921286 
RTWc_limit = 2172681 
CCDLc_limit = 696370 
rwq = 0 
CCDLc_limit_alone = 551559 
WTRc_limit_alone = 1871958 
RTWc_limit_alone = 2077198 

Commands details: 
total_CMD = 15328901 
n_nop = 13382574 
Read = 758054 
Write = 0 
L2_Alloc = 0 
L2_WB = 53662 
n_act = 730309 
n_pre = 730293 
n_ref = 0 
n_req = 802078 
total_req = 811716 

Dual Bus Interface Util: 
issued_total_row = 1460602 
issued_total_col = 811716 
Row_Bus_Util =  0.095284 
CoL_Bus_Util = 0.052953 
Either_Row_CoL_Bus_Util = 0.126971 
Issued_on_Two_Bus_Simul_Util = 0.021266 
issued_two_Eff = 0.167490 
queue_avg = 26.164707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1647

========= L2 cache stats =========
L2_cache_bank[0]: Access = 654252, Miss = 378641, Miss_rate = 0.579, Pending_hits = 3296, Reservation_fails = 6358
L2_cache_bank[1]: Access = 657198, Miss = 384596, Miss_rate = 0.585, Pending_hits = 3240, Reservation_fails = 11277
L2_cache_bank[2]: Access = 653833, Miss = 387397, Miss_rate = 0.593, Pending_hits = 3936, Reservation_fails = 4943
L2_cache_bank[3]: Access = 660737, Miss = 385191, Miss_rate = 0.583, Pending_hits = 3912, Reservation_fails = 11631
L2_cache_bank[4]: Access = 650228, Miss = 376583, Miss_rate = 0.579, Pending_hits = 3584, Reservation_fails = 15980
L2_cache_bank[5]: Access = 672824, Miss = 385463, Miss_rate = 0.573, Pending_hits = 3724, Reservation_fails = 10226
L2_cache_bank[6]: Access = 654493, Miss = 384184, Miss_rate = 0.587, Pending_hits = 3814, Reservation_fails = 6021
L2_cache_bank[7]: Access = 653489, Miss = 390158, Miss_rate = 0.597, Pending_hits = 4214, Reservation_fails = 3403
L2_cache_bank[8]: Access = 954803, Miss = 382344, Miss_rate = 0.400, Pending_hits = 3594, Reservation_fails = 18476
L2_cache_bank[9]: Access = 650389, Miss = 381594, Miss_rate = 0.587, Pending_hits = 3299, Reservation_fails = 4395
L2_cache_bank[10]: Access = 653621, Miss = 377847, Miss_rate = 0.578, Pending_hits = 3363, Reservation_fails = 4547
L2_cache_bank[11]: Access = 657993, Miss = 381331, Miss_rate = 0.580, Pending_hits = 3320, Reservation_fails = 3162
L2_cache_bank[12]: Access = 658237, Miss = 383359, Miss_rate = 0.582, Pending_hits = 3919, Reservation_fails = 6066
L2_cache_bank[13]: Access = 649899, Miss = 386588, Miss_rate = 0.595, Pending_hits = 3994, Reservation_fails = 5013
L2_cache_bank[14]: Access = 667749, Miss = 383519, Miss_rate = 0.574, Pending_hits = 4042, Reservation_fails = 4889
L2_cache_bank[15]: Access = 659618, Miss = 384462, Miss_rate = 0.583, Pending_hits = 3978, Reservation_fails = 12712
L2_cache_bank[16]: Access = 668514, Miss = 384700, Miss_rate = 0.575, Pending_hits = 4266, Reservation_fails = 5093
L2_cache_bank[17]: Access = 657502, Miss = 386205, Miss_rate = 0.587, Pending_hits = 4262, Reservation_fails = 12000
L2_cache_bank[18]: Access = 656009, Miss = 380768, Miss_rate = 0.580, Pending_hits = 3554, Reservation_fails = 7219
L2_cache_bank[19]: Access = 662765, Miss = 385735, Miss_rate = 0.582, Pending_hits = 3583, Reservation_fails = 5022
L2_cache_bank[20]: Access = 956817, Miss = 384086, Miss_rate = 0.401, Pending_hits = 3864, Reservation_fails = 15199
L2_cache_bank[21]: Access = 654210, Miss = 379209, Miss_rate = 0.580, Pending_hits = 3615, Reservation_fails = 12702
L2_cache_bank[22]: Access = 662251, Miss = 380695, Miss_rate = 0.575, Pending_hits = 3804, Reservation_fails = 9413
L2_cache_bank[23]: Access = 655170, Miss = 383589, Miss_rate = 0.585, Pending_hits = 3621, Reservation_fails = 20179
L2_total_cache_accesses = 16382601
L2_total_cache_misses = 9198244
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 89798
L2_total_cache_reservation_fails = 215926
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6799850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 89798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7779119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 215926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1344452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 89798
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294709
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18676
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16013219
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369382
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 92988
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 122913
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=16382601
icnt_total_pkts_simt_to_mem=16382601
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16382601
Req_Network_cycles = 5977444
Req_Network_injected_packets_per_cycle =       2.7407 
Req_Network_conflicts_per_cycle =       1.5519
Req_Network_conflicts_per_cycle_util =       2.4282
Req_Bank_Level_Parallism =       4.2883
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.5483
Req_Network_out_buffer_full_per_cycle =       0.0523
Req_Network_out_buffer_avg_util =      20.3871

Reply_Network_injected_packets_num = 16382601
Reply_Network_cycles = 5977444
Reply_Network_injected_packets_per_cycle =        2.7407
Reply_Network_conflicts_per_cycle =        0.6862
Reply_Network_conflicts_per_cycle_util =       1.0732
Reply_Bank_Level_Parallism =       4.2863
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0934
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0914
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 52 min, 27 sec (28347 sec)
gpgpu_simulation_rate = 2662 (inst/sec)
gpgpu_simulation_rate = 210 (cycle/sec)
gpgpu_silicon_slowdown = 6500000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 33.
	runtime [cuda_linear_base] = 28329511.879000 ms.
Verifying...
	iterations = 600493.
	runtime [verify] = 1268.845000 ms.
Correct
GPGPU-Sim: *** exit detected ***
