{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4211, "design__instance__area": 73495.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 6, "power__internal__total": 0.05556745082139969, "power__switching__total": 0.020595407113432884, "power__leakage__total": 1.116368935072387e-06, "power__total": 0.07616397738456726, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.279637, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.279637, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.389265, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.99701, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.389265, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.135687, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 81, "design__max_cap_violation__count": 6, "clock__skew__worst_hold": 0.509997, "clock__skew__worst_setup": 0.177836, "timing__hold__ws": 0.035896, "timing__setup__ws": -2.914583, "timing__hold__tns": 0.0, "timing__setup__tns": -112.408508, "timing__hold__wns": 0.0, "timing__setup__wns": -2.914583, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.139021, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 293, "timing__setup_r2r__ws": -2.809833, "timing__setup_r2r_vio__count": 260, "design__die__bbox": "0.0 0.0 412.095 430.015", "design__core__bbox": "6.72 15.68 404.88 411.6", "design__io": 55, "design__die__area": 177207, "design__core__area": 157640, "design__instance__count__stdcell": 4211, "design__instance__area__stdcell": 73495.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.466224, "design__instance__utilization__stdcell": 0.466224, "floorplan__design__io": 53, "design__io__hpwl": 11381881, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 80826.8, "design__violations": 0, "design__instance__count__setup_buffer": 45, "design__instance__count__hold_buffer": 3, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2183, "route__net__special": 2, "route__drc_errors__iter:1": 644, "route__wirelength__iter:1": 92951, "route__drc_errors__iter:2": 72, "route__wirelength__iter:2": 92189, "route__drc_errors__iter:3": 43, "route__wirelength__iter:3": 92075, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 92049, "route__drc_errors": 0, "route__wirelength": 92049, "route__vias": 14056, "route__vias__singlecut": 14056, "route__vias__multicut": 0, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.504648, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.504648, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.075104, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.796984, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -93.739235, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.796984, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 0.960253, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 101, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.686553, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 90, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.179315, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.179315, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.145221, "timing__setup__ws__corner:nom_ff_n40C_5v50": 3.979934, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.145221, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.611008, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 6, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.277255, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.277255, "timing__hold__ws__corner:min_tt_025C_5v00": 0.380461, "timing__setup__ws__corner:min_tt_025C_5v00": 2.054129, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.380461, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.187552, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.500279, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.500279, "timing__hold__ws__corner:min_ss_125C_4v50": 0.109764, "timing__setup__ws__corner:min_ss_125C_4v50": -2.69743, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -80.943993, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.69743, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 0.945654, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 80, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.582354, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 69, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.177836, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.177836, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.139021, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.013507, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.139021, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.645362, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 81, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 6, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.282537, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.282537, "timing__hold__ws__corner:max_tt_025C_5v00": 0.399665, "timing__setup__ws__corner:max_tt_025C_5v00": 1.929491, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.399665, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.072658, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 81, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.509997, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.509997, "timing__hold__ws__corner:max_ss_125C_4v50": 0.035896, "timing__setup__ws__corner:max_ss_125C_4v50": -2.914583, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -112.408508, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -2.914583, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 0.977419, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 112, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.809833, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 101, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 81, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.181125, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.181125, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.152553, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.939651, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.152553, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.570163, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.98572, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00194743, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0142844, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0138166, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00194144, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0138166, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00195, "ir__drop__worst": 0.0143, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}