git clone --depth 1 --no-tags https://github.com/dmcgrath19/Circuit_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226708119
git clone --depth 1 --no-tags https://github.com/ehdtn4545/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227032607
git clone --depth 1 --no-tags https://github.com/dilshan-n-wickramarachchi/FPGATranciever-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226932195
git clone --depth 1 --no-tags https://github.com/kibarra89/fibonacci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225509224
git clone --depth 1 --no-tags https://github.com/AbeerVaishnav13/8to1-MUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227067143
git clone --depth 1 --no-tags https://github.com/AbeerVaishnav13/Mod-n-Up-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227066241
git clone --depth 1 --no-tags https://github.com/APChehadi/ECEN-2350-Digital-Logic-Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227215156
git clone --depth 1 --no-tags https://github.com/blohmeier/ece7387_projTry2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227241020
git clone --depth 1 --no-tags https://github.com/waylon666/ab_out.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230545161
git clone --depth 1 --no-tags https://github.com/na10m/Hardware-Image-Decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230561176
git clone --depth 1 --no-tags https://github.com/neurorulez/Unamiga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228038265
git clone --depth 1 --no-tags https://github.com/Gopalsvs/set-associative-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227893631
git clone --depth 1 --no-tags https://github.com/zackgh/FPGA-tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227924150
git clone --depth 1 --no-tags https://github.com/gm300a/ecsample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230819741
git clone --depth 1 --no-tags https://github.com/aojsd/RISC-V-IO2I-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231120409
git clone --depth 1 --no-tags https://github.com/roberlander2/ece411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230193573
git clone --depth 1 --no-tags https://github.com/Ting0325/ICLAB_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230407000
git clone --depth 1 --no-tags https://github.com/jaguar1700AD/Verilog-Program-to-design-a-16X4-mux-from-a-4X2-mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230154189
git clone --depth 1 --no-tags https://github.com/Van-NguyenPham/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228790211
git clone --depth 1 --no-tags https://github.com/agarwal-220196/ECEN-lab-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227994780
git clone --depth 1 --no-tags https://github.com/stank2010/VDHL_Contest1_Complete.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231324780
git clone --depth 1 --no-tags https://github.com/MSNThing/Milestone-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229879900
git clone --depth 1 --no-tags https://github.com/MaitreyiJ/CourseWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229750901
git clone --depth 1 --no-tags https://github.com/cuongloveyou/mipspipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229591972
git clone --depth 1 --no-tags https://github.com/forember/mips_cpu_611.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231031563
git clone --depth 1 --no-tags https://github.com/bonkyzhu/ComputerOrganizationProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230892178
git clone --depth 1 --no-tags https://github.com/pegasus-toolset/color-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230907193
git clone --depth 1 --no-tags https://github.com/lakshya-4gp/Verilog-based-CPU-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230941172
git clone --depth 1 --no-tags https://github.com/asnows/prj_q5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228960131
git clone --depth 1 --no-tags https://github.com/ffy062/Logic_Design_Lab_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228980786
git clone --depth 1 --no-tags https://github.com/mohit11511/An-implementation-of-Automatted-Teller-Machine-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227688382
git clone --depth 1 --no-tags https://github.com/meihei3/x-mas-l-chika.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229236805
git clone --depth 1 --no-tags https://github.com/cousinben6/RSA_Encryptor_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231671342
git clone --depth 1 --no-tags https://github.com/qpslqlcl12/FPGA-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231501509
git clone --depth 1 --no-tags https://github.com/gameboyjisoo/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231516197
git clone --depth 1 --no-tags https://github.com/ChangOliver-ClassProject/CA19-Single_Cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226346651
git clone --depth 1 --no-tags https://github.com/isildur93/digital-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226939371
git clone --depth 1 --no-tags https://github.com/Charlotte2000s/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227503058
git clone --depth 1 --no-tags https://github.com/cbourcier3/codesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227652993
git clone --depth 1 --no-tags https://github.com/huiwen99/1DGamePrototype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225830301
git clone --depth 1 --no-tags https://github.com/CEFETTA/Diretorio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225448491
git clone --depth 1 --no-tags https://github.com/Visual-e/frame_buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225439377
git clone --depth 1 --no-tags https://github.com/AymanNasser/Single-Cycle-MIPS-Processor-2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225729811
git clone --depth 1 --no-tags https://github.com/tlnguyen4/simon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225424630
git clone --depth 1 --no-tags https://github.com/j2hn-oh/SW_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225100068
git clone --depth 1 --no-tags https://github.com/RotaryKer/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225817599
git clone --depth 1 --no-tags https://github.com/MrCanadianMenace/Capstone_FFT_prototype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225236230
git clone --depth 1 --no-tags https://github.com/khenderick/icebreaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228183657
git clone --depth 1 --no-tags https://github.com/andythebreaker/npl_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229148015
git clone --depth 1 --no-tags https://github.com/Andrew-xj/Rock-paper-scissors-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230211284
git clone --depth 1 --no-tags https://github.com/baoweike666/temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229073054
git clone --depth 1 --no-tags https://github.com/cyung3/Spartan-6-Bopit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229132458
git clone --depth 1 --no-tags https://github.com/shinscholin/CPU_DSD_UAS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229528129
git clone --depth 1 --no-tags https://github.com/yakode/10810-LDL-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229899593
git clone --depth 1 --no-tags https://github.com/zahra996/Architecture_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230272309
git clone --depth 1 --no-tags https://github.com/jchen8tw-hw/CA_hw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230395396
git clone --depth 1 --no-tags https://github.com/DevLeti/mipsCPU_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230458123
git clone --depth 1 --no-tags https://github.com/pranavdave/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230954313
git clone --depth 1 --no-tags https://github.com/EmmaZhao0413/Tuner-with-DE1-SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231686852
git clone --depth 1 --no-tags https://github.com/Cam-Wang/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226195879
git clone --depth 1 --no-tags https://github.com/stephenla0/DL-lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226420616
git clone --depth 1 --no-tags https://github.com/Rakantion/rkk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226672619
git clone --depth 1 --no-tags https://github.com/SkyJohnson/SingleCycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226598914
git clone --depth 1 --no-tags https://github.com/Jing-You/ICLAB-FINAL-vector-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227983027
git clone --depth 1 --no-tags https://github.com/k-a-cox/Language-Overview.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228084236
git clone --depth 1 --no-tags https://github.com/wsyzxxxx/Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228283398
git clone --depth 1 --no-tags https://github.com/iuliateodorescu/Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227358578
git clone --depth 1 --no-tags https://github.com/dilen11/microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227531773
git clone --depth 1 --no-tags https://github.com/kkkgabriel/spaceWars.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225728969
git clone --depth 1 --no-tags https://github.com/officiallynik/AES_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225678332
git clone --depth 1 --no-tags https://github.com/edisonhello/pipelined-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225813327
git clone --depth 1 --no-tags https://github.com/sush7874/UART_DES_Encryption_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225590755
git clone --depth 1 --no-tags https://github.com/0xf3cd/FPGA-Game-with-Ethernet-NIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225192275
git clone --depth 1 --no-tags https://github.com/rhyun9584/COSE222_COMPUTER-ARCHITECTURE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225121656
git clone --depth 1 --no-tags https://github.com/bluwireless/blade-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226690304
git clone --depth 1 --no-tags https://github.com/sepehrrezaei/DigitalDesignLabCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229688261
git clone --depth 1 --no-tags https://github.com/jayaramanrp/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231804618
git clone --depth 1 --no-tags https://github.com/ngocdangkhoa102/RISCV_v1.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225163228
git clone --depth 1 --no-tags https://github.com/anuraagnarang/mor1kx_fi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226121520
git clone --depth 1 --no-tags https://github.com/tehis/mips-pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231038645
git clone --depth 1 --no-tags https://github.com/Pinin25/tone-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231147997
git clone --depth 1 --no-tags https://github.com/jmacgregor21/vivadobringup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225214152
git clone --depth 1 --no-tags https://github.com/Javonn-wang/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225775344
git clone --depth 1 --no-tags https://github.com/zwei22/Single-Cycle-MISP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226495565
git clone --depth 1 --no-tags https://github.com/bigowlrrww/FPGA_I2C_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226454800
git clone --depth 1 --no-tags https://github.com/wang7203311/finaldemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226379905
git clone --depth 1 --no-tags https://github.com/thebohemian/fpgafun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229800648
git clone --depth 1 --no-tags https://github.com/mohammedBadawi/8237A-DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230017286
git clone --depth 1 --no-tags https://github.com/uKarol/mem_ctl_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229733111
git clone --depth 1 --no-tags https://github.com/cquxxey/VerilogProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229276277
git clone --depth 1 --no-tags https://github.com/shinigamiDOverilog/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228509923
git clone --depth 1 --no-tags https://github.com/sivaramprasanth/MIPS-Architecture-without-pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227967999
git clone --depth 1 --no-tags https://github.com/HHyJin/Start_mips_cpu_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230598937
git clone --depth 1 --no-tags https://github.com/rsistoso/Racing-Game-CPE-487.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226027599
git clone --depth 1 --no-tags https://github.com/aleuniroma2/simonandro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225638075
git clone --depth 1 --no-tags https://github.com/mwkmwkmwk/pul-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225601270
git clone --depth 1 --no-tags https://github.com/GreenBeard/385_SD_Card.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227772018
git clone --depth 1 --no-tags https://github.com/18snyder/ECE287-Boom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227724307
git clone --depth 1 --no-tags https://github.com/FabrizioPerez/Arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227254154
git clone --depth 1 --no-tags https://github.com/sirchuckalot/av_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226583454
