## Introduction
Teacher: Prof. Gianluca Palermo

Students:

Christian Romeo (matricola: 908821)

Gabriele Perego (matricola: 853068)

[Specifications](https://github.com/ChristianRomeo/Progetto-Reti-Logiche-2021/PFRL_Specifica.pdf)
#
The aim of the project was the VHDL definition of a computer architecture able to equalize a B/W image histogram.

We designed the component using 𝑉𝑖𝑣𝑎𝑑𝑜 2020.2 𝑊𝑒𝑏𝑃𝐴𝐶𝐾 𝐸𝑑𝑖𝑡𝑖𝑜n and the 𝑥𝑐7𝑎200𝑡𝑓𝑏𝑔484_1 FPGA.

Then we tested the architecture in the Vivado Testbench to assess its formal correctness.

[Project Report](https://github.com/ChristianRomeo/Progetto-Reti-Logiche-2021/Report.pdf)
