AMD PMU

Core Performance Legacy: 4 performance counters (PerfCtrn) and corresponding event-select registers (PerfEvtSeln)

Architectural extension: 2 extra processor counter/event-select pairs.

NB performance countrs: 4 pairs

L2I performance counters: 4 pairs


PerMonV2

AMD Performance Monitoring V2 has new "global" registers to allow
enabling/disabling multiple performance counters at the same time. With the AMD
Performance Monitoring up to this point, the different performance counter
controls all had to be set individually while now can be set easily in one go
using the global registers where present.

Core Performance Global Control Register: to mask Perfprmance Core
Core Performance Counter Status Registers: 3
