<profile>

<section name = "Vitis HLS Report for 'fir_Pipeline_Time_delay_loop'" level="0">
<item name = "Date">Sun Apr  2 17:55:29 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">fir128_Q5</item>
<item name = "Solution">reshape (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.944 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">131, 131, 1.310 us, 1.310 us, 131, 131, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Time_delay_loop">129, 129, 3, 1, 1, 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 9602, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 2077, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 18, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln27_fu_84_p2">+, 0, 0, 15, 8, 2</column>
<column name="and_ln29_fu_150_p2">and, 0, 0, 1024, 1024, 1024</column>
<column name="lshr_ln29_fu_117_p2">lshr, 0, 0, 2171, 1024, 1024</column>
<column name="or_ln29_fu_166_p2">or, 0, 0, 1024, 1024, 1024</column>
<column name="shl_ln29_2_fu_160_p2">shl, 0, 0, 2171, 1024, 1024</column>
<column name="shl_ln29_fu_138_p2">shl, 0, 0, 2171, 8, 1024</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln29_fu_144_p2">xor, 0, 0, 1024, 1024, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_p_load">9, 2, 1024, 2048</column>
<column name="empty_fu_46">9, 2, 1024, 2048</column>
<column name="i_fu_42">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln27_reg_199">8, 0, 8, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="empty_fu_46">1024, 0, 1024, 0</column>
<column name="i_fu_42">8, 0, 8, 0</column>
<column name="or_ln29_reg_209">1024, 0, 1024, 0</column>
<column name="tmp_reg_195">1, 0, 1, 0</column>
<column name="trunc_ln29_2_reg_204">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir_Pipeline_Time_delay_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir_Pipeline_Time_delay_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir_Pipeline_Time_delay_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir_Pipeline_Time_delay_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir_Pipeline_Time_delay_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir_Pipeline_Time_delay_loop, return value</column>
<column name="fir_int_int_shift_reg_load">in, 1024, ap_none, fir_int_int_shift_reg_load, scalar</column>
<column name="p_out">out, 1024, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
</table>
</item>
</section>
</profile>
