__design_bin_path=c:/VerificationCourse/LabEX/SystemVerilogProMid/ProjectFolder/scripts
opt_data_elab=c:/VerificationCourse/LabEX/SystemVerilogProMid/ProjectFolder/sim/work/tb_top_timer_opt
