\hypertarget{struct_core_debug___type}{}\section{Структура Core\+Debug\+\_\+\+Type}
\label{struct_core_debug___type}\index{CoreDebug\_Type@{CoreDebug\_Type}}


{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Открытые атрибуты}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_a25c14c022c73a725a1736e903431095d}{D\+H\+C\+SR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_afefa84bce7497652353a1b76d405d983}{D\+C\+R\+SR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_ab8f4bb076402b61f7be6308075a789c9}{D\+C\+R\+DR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_core_debug___type_a5cdd51dbe3ebb7041880714430edd52d}{D\+E\+M\+CR}}
\end{DoxyCompactItemize}


\subsection{Данные класса}
\mbox{\Hypertarget{struct_core_debug___type_ab8f4bb076402b61f7be6308075a789c9}\label{struct_core_debug___type_ab8f4bb076402b61f7be6308075a789c9}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DCRDR@{DCRDR}}
\index{DCRDR@{DCRDR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DCRDR}{DCRDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+C\+R\+DR}

Offset\+: 0x08 Debug Core Register Data Register ~\newline
 \mbox{\Hypertarget{struct_core_debug___type_afefa84bce7497652353a1b76d405d983}\label{struct_core_debug___type_afefa84bce7497652353a1b76d405d983}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DCRSR@{DCRSR}}
\index{DCRSR@{DCRSR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DCRSR}{DCRSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+C\+R\+SR}

Offset\+: 0x04 Debug Core Register Selector Register ~\newline
 \mbox{\Hypertarget{struct_core_debug___type_a5cdd51dbe3ebb7041880714430edd52d}\label{struct_core_debug___type_a5cdd51dbe3ebb7041880714430edd52d}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DEMCR@{DEMCR}}
\index{DEMCR@{DEMCR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DEMCR}{DEMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+E\+M\+CR}

Offset\+: 0x0C Debug Exception and Monitor Control Register \mbox{\Hypertarget{struct_core_debug___type_a25c14c022c73a725a1736e903431095d}\label{struct_core_debug___type_a25c14c022c73a725a1736e903431095d}} 
\index{CoreDebug\_Type@{CoreDebug\_Type}!DHCSR@{DHCSR}}
\index{DHCSR@{DHCSR}!CoreDebug\_Type@{CoreDebug\_Type}}
\subsubsection{\texorpdfstring{DHCSR}{DHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+D\+H\+C\+SR}

Offset\+: 0x00 Debug Halting Control and Status Register ~\newline
 

Объявления и описания членов структуры находятся в файле\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/\+Core\+Support/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\end{DoxyCompactItemize}
