##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for I2C_IntClock
		4.5::Critical Path Report for IMU_IntClock
		4.6::Critical Path Report for PWM_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
		5.5::Critical Path Report for (IMU_IntClock:R vs. IMU_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. IMU_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: ADC_1_theACLK       | N/A                   | Target: 2.06 MHz   | 
Clock: ClockBlock/aclk_0   | N/A                   | Target: 2.00 MHz   | 
Clock: ClockBlock/clk_bus  | N/A                   | Target: 33.00 MHz  | 
Clock: ClockBlock/dclk_0   | N/A                   | Target: 2.06 MHz   | 
Clock: ClockBlock/dclk_1   | N/A                   | Target: 6.00 MHz   | 
Clock: ClockBlock/dclk_2   | N/A                   | Target: 6.00 MHz   | 
Clock: ClockBlock/dclk_3   | N/A                   | Target: 1.60 MHz   | 
Clock: ClockBlock/dclk_4   | N/A                   | Target: 0.92 MHz   | 
Clock: Clock_1             | Frequency: 31.35 MHz  | Target: 6.60 MHz   | 
Clock: Clock_2             | Frequency: 32.06 MHz  | Target: 6.60 MHz   | 
Clock: CyBUS_CLK           | Frequency: 38.07 MHz  | Target: 33.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO               | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK        | N/A                   | Target: 33.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 33.00 MHz  | 
Clock: CyXTAL              | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_IntClock        | Frequency: 25.65 MHz  | Target: 1.65 MHz   | 
Clock: IMU_IntClock        | Frequency: 36.38 MHz  | Target: 0.94 MHz   | 
Clock: PWM_Clock           | Frequency: 41.65 MHz  | Target: 2.06 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        151515           119619      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        151515           120324      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        30303            4033        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        30303            4037        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     I2C_IntClock   30303            18577       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     IMU_IntClock   30303            18717       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     PWM_Clock      30303            17807       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_IntClock  I2C_IntClock   606061           567074      N/A              N/A         N/A              N/A         N/A              N/A         
IMU_IntClock  IMU_IntClock   1.06061e+006     1033115     N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock     PWM_Clock      484848           460838      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
Left_Motor(0)_PAD   24296         PWM_Clock:R       
Right_Motor(0)_PAD  22818         PWM_Clock:R       
SCL_1(0)_PAD:out    25177         I2C_IntClock:R    
SDA_1(0)_PAD:out    27041         I2C_IntClock:R    
Servo_Out(0)_PAD    24227         PWM_Clock:R       
Servo_Out(1)_PAD    24423         PWM_Clock:R       
Tx_1(0)_PAD         38683         IMU_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 31.35 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 119619p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26806
-------------------------------------   ----- 
End-of-path arrival time (ps)           26806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell71     5252  10532  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell71     3350  13882  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3214  17096  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   9710  26806  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  26806  119619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 32.06 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 120324p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26101
-------------------------------------   ----- 
End-of-path arrival time (ps)           26101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q                                    macrocell109    1250   1250  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_0                macrocell99     9073  10323  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell99     3350  13673  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2717  16391  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   9710  26101  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  26101  120324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.07 MHz | Target: 33.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4033p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21180
-------------------------------------   ----- 
End-of-path arrival time (ps)           21180
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell67     2314   4894   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell67     3350   8244   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3227  11470   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  21180   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  21180   4033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for I2C_IntClock
******************************************
Clock: I2C_IntClock
Frequency: 25.65 MHz | Target: 1.65 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 567074p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32696
-------------------------------------   ----- 
End-of-path arrival time (ps)           32696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q               macrocell25     1250   1250  567074  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_3          macrocell10     8697   9947  567074  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell10     3350  13297  567074  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell18     9214  22511  567074  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell18     3350  25861  567074  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6835  32696  567074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for IMU_IntClock
******************************************
Clock: IMU_IntClock
Frequency: 36.38 MHz | Target: 0.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1033115p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1049086

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15971
-------------------------------------   ----- 
End-of-path arrival time (ps)           15971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q                      macrocell62     1250   1250  1033115  RISE       1
\IMU:BUART:counter_load_not\/main_0           macrocell44     8444   9694  1033115  RISE       1
\IMU:BUART:counter_load_not\/q                macrocell44     3350  13044  1033115  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2927  15971  1033115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 41.65 MHz | Target: 2.06 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 460838p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18920
-------------------------------------   ----- 
End-of-path arrival time (ps)           18920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   3930   9210  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  18920  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  18920  460838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 460838p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18920
-------------------------------------   ----- 
End-of-path arrival time (ps)           18920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   3930   9210  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  18920  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  18920  460838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell11      0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 119619p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26806
-------------------------------------   ----- 
End-of-path arrival time (ps)           26806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell71     5252  10532  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell71     3350  13882  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3214  17096  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   9710  26806  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  26806  119619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 120324p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26101
-------------------------------------   ----- 
End-of-path arrival time (ps)           26101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q                                    macrocell109    1250   1250  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_0                macrocell99     9073  10323  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell99     3350  13673  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2717  16391  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   9710  26101  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  26101  120324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 567074p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32696
-------------------------------------   ----- 
End-of-path arrival time (ps)           32696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q               macrocell25     1250   1250  567074  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_3          macrocell10     8697   9947  567074  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell10     3350  13297  567074  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell18     9214  22511  567074  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell18     3350  25861  567074  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6835  32696  567074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (IMU_IntClock:R vs. IMU_IntClock:R)
*****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1033115p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1049086

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15971
-------------------------------------   ----- 
End-of-path arrival time (ps)           15971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q                      macrocell62     1250   1250  1033115  RISE       1
\IMU:BUART:counter_load_not\/main_0           macrocell44     8444   9694  1033115  RISE       1
\IMU:BUART:counter_load_not\/q                macrocell44     3350  13044  1033115  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2927  15971  1033115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Servo_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 17807p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8987
-------------------------------------   ---- 
End-of-path arrival time (ps)           8987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  17807  RISE       1
\Servo_1:PWMUDB:runmode_enable\/main_0                macrocell132   6407   8987  17807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:runmode_enable\/clock_0                    macrocell132        0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4033p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21180
-------------------------------------   ----- 
End-of-path arrival time (ps)           21180
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell67     2314   4894   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell67     3350   8244   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3227  11470   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  21180   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  21180   4033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4037p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21176
-------------------------------------   ----- 
End-of-path arrival time (ps)           21176
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell95     2341   4921   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell95     3350   8271   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   3195  11466   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell8   9710  21176   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell9      0  21176   4037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
**************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 18577p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out                 synccell      1480   1480  18577  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell35   6736   8216  18577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell35         0      0  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. IMU_IntClock:R)
***************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_state_2\/main_9
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 18717p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell      1480   1480  18717  RISE       1
\IMU:BUART:rx_state_2\/main_9  macrocell53   6596   8076  18717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4033p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21180
-------------------------------------   ----- 
End-of-path arrival time (ps)           21180
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell67     2314   4894   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell67     3350   8244   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3227  11470   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  21180   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  21180   4033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4037p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21176
-------------------------------------   ----- 
End-of-path arrival time (ps)           21176
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell95     2341   4921   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell95     3350   8271   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   3195  11466   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell8   9710  21176   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell9      0  21176   4037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 7313p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11470
-------------------------------------   ----- 
End-of-path arrival time (ps)           11470
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell67     2314   4894   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell67     3350   8244   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3227  11470   7313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 7317p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11466
-------------------------------------   ----- 
End-of-path arrival time (ps)           11466
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell95     2341   4921   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell95     3350   8271   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   3195  11466   7317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 7324p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11459
-------------------------------------   ----- 
End-of-path arrival time (ps)           11459
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell95     2341   4921   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell95     3350   8271   4037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1          datapathcell9   3188  11459   7324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 8230p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10553
-------------------------------------   ----- 
End-of-path arrival time (ps)           10553
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell67     2314   4894   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell67     3350   8244   4033  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1          datapathcell7   2309  10553   8230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Servo_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 17807p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8987
-------------------------------------   ---- 
End-of-path arrival time (ps)           8987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  17807  RISE       1
\Servo_1:PWMUDB:runmode_enable\/main_0                macrocell132   6407   8987  17807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:runmode_enable\/clock_0                    macrocell132        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 18577p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out                 synccell      1480   1480  18577  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell35   6736   8216  18577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_state_2\/main_9
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 18717p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell      1480   1480  18717  RISE       1
\IMU:BUART:rx_state_2\/main_9  macrocell53   6596   8076  18717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:pollcount_0\/main_4
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 18800p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1480   1480  18717  RISE       1
\IMU:BUART:pollcount_0\/main_4  macrocell45   6513   7993  18800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:pollcount_1\/main_5
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 18800p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1480   1480  18717  RISE       1
\IMU:BUART:pollcount_1\/main_5  macrocell46   6513   7993  18800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_last\/main_0
Capture Clock  : \IMU:BUART:rx_last\/clock_0
Path slack     : 19274p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7519
-------------------------------------   ---- 
End-of-path arrival time (ps)           7519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out            synccell      1480   1480  18717  RISE       1
\IMU:BUART:rx_last\/main_0  macrocell50   6039   7519  19274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_last\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_Encoder_Pins(1)_SYNC/out
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 19502p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_Encoder_Pins(1)_SYNC/clock                             synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Left_Encoder_Pins(1)_SYNC/out                    synccell      1480   1480  19502  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/main_0  macrocell89   5811   7291  19502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell89         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_438/main_0
Capture Clock  : Net_438/clock_0
Path slack     : 20673p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  17807  RISE       1
Net_438/main_0                                        macrocell4     3540   6120  20673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_438/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_449/main_0
Capture Clock  : Net_449/clock_0
Path slack     : 20673p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  17807  RISE       1
Net_449/main_0                                        macrocell5     3540   6120  20673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_449/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_Encoder_Pins(0)_SYNC/out
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 20979p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_Encoder_Pins(0)_SYNC/clock                             synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Left_Encoder_Pins(0)_SYNC/out                    synccell      1480   1480  20979  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/main_0  macrocell85   4334   5814  20979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell85         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_4
Path End       : \I2C:bI2C_UDB:control_reg_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_4\/clock_0
Path slack     : 21328p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  21328  RISE       1
\I2C:bI2C_UDB:control_reg_4\/main_0        macrocell12    2885   5465  21328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_2
Path End       : \I2C:bI2C_UDB:control_reg_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_2\/clock_0
Path slack     : 21336p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_2  controlcell1   2580   2580  21336  RISE       1
\I2C:bI2C_UDB:control_reg_2\/main_0        macrocell11    2877   5457  21336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_2\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Servo_0:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo_0:PWMUDB:runmode_enable\/clock_0
Path slack     : 21553p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell4        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  21553  RISE       1
\Servo_0:PWMUDB:runmode_enable\/main_0                macrocell126   2660   5240  21553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:runmode_enable\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_112/main_0
Capture Clock  : Net_112/clock_0
Path slack     : 21570p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell4        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  21553  RISE       1
Net_112/main_0                                        macrocell1     2643   5223  21570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_113/main_0
Capture Clock  : Net_113/clock_0
Path slack     : 21570p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell4        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  21553  RISE       1
Net_113/main_0                                        macrocell2     2643   5223  21570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 21874p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out               synccell      1480   1480  18577  RISE       1
\I2C:bI2C_UDB:status_1\/main_8  macrocell37   3439   4919  21874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_5
Path End       : \I2C:bI2C_UDB:control_reg_5\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_5\/clock_0
Path slack     : 21887p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  21887  RISE       1
\I2C:bI2C_UDB:control_reg_5\/main_0        macrocell13    2326   4906  21887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_5\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_1
Path End       : \I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 21891p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_1  controlcell1   2580   2580  21891  RISE       1
\I2C:bI2C_UDB:m_reset\/main_0              macrocell21    2322   4902  21891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_6
Path End       : \I2C:bI2C_UDB:control_reg_6\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_6\/clock_0
Path slack     : 21910p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_6  controlcell1   2580   2580  21910  RISE       1
\I2C:bI2C_UDB:control_reg_6\/main_0        macrocell14    2303   4883  21910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_6\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_7
Path End       : \I2C:bI2C_UDB:control_reg_7\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_7\/clock_0
Path slack     : 21912p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_7  controlcell1   2580   2580  21912  RISE       1
\I2C:bI2C_UDB:control_reg_7\/main_0        macrocell15    2301   4881  21912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_7\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_Encoder_Pins(1)_SYNC/out
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 22463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_Encoder_Pins(1)_SYNC/clock                            synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Right_Encoder_Pins(1)_SYNC/out                    synccell       1480   1480  22463  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/main_0  macrocell117   2850   4330  22463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell117        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_Encoder_Pins(0)_SYNC/out
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 22473p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_Encoder_Pins(0)_SYNC/clock                            synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Right_Encoder_Pins(0)_SYNC/out                    synccell       1480   1480  22473  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/main_0  macrocell113   2840   4320  22473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell113        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 22978p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3815
-------------------------------------   ---- 
End-of-path arrival time (ps)           3815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)_SYNC/out                 synccell      1480   1480  22978  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell7    2335   3815  22978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell7          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 22978p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3815
-------------------------------------   ---- 
End-of-path arrival time (ps)           3815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)_SYNC/out                 synccell      1480   1480  22978  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell32   2335   3815  22978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 122899p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17096
-------------------------------------   ----- 
End-of-path arrival time (ps)           17096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell71     5252  10532  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell71     3350  13882  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3214  17096  122899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 123604p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16391
-------------------------------------   ----- 
End-of-path arrival time (ps)           16391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q                                    macrocell109    1250   1250  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_0                macrocell99     9073  10323  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell99     3350  13673  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2717  16391  123604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 123609p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16386
-------------------------------------   ----- 
End-of-path arrival time (ps)           16386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q                                    macrocell109    1250   1250  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_0                macrocell99     9073  10323  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell99     3350  13673  120324  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   2713  16386  123609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 123818p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16177
-------------------------------------   ----- 
End-of-path arrival time (ps)           16177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell71     5252  10532  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell71     3350  13882  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   2296  16177  123818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 130846p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19100
-------------------------------------   ----- 
End-of-path arrival time (ps)           19100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell6   2320   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell7      0   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell7   2960   5280  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_3\/main_0                  macrocell74     5908  11188  130846  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_3\/q                       macrocell74     3350  14538  130846  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3  statusicell4    4562  19100  130846  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1203\/main_5
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 132408p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15597
-------------------------------------   ----- 
End-of-path arrival time (ps)           15597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q       macrocell112   1250   1250  132408  RISE       1
\Right_Encoder:Net_1203_split\/main_4  macrocell105   8771  10021  132408  RISE       1
\Right_Encoder:Net_1203_split\/q       macrocell105   3350  13371  132408  RISE       1
\Right_Encoder:Net_1203\/main_5        macrocell104   2226  15597  132408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Net_1251\/main_7
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 133154p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14851
-------------------------------------   ----- 
End-of-path arrival time (ps)           14851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q             macrocell109   1250   1250  120324  RISE       1
\Right_Encoder:Net_1251_split\/main_1  macrocell108   8019   9269  133154  RISE       1
\Right_Encoder:Net_1251_split\/q       macrocell108   3350  12619  133154  RISE       1
\Right_Encoder:Net_1251\/main_7        macrocell107   2232  14851  133154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 133300p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6695
-------------------------------------   ---- 
End-of-path arrival time (ps)           6695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                                    macrocell79     1250   1250  130020  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell6   5445   6695  133300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 133807p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                                    macrocell107    1250   1250  131432  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   4939   6189  133807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 134037p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15908
-------------------------------------   ----- 
End-of-path arrival time (ps)           15908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1            datapathcell8   3510   3510  134037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i           datapathcell9      0   3510  134037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb       datapathcell9   2950   6460  134037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_0\/main_0                  macrocell100    3790  10250  134037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_0\/q                       macrocell100    3350  13600  134037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell6    2308  15908  134037  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 134220p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                                    macrocell79     1250   1250  130020  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell7   4525   5775  134220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 134409p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15536
-------------------------------------   ----- 
End-of-path arrival time (ps)           15536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell8   2320   2320  122840  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell9      0   2320  122840  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell9   2960   5280  122840  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_3\/main_0                  macrocell102    2535   7815  134409  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_3\/q                       macrocell102    3350  11165  134409  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3  statusicell6    4371  15536  134409  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_7
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 134700p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13305
-------------------------------------   ----- 
End-of-path arrival time (ps)           13305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell88   1250   1250  134700  RISE       1
\Left_Encoder:Net_1251_split\/main_2   macrocell80   6468   7718  134700  RISE       1
\Left_Encoder:Net_1251_split\/q        macrocell80   3350  11068  134700  RISE       1
\Left_Encoder:Net_1251\/main_7         macrocell79   2237  13305  134700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1203\/main_5
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 134700p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13305
-------------------------------------   ----- 
End-of-path arrival time (ps)           13305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q       macrocell84   1250   1250  134700  RISE       1
\Left_Encoder:Net_1203_split\/main_4  macrocell77   6417   7667  134700  RISE       1
\Left_Encoder:Net_1203_split\/q       macrocell77   3350  11017  134700  RISE       1
\Left_Encoder:Net_1203\/main_5        macrocell76   2289  13305  134700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 134712p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                                    macrocell107    1250   1250  131432  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   4033   5283  134712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 135462p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14483
-------------------------------------   ----- 
End-of-path arrival time (ps)           14483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0            datapathcell8   2730   2730  122723  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i           datapathcell9      0   2730  122723  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb        datapathcell9   2960   5690  122723  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_2\/main_0                  macrocell101    3140   8830  135462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_2\/q                       macrocell101    3350  12180  135462  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell6    2303  14483  135462  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 135499p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14446
-------------------------------------   ----- 
End-of-path arrival time (ps)           14446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1            datapathcell6   3510   3510  135499  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i           datapathcell7      0   3510  135499  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb       datapathcell7   2950   6460  135499  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_0\/main_0                  macrocell72     2324   8784  135499  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_0\/q                       macrocell72     3350  12134  135499  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell4    2312  14446  135499  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 135968p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13977
-------------------------------------   ----- 
End-of-path arrival time (ps)           13977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0            datapathcell6   2730   2730  121850  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i           datapathcell7      0   2730  121850  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb        datapathcell7   2960   5690  121850  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_2\/main_0                  macrocell73     2622   8312  135968  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_2\/q                       macrocell73     3350  11662  135968  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell4    2315  13977  135968  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 136168p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11837
-------------------------------------   ----- 
End-of-path arrival time (ps)           11837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6   2320   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2960   5280  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell75     6557  11837  136168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell75         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Net_1251\/main_1
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 137008p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10997
-------------------------------------   ----- 
End-of-path arrival time (ps)           10997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q       macrocell109   1250   1250  120324  RISE       1
\Right_Encoder:Net_1251\/main_1  macrocell107   9747  10997  137008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 137008p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10997
-------------------------------------   ----- 
End-of-path arrival time (ps)           10997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q             macrocell109   1250   1250  120324  RISE       1
\Right_Encoder:bQuadDec:error\/main_0  macrocell112   9747  10997  137008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 137198p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10807
-------------------------------------   ----- 
End-of-path arrival time (ps)           10807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   3510   3510  134037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   3510  134037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2950   6460  134037  RISE       1
\Right_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell98     4347  10807  137198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell98         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 137378p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12567
-------------------------------------   ----- 
End-of-path arrival time (ps)           12567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                macrocell79    1250   1250  130020  RISE       1
\Left_Encoder:Net_611\/main_1            macrocell83    3764   5014  137378  RISE       1
\Left_Encoder:Net_611\/q                 macrocell83    3350   8364  137378  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_1  statusicell5   4203  12567  137378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Net_1210\/main_1
Capture Clock  : \Left_Encoder:Net_1210\/clock_0
Path slack     : 137473p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10532
-------------------------------------   ----- 
End-of-path arrival time (ps)           10532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6   2320   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2960   5280  119619  RISE       1
\Left_Encoder:Net_1210\/main_1                             macrocell78     5252  10532  137473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1210\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 137682p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10323
-------------------------------------   ----- 
End-of-path arrival time (ps)           10323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q               macrocell109   1250   1250  120324  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_0  macrocell122   9073  10323  137682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1203\/main_2
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 137972p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10033
-------------------------------------   ----- 
End-of-path arrival time (ps)           10033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell112   1250   1250  132408  RISE       1
\Right_Encoder:Net_1203\/main_2   macrocell104   8783  10033  137972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1260\/main_1
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 137972p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10033
-------------------------------------   ----- 
End-of-path arrival time (ps)           10033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell112   1250   1250  132408  RISE       1
\Right_Encoder:Net_1260\/main_1   macrocell109   8783  10033  137972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 137972p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10033
-------------------------------------   ----- 
End-of-path arrival time (ps)           10033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q         macrocell112   1250   1250  132408  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_3  macrocell121   8783  10033  137972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1203\/main_3
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 138227p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell122   1250   1250  132662  RISE       1
\Right_Encoder:Net_1203\/main_3     macrocell104   8528   9778  138227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1260\/main_2
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 138227p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell122   1250   1250  132662  RISE       1
\Right_Encoder:Net_1260\/main_2     macrocell109   8528   9778  138227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 138227p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q       macrocell122   1250   1250  132662  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_4  macrocell121   8528   9778  138227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 138264p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11681
-------------------------------------   ----- 
End-of-path arrival time (ps)           11681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell6   2320   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell7      0   2320  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell7   2960   5280  119619  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell4    6401  11681  138264  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 138343p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9662
-------------------------------------   ---- 
End-of-path arrival time (ps)           9662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   3510   3510  135499  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   3510  135499  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2950   6460  135499  RISE       1
\Left_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell70     3202   9662  138343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell70         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 138417p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9588
-------------------------------------   ---- 
End-of-path arrival time (ps)           9588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8   2320   2320  122840  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0   2320  122840  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2960   5280  122840  RISE       1
\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell103    4308   9588  138417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell103        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 138664p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11281
-------------------------------------   ----- 
End-of-path arrival time (ps)           11281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                macrocell107   1250   1250  131432  RISE       1
\Right_Encoder:Net_611\/main_1            macrocell111   4413   5663  138664  RISE       1
\Right_Encoder:Net_611\/q                 macrocell111   3350   9013  138664  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_1  statusicell7   2269  11281  138664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 138670p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11275
-------------------------------------   ----- 
End-of-path arrival time (ps)           11275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                macrocell107   1250   1250  131432  RISE       1
\Right_Encoder:Net_530\/main_1            macrocell110   4413   5663  138670  RISE       1
\Right_Encoder:Net_530\/q                 macrocell110   3350   9013  138670  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_0  statusicell7   2263  11275  138670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 138940p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11005
-------------------------------------   ----- 
End-of-path arrival time (ps)           11005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q                macrocell109   1250   1250  120324  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_2  statusicell7   9755  11005  138940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 139029p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8976
-------------------------------------   ---- 
End-of-path arrival time (ps)           8976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q       macrocell121   1250   1250  133447  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_5  macrocell122   7726   8976  139029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1251\/main_6
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 139059p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell121   1250   1250  133447  RISE       1
\Right_Encoder:Net_1251\/main_6     macrocell107   7696   8946  139059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 139059p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8946
-------------------------------------   ---- 
End-of-path arrival time (ps)           8946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q     macrocell121   1250   1250  133447  RISE       1
\Right_Encoder:bQuadDec:error\/main_5  macrocell112   7696   8946  139059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:Net_1203\/main_1
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 139061p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8944
-------------------------------------   ---- 
End-of-path arrival time (ps)           8944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell120   1250   1250  133497  RISE       1
\Right_Encoder:Net_1203\/main_1         macrocell104   7694   8944  139061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 139061p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8944
-------------------------------------   ---- 
End-of-path arrival time (ps)           8944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q   macrocell120   1250   1250  133497  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_2  macrocell121   7694   8944  139061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 139270p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10675
-------------------------------------   ----- 
End-of-path arrival time (ps)           10675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                macrocell79    1250   1250  130020  RISE       1
\Left_Encoder:Net_530\/main_1            macrocell82    3764   5014  139270  RISE       1
\Left_Encoder:Net_530\/q                 macrocell82    3350   8364  139270  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_0  statusicell5   2311  10675  139270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 139277p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8728
-------------------------------------   ---- 
End-of-path arrival time (ps)           8728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q         macrocell84   1250   1250  134700  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_3  macrocell94   7478   8728  139277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:Net_1203\/main_0
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 139303p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8703
-------------------------------------   ---- 
End-of-path arrival time (ps)           8703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell116   1250   1250  133735  RISE       1
\Right_Encoder:Net_1203\/main_0         macrocell104   7453   8703  139303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 139303p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8703
-------------------------------------   ---- 
End-of-path arrival time (ps)           8703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q   macrocell116   1250   1250  133735  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_1  macrocell121   7453   8703  139303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1203\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 139597p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8408
-------------------------------------   ---- 
End-of-path arrival time (ps)           8408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell104        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1203\/q                              macrocell104   1250   1250  121771  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell96    7158   8408  139597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell96         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 139704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8302
-------------------------------------   ---- 
End-of-path arrival time (ps)           8302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6   2730   2730  121850  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0   2730  121850  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2960   5690  121850  RISE       1
\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell69     2612   8302  139704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell69         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Net_1210\/main_0
Capture Clock  : \Left_Encoder:Net_1210\/clock_0
Path slack     : 139704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8302
-------------------------------------   ---- 
End-of-path arrival time (ps)           8302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6   2730   2730  121850  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0   2730  121850  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2960   5690  121850  RISE       1
\Left_Encoder:Net_1210\/main_0                             macrocell78     2612   8302  139704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1210\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_2
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 139758p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell88   1250   1250  134700  RISE       1
\Left_Encoder:Net_1251\/main_2         macrocell79   6997   8247  139758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 139758p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell88   1250   1250  134700  RISE       1
\Left_Encoder:bQuadDec:error\/main_1   macrocell84   6997   8247  139758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1203\/main_2
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 139764p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell84   1250   1250  134700  RISE       1
\Left_Encoder:Net_1203\/main_2   macrocell76   6991   8241  139764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1260\/main_1
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 139764p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell84   1250   1250  134700  RISE       1
\Left_Encoder:Net_1260\/main_1   macrocell81   6991   8241  139764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 139764p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q         macrocell84   1250   1250  134700  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_3  macrocell93   6991   8241  139764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 139783p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10162
-------------------------------------   ----- 
End-of-path arrival time (ps)           10162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell8   2320   2320  122840  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell9      0   2320  122840  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell9   2960   5280  122840  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell6    4882  10162  139783  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 140081p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7924
-------------------------------------   ---- 
End-of-path arrival time (ps)           7924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8   2730   2730  122723  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0   2730  122723  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2960   5690  122723  RISE       1
\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell97     2234   7924  140081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell97         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Net_1210\/main_0
Capture Clock  : \Right_Encoder:Net_1210\/clock_0
Path slack     : 140081p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7924
-------------------------------------   ---- 
End-of-path arrival time (ps)           7924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8   2730   2730  122723  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0   2730  122723  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2960   5690  122723  RISE       1
\Right_Encoder:Net_1210\/main_0                             macrocell106    2234   7924  140081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1210\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1251\/main_5
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 140130p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell122   1250   1250  132662  RISE       1
\Right_Encoder:Net_1251\/main_5     macrocell107   6625   7875  140130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 140130p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q     macrocell122   1250   1250  132662  RISE       1
\Right_Encoder:bQuadDec:error\/main_4  macrocell112   6625   7875  140130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Net_1210\/main_1
Capture Clock  : \Right_Encoder:Net_1210\/clock_0
Path slack     : 140198p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7807
-------------------------------------   ---- 
End-of-path arrival time (ps)           7807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8   2320   2320  122840  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0   2320  122840  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2960   5280  122840  RISE       1
\Right_Encoder:Net_1210\/main_1                             macrocell106    2527   7807  140198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1210\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 140568p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7438
-------------------------------------   ---- 
End-of-path arrival time (ps)           7438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell117        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell117   1250   1250  140568  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell118   6188   7438  140568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell118        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 140568p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7438
-------------------------------------   ---- 
End-of-path arrival time (ps)           7438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell117        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell117   1250   1250  140568  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell120   6188   7438  140568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:Net_1251\/main_2
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 140605p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7400
-------------------------------------   ---- 
End-of-path arrival time (ps)           7400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell116   1250   1250  133735  RISE       1
\Right_Encoder:Net_1251\/main_2         macrocell107   6150   7400  140605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 140605p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7400
-------------------------------------   ---- 
End-of-path arrival time (ps)           7400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell116   1250   1250  133735  RISE       1
\Right_Encoder:bQuadDec:error\/main_1   macrocell112   6150   7400  140605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1251\/main_5
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 140762p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7243
-------------------------------------   ---- 
End-of-path arrival time (ps)           7243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell94   1250   1250  135704  RISE       1
\Left_Encoder:Net_1251\/main_5     macrocell79   5993   7243  140762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 140762p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7243
-------------------------------------   ---- 
End-of-path arrival time (ps)           7243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q     macrocell94   1250   1250  135704  RISE       1
\Left_Encoder:bQuadDec:error\/main_4  macrocell84   5993   7243  140762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 140806p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9139
-------------------------------------   ---- 
End-of-path arrival time (ps)           9139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q          macrocell84    1250   1250  134700  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_3  statusicell5   7889   9139  140806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:Net_1251\/main_1
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 140952p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7054
-------------------------------------   ---- 
End-of-path arrival time (ps)           7054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q       macrocell81   1250   1250  126005  RISE       1
\Left_Encoder:Net_1251\/main_1  macrocell79   5804   7054  140952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 140952p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7054
-------------------------------------   ---- 
End-of-path arrival time (ps)           7054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q             macrocell81   1250   1250  126005  RISE       1
\Left_Encoder:bQuadDec:error\/main_0  macrocell84   5804   7054  140952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:Net_1251\/main_3
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 140967p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7038
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell120   1250   1250  133497  RISE       1
\Right_Encoder:Net_1251\/main_3         macrocell107   5788   7038  140967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 140967p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7038
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell120   1250   1250  133497  RISE       1
\Right_Encoder:bQuadDec:error\/main_2   macrocell112   5788   7038  140967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 141131p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6875
-------------------------------------   ---- 
End-of-path arrival time (ps)           6875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q   macrocell116   1250   1250  133735  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_1  macrocell122   5625   6875  141131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_3
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 141364p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell92   1250   1250  135769  RISE       1
\Left_Encoder:Net_1251\/main_3         macrocell79   5391   6641  141364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 141364p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell92   1250   1250  135769  RISE       1
\Left_Encoder:bQuadDec:error\/main_2   macrocell84   5391   6641  141364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 141742p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6263
-------------------------------------   ---- 
End-of-path arrival time (ps)           6263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q       macrocell122   1250   1250  132662  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_4  macrocell122   5013   6263  141742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1251\/main_6
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 141878p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell93   1250   1250  136281  RISE       1
\Left_Encoder:Net_1251\/main_6     macrocell79   4877   6127  141878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 141878p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q     macrocell93   1250   1250  136281  RISE       1
\Left_Encoder:bQuadDec:error\/main_5  macrocell84   4877   6127  141878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 141899p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q   macrocell120   1250   1250  133497  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_2  macrocell122   4856   6106  141899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 142154p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7791
-------------------------------------   ---- 
End-of-path arrival time (ps)           7791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q          macrocell112   1250   1250  132408  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_3  statusicell7   6541   7791  142154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1251\/main_4
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 142377p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell112   1250   1250  132408  RISE       1
\Right_Encoder:Net_1251\/main_4   macrocell107   4378   5628  142377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 142377p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q       macrocell112   1250   1250  132408  RISE       1
\Right_Encoder:bQuadDec:error\/main_3  macrocell112   4378   5628  142377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1203\/main_0
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 142403p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell88   1250   1250  134700  RISE       1
\Left_Encoder:Net_1203\/main_0         macrocell76   4352   5602  142403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 142403p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q   macrocell88   1250   1250  134700  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_1  macrocell93   4352   5602  142403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 142511p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q         macrocell112   1250   1250  132408  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_3  macrocell122   4244   5494  142511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 142587p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q                macrocell81    1250   1250  126005  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_2  statusicell5   6109   7359  142587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 142642p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q       macrocell120   1250   1250  133497  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell120   4113   5363  142642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Net_1251\/main_0
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 142742p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q       macrocell107   1250   1250  131432  RISE       1
\Right_Encoder:Net_1251\/main_0  macrocell107   4013   5263  142742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1203\/main_4
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 142751p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell121   1250   1250  133447  RISE       1
\Right_Encoder:Net_1203\/main_4     macrocell104   4004   5254  142751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1260\/main_3
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 142751p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell121   1250   1250  133447  RISE       1
\Right_Encoder:Net_1260\/main_3     macrocell109   4004   5254  142751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 142751p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q       macrocell121   1250   1250  133447  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_5  macrocell121   4004   5254  142751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 142847p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q   macrocell88   1250   1250  134700  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_1  macrocell94   3908   5158  142847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 143078p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell89         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell89   1250   1250  143078  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell90   3678   4928  143078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell90         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 143078p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell89         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell89   1250   1250  143078  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell92   3678   4928  143078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:Net_1203\/main_1
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 143169p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell92   1250   1250  135769  RISE       1
\Left_Encoder:Net_1203\/main_1         macrocell76   3586   4836  143169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143169p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q   macrocell92   1250   1250  135769  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_2  macrocell93   3586   4836  143169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 143181p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q   macrocell92   1250   1250  135769  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_2  macrocell94   3574   4824  143181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1203\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 143262p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1203\/q                              macrocell76   1250   1250  126293  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell68   3494   4744  143262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell68         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Net_1260\/main_0
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 143267p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q       macrocell109   1250   1250  120324  RISE       1
\Right_Encoder:Net_1260\/main_0  macrocell109   3488   4738  143267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143267p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q               macrocell109   1250   1250  120324  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_0  macrocell121   3488   4738  143267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Net_1251\/main_0
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 143636p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q       macrocell79   1250   1250  130020  RISE       1
\Left_Encoder:Net_1251\/main_0  macrocell79   3119   4369  143636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 143668p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q       macrocell93   1250   1250  136281  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_5  macrocell94   3088   4338  143668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 143681p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q       macrocell94   1250   1250  135704  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_4  macrocell94   3075   4325  143681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1203\/main_4
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 143803p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell93   1250   1250  136281  RISE       1
\Left_Encoder:Net_1203\/main_4     macrocell76   2952   4202  143803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1260\/main_3
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 143803p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell93   1250   1250  136281  RISE       1
\Left_Encoder:Net_1260\/main_3     macrocell81   2952   4202  143803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143803p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q       macrocell93   1250   1250  136281  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_5  macrocell93   2952   4202  143803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1203\/main_3
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 143812p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell94   1250   1250  135704  RISE       1
\Left_Encoder:Net_1203\/main_3     macrocell76   2944   4194  143812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1260\/main_2
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 143812p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell94   1250   1250  135704  RISE       1
\Left_Encoder:Net_1260\/main_2     macrocell81   2944   4194  143812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143812p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q       macrocell94   1250   1250  135704  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_4  macrocell93   2944   4194  143812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 143851p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell113   1250   1250  143851  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell114   2904   4154  143851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell114        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 143851p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell113        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell113   1250   1250  143851  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell116   2904   4154  143851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 143859p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q               macrocell81   1250   1250  126005  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_0  macrocell94   2896   4146  143859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:Net_1260\/main_0
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 143871p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q       macrocell81   1250   1250  126005  RISE       1
\Left_Encoder:Net_1260\/main_0  macrocell81   2884   4134  143871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143871p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q               macrocell81   1250   1250  126005  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_0  macrocell93   2884   4134  143871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1251\/main_4
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 143923p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell84   1250   1250  134700  RISE       1
\Left_Encoder:Net_1251\/main_4   macrocell79   2832   4082  143923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 143923p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q       macrocell84   1250   1250  134700  RISE       1
\Left_Encoder:bQuadDec:error\/main_3  macrocell84   2832   4082  143923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144114p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q       macrocell116   1250   1250  133735  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell116   2641   3891  144114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144442p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q       macrocell88   1250   1250  134700  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell88   2313   3563  144442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144444p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q       macrocell92   1250   1250  135769  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell92   2311   3561  144444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 144448p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell118        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell118   1250   1250  144448  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell119   2308   3558  144448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0          macrocell119        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144448p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell118        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell118   1250   1250  144448  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell120   2308   3558  144448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144453p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0          macrocell119        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell119   1250   1250  144453  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell120   2302   3552  144453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144454p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0           macrocell91         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell91   1250   1250  144454  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell92   2301   3551  144454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 144459p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell90         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell90   1250   1250  144459  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell91   2296   3546  144459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0           macrocell91         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144459p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell90         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell90   1250   1250  144459  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell92   2296   3546  144459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0           macrocell87         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell87   1250   1250  144460  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell88   2295   3545  144460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0          macrocell115        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell115   1250   1250  144460  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell116   2295   3545  144460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 144464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell86         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell86   1250   1250  144464  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell87   2291   3541  144464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0           macrocell87         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell86         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell86   1250   1250  144464  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell88   2291   3541  144464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 144468p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell114        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell114   1250   1250  144468  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell115   2287   3537  144468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0          macrocell115        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144468p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell114   1250   1250  144468  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell116   2287   3537  144468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 144471p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell85   1250   1250  144471  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell86   2284   3534  144471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell86         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144471p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell85   1250   1250  144471  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell88   2284   3534  144471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 460838p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18920
-------------------------------------   ----- 
End-of-path arrival time (ps)           18920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   3930   9210  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  18920  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  18920  460838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell11      0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 460966p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18792
-------------------------------------   ----- 
End-of-path arrival time (ps)           18792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12   2320   2320  460966  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0   2320  460966  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2960   5280  460966  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   3802   9082  460966  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   9710  18792  460966  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  18792  460966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell13      0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 463174p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10155
-------------------------------------   ----- 
End-of-path arrival time (ps)           10155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   4875  10155  463174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell11      0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 464118p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9210
-------------------------------------   ---- 
End-of-path arrival time (ps)           9210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   3930   9210  464118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 464245p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9083
-------------------------------------   ---- 
End-of-path arrival time (ps)           9083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12   2320   2320  460966  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0   2320  460966  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2960   5280  460966  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell13   3803   9083  464245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell13      0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 464246p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9082
-------------------------------------   ---- 
End-of-path arrival time (ps)           9082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12   2320   2320  460966  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0   2320  460966  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2960   5280  460966  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   3802   9082  464246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:runmode_enable\/q
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 465662p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:runmode_enable\/clock_0                    macrocell132        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:runmode_enable\/q         macrocell132     1250   1250  462385  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell13   6417   7667  465662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell13      0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:runmode_enable\/q
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 465665p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7664
-------------------------------------   ---- 
End-of-path arrival time (ps)           7664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:runmode_enable\/clock_0                    macrocell132        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:runmode_enable\/q         macrocell132     1250   1250  462385  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell12   6414   7664  465665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:final_kill_reg\/q
Path End       : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 468050p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15229
-------------------------------------   ----- 
End-of-path arrival time (ps)           15229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:final_kill_reg\/clock_0                    macrocell123        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:final_kill_reg\/q                 macrocell123   1250   1250  468050  RISE       1
\Servo_0:PWMUDB:status_5\/main_0                  macrocell129   2920   4170  468050  RISE       1
\Servo_0:PWMUDB:status_5\/q                       macrocell129   3350   7520  468050  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell8   7709  15229  468050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:runmode_enable\/q
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 469263p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:runmode_enable\/clock_0                    macrocell126        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:runmode_enable\/q         macrocell126     1250   1250  465983  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   2816   4066  469263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:runmode_enable\/q
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 469274p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:runmode_enable\/clock_0                    macrocell126        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:runmode_enable\/q         macrocell126     1250   1250  465983  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   2804   4054  469274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell11      0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:final_kill_reg\/q
Path End       : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 469495p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13784
-------------------------------------   ----- 
End-of-path arrival time (ps)           13784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:final_kill_reg\/clock_0                    macrocell123        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:final_kill_reg\/q                 macrocell123   1250   1250  468050  RISE       1
\Servo_0:PWMUDB:status_5\/main_0                  macrocell129   2920   4170  468050  RISE       1
\Servo_0:PWMUDB:status_5\/q                       macrocell129   3350   7520  468050  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell9   6264  13784  469495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell9        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo_1:PWMUDB:status_1\/main_0
Capture Clock  : \Servo_1:PWMUDB:status_1\/clock_0
Path slack     : 470193p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11146
-------------------------------------   ----- 
End-of-path arrival time (ps)           11146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell12   4900   4900  470193  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell13      0   4900  470193  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell13   3070   7970  470193  RISE       1
\Servo_1:PWMUDB:status_1\/main_0         macrocell134     3176  11146  470193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_1\/clock_0                          macrocell134        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo_0:PWMUDB:status_1\/main_0
Capture Clock  : \Servo_0:PWMUDB:status_1\/clock_0
Path slack     : 470555p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10783
-------------------------------------   ----- 
End-of-path arrival time (ps)           10783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  470555  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  470555  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  470555  RISE       1
\Servo_0:PWMUDB:status_1\/main_0         macrocell128     2813  10783  470555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_1\/clock_0                          macrocell128        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_113/main_1
Capture Clock  : Net_113/clock_0
Path slack     : 470563p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  470555  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  470555  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  470555  RISE       1
Net_113/main_1                           macrocell2       2805  10775  470563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo_0:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Servo_0:PWMUDB:prevCompare2\/clock_0
Path slack     : 470563p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  470555  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  470555  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  470555  RISE       1
\Servo_0:PWMUDB:prevCompare2\/main_0     macrocell125     2805  10775  470563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:prevCompare2\/clock_0                      macrocell125        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_0:PWMUDB:status_0\/main_0
Capture Clock  : \Servo_0:PWMUDB:status_0\/clock_0
Path slack     : 470779p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10559
-------------------------------------   ----- 
End-of-path arrival time (ps)           10559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  470779  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  470779  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  470779  RISE       1
\Servo_0:PWMUDB:status_0\/main_0         macrocell127     3379  10559  470779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_0\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_449/main_1
Capture Clock  : Net_449/clock_0
Path slack     : 471077p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell12   4900   4900  470193  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell13      0   4900  470193  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell13   3070   7970  470193  RISE       1
Net_449/main_1                           macrocell5       2292  10262  471077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_449/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo_1:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Servo_1:PWMUDB:prevCompare2\/clock_0
Path slack     : 471077p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell12   4900   4900  470193  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell13      0   4900  470193  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell13   3070   7970  470193  RISE       1
\Servo_1:PWMUDB:prevCompare2\/main_0     macrocell131     2292  10262  471077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:prevCompare2\/clock_0                      macrocell131        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_112/main_1
Capture Clock  : Net_112/clock_0
Path slack     : 471514p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9825
-------------------------------------   ---- 
End-of-path arrival time (ps)           9825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  470779  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  470779  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  470779  RISE       1
Net_112/main_1                           macrocell1       2645   9825  471514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_0:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Servo_0:PWMUDB:prevCompare1\/clock_0
Path slack     : 471514p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9825
-------------------------------------   ---- 
End-of-path arrival time (ps)           9825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  470779  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  470779  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  470779  RISE       1
\Servo_0:PWMUDB:prevCompare1\/main_0     macrocell124     2645   9825  471514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:prevCompare1\/clock_0                      macrocell124        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_438/main_1
Capture Clock  : Net_438/clock_0
Path slack     : 471539p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9800
-------------------------------------   ---- 
End-of-path arrival time (ps)           9800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   4140   4140  471539  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   4140  471539  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   3040   7180  471539  RISE       1
Net_438/main_1                           macrocell4       2620   9800  471539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_438/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Servo_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 471539p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9800
-------------------------------------   ---- 
End-of-path arrival time (ps)           9800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   4140   4140  471539  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   4140  471539  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   3040   7180  471539  RISE       1
\Servo_1:PWMUDB:prevCompare1\/main_0     macrocell130     2620   9800  471539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:prevCompare1\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_1:PWMUDB:status_0\/main_0
Capture Clock  : \Servo_1:PWMUDB:status_0\/clock_0
Path slack     : 471541p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   4140   4140  471539  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   4140  471539  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   3040   7180  471539  RISE       1
\Servo_1:PWMUDB:status_0\/main_0         macrocell133     2617   9797  471541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_0\/clock_0                          macrocell133        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 471673p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11606
-------------------------------------   ----- 
End-of-path arrival time (ps)           11606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell10   2320   2320  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell11      0   2320  460838  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell11   2960   5280  460838  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell8     6326  11606  471673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 473224p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell12   2320   2320  460966  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell13      0   2320  460966  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell13   2960   5280  460966  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell9     4774  10054  473224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell9        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:status_0\/q
Path End       : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 476808p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_0\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:status_0\/q                       macrocell127   1250   1250  476808  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell8   5220   6470  476808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:prevCompare1\/q
Path End       : \Servo_0:PWMUDB:status_0\/main_1
Capture Clock  : \Servo_0:PWMUDB:status_0\/clock_0
Path slack     : 477179p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:prevCompare1\/clock_0                      macrocell124        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:prevCompare1\/q   macrocell124   1250   1250  477179  RISE       1
\Servo_0:PWMUDB:status_0\/main_1  macrocell127   2910   4160  477179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_0\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:prevCompare2\/q
Path End       : \Servo_1:PWMUDB:status_1\/main_1
Capture Clock  : \Servo_1:PWMUDB:status_1\/clock_0
Path slack     : 477210p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:prevCompare2\/clock_0                      macrocell131        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:prevCompare2\/q   macrocell131   1250   1250  477210  RISE       1
\Servo_1:PWMUDB:status_1\/main_1  macrocell134   2879   4129  477210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_1\/clock_0                          macrocell134        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:prevCompare2\/q
Path End       : \Servo_0:PWMUDB:status_1\/main_1
Capture Clock  : \Servo_0:PWMUDB:status_1\/clock_0
Path slack     : 477778p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:prevCompare2\/clock_0                      macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:prevCompare2\/q   macrocell125   1250   1250  477778  RISE       1
\Servo_0:PWMUDB:status_1\/main_1  macrocell128   2311   3561  477778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_1\/clock_0                          macrocell128        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:prevCompare1\/q
Path End       : \Servo_1:PWMUDB:status_0\/main_1
Capture Clock  : \Servo_1:PWMUDB:status_0\/clock_0
Path slack     : 477781p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:prevCompare1\/clock_0                      macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:prevCompare1\/q   macrocell130   1250   1250  477781  RISE       1
\Servo_1:PWMUDB:status_0\/main_1  macrocell133   2307   3557  477781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_0\/clock_0                          macrocell133        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:status_1\/q
Path End       : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 479154p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_1\/clock_0                          macrocell134        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:status_1\/q                       macrocell134   1250   1250  479154  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell9   2874   4124  479154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell9        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:status_1\/q
Path End       : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 479714p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_1\/clock_0                          macrocell128        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:status_1\/q                       macrocell128   1250   1250  479714  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell8   2315   3565  479714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:status_0\/q
Path End       : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 479728p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_0\/clock_0                          macrocell133        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:status_0\/q                       macrocell133   1250   1250  479728  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell9   2300   3550  479728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell9        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 567074p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32696
-------------------------------------   ----- 
End-of-path arrival time (ps)           32696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q               macrocell25     1250   1250  567074  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_3          macrocell10     8697   9947  567074  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell10     3350  13297  567074  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell18     9214  22511  567074  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell18     3350  25861  567074  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6835  32696  567074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 568651p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -5310
------------------------------------------------------   ------ 
End-of-path required time (ps)                           600751

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32099
-------------------------------------   ----- 
End-of-path arrival time (ps)           32099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q                 macrocell25     1250   1250  567074  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_3            macrocell10     8697   9947  567074  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q                 macrocell10     3350  13297  567074  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell17     9214  22511  568651  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell17     3350  25861  568651  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell1   6238  32099  568651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 578899p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23651
-------------------------------------   ----- 
End-of-path arrival time (ps)           23651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q             macrocell25   1250   1250  567074  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/main_6  macrocell26  12136  13386  578899  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/q       macrocell26   3350  16736  578899  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_5        macrocell25   6915  23651  578899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:scl_x_wire\/main_8
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 581482p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21068
-------------------------------------   ----- 
End-of-path arrival time (ps)           21068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell25   1250   1250  567074  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_3  macrocell10   8697   9947  567074  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q       macrocell10   3350  13297  567074  RISE       1
\I2C:scl_x_wire\/main_8          macrocell42   7771  21068  581482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 582223p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20327
-------------------------------------   ----- 
End-of-path arrival time (ps)           20327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q             macrocell25   1250   1250  567074  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/main_6  macrocell29  12823  14073  582223  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/q       macrocell29   3350  17423  582223  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_6        macrocell28   2904  20327  582223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 582242p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20309
-------------------------------------   ----- 
End-of-path arrival time (ps)           20309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q            macrocell25   1250   1250  567074  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_3       macrocell10   8697   9947  567074  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q            macrocell10   3350  13297  567074  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell8    7011  20309  582242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 583521p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -5310
------------------------------------------------------   ------ 
End-of-path required time (ps)                           600751

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17230
-------------------------------------   ----- 
End-of-path arrival time (ps)           17230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q                 macrocell25     1250   1250  567074  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/main_3     macrocell16    10310  11560  583521  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell16     3350  14910  583521  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell1   2320  17230  583521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 584162p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18389
-------------------------------------   ----- 
End-of-path arrival time (ps)           18389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q             macrocell25   1250   1250  567074  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/main_6  macrocell23  10876  12126  584162  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/q       macrocell23   3350  15476  584162  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_8        macrocell22   2913  18389  584162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 584525p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15246
-------------------------------------   ----- 
End-of-path arrival time (ps)           15246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell27     1250   1250  570131  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell19     8041   9291  584525  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell19     3350  12641  584525  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell2   2605  15246  584525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C:bI2C_UDB:StsReg\/clock
Path slack     : 586758p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -1570
------------------------------------------------------   ------ 
End-of-path required time (ps)                           604491

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17733
-------------------------------------   ----- 
End-of-path arrival time (ps)           17733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q     macrocell32    1250   1250  572020  RISE       1
\I2C:bI2C_UDB:status_5\/main_0  macrocell41    6923   8173  586758  RISE       1
\I2C:bI2C_UDB:status_5\/q       macrocell41    3350  11523  586758  RISE       1
\I2C:bI2C_UDB:StsReg\/status_5  statusicell1   6210  17733  586758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:StsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 587315p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15236
-------------------------------------   ----- 
End-of-path arrival time (ps)           15236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell27   1250   1250  570131  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell19   8041   9291  584525  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell19   3350  12641  584525  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_0       macrocell20   2594  15236  587315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 587315p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15236
-------------------------------------   ----- 
End-of-path arrival time (ps)           15236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell27   1250   1250  570131  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell19   8041   9291  584525  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell19   3350  12641  584525  RISE       1
\I2C:bI2C_UDB:status_0\/main_1           macrocell36   2594  15236  587315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 587315p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15236
-------------------------------------   ----- 
End-of-path arrival time (ps)           15236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell27   1250   1250  570131  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell19   8041   9291  584525  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell19   3350  12641  584525  RISE       1
\I2C:bI2C_UDB:status_3\/main_1           macrocell39   2594  15236  587315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 588465p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14086
-------------------------------------   ----- 
End-of-path arrival time (ps)           14086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell25   1250   1250  567074  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_3  macrocell24  12836  14086  588465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 590131p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12419
-------------------------------------   ----- 
End-of-path arrival time (ps)           12419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  568618  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_4  macrocell25  11169  12419  590131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 590658p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11893
-------------------------------------   ----- 
End-of-path arrival time (ps)           11893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell28   1250   1250  570772  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_0  macrocell25  10643  11893  590658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 590865p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11686
-------------------------------------   ----- 
End-of-path arrival time (ps)           11686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  568618  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_7  macrocell24  10436  11686  590865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:scl_x_wire\/main_3
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 590991p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11560
-------------------------------------   ----- 
End-of-path arrival time (ps)           11560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell25   1250   1250  567074  RISE       1
\I2C:scl_x_wire\/main_3     macrocell42  10310  11560  590991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 591022p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11528
-------------------------------------   ----- 
End-of-path arrival time (ps)           11528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  570131  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_2  macrocell24  10278  11528  591022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 591283p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6770
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599291

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8008
-------------------------------------   ---- 
End-of-path arrival time (ps)           8008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q         macrocell35     1250   1250  591283  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell2   6758   8008  591283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 591383p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11167
-------------------------------------   ----- 
End-of-path arrival time (ps)           11167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell25   1250   1250  567074  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_2  macrocell28   9917  11167  591383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:sda_x_wire\/main_5
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 591383p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11167
-------------------------------------   ----- 
End-of-path arrival time (ps)           11167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell25   1250   1250  567074  RISE       1
\I2C:sda_x_wire\/main_5     macrocell43   9917  11167  591383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 591741p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10810
-------------------------------------   ----- 
End-of-path arrival time (ps)           10810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell8    1250   1250  568618  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell9    9560  10810  591741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell9          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:scl_x_wire\/main_7
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 591788p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10762
-------------------------------------   ----- 
End-of-path arrival time (ps)           10762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  568618  RISE       1
\I2C:scl_x_wire\/main_7          macrocell42   9512  10762  591788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 591823p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell21   1250   1250  587836  RISE       1
\I2C:bI2C_UDB:status_2\/main_6  macrocell38   9477  10727  591823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 592037p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell25   1250   1250  567074  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_3  macrocell22   9263  10513  592037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 592037p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell25   1250   1250  567074  RISE       1
\I2C:bI2C_UDB:status_1\/main_3  macrocell37   9263  10513  592037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 592147p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10403
-------------------------------------   ----- 
End-of-path arrival time (ps)           10403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  581869  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_0             macrocell24     5123  10403  592147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 592273p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10278
-------------------------------------   ----- 
End-of-path arrival time (ps)           10278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell1   3850   3850  579632  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell8      6428  10278  592273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 592380p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10171
-------------------------------------   ----- 
End-of-path arrival time (ps)           10171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell21   1250   1250  587836  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_9  macrocell27   8921  10171  592380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 592391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10159
-------------------------------------   ----- 
End-of-path arrival time (ps)           10159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell21   1250   1250  587836  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_5  macrocell6    8909  10159  592391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 592391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10159
-------------------------------------   ----- 
End-of-path arrival time (ps)           10159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell21   1250   1250  587836  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_3  macrocell25   8909  10159  592391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 592604p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell25   1250   1250  567074  RISE       1
\I2C:bI2C_UDB:status_2\/main_3  macrocell38   8697   9947  592604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 592768p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9783
-------------------------------------   ---- 
End-of-path arrival time (ps)           9783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell21   1250   1250  587836  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_6  macrocell22   8533   9783  592768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 592768p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9783
-------------------------------------   ---- 
End-of-path arrival time (ps)           9783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell21   1250   1250  587836  RISE       1
\I2C:bI2C_UDB:status_1\/main_6  macrocell37   8533   9783  592768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 592786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell21   1250   1250  587836  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell8    8515   9765  592786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 592786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell21   1250   1250  587836  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_1  macrocell20   8515   9765  592786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 592786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell21   1250   1250  587836  RISE       1
\I2C:bI2C_UDB:status_0\/main_6  macrocell36   8515   9765  592786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 592786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell21   1250   1250  587836  RISE       1
\I2C:bI2C_UDB:status_3\/main_7  macrocell39   8515   9765  592786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 592881p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9670
-------------------------------------   ---- 
End-of-path arrival time (ps)           9670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell28   1250   1250  570772  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_1  macrocell24   8420   9670  592881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 592918p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9633
-------------------------------------   ---- 
End-of-path arrival time (ps)           9633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  570131  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_1  macrocell25   8383   9633  592918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 592925p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9625
-------------------------------------   ---- 
End-of-path arrival time (ps)           9625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  568618  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_7  macrocell22   8375   9625  592925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 592925p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9625
-------------------------------------   ---- 
End-of-path arrival time (ps)           9625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  568618  RISE       1
\I2C:bI2C_UDB:status_1\/main_7   macrocell37   8375   9625  592925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_5\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 592971p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9580
-------------------------------------   ---- 
End-of-path arrival time (ps)           9580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_5\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_5\/q   macrocell13   1250   1250  584783  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_2  macrocell27   8330   9580  592971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 593251p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9300
-------------------------------------   ---- 
End-of-path arrival time (ps)           9300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  570131  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_2  macrocell22   8050   9300  593251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 593251p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9300
-------------------------------------   ---- 
End-of-path arrival time (ps)           9300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  570131  RISE       1
\I2C:bI2C_UDB:status_1\/main_2  macrocell37   8050   9300  593251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 593258p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9293
-------------------------------------   ---- 
End-of-path arrival time (ps)           9293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  570131  RISE       1
\I2C:bI2C_UDB:status_0\/main_3  macrocell36   8043   9293  593258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 593258p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9293
-------------------------------------   ---- 
End-of-path arrival time (ps)           9293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  570131  RISE       1
\I2C:bI2C_UDB:status_3\/main_3  macrocell39   8043   9293  593258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 593259p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  570131  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_5  macrocell27   8041   9291  593259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 593321p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9230
-------------------------------------   ---- 
End-of-path arrival time (ps)           9230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell25   1250   1250  567074  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_6  macrocell27   7980   9230  593321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 593323p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9227
-------------------------------------   ---- 
End-of-path arrival time (ps)           9227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell25   1250   1250  567074  RISE       1
\I2C:bI2C_UDB:status_0\/main_4  macrocell36   7977   9227  593323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 593323p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9227
-------------------------------------   ---- 
End-of-path arrival time (ps)           9227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell25   1250   1250  567074  RISE       1
\I2C:bI2C_UDB:status_3\/main_4  macrocell39   7977   9227  593323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 593589p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8962
-------------------------------------   ---- 
End-of-path arrival time (ps)           8962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q   macrocell8    1250   1250  568618  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_10  macrocell27   7712   8962  593589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:sda_x_wire\/main_4
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 593940p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8611
-------------------------------------   ---- 
End-of-path arrival time (ps)           8611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell27   1250   1250  570131  RISE       1
\I2C:sda_x_wire\/main_4     macrocell43   7361   8611  593940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:scl_x_wire\/main_2
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 593944p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8606
-------------------------------------   ---- 
End-of-path arrival time (ps)           8606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell27   1250   1250  570131  RISE       1
\I2C:scl_x_wire\/main_2     macrocell42   7356   8606  593944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 594378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q         macrocell32   1250   1250  572020  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_0  macrocell6    6923   8173  594378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 594387p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q            macrocell32   1250   1250  572020  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell31   6913   8163  594387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 594429p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell24   1250   1250  569828  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_4  macrocell22   6872   8122  594429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 594429p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell24   1250   1250  569828  RISE       1
\I2C:bI2C_UDB:status_1\/main_4  macrocell37   6872   8122  594429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 594479p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8071
-------------------------------------   ---- 
End-of-path arrival time (ps)           8071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  581869  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_0             macrocell22     2791   8071  594479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:scl_x_wire\/main_6
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 594480p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8070
-------------------------------------   ---- 
End-of-path arrival time (ps)           8070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell21   1250   1250  587836  RISE       1
\I2C:scl_x_wire\/main_6   macrocell42   6820   8070  594480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 594485p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8065
-------------------------------------   ---- 
End-of-path arrival time (ps)           8065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell28   1250   1250  570772  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_1  macrocell28   6815   8065  594485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:sda_x_wire\/main_3
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 594485p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8065
-------------------------------------   ---- 
End-of-path arrival time (ps)           8065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell28   1250   1250  570772  RISE       1
\I2C:sda_x_wire\/main_3     macrocell43   6815   8065  594485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 594487p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8064
-------------------------------------   ---- 
End-of-path arrival time (ps)           8064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell22   1250   1250  572593  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_5  macrocell24   6814   8064  594487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 594487p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8063
-------------------------------------   ---- 
End-of-path arrival time (ps)           8063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  581869  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_0             macrocell27     2783   8063  594487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 594491p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell21   1250   1250  587836  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_5  macrocell28   6810   8060  594491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:sda_x_wire\/main_8
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 594491p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell21   1250   1250  587836  RISE       1
\I2C:sda_x_wire\/main_8   macrocell43   6810   8060  594491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_6\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 594700p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7851
-------------------------------------   ---- 
End-of-path arrival time (ps)           7851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_6\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_6\/q   macrocell14   1250   1250  586493  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_1  macrocell27   6601   7851  594700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 594963p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell28   1250   1250  570772  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_1  macrocell22   6338   7588  594963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 594963p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell28   1250   1250  570772  RISE       1
\I2C:bI2C_UDB:status_1\/main_1  macrocell37   6338   7588  594963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 594974p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7577
-------------------------------------   ---- 
End-of-path arrival time (ps)           7577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell28   1250   1250  570772  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_4  macrocell27   6327   7577  594974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C:sda_x_wire\/main_1
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 595070p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell2   4550   4550  595070  RISE       1
\I2C:sda_x_wire\/main_1            macrocell43     2931   7481  595070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 595147p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q       macrocell20   1250   1250  583464  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_2  macrocell20   6153   7403  595147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 595318p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell24   1250   1250  569828  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_3  macrocell28   5983   7233  595318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:sda_x_wire\/main_6
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 595318p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell24   1250   1250  569828  RISE       1
\I2C:sda_x_wire\/main_6     macrocell43   5983   7233  595318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 595357p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7193
-------------------------------------   ---- 
End-of-path arrival time (ps)           7193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell24   1250   1250  569828  RISE       1
\I2C:bI2C_UDB:status_2\/main_4  macrocell38   5943   7193  595357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 595372p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7178
-------------------------------------   ---- 
End-of-path arrival time (ps)           7178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell24   1250   1250  569828  RISE       1
\I2C:bI2C_UDB:status_0\/main_5  macrocell36   5928   7178  595372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 595372p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7178
-------------------------------------   ---- 
End-of-path arrival time (ps)           7178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell24   1250   1250  569828  RISE       1
\I2C:bI2C_UDB:status_3\/main_5  macrocell39   5928   7178  595372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 595381p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7170
-------------------------------------   ---- 
End-of-path arrival time (ps)           7170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell24   1250   1250  569828  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_7  macrocell27   5920   7170  595381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:sda_x_wire\/main_9
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 595615p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6935
-------------------------------------   ---- 
End-of-path arrival time (ps)           6935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q  macrocell20   1250   1250  583464  RISE       1
\I2C:sda_x_wire\/main_9        macrocell43   5685   6935  595615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 595635p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6915
-------------------------------------   ---- 
End-of-path arrival time (ps)           6915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q    macrocell31   1250   1250  568304  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_1  macrocell6    5665   6915  595635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 595635p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6915
-------------------------------------   ---- 
End-of-path arrival time (ps)           6915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell31   1250   1250  568304  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell30   5665   6915  595635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 595660p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6891
-------------------------------------   ---- 
End-of-path arrival time (ps)           6891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  570131  RISE       1
\I2C:bI2C_UDB:status_2\/main_2  macrocell38   5641   6891  595660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 595772p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6779
-------------------------------------   ---- 
End-of-path arrival time (ps)           6779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell22   1250   1250  572593  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_4  macrocell28   5529   6779  595772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:sda_x_wire\/main_7
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 595772p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6779
-------------------------------------   ---- 
End-of-path arrival time (ps)           6779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell22   1250   1250  572593  RISE       1
\I2C:sda_x_wire\/main_7     macrocell43   5529   6779  595772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:scl_x_wire\/main_5
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 595817p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell22   1250   1250  572593  RISE       1
\I2C:scl_x_wire\/main_5     macrocell42   5484   6734  595817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:scl_x_wire\/main_1
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 596033p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell28   1250   1250  570772  RISE       1
\I2C:scl_x_wire\/main_1     macrocell42   5268   6518  596033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 596301p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6250
-------------------------------------   ---- 
End-of-path arrival time (ps)           6250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell28   1250   1250  570772  RISE       1
\I2C:bI2C_UDB:status_2\/main_1  macrocell38   5000   6250  596301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 596320p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell28   1250   1250  570772  RISE       1
\I2C:bI2C_UDB:status_0\/main_2  macrocell36   4980   6230  596320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 596320p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell28   1250   1250  570772  RISE       1
\I2C:bI2C_UDB:status_3\/main_2  macrocell39   4980   6230  596320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:scl_x_wire\/main_4
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 596611p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell24   1250   1250  569828  RISE       1
\I2C:scl_x_wire\/main_4     macrocell42   4689   5939  596611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C:sda_x_wire\/main_10
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 596814p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell9    1250   1250  596814  RISE       1
\I2C:sda_x_wire\/main_10         macrocell43   4486   5736  596814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 596916p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_1\/q       macrocell37   1250   1250  596916  RISE       1
\I2C:bI2C_UDB:status_1\/main_0  macrocell37   4384   5634  596916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 596922p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_0\/q       macrocell36   1250   1250  596922  RISE       1
\I2C:bI2C_UDB:status_0\/main_0  macrocell36   4379   5629  596922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 597401p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_2\/q       macrocell38   1250   1250  597401  RISE       1
\I2C:bI2C_UDB:status_2\/main_0  macrocell38   3899   5149  597401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 597407p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_4\/q   macrocell12   1250   1250  582937  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_0  macrocell28   3894   5144  597407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_4\/q
Path End       : \I2C:sda_x_wire\/main_2
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 597407p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_4\/q  macrocell12   1250   1250  582937  RISE       1
\I2C:sda_x_wire\/main_2         macrocell43   3894   5144  597407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 597566p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_2\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_2\/q   macrocell11   1250   1250  590102  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_3  macrocell27   3735   4985  597566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 597572p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q     macrocell20   1250   1250  583464  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_11  macrocell27   3729   4979  597572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:sda_x_wire\/main_0
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 597778p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2C:sda_x_wire\/q       macrocell43   1250   1250  597778  RISE       1
\I2C:sda_x_wire\/main_0  macrocell43   3523   4773  597778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:scl_x_wire\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 597792p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:scl_x_wire\/q                macrocell42   1250   1250  571366  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell7    3509   4759  597792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell7          0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 597794p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell25   1250   1250  567074  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_2  macrocell25   3507   4757  597794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 597875p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q            macrocell35   1250   1250  591283  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell34   3426   4676  597875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 598102p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell21   1250   1250  587836  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_6  macrocell24   3198   4448  598102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 598106p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell21   1250   1250  587836  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell9    3195   4445  598106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell9          0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 598121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell22   1250   1250  572593  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_8  macrocell27   3180   4430  598121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 598122p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell22   1250   1250  572593  RISE       1
\I2C:bI2C_UDB:status_2\/main_5  macrocell38   3179   4429  598122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 598124p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell22   1250   1250  572593  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_5  macrocell22   3176   4426  598124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 598124p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell22   1250   1250  572593  RISE       1
\I2C:bI2C_UDB:status_1\/main_5  macrocell37   3176   4426  598124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 598127p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell22   1250   1250  572593  RISE       1
\I2C:bI2C_UDB:status_3\/main_6  macrocell39   3173   4423  598127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 598211p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell24   1250   1250  569828  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_4  macrocell24   3089   4339  598211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 598498p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q    macrocell34   1250   1250  590878  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_3  macrocell6    2803   4053  598498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 598507p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell39   1250   1250  598507  RISE       1
\I2C:bI2C_UDB:status_3\/main_0  macrocell39   2793   4043  598507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 598524p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell34   1250   1250  590878  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell33   2776   4026  598524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 598995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:bus_busy_reg\/q       macrocell6    1250   1250  598995  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_6  macrocell6    2305   3555  598995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 598998p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last2_reg\/q   macrocell30   1250   1250  591378  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_2  macrocell6    2303   3553  598998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 599010p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q   macrocell33   1250   1250  591390  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_4  macrocell6    2290   3540  599010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1033115p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1049086

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15971
-------------------------------------   ----- 
End-of-path arrival time (ps)           15971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q                      macrocell62     1250   1250  1033115  RISE       1
\IMU:BUART:counter_load_not\/main_0           macrocell44     8444   9694  1033115  RISE       1
\IMU:BUART:counter_load_not\/q                macrocell44     3350  13044  1033115  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2927  15971  1033115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1039892p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14424
-------------------------------------   ----- 
End-of-path arrival time (ps)           14424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1039892  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/main_0      macrocell60     3083   8763  1039892  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/q           macrocell60     3350  12113  1039892  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   2311  14424  1039892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:sRX:RxSts\/status_4
Capture Clock  : \IMU:BUART:sRX:RxSts\/clock
Path slack     : 1041976p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17060
-------------------------------------   ----- 
End-of-path arrival time (ps)           17060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1041976  RISE       1
\IMU:BUART:rx_status_4\/main_1                 macrocell57     2910   8190  1041976  RISE       1
\IMU:BUART:rx_status_4\/q                      macrocell57     3350  11540  1041976  RISE       1
\IMU:BUART:sRX:RxSts\/status_4                 statusicell2    5520  17060  1041976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxSts\/clock                                statusicell2        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:sRX:RxBitCounter\/load
Capture Clock  : \IMU:BUART:sRX:RxBitCounter\/clock
Path slack     : 1042249p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1056386

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14137
-------------------------------------   ----- 
End-of-path arrival time (ps)           14137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q   macrocell47   1250   1250  1042249  RISE       1
\IMU:BUART:rx_counter_load\/main_0  macrocell49   7226   8476  1042249  RISE       1
\IMU:BUART:rx_counter_load\/q       macrocell49   3350  11826  1042249  RISE       1
\IMU:BUART:sRX:RxBitCounter\/load   count7cell    2312  14137  1042249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \IMU:BUART:txn\/main_3
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1043181p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13915
-------------------------------------   ----- 
End-of-path arrival time (ps)           13915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   7280   7280  1043181  RISE       1
\IMU:BUART:txn\/main_3                macrocell66     6635  13915  1043181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell66         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:sTX:TxSts\/status_0
Capture Clock  : \IMU:BUART:sTX:TxSts\/clock
Path slack     : 1043613p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15423
-------------------------------------   ----- 
End-of-path arrival time (ps)           15423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1043613  RISE       1
\IMU:BUART:tx_status_0\/main_2                 macrocell64     4481   9761  1043613  RISE       1
\IMU:BUART:tx_status_0\/q                      macrocell64     3350  13111  1043613  RISE       1
\IMU:BUART:sTX:TxSts\/status_0                 statusicell3    2312  15423  1043613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxSts\/clock                                statusicell3        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1044059p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10257
-------------------------------------   ----- 
End-of-path arrival time (ps)           10257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q                macrocell62     1250   1250  1033115  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   9007  10257  1044059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1044927p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9379
-------------------------------------   ---- 
End-of-path arrival time (ps)           9379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q       macrocell47     1250   1250  1042249  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   8129   9379  1044927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_0
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1047154p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9942
-------------------------------------   ---- 
End-of-path arrival time (ps)           9942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell47   1250   1250  1042249  RISE       1
\IMU:BUART:rx_load_fifo\/main_0    macrocell51   8692   9942  1047154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_0\/main_0
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1047154p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9942
-------------------------------------   ---- 
End-of-path arrival time (ps)           9942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell47   1250   1250  1042249  RISE       1
\IMU:BUART:rx_state_0\/main_0      macrocell52   8692   9942  1047154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_2\/main_0
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1047154p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9942
-------------------------------------   ---- 
End-of-path arrival time (ps)           9942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell47   1250   1250  1042249  RISE       1
\IMU:BUART:rx_state_2\/main_0      macrocell53   8692   9942  1047154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_3\/main_0
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1047154p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9942
-------------------------------------   ---- 
End-of-path arrival time (ps)           9942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell47   1250   1250  1042249  RISE       1
\IMU:BUART:rx_state_3\/main_0      macrocell54   8692   9942  1047154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_2\/main_1
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1047163p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9933
-------------------------------------   ---- 
End-of-path arrival time (ps)           9933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell61   1250   1250  1036828  RISE       1
\IMU:BUART:tx_state_2\/main_1  macrocell63   8683   9933  1047163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:tx_state_0\/main_2
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1047335p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9761
-------------------------------------   ---- 
End-of-path arrival time (ps)           9761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1043613  RISE       1
\IMU:BUART:tx_state_0\/main_2                  macrocell61     4481   9761  1047335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_0\/main_0
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1047402p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9694
-------------------------------------   ---- 
End-of-path arrival time (ps)           9694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell62   1250   1250  1033115  RISE       1
\IMU:BUART:tx_state_0\/main_0  macrocell61   8444   9694  1047402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1047540p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6766
-------------------------------------   ---- 
End-of-path arrival time (ps)           6766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q                macrocell52     1250   1250  1044519  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5516   6766  1047540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_0\/main_3
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1047755p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9341
-------------------------------------   ---- 
End-of-path arrival time (ps)           9341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell63   1250   1250  1033469  RISE       1
\IMU:BUART:tx_state_0\/main_3  macrocell61   8091   9341  1047755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1047766p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q                macrocell61     1250   1250  1036828  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5300   6550  1047766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_1\/main_1
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1048077p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9019
-------------------------------------   ---- 
End-of-path arrival time (ps)           9019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell61   1250   1250  1036828  RISE       1
\IMU:BUART:tx_state_1\/main_1  macrocell62   7769   9019  1048077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:txn\/main_2
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1048077p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9019
-------------------------------------   ---- 
End-of-path arrival time (ps)           9019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q  macrocell61   1250   1250  1036828  RISE       1
\IMU:BUART:txn\/main_2    macrocell66   7769   9019  1048077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell66         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_2\/main_3
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1048187p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8909
-------------------------------------   ---- 
End-of-path arrival time (ps)           8909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell59   1250   1250  1038944  RISE       1
\IMU:BUART:tx_state_2\/main_3  macrocell63   7659   8909  1048187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \IMU:BUART:tx_bitclk\/main_0
Capture Clock  : \IMU:BUART:tx_bitclk\/clock_0
Path slack     : 1048317p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1039892  RISE       1
\IMU:BUART:tx_bitclk\/main_0                 macrocell59     3099   8779  1048317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1048620p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8476
-------------------------------------   ---- 
End-of-path arrival time (ps)           8476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q      macrocell47   1250   1250  1042249  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_0  macrocell55   7226   8476  1048620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_status_3\/main_0
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1048620p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8476
-------------------------------------   ---- 
End-of-path arrival time (ps)           8476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell47   1250   1250  1042249  RISE       1
\IMU:BUART:rx_status_3\/main_0     macrocell56   7226   8476  1048620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1049069p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -5210
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1055396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q              macrocell46     1250   1250  1049069  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   5077   6327  1049069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_1\/main_3
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1049101p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell59   1250   1250  1038944  RISE       1
\IMU:BUART:tx_state_1\/main_3  macrocell62   6745   7995  1049101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:txn\/main_5
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1049101p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7995
-------------------------------------   ---- 
End-of-path arrival time (ps)           7995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q  macrocell59   1250   1250  1038944  RISE       1
\IMU:BUART:txn\/main_5   macrocell66   6745   7995  1049101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell66         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1049965p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q          macrocell48     1250   1250  1049965  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3091   4341  1049965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:rx_state_0\/main_8
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1050208p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q      macrocell46   1250   1250  1049069  RISE       1
\IMU:BUART:rx_state_0\/main_8  macrocell52   5639   6889  1050208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:rx_status_3\/main_5
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1050222p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6874
-------------------------------------   ---- 
End-of-path arrival time (ps)           6874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q       macrocell46   1250   1250  1049069  RISE       1
\IMU:BUART:rx_status_3\/main_5  macrocell56   5624   6874  1050222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_1
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1050318p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6778
-------------------------------------   ---- 
End-of-path arrival time (ps)           6778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q         macrocell52   1250   1250  1044519  RISE       1
\IMU:BUART:rx_load_fifo\/main_1  macrocell51   5528   6778  1050318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_0\/main_1
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1050318p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6778
-------------------------------------   ---- 
End-of-path arrival time (ps)           6778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell52   1250   1250  1044519  RISE       1
\IMU:BUART:rx_state_0\/main_1  macrocell52   5528   6778  1050318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_2\/main_1
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1050318p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6778
-------------------------------------   ---- 
End-of-path arrival time (ps)           6778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell52   1250   1250  1044519  RISE       1
\IMU:BUART:rx_state_2\/main_1  macrocell53   5528   6778  1050318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_3\/main_1
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1050318p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6778
-------------------------------------   ---- 
End-of-path arrival time (ps)           6778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell52   1250   1250  1044519  RISE       1
\IMU:BUART:rx_state_3\/main_1  macrocell54   5528   6778  1050318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1050763p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1050763  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_2   macrocell48   4224   6334  1050763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:pollcount_0\/main_2
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1050872p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1050763  RISE       1
\IMU:BUART:pollcount_0\/main_2        macrocell45   4114   6224  1050872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:pollcount_1\/main_2
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1050872p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1050763  RISE       1
\IMU:BUART:pollcount_1\/main_2        macrocell46   4114   6224  1050872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1050890p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q               macrocell52   1250   1250  1044519  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_1  macrocell55   4956   6206  1050890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_status_3\/main_1
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1050890p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q        macrocell52   1250   1250  1044519  RISE       1
\IMU:BUART:rx_status_3\/main_1  macrocell56   4956   6206  1050890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_1\/main_2
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1050907p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell63   1250   1250  1033469  RISE       1
\IMU:BUART:tx_state_1\/main_2  macrocell62   4939   6189  1050907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:txn\/main_4
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1050907p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q  macrocell63   1250   1250  1033469  RISE       1
\IMU:BUART:txn\/main_4    macrocell66   4939   6189  1050907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell66         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_0\/main_1
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1051115p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell61   1250   1250  1036828  RISE       1
\IMU:BUART:tx_state_0\/main_1  macrocell61   4732   5982  1051115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:pollcount_0\/main_0
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1051594p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1051594  RISE       1
\IMU:BUART:pollcount_0\/main_0        macrocell45   3392   5502  1051594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:pollcount_1\/main_0
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1051594p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1051594  RISE       1
\IMU:BUART:pollcount_1\/main_0        macrocell46   3392   5502  1051594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:pollcount_0\/main_1
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1051595p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1051595  RISE       1
\IMU:BUART:pollcount_0\/main_1        macrocell45   3391   5501  1051595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:pollcount_1\/main_1
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1051595p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1051595  RISE       1
\IMU:BUART:pollcount_1\/main_1        macrocell46   3391   5501  1051595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_2\/main_0
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1051629p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell62   1250   1250  1033115  RISE       1
\IMU:BUART:tx_state_2\/main_0  macrocell63   4217   5467  1051629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_1\/main_0
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1051738p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell62   1250   1250  1033115  RISE       1
\IMU:BUART:tx_state_1\/main_0  macrocell62   4108   5358  1051738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:txn\/main_1
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1051738p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q  macrocell62   1250   1250  1033115  RISE       1
\IMU:BUART:txn\/main_1    macrocell66   4108   5358  1051738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell66         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1052334p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1051594  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_0   macrocell48   2652   4762  1052334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1052338p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1051595  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_1   macrocell48   2649   4759  1052338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_2\/main_2
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1052406p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell63   1250   1250  1033469  RISE       1
\IMU:BUART:tx_state_2\/main_2  macrocell63   3440   4690  1052406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_load_fifo\/main_7
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1052655p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052655  RISE       1
\IMU:BUART:rx_load_fifo\/main_7       macrocell51   2331   4441  1052655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_0\/main_7
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1052655p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052655  RISE       1
\IMU:BUART:rx_state_0\/main_7         macrocell52   2331   4441  1052655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_2\/main_7
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1052655p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052655  RISE       1
\IMU:BUART:rx_state_2\/main_7         macrocell53   2331   4441  1052655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_3\/main_7
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1052655p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052655  RISE       1
\IMU:BUART:rx_state_3\/main_7         macrocell54   2331   4441  1052655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_load_fifo\/main_6
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1052670p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1052670  RISE       1
\IMU:BUART:rx_load_fifo\/main_6       macrocell51   2316   4426  1052670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_0\/main_6
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1052670p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1052670  RISE       1
\IMU:BUART:rx_state_0\/main_6         macrocell52   2316   4426  1052670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_2\/main_6
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1052670p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1052670  RISE       1
\IMU:BUART:rx_state_2\/main_6         macrocell53   2316   4426  1052670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_3\/main_6
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1052670p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1052670  RISE       1
\IMU:BUART:rx_state_3\/main_6         macrocell54   2316   4426  1052670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_load_fifo\/main_5
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1052672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052672  RISE       1
\IMU:BUART:rx_load_fifo\/main_5       macrocell51   2314   4424  1052672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_0\/main_5
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1052672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052672  RISE       1
\IMU:BUART:rx_state_0\/main_5         macrocell52   2314   4424  1052672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_2\/main_5
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1052672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052672  RISE       1
\IMU:BUART:rx_state_2\/main_5         macrocell53   2314   4424  1052672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_3\/main_5
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1052672p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052672  RISE       1
\IMU:BUART:rx_state_3\/main_5         macrocell54   2314   4424  1052672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_2
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1052762p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q   macrocell48   1250   1250  1049965  RISE       1
\IMU:BUART:rx_load_fifo\/main_2  macrocell51   3084   4334  1052762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_0\/main_2
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1052762p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  1049965  RISE       1
\IMU:BUART:rx_state_0\/main_2   macrocell52   3084   4334  1052762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_2\/main_2
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1052762p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  1049965  RISE       1
\IMU:BUART:rx_state_2\/main_2   macrocell53   3084   4334  1052762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_3\/main_2
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1052762p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  1049965  RISE       1
\IMU:BUART:rx_state_3\/main_2   macrocell54   3084   4334  1052762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_status_3\/main_2
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1052882p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  1049965  RISE       1
\IMU:BUART:rx_status_3\/main_2  macrocell56   2964   4214  1052882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_3
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1053054p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q         macrocell54   1250   1250  1046701  RISE       1
\IMU:BUART:rx_load_fifo\/main_3  macrocell51   2792   4042  1053054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_0\/main_3
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1053054p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell54   1250   1250  1046701  RISE       1
\IMU:BUART:rx_state_0\/main_3  macrocell52   2792   4042  1053054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_2\/main_3
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053054p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell54   1250   1250  1046701  RISE       1
\IMU:BUART:rx_state_2\/main_3  macrocell53   2792   4042  1053054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_3\/main_3
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1053054p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell54   1250   1250  1046701  RISE       1
\IMU:BUART:rx_state_3\/main_3  macrocell54   2792   4042  1053054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_4
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1053071p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q         macrocell53   1250   1250  1046705  RISE       1
\IMU:BUART:rx_load_fifo\/main_4  macrocell51   2775   4025  1053071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_0\/main_4
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1053071p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell53   1250   1250  1046705  RISE       1
\IMU:BUART:rx_state_0\/main_4  macrocell52   2775   4025  1053071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_2\/main_4
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053071p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell53   1250   1250  1046705  RISE       1
\IMU:BUART:rx_state_2\/main_4  macrocell53   2775   4025  1053071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_3\/main_4
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1053071p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell53   1250   1250  1046705  RISE       1
\IMU:BUART:rx_state_3\/main_4  macrocell54   2775   4025  1053071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1053073p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q               macrocell54   1250   1250  1046701  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_2  macrocell55   2774   4024  1053073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_status_3\/main_3
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1053073p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q        macrocell54   1250   1250  1046701  RISE       1
\IMU:BUART:rx_status_3\/main_3  macrocell56   2774   4024  1053073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1053077p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q               macrocell53   1250   1250  1046705  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_3  macrocell55   2770   4020  1053077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_status_3\/main_4
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1053077p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q        macrocell53   1250   1250  1046705  RISE       1
\IMU:BUART:rx_status_3\/main_4  macrocell56   2770   4020  1053077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_load_fifo\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1053222p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1058676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_load_fifo\/q            macrocell51     1250   1250  1044811  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4204   5454  1053222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_0\/main_4
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1053231p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell59   1250   1250  1038944  RISE       1
\IMU:BUART:tx_state_0\/main_4  macrocell61   2615   3865  1053231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:txn\/q
Path End       : \IMU:BUART:txn\/main_0
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1053528p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell66         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:txn\/q       macrocell66   1250   1250  1053528  RISE       1
\IMU:BUART:txn\/main_0  macrocell66   2318   3568  1053528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell66         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:pollcount_1\/main_3
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1053541p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q       macrocell46   1250   1250  1049069  RISE       1
\IMU:BUART:pollcount_1\/main_3  macrocell46   2305   3555  1053541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_last\/q
Path End       : \IMU:BUART:rx_state_2\/main_8
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053545p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_last\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_last\/q          macrocell50   1250   1250  1053545  RISE       1
\IMU:BUART:rx_state_2\/main_8  macrocell53   2301   3551  1053545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_0\/q
Path End       : \IMU:BUART:pollcount_0\/main_3
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1053548p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_0\/q       macrocell45   1250   1250  1053548  RISE       1
\IMU:BUART:pollcount_0\/main_3  macrocell45   2298   3548  1053548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_0\/q
Path End       : \IMU:BUART:pollcount_1\/main_4
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1053548p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_0\/q       macrocell45   1250   1250  1053548  RISE       1
\IMU:BUART:pollcount_1\/main_4  macrocell46   2298   3548  1053548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_status_3\/q
Path End       : \IMU:BUART:sRX:RxSts\/status_3
Capture Clock  : \IMU:BUART:sRX:RxSts\/clock
Path slack     : 1054893p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_status_3\/q       macrocell56    1250   1250  1054893  RISE       1
\IMU:BUART:sRX:RxSts\/status_3  statusicell2   2893   4143  1054893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxSts\/clock                                statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

