xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,
ramMem_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../TP_Final_Bank_Valeria.gen/sources_1/ip/ramMem/ramMem_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
