#ifndef _RV32I_INSTRUCTION_H_
#define _RV32I_INSTRUCTION_H_

/* SAME ORDER AS RISCV MANUAL P.116 */

/* U type */
#define LUI_MASK                    "0b?????????????????????????0110111"
#define LUI_OPCODE                   0b0110111

/* U type */
#define AUIPC_MASK                  "0b?????????????????????????0010111"
#define AUIPC_OPCODE                 0b0010111

/* J type */
#define JAL_MASK                    "0b?????????????????????????1101111"
#define JAL_OPCODE                   0b1101111

/* I type */
#define JALR_MASK                   "0b?????????????????000?????1100111"
#define JALR_OPCODE                  0b1100111

/* B type */
#define RV32I_BRANCH_OPCODE 0b1100011
#define BEQ_MASK                    "0b?????????????????000?????1100011"
#define BEQ_OPCODE                   0b1100011

#define BNE_MASK                    "0b?????????????????001?????1100011"
#define BNE_OPCODE                   0b1100011

#define BLT_MASK                    "0b?????????????????100?????1100011"
#define BLT_OPCODE                   0b1100011

#define BGE_MASK                    "0b?????????????????101?????1100011"
#define BGE_OPCODE                   0b1100011

#define BLTU_MASK                   "0b?????????????????110?????1100011"
#define BLTU_OPCODE                  0b1100011

#define BGEU_MASK                   "0b?????????????????111?????1100011"
#define BGEU_OPCODE                  0b1100011

/* I type */
#define RV32I_LOAD_OPCODE 0b0000011
#define LB_MASK                     "0b?????????????????000?????0000011"
#define LB_OPCODE                    0b0000011

#define LH_MASK                     "0b?????????????????001?????0000011"
#define LH_OPCODE                    0b0000011

#define LW_MASK                     "0b?????????????????010?????0000011"
#define LW_OPCODE                    0b0000011

#define LD_MASK                     "0b?????????????????011?????0000011"
#define LD_OPCODE                    0b0000011

#define LBU_MASK                    "0b?????????????????100?????0000011"
#define LBU_OPCODE                   0b0000011

#define LHU_MASK                    "0b?????????????????101?????0000011"
#define LHU_OPCODE                   0b0000011

/* S type */
#define RV32I_STORE_OPCODE 0b0100011
#define SB_MASK                     "0b?????????????????000?????0100011"
#define SB_OPCODE                    0b0100011

#define SH_MASK                     "0b?????????????????001?????0100011"
#define SH_OPCODE                    0b0100011

#define SW_MASK                     "0b?????????????????010?????0100011"
#define SW_OPCODE                    0b0100011

/* I type */
#define RV32I_OPIMM_OPCODE 0b0010011
#define ADDI_MASK                   "0b?????????????????000?????0010011"
#define ADDI_OPCODE                  0b0010011

#define SLTI_MASK                   "0b?????????????????010?????0010011"
#define SLTI_OPCODE                  0b0010011

#define SLTIU_MASK                  "0b?????????????????011?????0010011"
#define SLTIU_OPCODE                 0b0010011

#define XORI_MASK                   "0b?????????????????100?????0010011"
#define XORI_OPCODE                  0b0010011

#define ORI_MASK                    "0b?????????????????110?????0010011"
#define ORI_OPCODE                   0b0010011

#define ANDI_MASK                   "0b?????????????????111?????0010011"
#define ANDI_OPCODE                  0b0010011


/* I type */
#define RV32I_SHIFTIMM_OPCODE 0b0010011
#define SLLI_MASK                   "0b000000???????????001?????0010011"
#define SLLI_OPCODE                  0b0010011

#define SRLI_MASK                   "0b000000???????????101?????0010011"
#define SRLI_OPCODE                  0b0010011

#define SRAI_MASK                   "0b010000???????????101?????0010011"
#define SRAI_OPCODE                  0b0010011


/* R type */
#define RV32I_OP_OPCODE 0b0110011
#define ADD_MASK                    "0b0000000??????????000?????0110011"
#define ADD_OPCODE                   0b0110011

#define SUB_MASK                    "0b0100000??????????000?????0110011"
#define SUB_OPCODE                   0b0110011

#define SLL_MASK                    "0b0000000??????????001?????0110011"
#define SLL_OPCODE                   0b0110011

#define SLT_MASK                    "0b0000000??????????010?????0110011"
#define SLT_OPCODE                   0b0110011

#define SLTU_MASK                   "0b0000000??????????011?????0110011"
#define SLTU_OPCODE                  0b0110011

#define XOR_MASK                    "0b0000000??????????100?????0110011"
#define XOR_OPCODE                   0b0110011

#define SRL_MASK                    "0b0000000??????????101?????0110011"
#define SRL_OPCODE                   0b0110011

#define SRA_MASK                    "0b0100000??????????101?????0110011"
#define SRA_OPCODE                   0b0110011

#define OR_MASK                     "0b000000000????????110?????0110011"
#define OR_OPCODE                    0b0110011

#define AND_MASK                    "0b0000000??????????111?????0110011"
#define AND_OPCODE                   0b0110011


/* I type */
#define RV32I_FENCE_OPCODE 0b0001111
#define FENCE_MASK                  "0b?????????????????000?????0001111"
#define FENCE_OPCODE                 0b0001111

#define FENCE_I_MASK                "0b?????????????????001?????0001111"
#define FENCE_I_OPCODE               0b0001111


/* I type */
#define RV32I_CALL_BREAK_OPCODE 0b1110011
#define ECALL_MASK                  "0b00000000000000000000000001110011"
#define ECALL_OPCODE                 0b1110011

#define EBREAK_MASK                 "0b00000000000100000000000001110011"
#define EBREAK_OPCODE                0b1110011


/* I type */
#define RV32I_CSR_OPCODE  0b1110011
#define CSRRW_MASK                  "0b?????????????????001?????1110011"
#define CSRRW_OPCODE                 0b1110011

#define CSRRS_MASK                  "0b?????????????????010?????1110011"
#define CSRRS_OPCODE                 0b1110011

#define CSRRC_MASK                  "0b?????????????????011?????1110011"
#define CSRRC_OPCODE                 0b1110011

#define CSRRWI_MASK                 "0b?????????????????101?????1110011"
#define CSRRWI_OPCODE                0b1110011

#define CSRRSI_MASK                 "0b?????????????????110?????1110011"
#define CSRRSI_OPCODE                0b1110011

#define CSRRCI_MASK                 "0b?????????????????111?????1110011"
#define CSRRCI_OPCODE                0b1110011

#endif