<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta http-equiv="X-UA-Compatible" content="ie=edge">
    <title>Vidhaya Datta Reddy Metta - Research</title>
    <link rel="stylesheet" href="rstyles.css">
    
</head>
<body>
    <!-- Header -->
    <header>
        <h1>Vidhaya Datta Reddy Metta</h1>
        <nav>
            <ul>
                <li><a href="index.html">About Me</a></li>
                <li><a href="projects.html">Projects</a></li>
                <li><a href="experience.html">Experience</a></li>
                <li><a href="research.html">Research</a></li>
                <li><a href="certifications.html">Certifications</a></li>
            </ul>
        </nav>
    </header>

    <!-- Main Content -->
    <main>
        <section class="research">
            <h2>Research Overview</h2>
            
            <article>
                <h3>A Hybrid n-bit Multiplier Design on FPGA Leveraging Recursive-Wallace Tree for FIR Filters and Neural Network Inference</h3>
                <p><strong>Publisher:</strong> IEEE 2023 International Conference on Next Generation Electronics (NEleX)</p>
                <p><strong>Focus:</strong> Optimization of n-bit multipliers using FPGA.</p>
                <p><strong>Approach:</strong> Hybrid AI-based method combining Wallace tree and Recursive algorithms.</p>
                <p><strong>Features:</strong></p>
                <ul>
                    <li>Enhancements for FIR filters and neural network inference.</li>
                    <li>Unique cache management strategy using LRU (Least Recently Used) to handle hash collisions and reduce repeated calculations.</li>
                </ul>
                <p><strong>Results:</strong></p>
                <ul>
                    <li>49% reduction in delay compared to conventional multipliers.</li>
                    <li>16% reduction in delay compared to Recursive Multipliers.</li>
                    <li>13% increase in slack compared to Recursive and 59% compared to conventional multipliers.</li>
                </ul>
                <p><strong>Hardware Used:</strong> ALTERA DE2-115 FPGA</p>
                <p> View Paper: <a href = "https://ieeexplore.ieee.org/document/10421162"> Click here</a></p>
            </article>

            <article>
                <h3>IoT-Based Smart Dam System</h3>
                <p><strong>Publisher:</strong> IEEE 2023 Innovations in Power and Advanced Computing Technologies (i-PACT)</p>
                <p><strong>Focus:</strong> Smart dam system for water level management.</p>
                <p><strong>Approach:</strong> Integration of STM32F103C8T6 ARM Cortex microcontroller and ESP8266 with RS-485 serial communication.</p>
                <p><strong>Features:</strong></p>
                <ul>
                    <li>Capacitive sensor for water level measurement.</li>
                    <li>Servo motor and infrared sensors for floodgate control.</li>
                    <li>Real-time monitoring via a website and notifications through IFTTT for emergencies.</li>
                </ul>
                <p><strong>Purpose:</strong> To manage water levels efficiently and prevent potential flooding.</p>
                <p> View Paper: <a href = "https://ieeexplore.ieee.org/document/10434733"> Click here</a></p>
            </article>

            <article>
                <h3>Artificial Neurons â€“ Transistor Based Implementation</h3>
                <p><strong>Publisher:</strong> IEEE 2023 International Conference on Next Generation Electronics (NEleX)</p>
                <p><strong>Focus:</strong> Transistor-based implementations of artificial neurons for neural networks.</p>
                <p><strong>Approach:</strong> Utilization of VLSI for in-memory computing architectures.</p>
                <p><strong>Features:</strong></p>
                <ul>
                    <li>Benefits include parallel processing, speed, efficiency, energy conservation, and reduced latency.</li>
                    <li>Discusses FET-based Spiking Neurons, leaky integrate-and-fire neurons, self-mending CMOS circuits, and memristor-based enhancements.</li>
                </ul>
                <p><strong>Applications:</strong> Ideal for rapid decision-making and fine-tuned control in AI systems.</p>
                <p> View Paper: <a href = "https://ieeexplore.ieee.org/document/10421728"> Click here</a></p>
            </article>

        </section>
    </main>

    <!-- Footer -->
    <footer>
        <p>Contact: <a href="mailto:vmetta@uw.edu" target="_blank">vmetta@uw.edu</a></p>
        <p>Connect with me: 
            <a href="https://linkedin.com/in/vidhaya-datta-reddy-metta-05b23b221" target="_blank">LinkedIn</a> |
            <a href="https://github.com/VidhuDatta" target="_blank">GitHub</a>
        </p>
    </footer>
</body>
</html>
