-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 15:53:55 EST 2021                        

Solution Settings: fir.v12
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                         100      44         45           65  0          
    Design Total:                     100      44         45           65  0          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_M10K]                                                                             
    M10K_DP(4,16,5,32,32,16)               0.000     0.000      0.000 2.500          0           1 
    M10K_DP_rwport(4,16,5,32,32,16)        0.000     0.000      0.000 2.500          2           0 
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(3,0,1,0,3)                     3.500     0.000      3.500 1.410          0           1 
    mgc_add(3,0,1,0,4)                     3.500     0.000      3.500 1.410          0           1 
    mgc_add(3,0,2,1,3)                     3.500     0.000      3.500 1.421          2           0 
    mgc_add(3,0,2,1,4)                     3.500     0.000      3.500 1.474          1           0 
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548         12          10 
    mgc_add(5,0,1,0,5)                     4.500     0.000      4.500 1.642          0           1 
    mgc_add(5,0,1,1,5)                     4.500     0.000      4.500 1.642         12           5 
    mgc_add(5,0,2,1,5)                     4.500     0.000      4.500 1.652          1           0 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           8 
    mgc_and(1,3)                           0.559     0.000      0.559 1.279          0           4 
    mgc_and(1,4)                           0.764     0.000      0.764 1.279          0           5 
    mgc_and(1,6)                           1.174     0.000      1.174 1.496          0           1 
    mgc_and(16,2)                          5.670     0.000      5.670 1.279          0           1 
    mgc_and(30,2)                         10.631     0.000     10.631 1.279          0           1 
    mgc_and(5,2)                           1.772     0.000      1.772 1.279          1           1 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          1           5 
    mgc_mux(1,1,2)                         0.508     0.000      0.508 1.312          0           2 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0           6 
    mgc_mux(16,2,4)                       18.692     0.000     18.692 1.695          4           0 
    mgc_mux(16,3,8)                       39.806     0.000     39.806 2.078          8           3 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           3 
    mgc_mux(5,1,2)                         2.542     0.000      2.542 1.312          0           3 
    mgc_mux1hot(1,4)                       1.306     0.000      1.306 1.687          0           1 
    mgc_mux1hot(16,3)                     14.122     0.000     14.122 1.485          0           5 
    mgc_mux1hot(16,4)                     20.898     0.000     20.898 1.687          0           4 
    mgc_mux1hot(16,5)                     27.673     0.000     27.673 1.844          0           2 
    mgc_mux1hot(30,3)                     26.479     0.000     26.479 1.485          0           1 
    mgc_mux1hot(30,5)                     51.888     0.000     51.888 1.844          0           1 
    mgc_mux1hot(5,3)                       4.413     0.000      4.413 1.485          0           3 
    mgc_mux1hot(5,4)                       6.531     0.000      6.531 1.687          0           2 
    mgc_mux1hot(5,5)                       8.648     0.000      8.648 1.844          0           1 
    mgc_nand(1,5)                          0.969     0.000      0.969 1.279          0           1 
    mgc_nor(1,2)                           0.354     0.000      0.354 1.268          0           5 
    mgc_nor(1,3)                           0.559     0.000      0.559 1.268          0           7 
    mgc_nor(1,5)                           0.969     0.000      0.969 1.268          0          11 
    mgc_nor(1,6)                           1.174     0.000      1.174 1.487          0           1 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0          18 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0          24 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           6 
    mgc_or(1,4)                            0.764     0.000      0.764 1.268          0           1 
    mgc_or(1,5)                            0.969     0.000      0.969 1.268          0           3 
    mgc_or(1,6)                            1.174     0.000      1.174 1.487          0           2 
    mgc_or(5,2)                            1.772     0.000      1.772 1.268         12           7 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           6 
    mgc_reg_pos(1,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0          14 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           6 
    mgc_reg_pos(5,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           3 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      2377.716     5.000    828.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:    999.3          4599.0          2377.7        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:            999.3 (100%)   4599.0 (100%)   2377.7 (100%) 
      MUX:               393.2  (39%)    556.7  (12%)    546.8  (23%) 
      FUNC:              583.0  (58%)   3958.0  (86%)   1754.0  (74%) 
      LOGIC:              23.0   (2%)     84.3   (2%)     76.9   (3%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                            Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-11:mul.itm                              30         Y           Y      MAC-11:mul.itm                                        
                                                                              MAC-5:mul.itm                                         
                                                                              MAC-7:mul.itm                                         
                                                                              MAC-9:mul.itm                                         
                                                                              MAC:acc#12.itm                                        
                                                                              MAC:acc#5.itm                                         
    MAC-2:mul.itm                               30         Y           Y      MAC-2:mul.itm                                         
                                                                              MAC-4:mul.itm                                         
                                                                              MAC:acc#10.itm                                        
                                                                              MAC:acc#13.itm                                        
    MAC:acc#14.itm                              30         Y           Y      MAC:acc#14.itm                                        
                                                                              MAC:acc#7.itm                                         
    MAC:acc#6.itm                               30         Y           Y      MAC:acc#6.itm                                         
    MAC:acc#8.itm                               30         Y           Y      MAC:acc#8.itm                                         
    acc(32:3)#1.sva                             30         Y           Y      acc(32:3)#1.sva                                       
                                                                              acc(32:3)#9.sva                                       
    MAC:mux#12.itm                              16         Y           Y      MAC:mux#12.itm                                        
    MAC:mux#15.itm                              16         Y           Y      MAC:mux#15.itm                                        
    MAC:mux#16.itm                              16         Y           Y      MAC:mux#16.itm                                        
                                                                              MAC:slc(regs:rsci.qa_d)(31-16)#4.itm                  
    MAC:mux#17.itm                              16         Y           Y      MAC:mux#17.itm                                        
                                                                              MAC:slc(regs:rsci.qa_d)(31-16)#2.itm                  
    MAC:mux#18.itm                              16         Y           Y      MAC:mux#18.itm                                        
                                                                              MAC:slc(regs:rsci.qa_d)(31-16)#5.itm                  
    MAC:mux#19.itm                              16         Y           Y      MAC:mux#19.itm                                        
    MAC:mux#20.itm                              16         Y           Y      MAC:mux#20.itm                                        
    MAC:mux#21.itm                              16         Y           Y      MAC:mux#21.itm                                        
    MAC:mux#22.itm                              16         Y           Y      MAC:mux#22.itm                                        
    MAC:mux.itm                                 16         Y           Y      MAC:mux.itm                                           
    MAC:slc(regs:rsci.qa_d)(15-0)#2.itm         16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0)#2.itm                   
                                                                              MAC:slc(regs:rsci.qa_d)(15-0)#4.itm                   
                                                                              MAC:slc(regs:rsci.qa_d)(15-0).itm                     
                                                                              MAC:slc(regs:rsci.qa_d)(31-16)#1.itm                  
                                                                              MAC:mux#14.itm                                        
    MAC:slc(regs:rsci.qa_d)(15-0)#3.itm         16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0)#3.itm                   
                                                                              MAC:slc(regs:rsci.qa_d)(15-0)#5.itm                   
                                                                              MAC:slc(regs:rsci.qa_d)(31-16)#3.itm                  
                                                                              MAC:mux#13.itm                                        
    MAC:slc(regs:rsci.qa_d)(31-16).itm          16         Y           Y      MAC:slc(regs:rsci.qa_d)(31-16).itm                    
    out1:rsci.idat                              16         Y           Y      out1:rsci.idat                                        
    regs:acc.itm                                 5         Y           Y      regs:acc.itm                                          
                                                                              regs:vinit.ndx(4:0).sva                               
                                                                              rptr(4:0).sva                                         
    wptr(4:0)#1.sva                              5         Y           Y      wptr(4:0)#1.sva                                       
                                                                              wptr(4:0)#11.lpi#2.dfm                                
                                                                              wptr(4:0)#6.lpi#2.dfm                                 
                                                                              wptr(4:0)#4.sva#1                                     
                                                                              wptr(4:0)#9.sva#1                                     
    wptr(4:0)#10.lpi#2.dfm                       5         Y           Y      wptr(4:0)#10.lpi#2.dfm                                
                                                                              wptr(4:0)#3.lpi#2.dfm                                 
                                                                              wptr(4:0)#7.lpi#2.dfm                                 
                                                                              wptr(4:0).lpi#2.dfm                                   
    wptr(4:0)#8.lpi#2.dfm                        5                            wptr(4:0)#8.lpi#2.dfm                                 
                                                                              wptr(4:0)#9.lpi#2.dfm                                 
                                                                              MAC:MAC:or#11.itm                                     
    MAC:MAC:nor#13.itm                           1                            MAC:MAC:nor#13.itm                                    
                                                                              MAC:MAC:nor#16.itm                                    
                                                                              MAC:MAC:nor#18.itm                                    
                                                                              MAC:MAC:nor#21.itm                                    
                                                                              nand.itm                                              
    MAC:acc#4.itm(0)                             1                            MAC:acc#4.itm                                         
                                                                              MAC:i(4:2).sva                                        
    MAC:acc#4.itm(1)                             1                            MAC:acc#4.itm                                         
                                                                              MAC:i(4:2).sva                                        
    MAC:acc#4.itm(2)                             1                            MAC:acc#4.itm                                         
                                                                              MAC:i(4:2).sva                                        
    reg(MAC:acc#3.psp).ftd                       1         Y           Y      reg(MAC:acc#3.psp).ftd                                
    reg(out1:rsc.triosy:obj.ld).cse              1                            reg(out1:rsc.triosy:obj.ld).cse                       
    regs:regs:nor.itm                            1                            regs:regs:nor.itm                                     
                                                                                                                                    
    Total:                                     431            420         420 (Total Gating Ratio: 0.97, CG Opt Gating Ratio: 0.97) 
    
  Timing Report
    Critical Path
      Max Delay:  11.944822
      Slack:      -1.9448220000000003
      
      Path                                                                       Startpoint                 Endpoint                  Delay   Slack   
      -------------------------------------------------------------------------- -------------------------- ------------------------- ------- -------
      1                                                                          fir:core/reg(wptr(4:0)#1)  fir:core/regs:mux1h#3.itm 11.9448 -1.9448 
                                                                                                                                                      
        Instance                                                                 Component                                            Delta   Delay   
        --------                                                                 ---------                                            -----   -----   
        fir:core/reg(wptr(4:0)#1)                                                mgc_reg_pos_5_0_0_1_1_1_1                            0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                                      0.0000  0.0000  
        fir:core/MAC-6:else:acc                                                  mgc_addc_5_0_1_1_5                                   1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                                                   0.0000  1.6417  
        fir:core/MAC:MAC:or                                                      mgc_or_5_2                                           1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                                              0.0000  2.9096  
        fir:core/regs:mux1h#6                                                    mgc_mux1hot_5_3                                      1.4848  4.3943  
        fir:core/regs:mux1h#6.itm                                                                                                     0.0000  4.3943  
        fir:core/MAC-12:else:acc:rg                                              mgc_addc_5_0_1_1_5                                   1.6417  6.0360  
        fir:core/z.out#1                                                                                                              0.0000  6.0360  
        fir:core/MAC:MAC:or#1                                                    mgc_or_5_2                                           1.2679  7.3039  
        fir:core/wptr(4:0)#3.lpi#2.dfm#1                                                                                              0.0000  7.3039  
        fir:core/MAC:else:mux                                                    mgc_mux_5_1_2                                        1.3121  8.6160  
        fir:core/MAC:else:mux.itm                                                                                                     0.0000  8.6160  
        fir:core/MAC-3:else:acc:rg                                               mgc_addc_5_0_1_1_5                                   1.6417  10.2577 
        fir:core/z.out#2                                                                                                              0.0000  10.2577 
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_4                                      1.6872  11.9448 
        fir:core/regs:mux1h#3.itm                                                                                                     0.0000  11.9448 
                                                                                                                                                      
      2                                                                          fir:core/reg(wptr(4:0)#1)  fir:core/regs:mux1h#3.itm 11.9448 -1.9448 
                                                                                                                                                      
        Instance                                                                 Component                                            Delta   Delay   
        --------                                                                 ---------                                            -----   -----   
        fir:core/reg(wptr(4:0)#1)                                                mgc_reg_pos_5_0_0_1_1_1_1                            0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                                      0.0000  0.0000  
        fir:core/MAC-6:else:acc                                                  mgc_addc_5_0_1_1_5                                   1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                                                   0.0000  1.6417  
        fir:core/MAC:MAC:or#10                                                   mgc_or_5_2                                           1.2679  2.9096  
        fir:core/wptr(4:0).lpi#2.dfm:mx0w1                                                                                            0.0000  2.9096  
        fir:core/regs:mux1h#6                                                    mgc_mux1hot_5_3                                      1.4848  4.3943  
        fir:core/regs:mux1h#6.itm                                                                                                     0.0000  4.3943  
        fir:core/MAC-12:else:acc:rg                                              mgc_addc_5_0_1_1_5                                   1.6417  6.0360  
        fir:core/z.out#1                                                                                                              0.0000  6.0360  
        fir:core/MAC:MAC:or#1                                                    mgc_or_5_2                                           1.2679  7.3039  
        fir:core/wptr(4:0)#3.lpi#2.dfm#1                                                                                              0.0000  7.3039  
        fir:core/MAC:else:mux                                                    mgc_mux_5_1_2                                        1.3121  8.6160  
        fir:core/MAC:else:mux.itm                                                                                                     0.0000  8.6160  
        fir:core/MAC-3:else:acc:rg                                               mgc_addc_5_0_1_1_5                                   1.6417  10.2577 
        fir:core/z.out#2                                                                                                              0.0000  10.2577 
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_4                                      1.6872  11.9448 
        fir:core/regs:mux1h#3.itm                                                                                                     0.0000  11.9448 
                                                                                                                                                      
      3                                                                          fir:core/reg(wptr(4:0)#1)  fir:core/regs:mux1h#3.itm 11.9448 -1.9448 
                                                                                                                                                      
        Instance                                                                 Component                                            Delta   Delay   
        --------                                                                 ---------                                            -----   -----   
        fir:core/reg(wptr(4:0)#1)                                                mgc_reg_pos_5_0_0_1_1_1_1                            0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                                      0.0000  0.0000  
        fir:core/MAC-6:else:acc                                                  mgc_addc_5_0_1_1_5                                   1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                                                   0.0000  1.6417  
        fir:core/MAC:MAC:or                                                      mgc_or_5_2                                           1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                                              0.0000  2.9096  
        fir:core/regs:mux1h#6                                                    mgc_mux1hot_5_3                                      1.4848  4.3943  
        fir:core/regs:mux1h#6.itm                                                                                                     0.0000  4.3943  
        fir:core/MAC-12:else:acc:rg                                              mgc_addc_5_0_1_1_5                                   1.6417  6.0360  
        fir:core/z.out#1                                                                                                              0.0000  6.0360  
        fir:core/MAC:MAC:or#11                                                   mgc_or_5_2                                           1.2679  7.3039  
        fir:core/MAC:MAC:or#11.itm#1                                                                                                  0.0000  7.3039  
        fir:core/MAC:else:mux                                                    mgc_mux_5_1_2                                        1.3121  8.6160  
        fir:core/MAC:else:mux.itm                                                                                                     0.0000  8.6160  
        fir:core/MAC-3:else:acc:rg                                               mgc_addc_5_0_1_1_5                                   1.6417  10.2577 
        fir:core/z.out#2                                                                                                              0.0000  10.2577 
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_4                                      1.6872  11.9448 
        fir:core/regs:mux1h#3.itm                                                                                                     0.0000  11.9448 
                                                                                                                                                      
      4                                                                          fir:core/reg(wptr(4:0)#1)  fir:core/regs:mux1h#3.itm 11.9448 -1.9448 
                                                                                                                                                      
        Instance                                                                 Component                                            Delta   Delay   
        --------                                                                 ---------                                            -----   -----   
        fir:core/reg(wptr(4:0)#1)                                                mgc_reg_pos_5_0_0_1_1_1_1                            0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                                      0.0000  0.0000  
        fir:core/MAC-6:else:acc                                                  mgc_addc_5_0_1_1_5                                   1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                                                   0.0000  1.6417  
        fir:core/MAC:MAC:or#10                                                   mgc_or_5_2                                           1.2679  2.9096  
        fir:core/wptr(4:0).lpi#2.dfm:mx0w1                                                                                            0.0000  2.9096  
        fir:core/regs:mux1h#6                                                    mgc_mux1hot_5_3                                      1.4848  4.3943  
        fir:core/regs:mux1h#6.itm                                                                                                     0.0000  4.3943  
        fir:core/MAC-12:else:acc:rg                                              mgc_addc_5_0_1_1_5                                   1.6417  6.0360  
        fir:core/z.out#1                                                                                                              0.0000  6.0360  
        fir:core/MAC:MAC:or#11                                                   mgc_or_5_2                                           1.2679  7.3039  
        fir:core/MAC:MAC:or#11.itm#1                                                                                                  0.0000  7.3039  
        fir:core/MAC:else:mux                                                    mgc_mux_5_1_2                                        1.3121  8.6160  
        fir:core/MAC:else:mux.itm                                                                                                     0.0000  8.6160  
        fir:core/MAC-3:else:acc:rg                                               mgc_addc_5_0_1_1_5                                   1.6417  10.2577 
        fir:core/z.out#2                                                                                                              0.0000  10.2577 
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_4                                      1.6872  11.9448 
        fir:core/regs:mux1h#3.itm                                                                                                     0.0000  11.9448 
                                                                                                                                                      
      5                                                                          fir:core/reg(wptr(4:0)#1)  fir:core/regs:mux1h#3.itm 11.5711 -1.5711 
                                                                                                                                                      
        Instance                                                                 Component                                            Delta   Delay   
        --------                                                                 ---------                                            -----   -----   
        fir:core/reg(wptr(4:0)#1)                                                mgc_reg_pos_5_0_0_1_1_1_1                            0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                                      0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(4)                                                                                         0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(4).itm                                                                                     0.0000  0.0000  
        fir:core/MAC:MAC:nor                                                     mgc_nor_1_5                                          1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                                                      0.0000  1.2679  
        fir:core/MAC:exs                                                                                                              0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                                          0.0000  1.2679  
        fir:core/MAC:MAC:or                                                      mgc_or_5_2                                           1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                                              0.0000  2.5358  
        fir:core/regs:mux1h#6                                                    mgc_mux1hot_5_3                                      1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                                                     0.0000  4.0206  
        fir:core/MAC-12:else:acc:rg                                              mgc_addc_5_0_1_1_5                                   1.6417  5.6622  
        fir:core/z.out#1                                                                                                              0.0000  5.6622  
        fir:core/MAC:MAC:or#11                                                   mgc_or_5_2                                           1.2679  6.9301  
        fir:core/MAC:MAC:or#11.itm#1                                                                                                  0.0000  6.9301  
        fir:core/MAC:else:mux                                                    mgc_mux_5_1_2                                        1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                                                     0.0000  8.2422  
        fir:core/MAC-3:else:acc:rg                                               mgc_addc_5_0_1_1_5                                   1.6417  9.8839  
        fir:core/z.out#2                                                                                                              0.0000  9.8839  
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_4                                      1.6872  11.5711 
        fir:core/regs:mux1h#3.itm                                                                                                     0.0000  11.5711 
                                                                                                                                                      
      6                                                                          fir:core/reg(wptr(4:0)#1)  fir:core/regs:mux1h#3.itm 11.5711 -1.5711 
                                                                                                                                                      
        Instance                                                                 Component                                            Delta   Delay   
        --------                                                                 ---------                                            -----   -----   
        fir:core/reg(wptr(4:0)#1)                                                mgc_reg_pos_5_0_0_1_1_1_1                            0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                                      0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(3)                                                                                         0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(3).itm                                                                                     0.0000  0.0000  
        fir:core/MAC:MAC:nor                                                     mgc_nor_1_5                                          1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                                                      0.0000  1.2679  
        fir:core/MAC:exs                                                                                                              0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                                          0.0000  1.2679  
        fir:core/MAC:MAC:or                                                      mgc_or_5_2                                           1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                                              0.0000  2.5358  
        fir:core/regs:mux1h#6                                                    mgc_mux1hot_5_3                                      1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                                                     0.0000  4.0206  
        fir:core/MAC-12:else:acc:rg                                              mgc_addc_5_0_1_1_5                                   1.6417  5.6622  
        fir:core/z.out#1                                                                                                              0.0000  5.6622  
        fir:core/MAC:MAC:or#11                                                   mgc_or_5_2                                           1.2679  6.9301  
        fir:core/MAC:MAC:or#11.itm#1                                                                                                  0.0000  6.9301  
        fir:core/MAC:else:mux                                                    mgc_mux_5_1_2                                        1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                                                     0.0000  8.2422  
        fir:core/MAC-3:else:acc:rg                                               mgc_addc_5_0_1_1_5                                   1.6417  9.8839  
        fir:core/z.out#2                                                                                                              0.0000  9.8839  
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_4                                      1.6872  11.5711 
        fir:core/regs:mux1h#3.itm                                                                                                     0.0000  11.5711 
                                                                                                                                                      
      7                                                                          fir:core/reg(wptr(4:0)#1)  fir:core/regs:mux1h#3.itm 11.5711 -1.5711 
                                                                                                                                                      
        Instance                                                                 Component                                            Delta   Delay   
        --------                                                                 ---------                                            -----   -----   
        fir:core/reg(wptr(4:0)#1)                                                mgc_reg_pos_5_0_0_1_1_1_1                            0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                                      0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(2)                                                                                         0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(2).itm                                                                                     0.0000  0.0000  
        fir:core/MAC:MAC:nor                                                     mgc_nor_1_5                                          1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                                                      0.0000  1.2679  
        fir:core/MAC:exs                                                                                                              0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                                          0.0000  1.2679  
        fir:core/MAC:MAC:or                                                      mgc_or_5_2                                           1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                                              0.0000  2.5358  
        fir:core/regs:mux1h#6                                                    mgc_mux1hot_5_3                                      1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                                                     0.0000  4.0206  
        fir:core/MAC-12:else:acc:rg                                              mgc_addc_5_0_1_1_5                                   1.6417  5.6622  
        fir:core/z.out#1                                                                                                              0.0000  5.6622  
        fir:core/MAC:MAC:or#11                                                   mgc_or_5_2                                           1.2679  6.9301  
        fir:core/MAC:MAC:or#11.itm#1                                                                                                  0.0000  6.9301  
        fir:core/MAC:else:mux                                                    mgc_mux_5_1_2                                        1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                                                     0.0000  8.2422  
        fir:core/MAC-3:else:acc:rg                                               mgc_addc_5_0_1_1_5                                   1.6417  9.8839  
        fir:core/z.out#2                                                                                                              0.0000  9.8839  
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_4                                      1.6872  11.5711 
        fir:core/regs:mux1h#3.itm                                                                                                     0.0000  11.5711 
                                                                                                                                                      
      8                                                                          fir:core/reg(wptr(4:0)#1)  fir:core/regs:mux1h#3.itm 11.5711 -1.5711 
                                                                                                                                                      
        Instance                                                                 Component                                            Delta   Delay   
        --------                                                                 ---------                                            -----   -----   
        fir:core/reg(wptr(4:0)#1)                                                mgc_reg_pos_5_0_0_1_1_1_1                            0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                                      0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(1)                                                                                         0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(1).itm                                                                                     0.0000  0.0000  
        fir:core/MAC:MAC:nor                                                     mgc_nor_1_5                                          1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                                                      0.0000  1.2679  
        fir:core/MAC:exs                                                                                                              0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                                          0.0000  1.2679  
        fir:core/MAC:MAC:or                                                      mgc_or_5_2                                           1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                                              0.0000  2.5358  
        fir:core/regs:mux1h#6                                                    mgc_mux1hot_5_3                                      1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                                                     0.0000  4.0206  
        fir:core/MAC-12:else:acc:rg                                              mgc_addc_5_0_1_1_5                                   1.6417  5.6622  
        fir:core/z.out#1                                                                                                              0.0000  5.6622  
        fir:core/MAC:MAC:or#11                                                   mgc_or_5_2                                           1.2679  6.9301  
        fir:core/MAC:MAC:or#11.itm#1                                                                                                  0.0000  6.9301  
        fir:core/MAC:else:mux                                                    mgc_mux_5_1_2                                        1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                                                     0.0000  8.2422  
        fir:core/MAC-3:else:acc:rg                                               mgc_addc_5_0_1_1_5                                   1.6417  9.8839  
        fir:core/z.out#2                                                                                                              0.0000  9.8839  
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_4                                      1.6872  11.5711 
        fir:core/regs:mux1h#3.itm                                                                                                     0.0000  11.5711 
                                                                                                                                                      
      9                                                                          fir:core/reg(wptr(4:0)#1)  fir:core/regs:mux1h#3.itm 11.5711 -1.5711 
                                                                                                                                                      
        Instance                                                                 Component                                            Delta   Delay   
        --------                                                                 ---------                                            -----   -----   
        fir:core/reg(wptr(4:0)#1)                                                mgc_reg_pos_5_0_0_1_1_1_1                            0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                                                      0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(0)                                                                                         0.0000  0.0000  
        fir:core/wptr:slc(wptr(4:0)#1.sva)(0).itm                                                                                     0.0000  0.0000  
        fir:core/MAC:MAC:nor                                                     mgc_nor_1_5                                          1.2679  1.2679  
        fir:core/MAC:MAC:nor.itm                                                                                                      0.0000  1.2679  
        fir:core/MAC:exs                                                                                                              0.0000  1.2679  
        fir:core/MAC:exs.itm                                                                                                          0.0000  1.2679  
        fir:core/MAC:MAC:or                                                      mgc_or_5_2                                           1.2679  2.5358  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                                                              0.0000  2.5358  
        fir:core/regs:mux1h#6                                                    mgc_mux1hot_5_3                                      1.4848  4.0206  
        fir:core/regs:mux1h#6.itm                                                                                                     0.0000  4.0206  
        fir:core/MAC-12:else:acc:rg                                              mgc_addc_5_0_1_1_5                                   1.6417  5.6622  
        fir:core/z.out#1                                                                                                              0.0000  5.6622  
        fir:core/MAC:MAC:or#11                                                   mgc_or_5_2                                           1.2679  6.9301  
        fir:core/MAC:MAC:or#11.itm#1                                                                                                  0.0000  6.9301  
        fir:core/MAC:else:mux                                                    mgc_mux_5_1_2                                        1.3121  8.2422  
        fir:core/MAC:else:mux.itm                                                                                                     0.0000  8.2422  
        fir:core/MAC-3:else:acc:rg                                               mgc_addc_5_0_1_1_5                                   1.6417  9.8839  
        fir:core/z.out#2                                                                                                              0.0000  9.8839  
        fir:core/regs:mux1h#3                                                    mgc_mux1hot_5_4                                      1.6872  11.5711 
        fir:core/regs:mux1h#3.itm                                                                                                     0.0000  11.5711 
                                                                                                                                                      
      10                                                                         fir/regs:rsc.comp          fir:core/reg(MAC-11:mul)  10.4289 -0.4289 
                                                                                                                                                      
        Instance                                                                 Component                                            Delta   Delay   
        --------                                                                 ---------                                            -----   -----   
        fir/regs:rsc.comp                                                        M10K_DP_4_16_5_32_32_16                              2.5000  2.5000  
        fir/regs:rsc.qb                                                                                                               0.0000  2.5000  
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/qb                                                                         0.0000  2.5000  
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/regs:wrs(qa_d)(31-16)                                                      0.0000  2.5000  
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/qa_d                                                                       0.0000  2.5000  
        fir/regs:rsci.qa_d                                                                                                            0.0000  2.5000  
        fir:core/regs:rsci.qa_d                                                                                                       0.0000  2.5000  
        fir:core/MAC:slc(regs:rsci.qa_d)(15-0)#5                                                                                      0.0000  2.5000  
        fir:core/MAC:slc(regs:rsci.qa_d)(15-0)#5.itm                                                                                  0.0000  2.5000  
        fir:core/MAC:mux1h#47                                                    mgc_mux1hot_16_3                                     1.4848  3.9848  
        fir:core/MAC:mux1h#47.itm                                                                                                     0.0000  3.9848  
        fir:core/MAC-11:mul:rg                                                   mgc_mul_16_1_16_1_30                                 4.6000  8.5848  
        fir:core/z.out#4                                                                                                              0.0000  8.5848  
        fir:core/MAC:mux1h#26                                                    mgc_mux1hot_30_5                                     1.8441  10.4289 
        fir:core/MAC:mux1h#26.itm                                                                                                     0.0000  10.4289 
        fir:core/reg(MAC-11:mul)                                                 mgc_reg_pos_30_0_0_1_1_1_1                           0.0000  10.4289 
                                                                                                                                                      
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                      Port                                      Slack (Delay) Messages                
      --------------------------------------------- --------------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsc.triosy:obj.ld)          reg(out1:out1:and.cse                    8.7210  1.2790                         
      fir:core/reg(out1:rsci.idat)                  acc:slc(acc(32:3)#9.sva#1)(29-14).itm    2.3547  7.6453                         
      fir:core/reg(regs:acc)                        and.itm                                  1.3729  8.6271                         
      fir:core/reg(regs:regs:nor)                   regs:regs:nor.itm#2                      8.7321  1.2679                         
      fir:core/reg(wptr(4:0)#1)                     regs:mux1h#3.itm                        -1.9448 11.9448 (clock period exceeded) 
      fir:core/reg(acc(32:3)#1)                     acc:acc:and.itm                         -0.2364 10.2364 (clock period exceeded) 
      fir:core/reg(MAC:acc#4)                       MAC:asn(MAC:acc#4.itm:MAC:i:and.itm      1.6348  8.3652                         
      fir:core/reg(MAC:acc#4)#1                     MAC:asn(MAC:acc#4.itm:MAC:i:and#1.itm    7.2341  2.7659                         
      fir:core/reg(MAC:acc#4)#2                     MAC:asn(MAC:acc#4.itm:MAC:i:and#2.itm    1.6348  8.3652                         
      fir:core/reg(MAC:mux#12)                      MAC:mux#12.itm#2                         4.9681  5.0319                         
      fir:core/reg(MAC:mux#15)                      MAC:mux#15.itm#2                         7.9219  2.0781                         
      fir:core/reg(MAC:mux)                         MAC:mux#17.itm#2                         4.9681  5.0319                         
      fir:core/reg(MAC:mux#18)                      MAC:mux1h#5.itm                          2.8122  7.1878                         
      fir:core/reg(MAC:mux#16)                      MAC:mux1h#7.itm                          5.7660  4.2340                         
      fir:core/reg(MAC:mux#17)                      MAC:MAC:MAC:mux1h.itm                    2.8122  7.1878                         
      fir:core/reg(MAC:MAC:nor#13)                  MAC:mux1h#10.itm                        -0.2589 10.2589 (clock period exceeded) 
      fir:core/reg(MAC:mux#22)                      MAC:MAC:mux1h#3.itm                      2.8834  7.1166                         
      fir:core/reg(MAC:mux#21)                      MAC:MAC:mux1h#2.itm                      2.8834  7.1166                         
      fir:core/reg(MAC:mux#20)                      MAC:MAC:mux1h#1.itm                      2.8834  7.1166                         
      fir:core/reg(MAC:mux#19)                      MAC:MAC:mux1h.itm                        2.8834  7.1166                         
      fir:core/reg(wptr(4:0)#10.lpi#2.dfm)          wptr:mux1h#3.itm                         1.2113  8.7887                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#2) MAC:mux1h#21.itm                         5.6090  4.3910                         
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#3) MAC:mux1h#23.itm                         5.6090  4.3910                         
      fir:core/reg(MAC-2:mul)                       MAC:mux1h#24.itm                        -0.0696 10.0696 (clock period exceeded) 
      fir:core/reg(wptr(4:0)#8.lpi#2.dfm)           wptr:mux1h#5.itm                         1.2113  8.7887                         
      fir:core/reg(MAC:acc#8)                       MAC:acc#8.itm#2                          1.5395  8.4605                         
      fir:core/reg(MAC-11:mul)                      MAC:mux1h#26.itm                        -0.4289 10.4289 (clock period exceeded) 
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(31-16))  MAC:slc(regs:rsci.qa_d)(31-16)#9.itm     7.5000  2.5000                         
      fir:core/reg(MAC:acc#6)                       MAC:acc#6.itm#2                          1.5395  8.4605                         
      fir:core/reg(MAC:acc#14)                      MAC:MAC:mux#1.itm                        0.2274  9.7726                         
      fir:core/reg(MAC:acc#3.psp)                   MAC:slc(MAC:acc#3.psp.sva:mx0w0)(3).itm  5.6360  4.3640                         
      fir                                           coeffs:rsc.triosy.lz                    10.0000  0.0000                         
      fir                                           in1:rsc.triosy.lz                       10.0000  0.0000                         
      fir                                           out1:rsc.dat                            10.0000  0.0000                         
      fir                                           out1:rsc.triosy.lz                      10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    5     6 
    -                    4     1 
    -                   30    10 
    -                    3     1 
    and                          
    -                    5     1 
    -                   30     1 
    -                   16     1 
    -                    1    18 
    mul                          
    -                   30     5 
    mux                          
    -                    5     3 
    -                   30     3 
    -                   16     9 
    -                    1     2 
    mux1h                        
    -                    5     6 
    -                   30     2 
    -                   16    11 
    -                    1     1 
    nand                         
    -                    1     1 
    nor                          
    -                    1    24 
    not                          
    -                    1    18 
    or                           
    -                    5     7 
    -                    1    36 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_ram                     
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    5     4 
    -                   30     6 
    -                   16    14 
    -                    1     7 
    write_port                   
    -                    0     1 
    
  End of Report
