// See LICENSE for license details.
package chipyard.fpga.arty

import org.chipsalliance.cde.config._
import freechips.rocketchip.subsystem._
import freechips.rocketchip.devices.debug._
import freechips.rocketchip.devices.tilelink._
import freechips.rocketchip.diplomacy.{DTSModel, DTSTimebase}
import freechips.rocketchip.system._
import freechips.rocketchip.tile._

import sifive.blocks.devices.uart._

import testchipip.{SerialTLKey}

import chipyard.{BuildSystem}

// DOC include start: AbstractArty and Rocket
class WithArtyTweaks extends Config(
  new WithArtyResetHarnessBinder ++
  new WithArtyJTAGHarnessBinder ++
  new WithArtyUARTHarnessBinder ++
  new WithDebugResetPassthrough ++
  new chipyard.harness.WithAllClocksFromHarnessClockInstantiator ++
  new chipyard.config.WithDTSTimebase(32768) ++
  new testchipip.WithNoSerialTL
)

class TinyRocketArtyConfig extends Config(
  new WithArtyTweaks ++
  new freechips.rocketchip.subsystem.WithNBreakpoints(2) ++
  new chipyard.TinyRocketConfig
)

class DemoSoCArty35Config extends Config(
  new WithQSPIPassthrough ++
  new WithArtyQSPIHarnessBinder ++

  new WithUARTPassthrough ++
  new WithArtyUARTHarnessBinder ++

  new WithGPIOPassthrough ++
  new WithArtyGPIOHarnessBinder ++

  new WithArtyJTAGHarnessBinder ++
  new WithArtyResetHarnessBinder ++
  new WithDebugResetPassthrough ++

  new chipyard.config.WithDTSTimebase(32768) ++
  new testchipip.WithNoSerialTL ++

  new freechips.rocketchip.subsystem.WithNBreakpoints(2) ++
  
  new chipyard.DemoSoCConfig
)
// DOC include end: AbstractArty and Rocket
